// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module accel_dense_128u_3136u_Pipeline_inputs (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        kernel_sum_127_reload,
        kernel_sum_126_reload,
        kernel_sum_125_reload,
        kernel_sum_124_reload,
        kernel_sum_123_reload,
        kernel_sum_122_reload,
        kernel_sum_121_reload,
        kernel_sum_120_reload,
        kernel_sum_119_reload,
        kernel_sum_118_reload,
        kernel_sum_117_reload,
        kernel_sum_116_reload,
        kernel_sum_115_reload,
        kernel_sum_114_reload,
        kernel_sum_113_reload,
        kernel_sum_112_reload,
        kernel_sum_111_reload,
        kernel_sum_110_reload,
        kernel_sum_109_reload,
        kernel_sum_108_reload,
        kernel_sum_107_reload,
        kernel_sum_106_reload,
        kernel_sum_105_reload,
        kernel_sum_104_reload,
        kernel_sum_103_reload,
        kernel_sum_102_reload,
        kernel_sum_101_reload,
        kernel_sum_100_reload,
        kernel_sum_99_reload,
        kernel_sum_98_reload,
        kernel_sum_97_reload,
        kernel_sum_96_reload,
        kernel_sum_95_reload,
        kernel_sum_94_reload,
        kernel_sum_93_reload,
        kernel_sum_92_reload,
        kernel_sum_91_reload,
        kernel_sum_90_reload,
        kernel_sum_89_reload,
        kernel_sum_88_reload,
        kernel_sum_87_reload,
        kernel_sum_86_reload,
        kernel_sum_85_reload,
        kernel_sum_84_reload,
        kernel_sum_83_reload,
        kernel_sum_82_reload,
        kernel_sum_81_reload,
        kernel_sum_80_reload,
        kernel_sum_79_reload,
        kernel_sum_78_reload,
        kernel_sum_77_reload,
        kernel_sum_76_reload,
        kernel_sum_75_reload,
        kernel_sum_74_reload,
        kernel_sum_73_reload,
        kernel_sum_72_reload,
        kernel_sum_71_reload,
        kernel_sum_70_reload,
        kernel_sum_69_reload,
        kernel_sum_68_reload,
        kernel_sum_67_reload,
        kernel_sum_66_reload,
        kernel_sum_65_reload,
        kernel_sum_64_reload,
        kernel_sum_63_reload,
        kernel_sum_62_reload,
        kernel_sum_61_reload,
        kernel_sum_60_reload,
        kernel_sum_59_reload,
        kernel_sum_58_reload,
        kernel_sum_57_reload,
        kernel_sum_56_reload,
        kernel_sum_55_reload,
        kernel_sum_54_reload,
        kernel_sum_53_reload,
        kernel_sum_52_reload,
        kernel_sum_51_reload,
        kernel_sum_50_reload,
        kernel_sum_49_reload,
        kernel_sum_48_reload,
        kernel_sum_47_reload,
        kernel_sum_46_reload,
        kernel_sum_45_reload,
        kernel_sum_44_reload,
        kernel_sum_43_reload,
        kernel_sum_42_reload,
        kernel_sum_41_reload,
        kernel_sum_40_reload,
        kernel_sum_39_reload,
        kernel_sum_38_reload,
        kernel_sum_37_reload,
        kernel_sum_36_reload,
        kernel_sum_35_reload,
        kernel_sum_34_reload,
        kernel_sum_33_reload,
        kernel_sum_32_reload,
        kernel_sum_31_reload,
        kernel_sum_30_reload,
        kernel_sum_29_reload,
        kernel_sum_28_reload,
        kernel_sum_27_reload,
        kernel_sum_26_reload,
        kernel_sum_25_reload,
        kernel_sum_24_reload,
        kernel_sum_23_reload,
        kernel_sum_22_reload,
        kernel_sum_21_reload,
        kernel_sum_20_reload,
        kernel_sum_19_reload,
        kernel_sum_18_reload,
        kernel_sum_17_reload,
        kernel_sum_16_reload,
        kernel_sum_15_reload,
        kernel_sum_14_reload,
        kernel_sum_13_reload,
        kernel_sum_12_reload,
        kernel_sum_11_reload,
        kernel_sum_10_reload,
        kernel_sum_9_reload,
        kernel_sum_8_reload,
        kernel_sum_7_reload,
        kernel_sum_6_reload,
        kernel_sum_5_reload,
        kernel_sum_4_reload,
        kernel_sum_3_reload,
        kernel_sum_2_reload,
        kernel_sum_1_reload,
        kernel_sum_reload,
        maxp2d_64_feature_map_stream127_dout,
        maxp2d_64_feature_map_stream127_num_data_valid,
        maxp2d_64_feature_map_stream127_fifo_cap,
        maxp2d_64_feature_map_stream127_empty_n,
        maxp2d_64_feature_map_stream127_read,
        weights_0_address0,
        weights_0_ce0,
        weights_0_q0,
        weights_0_address1,
        weights_0_ce1,
        weights_0_q1,
        weights_1_address0,
        weights_1_ce0,
        weights_1_q0,
        weights_1_address1,
        weights_1_ce1,
        weights_1_q1,
        weights_2_address0,
        weights_2_ce0,
        weights_2_q0,
        weights_2_address1,
        weights_2_ce1,
        weights_2_q1,
        weights_3_address0,
        weights_3_ce0,
        weights_3_q0,
        weights_3_address1,
        weights_3_ce1,
        weights_3_q1,
        weights_4_address0,
        weights_4_ce0,
        weights_4_q0,
        weights_4_address1,
        weights_4_ce1,
        weights_4_q1,
        weights_5_address0,
        weights_5_ce0,
        weights_5_q0,
        weights_5_address1,
        weights_5_ce1,
        weights_5_q1,
        weights_6_address0,
        weights_6_ce0,
        weights_6_q0,
        weights_6_address1,
        weights_6_ce1,
        weights_6_q1,
        weights_7_address0,
        weights_7_ce0,
        weights_7_q0,
        weights_7_address1,
        weights_7_ce1,
        weights_7_q1,
        add17_127154_out,
        add17_127154_out_ap_vld,
        add17_126153_out,
        add17_126153_out_ap_vld,
        add17_125152_out,
        add17_125152_out_ap_vld,
        add17_124151_out,
        add17_124151_out_ap_vld,
        add17_123150_out,
        add17_123150_out_ap_vld,
        add17_122149_out,
        add17_122149_out_ap_vld,
        add17_121148_out,
        add17_121148_out_ap_vld,
        add17_120147_out,
        add17_120147_out_ap_vld,
        add17_119146_out,
        add17_119146_out_ap_vld,
        add17_118145_out,
        add17_118145_out_ap_vld,
        add17_117144_out,
        add17_117144_out_ap_vld,
        add17_116143_out,
        add17_116143_out_ap_vld,
        add17_115142_out,
        add17_115142_out_ap_vld,
        add17_114141_out,
        add17_114141_out_ap_vld,
        add17_113140_out,
        add17_113140_out_ap_vld,
        add17_112139_out,
        add17_112139_out_ap_vld,
        add17_111138_out,
        add17_111138_out_ap_vld,
        add17_110137_out,
        add17_110137_out_ap_vld,
        add17_109136_out,
        add17_109136_out_ap_vld,
        add17_108135_out,
        add17_108135_out_ap_vld,
        add17_107134_out,
        add17_107134_out_ap_vld,
        add17_106133_out,
        add17_106133_out_ap_vld,
        add17_105132_out,
        add17_105132_out_ap_vld,
        add17_104131_out,
        add17_104131_out_ap_vld,
        add17_103130_out,
        add17_103130_out_ap_vld,
        add17_102129_out,
        add17_102129_out_ap_vld,
        add17_101128_out,
        add17_101128_out_ap_vld,
        add17_100127_out,
        add17_100127_out_ap_vld,
        add17_99126_out,
        add17_99126_out_ap_vld,
        add17_98125_out,
        add17_98125_out_ap_vld,
        add17_97124_out,
        add17_97124_out_ap_vld,
        add17_96123_out,
        add17_96123_out_ap_vld,
        add17_95122_out,
        add17_95122_out_ap_vld,
        add17_94121_out,
        add17_94121_out_ap_vld,
        add17_93120_out,
        add17_93120_out_ap_vld,
        add17_92119_out,
        add17_92119_out_ap_vld,
        add17_91118_out,
        add17_91118_out_ap_vld,
        add17_90117_out,
        add17_90117_out_ap_vld,
        add17_89116_out,
        add17_89116_out_ap_vld,
        add17_88115_out,
        add17_88115_out_ap_vld,
        add17_87114_out,
        add17_87114_out_ap_vld,
        add17_86113_out,
        add17_86113_out_ap_vld,
        add17_85112_out,
        add17_85112_out_ap_vld,
        add17_84111_out,
        add17_84111_out_ap_vld,
        add17_83110_out,
        add17_83110_out_ap_vld,
        add17_82109_out,
        add17_82109_out_ap_vld,
        add17_81108_out,
        add17_81108_out_ap_vld,
        add17_80107_out,
        add17_80107_out_ap_vld,
        add17_79106_out,
        add17_79106_out_ap_vld,
        add17_78105_out,
        add17_78105_out_ap_vld,
        add17_77104_out,
        add17_77104_out_ap_vld,
        add17_76103_out,
        add17_76103_out_ap_vld,
        add17_75102_out,
        add17_75102_out_ap_vld,
        add17_74101_out,
        add17_74101_out_ap_vld,
        add17_73100_out,
        add17_73100_out_ap_vld,
        add17_7299_out,
        add17_7299_out_ap_vld,
        add17_7198_out,
        add17_7198_out_ap_vld,
        add17_7097_out,
        add17_7097_out_ap_vld,
        add17_6996_out,
        add17_6996_out_ap_vld,
        add17_6895_out,
        add17_6895_out_ap_vld,
        add17_6794_out,
        add17_6794_out_ap_vld,
        add17_6693_out,
        add17_6693_out_ap_vld,
        add17_6592_out,
        add17_6592_out_ap_vld,
        add17_6491_out,
        add17_6491_out_ap_vld,
        add17_6390_out,
        add17_6390_out_ap_vld,
        add17_6289_out,
        add17_6289_out_ap_vld,
        add17_6188_out,
        add17_6188_out_ap_vld,
        add17_6087_out,
        add17_6087_out_ap_vld,
        add17_5986_out,
        add17_5986_out_ap_vld,
        add17_5885_out,
        add17_5885_out_ap_vld,
        add17_5784_out,
        add17_5784_out_ap_vld,
        add17_5683_out,
        add17_5683_out_ap_vld,
        add17_5582_out,
        add17_5582_out_ap_vld,
        add17_5481_out,
        add17_5481_out_ap_vld,
        add17_5380_out,
        add17_5380_out_ap_vld,
        add17_5279_out,
        add17_5279_out_ap_vld,
        add17_5178_out,
        add17_5178_out_ap_vld,
        add17_5077_out,
        add17_5077_out_ap_vld,
        add17_4976_out,
        add17_4976_out_ap_vld,
        add17_4875_out,
        add17_4875_out_ap_vld,
        add17_4774_out,
        add17_4774_out_ap_vld,
        add17_4673_out,
        add17_4673_out_ap_vld,
        add17_4572_out,
        add17_4572_out_ap_vld,
        add17_4471_out,
        add17_4471_out_ap_vld,
        add17_4370_out,
        add17_4370_out_ap_vld,
        add17_4269_out,
        add17_4269_out_ap_vld,
        add17_4168_out,
        add17_4168_out_ap_vld,
        add17_4067_out,
        add17_4067_out_ap_vld,
        add17_3966_out,
        add17_3966_out_ap_vld,
        add17_3865_out,
        add17_3865_out_ap_vld,
        add17_3764_out,
        add17_3764_out_ap_vld,
        add17_3663_out,
        add17_3663_out_ap_vld,
        add17_3562_out,
        add17_3562_out_ap_vld,
        add17_3461_out,
        add17_3461_out_ap_vld,
        add17_3360_out,
        add17_3360_out_ap_vld,
        add17_3259_out,
        add17_3259_out_ap_vld,
        add17_3158_out,
        add17_3158_out_ap_vld,
        add17_3057_out,
        add17_3057_out_ap_vld,
        add17_2956_out,
        add17_2956_out_ap_vld,
        add17_2855_out,
        add17_2855_out_ap_vld,
        add17_2754_out,
        add17_2754_out_ap_vld,
        add17_2653_out,
        add17_2653_out_ap_vld,
        add17_2552_out,
        add17_2552_out_ap_vld,
        add17_2451_out,
        add17_2451_out_ap_vld,
        add17_2350_out,
        add17_2350_out_ap_vld,
        add17_2249_out,
        add17_2249_out_ap_vld,
        add17_2148_out,
        add17_2148_out_ap_vld,
        add17_2047_out,
        add17_2047_out_ap_vld,
        add17_1946_out,
        add17_1946_out_ap_vld,
        add17_1845_out,
        add17_1845_out_ap_vld,
        add17_1744_out,
        add17_1744_out_ap_vld,
        add17_1643_out,
        add17_1643_out_ap_vld,
        add17_1542_out,
        add17_1542_out_ap_vld,
        add17_1441_out,
        add17_1441_out_ap_vld,
        add17_1340_out,
        add17_1340_out_ap_vld,
        add17_1239_out,
        add17_1239_out_ap_vld,
        add17_1138_out,
        add17_1138_out_ap_vld,
        add17_1037_out,
        add17_1037_out_ap_vld,
        add17_936_out,
        add17_936_out_ap_vld,
        add17_835_out,
        add17_835_out_ap_vld,
        add17_734_out,
        add17_734_out_ap_vld,
        add17_633_out,
        add17_633_out_ap_vld,
        add17_532_out,
        add17_532_out_ap_vld,
        add17_431_out,
        add17_431_out_ap_vld,
        add17_330_out,
        add17_330_out_ap_vld,
        add17_229_out,
        add17_229_out_ap_vld,
        add17_128_out,
        add17_128_out_ap_vld,
        add177_out,
        add177_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] kernel_sum_127_reload;
input  [31:0] kernel_sum_126_reload;
input  [31:0] kernel_sum_125_reload;
input  [31:0] kernel_sum_124_reload;
input  [31:0] kernel_sum_123_reload;
input  [31:0] kernel_sum_122_reload;
input  [31:0] kernel_sum_121_reload;
input  [31:0] kernel_sum_120_reload;
input  [31:0] kernel_sum_119_reload;
input  [31:0] kernel_sum_118_reload;
input  [31:0] kernel_sum_117_reload;
input  [31:0] kernel_sum_116_reload;
input  [31:0] kernel_sum_115_reload;
input  [31:0] kernel_sum_114_reload;
input  [31:0] kernel_sum_113_reload;
input  [31:0] kernel_sum_112_reload;
input  [31:0] kernel_sum_111_reload;
input  [31:0] kernel_sum_110_reload;
input  [31:0] kernel_sum_109_reload;
input  [31:0] kernel_sum_108_reload;
input  [31:0] kernel_sum_107_reload;
input  [31:0] kernel_sum_106_reload;
input  [31:0] kernel_sum_105_reload;
input  [31:0] kernel_sum_104_reload;
input  [31:0] kernel_sum_103_reload;
input  [31:0] kernel_sum_102_reload;
input  [31:0] kernel_sum_101_reload;
input  [31:0] kernel_sum_100_reload;
input  [31:0] kernel_sum_99_reload;
input  [31:0] kernel_sum_98_reload;
input  [31:0] kernel_sum_97_reload;
input  [31:0] kernel_sum_96_reload;
input  [31:0] kernel_sum_95_reload;
input  [31:0] kernel_sum_94_reload;
input  [31:0] kernel_sum_93_reload;
input  [31:0] kernel_sum_92_reload;
input  [31:0] kernel_sum_91_reload;
input  [31:0] kernel_sum_90_reload;
input  [31:0] kernel_sum_89_reload;
input  [31:0] kernel_sum_88_reload;
input  [31:0] kernel_sum_87_reload;
input  [31:0] kernel_sum_86_reload;
input  [31:0] kernel_sum_85_reload;
input  [31:0] kernel_sum_84_reload;
input  [31:0] kernel_sum_83_reload;
input  [31:0] kernel_sum_82_reload;
input  [31:0] kernel_sum_81_reload;
input  [31:0] kernel_sum_80_reload;
input  [31:0] kernel_sum_79_reload;
input  [31:0] kernel_sum_78_reload;
input  [31:0] kernel_sum_77_reload;
input  [31:0] kernel_sum_76_reload;
input  [31:0] kernel_sum_75_reload;
input  [31:0] kernel_sum_74_reload;
input  [31:0] kernel_sum_73_reload;
input  [31:0] kernel_sum_72_reload;
input  [31:0] kernel_sum_71_reload;
input  [31:0] kernel_sum_70_reload;
input  [31:0] kernel_sum_69_reload;
input  [31:0] kernel_sum_68_reload;
input  [31:0] kernel_sum_67_reload;
input  [31:0] kernel_sum_66_reload;
input  [31:0] kernel_sum_65_reload;
input  [31:0] kernel_sum_64_reload;
input  [31:0] kernel_sum_63_reload;
input  [31:0] kernel_sum_62_reload;
input  [31:0] kernel_sum_61_reload;
input  [31:0] kernel_sum_60_reload;
input  [31:0] kernel_sum_59_reload;
input  [31:0] kernel_sum_58_reload;
input  [31:0] kernel_sum_57_reload;
input  [31:0] kernel_sum_56_reload;
input  [31:0] kernel_sum_55_reload;
input  [31:0] kernel_sum_54_reload;
input  [31:0] kernel_sum_53_reload;
input  [31:0] kernel_sum_52_reload;
input  [31:0] kernel_sum_51_reload;
input  [31:0] kernel_sum_50_reload;
input  [31:0] kernel_sum_49_reload;
input  [31:0] kernel_sum_48_reload;
input  [31:0] kernel_sum_47_reload;
input  [31:0] kernel_sum_46_reload;
input  [31:0] kernel_sum_45_reload;
input  [31:0] kernel_sum_44_reload;
input  [31:0] kernel_sum_43_reload;
input  [31:0] kernel_sum_42_reload;
input  [31:0] kernel_sum_41_reload;
input  [31:0] kernel_sum_40_reload;
input  [31:0] kernel_sum_39_reload;
input  [31:0] kernel_sum_38_reload;
input  [31:0] kernel_sum_37_reload;
input  [31:0] kernel_sum_36_reload;
input  [31:0] kernel_sum_35_reload;
input  [31:0] kernel_sum_34_reload;
input  [31:0] kernel_sum_33_reload;
input  [31:0] kernel_sum_32_reload;
input  [31:0] kernel_sum_31_reload;
input  [31:0] kernel_sum_30_reload;
input  [31:0] kernel_sum_29_reload;
input  [31:0] kernel_sum_28_reload;
input  [31:0] kernel_sum_27_reload;
input  [31:0] kernel_sum_26_reload;
input  [31:0] kernel_sum_25_reload;
input  [31:0] kernel_sum_24_reload;
input  [31:0] kernel_sum_23_reload;
input  [31:0] kernel_sum_22_reload;
input  [31:0] kernel_sum_21_reload;
input  [31:0] kernel_sum_20_reload;
input  [31:0] kernel_sum_19_reload;
input  [31:0] kernel_sum_18_reload;
input  [31:0] kernel_sum_17_reload;
input  [31:0] kernel_sum_16_reload;
input  [31:0] kernel_sum_15_reload;
input  [31:0] kernel_sum_14_reload;
input  [31:0] kernel_sum_13_reload;
input  [31:0] kernel_sum_12_reload;
input  [31:0] kernel_sum_11_reload;
input  [31:0] kernel_sum_10_reload;
input  [31:0] kernel_sum_9_reload;
input  [31:0] kernel_sum_8_reload;
input  [31:0] kernel_sum_7_reload;
input  [31:0] kernel_sum_6_reload;
input  [31:0] kernel_sum_5_reload;
input  [31:0] kernel_sum_4_reload;
input  [31:0] kernel_sum_3_reload;
input  [31:0] kernel_sum_2_reload;
input  [31:0] kernel_sum_1_reload;
input  [31:0] kernel_sum_reload;
input  [31:0] maxp2d_64_feature_map_stream127_dout;
input  [2:0] maxp2d_64_feature_map_stream127_num_data_valid;
input  [2:0] maxp2d_64_feature_map_stream127_fifo_cap;
input   maxp2d_64_feature_map_stream127_empty_n;
output   maxp2d_64_feature_map_stream127_read;
output  [15:0] weights_0_address0;
output   weights_0_ce0;
input  [31:0] weights_0_q0;
output  [15:0] weights_0_address1;
output   weights_0_ce1;
input  [31:0] weights_0_q1;
output  [15:0] weights_1_address0;
output   weights_1_ce0;
input  [31:0] weights_1_q0;
output  [15:0] weights_1_address1;
output   weights_1_ce1;
input  [31:0] weights_1_q1;
output  [15:0] weights_2_address0;
output   weights_2_ce0;
input  [31:0] weights_2_q0;
output  [15:0] weights_2_address1;
output   weights_2_ce1;
input  [31:0] weights_2_q1;
output  [15:0] weights_3_address0;
output   weights_3_ce0;
input  [31:0] weights_3_q0;
output  [15:0] weights_3_address1;
output   weights_3_ce1;
input  [31:0] weights_3_q1;
output  [15:0] weights_4_address0;
output   weights_4_ce0;
input  [31:0] weights_4_q0;
output  [15:0] weights_4_address1;
output   weights_4_ce1;
input  [31:0] weights_4_q1;
output  [15:0] weights_5_address0;
output   weights_5_ce0;
input  [31:0] weights_5_q0;
output  [15:0] weights_5_address1;
output   weights_5_ce1;
input  [31:0] weights_5_q1;
output  [15:0] weights_6_address0;
output   weights_6_ce0;
input  [31:0] weights_6_q0;
output  [15:0] weights_6_address1;
output   weights_6_ce1;
input  [31:0] weights_6_q1;
output  [15:0] weights_7_address0;
output   weights_7_ce0;
input  [31:0] weights_7_q0;
output  [15:0] weights_7_address1;
output   weights_7_ce1;
input  [31:0] weights_7_q1;
output  [31:0] add17_127154_out;
output   add17_127154_out_ap_vld;
output  [31:0] add17_126153_out;
output   add17_126153_out_ap_vld;
output  [31:0] add17_125152_out;
output   add17_125152_out_ap_vld;
output  [31:0] add17_124151_out;
output   add17_124151_out_ap_vld;
output  [31:0] add17_123150_out;
output   add17_123150_out_ap_vld;
output  [31:0] add17_122149_out;
output   add17_122149_out_ap_vld;
output  [31:0] add17_121148_out;
output   add17_121148_out_ap_vld;
output  [31:0] add17_120147_out;
output   add17_120147_out_ap_vld;
output  [31:0] add17_119146_out;
output   add17_119146_out_ap_vld;
output  [31:0] add17_118145_out;
output   add17_118145_out_ap_vld;
output  [31:0] add17_117144_out;
output   add17_117144_out_ap_vld;
output  [31:0] add17_116143_out;
output   add17_116143_out_ap_vld;
output  [31:0] add17_115142_out;
output   add17_115142_out_ap_vld;
output  [31:0] add17_114141_out;
output   add17_114141_out_ap_vld;
output  [31:0] add17_113140_out;
output   add17_113140_out_ap_vld;
output  [31:0] add17_112139_out;
output   add17_112139_out_ap_vld;
output  [31:0] add17_111138_out;
output   add17_111138_out_ap_vld;
output  [31:0] add17_110137_out;
output   add17_110137_out_ap_vld;
output  [31:0] add17_109136_out;
output   add17_109136_out_ap_vld;
output  [31:0] add17_108135_out;
output   add17_108135_out_ap_vld;
output  [31:0] add17_107134_out;
output   add17_107134_out_ap_vld;
output  [31:0] add17_106133_out;
output   add17_106133_out_ap_vld;
output  [31:0] add17_105132_out;
output   add17_105132_out_ap_vld;
output  [31:0] add17_104131_out;
output   add17_104131_out_ap_vld;
output  [31:0] add17_103130_out;
output   add17_103130_out_ap_vld;
output  [31:0] add17_102129_out;
output   add17_102129_out_ap_vld;
output  [31:0] add17_101128_out;
output   add17_101128_out_ap_vld;
output  [31:0] add17_100127_out;
output   add17_100127_out_ap_vld;
output  [31:0] add17_99126_out;
output   add17_99126_out_ap_vld;
output  [31:0] add17_98125_out;
output   add17_98125_out_ap_vld;
output  [31:0] add17_97124_out;
output   add17_97124_out_ap_vld;
output  [31:0] add17_96123_out;
output   add17_96123_out_ap_vld;
output  [31:0] add17_95122_out;
output   add17_95122_out_ap_vld;
output  [31:0] add17_94121_out;
output   add17_94121_out_ap_vld;
output  [31:0] add17_93120_out;
output   add17_93120_out_ap_vld;
output  [31:0] add17_92119_out;
output   add17_92119_out_ap_vld;
output  [31:0] add17_91118_out;
output   add17_91118_out_ap_vld;
output  [31:0] add17_90117_out;
output   add17_90117_out_ap_vld;
output  [31:0] add17_89116_out;
output   add17_89116_out_ap_vld;
output  [31:0] add17_88115_out;
output   add17_88115_out_ap_vld;
output  [31:0] add17_87114_out;
output   add17_87114_out_ap_vld;
output  [31:0] add17_86113_out;
output   add17_86113_out_ap_vld;
output  [31:0] add17_85112_out;
output   add17_85112_out_ap_vld;
output  [31:0] add17_84111_out;
output   add17_84111_out_ap_vld;
output  [31:0] add17_83110_out;
output   add17_83110_out_ap_vld;
output  [31:0] add17_82109_out;
output   add17_82109_out_ap_vld;
output  [31:0] add17_81108_out;
output   add17_81108_out_ap_vld;
output  [31:0] add17_80107_out;
output   add17_80107_out_ap_vld;
output  [31:0] add17_79106_out;
output   add17_79106_out_ap_vld;
output  [31:0] add17_78105_out;
output   add17_78105_out_ap_vld;
output  [31:0] add17_77104_out;
output   add17_77104_out_ap_vld;
output  [31:0] add17_76103_out;
output   add17_76103_out_ap_vld;
output  [31:0] add17_75102_out;
output   add17_75102_out_ap_vld;
output  [31:0] add17_74101_out;
output   add17_74101_out_ap_vld;
output  [31:0] add17_73100_out;
output   add17_73100_out_ap_vld;
output  [31:0] add17_7299_out;
output   add17_7299_out_ap_vld;
output  [31:0] add17_7198_out;
output   add17_7198_out_ap_vld;
output  [31:0] add17_7097_out;
output   add17_7097_out_ap_vld;
output  [31:0] add17_6996_out;
output   add17_6996_out_ap_vld;
output  [31:0] add17_6895_out;
output   add17_6895_out_ap_vld;
output  [31:0] add17_6794_out;
output   add17_6794_out_ap_vld;
output  [31:0] add17_6693_out;
output   add17_6693_out_ap_vld;
output  [31:0] add17_6592_out;
output   add17_6592_out_ap_vld;
output  [31:0] add17_6491_out;
output   add17_6491_out_ap_vld;
output  [31:0] add17_6390_out;
output   add17_6390_out_ap_vld;
output  [31:0] add17_6289_out;
output   add17_6289_out_ap_vld;
output  [31:0] add17_6188_out;
output   add17_6188_out_ap_vld;
output  [31:0] add17_6087_out;
output   add17_6087_out_ap_vld;
output  [31:0] add17_5986_out;
output   add17_5986_out_ap_vld;
output  [31:0] add17_5885_out;
output   add17_5885_out_ap_vld;
output  [31:0] add17_5784_out;
output   add17_5784_out_ap_vld;
output  [31:0] add17_5683_out;
output   add17_5683_out_ap_vld;
output  [31:0] add17_5582_out;
output   add17_5582_out_ap_vld;
output  [31:0] add17_5481_out;
output   add17_5481_out_ap_vld;
output  [31:0] add17_5380_out;
output   add17_5380_out_ap_vld;
output  [31:0] add17_5279_out;
output   add17_5279_out_ap_vld;
output  [31:0] add17_5178_out;
output   add17_5178_out_ap_vld;
output  [31:0] add17_5077_out;
output   add17_5077_out_ap_vld;
output  [31:0] add17_4976_out;
output   add17_4976_out_ap_vld;
output  [31:0] add17_4875_out;
output   add17_4875_out_ap_vld;
output  [31:0] add17_4774_out;
output   add17_4774_out_ap_vld;
output  [31:0] add17_4673_out;
output   add17_4673_out_ap_vld;
output  [31:0] add17_4572_out;
output   add17_4572_out_ap_vld;
output  [31:0] add17_4471_out;
output   add17_4471_out_ap_vld;
output  [31:0] add17_4370_out;
output   add17_4370_out_ap_vld;
output  [31:0] add17_4269_out;
output   add17_4269_out_ap_vld;
output  [31:0] add17_4168_out;
output   add17_4168_out_ap_vld;
output  [31:0] add17_4067_out;
output   add17_4067_out_ap_vld;
output  [31:0] add17_3966_out;
output   add17_3966_out_ap_vld;
output  [31:0] add17_3865_out;
output   add17_3865_out_ap_vld;
output  [31:0] add17_3764_out;
output   add17_3764_out_ap_vld;
output  [31:0] add17_3663_out;
output   add17_3663_out_ap_vld;
output  [31:0] add17_3562_out;
output   add17_3562_out_ap_vld;
output  [31:0] add17_3461_out;
output   add17_3461_out_ap_vld;
output  [31:0] add17_3360_out;
output   add17_3360_out_ap_vld;
output  [31:0] add17_3259_out;
output   add17_3259_out_ap_vld;
output  [31:0] add17_3158_out;
output   add17_3158_out_ap_vld;
output  [31:0] add17_3057_out;
output   add17_3057_out_ap_vld;
output  [31:0] add17_2956_out;
output   add17_2956_out_ap_vld;
output  [31:0] add17_2855_out;
output   add17_2855_out_ap_vld;
output  [31:0] add17_2754_out;
output   add17_2754_out_ap_vld;
output  [31:0] add17_2653_out;
output   add17_2653_out_ap_vld;
output  [31:0] add17_2552_out;
output   add17_2552_out_ap_vld;
output  [31:0] add17_2451_out;
output   add17_2451_out_ap_vld;
output  [31:0] add17_2350_out;
output   add17_2350_out_ap_vld;
output  [31:0] add17_2249_out;
output   add17_2249_out_ap_vld;
output  [31:0] add17_2148_out;
output   add17_2148_out_ap_vld;
output  [31:0] add17_2047_out;
output   add17_2047_out_ap_vld;
output  [31:0] add17_1946_out;
output   add17_1946_out_ap_vld;
output  [31:0] add17_1845_out;
output   add17_1845_out_ap_vld;
output  [31:0] add17_1744_out;
output   add17_1744_out_ap_vld;
output  [31:0] add17_1643_out;
output   add17_1643_out_ap_vld;
output  [31:0] add17_1542_out;
output   add17_1542_out_ap_vld;
output  [31:0] add17_1441_out;
output   add17_1441_out_ap_vld;
output  [31:0] add17_1340_out;
output   add17_1340_out_ap_vld;
output  [31:0] add17_1239_out;
output   add17_1239_out_ap_vld;
output  [31:0] add17_1138_out;
output   add17_1138_out_ap_vld;
output  [31:0] add17_1037_out;
output   add17_1037_out_ap_vld;
output  [31:0] add17_936_out;
output   add17_936_out_ap_vld;
output  [31:0] add17_835_out;
output   add17_835_out_ap_vld;
output  [31:0] add17_734_out;
output   add17_734_out_ap_vld;
output  [31:0] add17_633_out;
output   add17_633_out_ap_vld;
output  [31:0] add17_532_out;
output   add17_532_out_ap_vld;
output  [31:0] add17_431_out;
output   add17_431_out_ap_vld;
output  [31:0] add17_330_out;
output   add17_330_out_ap_vld;
output  [31:0] add17_229_out;
output   add17_229_out_ap_vld;
output  [31:0] add17_128_out;
output   add17_128_out_ap_vld;
output  [31:0] add177_out;
output   add177_out_ap_vld;

reg ap_idle;
reg maxp2d_64_feature_map_stream127_read;
reg[15:0] weights_0_address0;
reg weights_0_ce0;
reg[15:0] weights_0_address1;
reg weights_0_ce1;
reg[15:0] weights_1_address0;
reg weights_1_ce0;
reg[15:0] weights_1_address1;
reg weights_1_ce1;
reg[15:0] weights_2_address0;
reg weights_2_ce0;
reg[15:0] weights_2_address1;
reg weights_2_ce1;
reg[15:0] weights_3_address0;
reg weights_3_ce0;
reg[15:0] weights_3_address1;
reg weights_3_ce1;
reg[15:0] weights_4_address0;
reg weights_4_ce0;
reg[15:0] weights_4_address1;
reg weights_4_ce1;
reg[15:0] weights_5_address0;
reg weights_5_ce0;
reg[15:0] weights_5_address1;
reg weights_5_ce1;
reg[15:0] weights_6_address0;
reg weights_6_ce0;
reg[15:0] weights_6_address1;
reg weights_6_ce1;
reg[15:0] weights_7_address0;
reg weights_7_ce0;
reg[15:0] weights_7_address1;
reg weights_7_ce1;
reg add17_127154_out_ap_vld;
reg add17_126153_out_ap_vld;
reg add17_125152_out_ap_vld;
reg add17_124151_out_ap_vld;
reg add17_123150_out_ap_vld;
reg add17_122149_out_ap_vld;
reg add17_121148_out_ap_vld;
reg add17_120147_out_ap_vld;
reg add17_119146_out_ap_vld;
reg add17_118145_out_ap_vld;
reg add17_117144_out_ap_vld;
reg add17_116143_out_ap_vld;
reg add17_115142_out_ap_vld;
reg add17_114141_out_ap_vld;
reg add17_113140_out_ap_vld;
reg add17_112139_out_ap_vld;
reg add17_111138_out_ap_vld;
reg add17_110137_out_ap_vld;
reg add17_109136_out_ap_vld;
reg add17_108135_out_ap_vld;
reg add17_107134_out_ap_vld;
reg add17_106133_out_ap_vld;
reg add17_105132_out_ap_vld;
reg add17_104131_out_ap_vld;
reg add17_103130_out_ap_vld;
reg add17_102129_out_ap_vld;
reg add17_101128_out_ap_vld;
reg add17_100127_out_ap_vld;
reg add17_99126_out_ap_vld;
reg add17_98125_out_ap_vld;
reg add17_97124_out_ap_vld;
reg add17_96123_out_ap_vld;
reg add17_95122_out_ap_vld;
reg add17_94121_out_ap_vld;
reg add17_93120_out_ap_vld;
reg add17_92119_out_ap_vld;
reg add17_91118_out_ap_vld;
reg add17_90117_out_ap_vld;
reg add17_89116_out_ap_vld;
reg add17_88115_out_ap_vld;
reg add17_87114_out_ap_vld;
reg add17_86113_out_ap_vld;
reg add17_85112_out_ap_vld;
reg add17_84111_out_ap_vld;
reg add17_83110_out_ap_vld;
reg add17_82109_out_ap_vld;
reg add17_81108_out_ap_vld;
reg add17_80107_out_ap_vld;
reg add17_79106_out_ap_vld;
reg add17_78105_out_ap_vld;
reg add17_77104_out_ap_vld;
reg add17_76103_out_ap_vld;
reg add17_75102_out_ap_vld;
reg add17_74101_out_ap_vld;
reg add17_73100_out_ap_vld;
reg add17_7299_out_ap_vld;
reg add17_7198_out_ap_vld;
reg add17_7097_out_ap_vld;
reg add17_6996_out_ap_vld;
reg add17_6895_out_ap_vld;
reg add17_6794_out_ap_vld;
reg add17_6693_out_ap_vld;
reg add17_6592_out_ap_vld;
reg add17_6491_out_ap_vld;
reg add17_6390_out_ap_vld;
reg add17_6289_out_ap_vld;
reg add17_6188_out_ap_vld;
reg add17_6087_out_ap_vld;
reg add17_5986_out_ap_vld;
reg add17_5885_out_ap_vld;
reg add17_5784_out_ap_vld;
reg add17_5683_out_ap_vld;
reg add17_5582_out_ap_vld;
reg add17_5481_out_ap_vld;
reg add17_5380_out_ap_vld;
reg add17_5279_out_ap_vld;
reg add17_5178_out_ap_vld;
reg add17_5077_out_ap_vld;
reg add17_4976_out_ap_vld;
reg add17_4875_out_ap_vld;
reg add17_4774_out_ap_vld;
reg add17_4673_out_ap_vld;
reg add17_4572_out_ap_vld;
reg add17_4471_out_ap_vld;
reg add17_4370_out_ap_vld;
reg add17_4269_out_ap_vld;
reg add17_4168_out_ap_vld;
reg add17_4067_out_ap_vld;
reg add17_3966_out_ap_vld;
reg add17_3865_out_ap_vld;
reg add17_3764_out_ap_vld;
reg add17_3663_out_ap_vld;
reg add17_3562_out_ap_vld;
reg add17_3461_out_ap_vld;
reg add17_3360_out_ap_vld;
reg add17_3259_out_ap_vld;
reg add17_3158_out_ap_vld;
reg add17_3057_out_ap_vld;
reg add17_2956_out_ap_vld;
reg add17_2855_out_ap_vld;
reg add17_2754_out_ap_vld;
reg add17_2653_out_ap_vld;
reg add17_2552_out_ap_vld;
reg add17_2451_out_ap_vld;
reg add17_2350_out_ap_vld;
reg add17_2249_out_ap_vld;
reg add17_2148_out_ap_vld;
reg add17_2047_out_ap_vld;
reg add17_1946_out_ap_vld;
reg add17_1845_out_ap_vld;
reg add17_1744_out_ap_vld;
reg add17_1643_out_ap_vld;
reg add17_1542_out_ap_vld;
reg add17_1441_out_ap_vld;
reg add17_1340_out_ap_vld;
reg add17_1239_out_ap_vld;
reg add17_1138_out_ap_vld;
reg add17_1037_out_ap_vld;
reg add17_936_out_ap_vld;
reg add17_835_out_ap_vld;
reg add17_734_out_ap_vld;
reg add17_633_out_ap_vld;
reg add17_532_out_ap_vld;
reg add17_431_out_ap_vld;
reg add17_330_out_ap_vld;
reg add17_229_out_ap_vld;
reg add17_128_out_ap_vld;
reg add177_out_ap_vld;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state15_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_subdone;
reg   [0:0] icmp_ln431_reg_8131;
reg    ap_condition_exit_pp0_iter0_stage6;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_subdone;
reg    maxp2d_64_feature_map_stream127_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg   [31:0] reg_4012;
reg    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state14_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire    ap_block_pp0_stage7_11001;
reg   [31:0] reg_4017;
reg   [31:0] reg_4022;
reg   [31:0] reg_4027;
reg   [31:0] reg_4032;
reg   [31:0] reg_4037;
reg   [31:0] reg_4042;
reg   [31:0] reg_4047;
reg   [31:0] reg_4052;
reg   [31:0] reg_4057;
reg   [31:0] reg_4062;
reg   [31:0] reg_4067;
reg   [31:0] reg_4072;
reg   [31:0] reg_4077;
reg   [31:0] reg_4082;
reg   [31:0] reg_4087;
reg   [31:0] reg_4092;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state13_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_block_pp0_stage6_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_4097;
reg   [31:0] reg_4102;
reg   [31:0] reg_4107;
reg   [31:0] reg_4112;
reg   [31:0] reg_4117;
reg   [31:0] reg_4122;
reg   [31:0] reg_4127;
reg   [31:0] reg_4132;
reg   [31:0] reg_4137;
reg   [31:0] reg_4142;
reg   [31:0] reg_4147;
reg   [31:0] reg_4152;
reg   [31:0] reg_4157;
reg   [31:0] reg_4162;
reg   [31:0] reg_4167;
wire   [31:0] grp_fu_3948_p2;
reg   [31:0] reg_4172;
wire   [31:0] grp_fu_3952_p2;
reg   [31:0] reg_4177;
wire   [31:0] grp_fu_3956_p2;
reg   [31:0] reg_4182;
wire   [31:0] grp_fu_3960_p2;
reg   [31:0] reg_4187;
wire   [31:0] grp_fu_3964_p2;
reg   [31:0] reg_4192;
wire   [31:0] grp_fu_3968_p2;
reg   [31:0] reg_4197;
wire   [31:0] grp_fu_3972_p2;
reg   [31:0] reg_4202;
wire   [31:0] grp_fu_3976_p2;
reg   [31:0] reg_4207;
wire   [31:0] grp_fu_3980_p2;
reg   [31:0] reg_4212;
wire   [31:0] grp_fu_3984_p2;
reg   [31:0] reg_4217;
wire   [31:0] grp_fu_3988_p2;
reg   [31:0] reg_4222;
wire   [31:0] grp_fu_3992_p2;
reg   [31:0] reg_4227;
wire   [31:0] grp_fu_3996_p2;
reg   [31:0] reg_4232;
wire   [31:0] grp_fu_4000_p2;
reg   [31:0] reg_4237;
wire   [31:0] grp_fu_4004_p2;
reg   [31:0] reg_4242;
wire   [31:0] grp_fu_4008_p2;
reg   [31:0] reg_4247;
reg   [31:0] reg_4252;
reg   [31:0] reg_4257;
reg   [31:0] reg_4262;
reg   [31:0] reg_4267;
reg   [31:0] reg_4272;
reg   [31:0] reg_4277;
reg   [31:0] reg_4282;
reg   [31:0] reg_4287;
reg   [31:0] reg_4292;
reg   [31:0] reg_4297;
reg   [31:0] reg_4302;
reg   [31:0] reg_4307;
reg   [31:0] reg_4312;
reg   [31:0] reg_4317;
reg   [31:0] reg_4322;
reg   [31:0] reg_4327;
reg   [31:0] reg_4332;
reg   [31:0] reg_4337;
reg   [31:0] reg_4342;
reg   [31:0] reg_4347;
reg   [31:0] reg_4352;
reg   [31:0] reg_4357;
reg   [31:0] reg_4362;
reg   [31:0] reg_4367;
reg   [31:0] reg_4372;
reg   [31:0] reg_4377;
reg   [31:0] reg_4382;
reg   [31:0] reg_4387;
reg   [31:0] reg_4392;
reg   [31:0] reg_4397;
reg   [31:0] reg_4402;
reg   [31:0] reg_4407;
wire   [31:0] grp_fu_3884_p2;
reg   [31:0] reg_4412;
wire   [31:0] grp_fu_3888_p2;
reg   [31:0] reg_4416;
wire   [31:0] grp_fu_3892_p2;
reg   [31:0] reg_4420;
wire   [31:0] grp_fu_3896_p2;
reg   [31:0] reg_4424;
wire   [31:0] grp_fu_3900_p2;
reg   [31:0] reg_4428;
wire   [31:0] grp_fu_3904_p2;
reg   [31:0] reg_4432;
wire   [31:0] grp_fu_3908_p2;
reg   [31:0] reg_4436;
wire   [31:0] grp_fu_3912_p2;
reg   [31:0] reg_4440;
wire   [31:0] grp_fu_3916_p2;
reg   [31:0] reg_4444;
wire   [31:0] grp_fu_3920_p2;
reg   [31:0] reg_4448;
wire   [31:0] grp_fu_3924_p2;
reg   [31:0] reg_4452;
wire   [31:0] grp_fu_3928_p2;
reg   [31:0] reg_4456;
wire   [31:0] grp_fu_3932_p2;
reg   [31:0] reg_4460;
wire   [31:0] grp_fu_3936_p2;
reg   [31:0] reg_4464;
wire   [31:0] grp_fu_3940_p2;
reg   [31:0] reg_4468;
wire   [31:0] grp_fu_3944_p2;
reg   [31:0] reg_4472;
wire   [0:0] icmp_ln431_fu_5124_p2;
wire   [15:0] shl_ln_fu_5136_p3;
reg   [15:0] shl_ln_reg_8135;
reg   [31:0] maxp2d_64_feature_map_stream127_read_reg_8233;
wire   [31:0] tmp_fu_5213_p1;
reg   [31:0] tmp_reg_8318;
reg   [31:0] mul14_95_reg_9298;
reg   [31:0] mul14_96_reg_9303;
reg   [31:0] mul14_97_reg_9308;
reg   [31:0] mul14_98_reg_9313;
reg   [31:0] mul14_99_reg_9318;
reg   [31:0] mul14_100_reg_9323;
reg   [31:0] mul14_101_reg_9328;
reg   [31:0] mul14_102_reg_9333;
reg   [31:0] mul14_103_reg_9338;
reg   [31:0] mul14_104_reg_9343;
reg   [31:0] mul14_105_reg_9348;
reg   [31:0] mul14_106_reg_9353;
reg   [31:0] mul14_107_reg_9358;
reg   [31:0] mul14_108_reg_9363;
reg   [31:0] mul14_109_reg_9368;
reg   [31:0] mul14_110_reg_9373;
reg   [31:0] mul14_111_reg_9458;
reg   [31:0] mul14_112_reg_9463;
reg   [31:0] mul14_113_reg_9468;
reg   [31:0] mul14_114_reg_9473;
reg   [31:0] mul14_115_reg_9478;
reg   [31:0] mul14_116_reg_9483;
reg   [31:0] mul14_117_reg_9488;
reg   [31:0] mul14_118_reg_9493;
reg   [31:0] mul14_119_reg_9498;
reg   [31:0] mul14_120_reg_9503;
reg   [31:0] mul14_121_reg_9508;
reg   [31:0] mul14_122_reg_9513;
reg   [31:0] mul14_123_reg_9518;
reg   [31:0] mul14_124_reg_9523;
reg   [31:0] mul14_125_reg_9528;
reg   [31:0] mul14_126_reg_9533;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln438_fu_5144_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln438_1_fu_5162_p1;
wire   [63:0] zext_ln438_2_fu_5184_p1;
wire   [63:0] zext_ln438_3_fu_5201_p1;
wire   [63:0] zext_ln438_4_fu_5237_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln438_5_fu_5254_p1;
wire   [63:0] zext_ln438_6_fu_5271_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln438_7_fu_5288_p1;
wire   [63:0] zext_ln438_8_fu_5369_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln438_9_fu_5386_p1;
wire   [63:0] zext_ln438_10_fu_5467_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln438_11_fu_5484_p1;
wire   [63:0] zext_ln438_12_fu_5565_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln438_13_fu_5582_p1;
wire   [63:0] zext_ln438_14_fu_5663_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln438_15_fu_5680_p1;
reg   [31:0] kernel_sum_fu_602;
wire    ap_loop_init;
reg   [31:0] kernel_sum_1_fu_606;
reg   [31:0] kernel_sum_2_fu_610;
reg   [31:0] kernel_sum_3_fu_614;
reg   [31:0] kernel_sum_4_fu_618;
reg   [31:0] kernel_sum_5_fu_622;
reg   [31:0] kernel_sum_6_fu_626;
reg   [31:0] kernel_sum_7_fu_630;
reg   [31:0] kernel_sum_8_fu_634;
reg   [31:0] kernel_sum_9_fu_638;
reg   [31:0] kernel_sum_10_fu_642;
reg   [31:0] kernel_sum_11_fu_646;
reg   [31:0] kernel_sum_12_fu_650;
reg   [31:0] kernel_sum_13_fu_654;
reg   [31:0] kernel_sum_14_fu_658;
reg   [31:0] kernel_sum_15_fu_662;
reg   [31:0] kernel_sum_16_fu_666;
reg   [31:0] kernel_sum_17_fu_670;
reg   [31:0] kernel_sum_18_fu_674;
reg   [31:0] kernel_sum_19_fu_678;
reg   [31:0] kernel_sum_20_fu_682;
reg   [31:0] kernel_sum_21_fu_686;
reg   [31:0] kernel_sum_22_fu_690;
reg   [31:0] kernel_sum_23_fu_694;
reg   [31:0] kernel_sum_24_fu_698;
reg   [31:0] kernel_sum_25_fu_702;
reg   [31:0] kernel_sum_26_fu_706;
reg   [31:0] kernel_sum_27_fu_710;
reg   [31:0] kernel_sum_28_fu_714;
reg   [31:0] kernel_sum_29_fu_718;
reg   [31:0] kernel_sum_30_fu_722;
reg   [31:0] kernel_sum_31_fu_726;
reg   [31:0] kernel_sum_32_fu_730;
reg   [31:0] kernel_sum_33_fu_734;
reg   [31:0] kernel_sum_34_fu_738;
reg   [31:0] kernel_sum_35_fu_742;
reg   [31:0] kernel_sum_36_fu_746;
reg   [31:0] kernel_sum_37_fu_750;
reg   [31:0] kernel_sum_38_fu_754;
reg   [31:0] kernel_sum_39_fu_758;
reg   [31:0] kernel_sum_40_fu_762;
reg   [31:0] kernel_sum_41_fu_766;
reg   [31:0] kernel_sum_42_fu_770;
reg   [31:0] kernel_sum_43_fu_774;
reg   [31:0] kernel_sum_44_fu_778;
reg   [31:0] kernel_sum_45_fu_782;
reg   [31:0] kernel_sum_46_fu_786;
reg   [31:0] kernel_sum_47_fu_790;
reg   [31:0] kernel_sum_48_fu_794;
reg   [31:0] kernel_sum_49_fu_798;
reg   [31:0] kernel_sum_50_fu_802;
reg   [31:0] kernel_sum_51_fu_806;
reg   [31:0] kernel_sum_52_fu_810;
reg   [31:0] kernel_sum_53_fu_814;
reg   [31:0] kernel_sum_54_fu_818;
reg   [31:0] kernel_sum_55_fu_822;
reg   [31:0] kernel_sum_56_fu_826;
reg   [31:0] kernel_sum_57_fu_830;
reg   [31:0] kernel_sum_58_fu_834;
reg   [31:0] kernel_sum_59_fu_838;
reg   [31:0] kernel_sum_60_fu_842;
reg   [31:0] kernel_sum_61_fu_846;
reg   [31:0] kernel_sum_62_fu_850;
reg   [31:0] kernel_sum_63_fu_854;
reg   [31:0] kernel_sum_64_fu_858;
reg   [31:0] kernel_sum_65_fu_862;
reg   [31:0] kernel_sum_66_fu_866;
reg   [31:0] kernel_sum_67_fu_870;
reg   [31:0] kernel_sum_68_fu_874;
reg   [31:0] kernel_sum_69_fu_878;
reg   [31:0] kernel_sum_70_fu_882;
reg   [31:0] kernel_sum_71_fu_886;
reg   [31:0] kernel_sum_72_fu_890;
reg   [31:0] kernel_sum_73_fu_894;
reg   [31:0] kernel_sum_74_fu_898;
reg   [31:0] kernel_sum_75_fu_902;
reg   [31:0] kernel_sum_76_fu_906;
reg   [31:0] kernel_sum_77_fu_910;
reg   [31:0] kernel_sum_78_fu_914;
reg   [31:0] kernel_sum_79_fu_918;
reg   [31:0] kernel_sum_80_fu_922;
reg   [31:0] kernel_sum_81_fu_926;
reg   [31:0] kernel_sum_82_fu_930;
reg   [31:0] kernel_sum_83_fu_934;
reg   [31:0] kernel_sum_84_fu_938;
reg   [31:0] kernel_sum_85_fu_942;
reg   [31:0] kernel_sum_86_fu_946;
reg   [31:0] kernel_sum_87_fu_950;
reg   [31:0] kernel_sum_88_fu_954;
reg   [31:0] kernel_sum_89_fu_958;
reg   [31:0] kernel_sum_90_fu_962;
reg   [31:0] kernel_sum_91_fu_966;
reg   [31:0] kernel_sum_92_fu_970;
reg   [31:0] kernel_sum_93_fu_974;
reg   [31:0] kernel_sum_94_fu_978;
reg   [31:0] kernel_sum_95_fu_982;
reg   [31:0] kernel_sum_96_fu_986;
reg   [31:0] kernel_sum_97_fu_990;
reg   [31:0] kernel_sum_98_fu_994;
reg   [31:0] kernel_sum_99_fu_998;
reg   [31:0] kernel_sum_100_fu_1002;
reg   [31:0] kernel_sum_101_fu_1006;
reg   [31:0] kernel_sum_102_fu_1010;
reg   [31:0] kernel_sum_103_fu_1014;
reg   [31:0] kernel_sum_104_fu_1018;
reg   [31:0] kernel_sum_105_fu_1022;
reg   [31:0] kernel_sum_106_fu_1026;
reg   [31:0] kernel_sum_107_fu_1030;
reg   [31:0] kernel_sum_108_fu_1034;
reg   [31:0] kernel_sum_109_fu_1038;
reg   [31:0] kernel_sum_110_fu_1042;
reg   [31:0] kernel_sum_111_fu_1046;
reg   [31:0] kernel_sum_112_fu_1050;
reg   [31:0] kernel_sum_113_fu_1054;
reg   [31:0] kernel_sum_114_fu_1058;
reg   [31:0] kernel_sum_115_fu_1062;
reg   [31:0] kernel_sum_116_fu_1066;
reg   [31:0] kernel_sum_117_fu_1070;
reg   [31:0] kernel_sum_118_fu_1074;
reg   [31:0] kernel_sum_119_fu_1078;
reg   [31:0] kernel_sum_120_fu_1082;
reg   [31:0] kernel_sum_121_fu_1086;
reg   [31:0] kernel_sum_122_fu_1090;
reg   [31:0] kernel_sum_123_fu_1094;
reg   [31:0] kernel_sum_124_fu_1098;
reg   [31:0] kernel_sum_125_fu_1102;
reg   [31:0] kernel_sum_126_fu_1106;
reg   [31:0] kernel_sum_127_fu_1110;
reg   [11:0] i_fu_1114;
wire   [11:0] add_ln431_fu_5130_p2;
reg   [11:0] ap_sig_allocacmp_i_18;
wire    ap_block_pp0_stage6_01001;
reg   [31:0] grp_fu_3884_p0;
reg   [31:0] grp_fu_3884_p1;
reg   [31:0] grp_fu_3888_p0;
reg   [31:0] grp_fu_3888_p1;
reg   [31:0] grp_fu_3892_p0;
reg   [31:0] grp_fu_3892_p1;
reg   [31:0] grp_fu_3896_p0;
reg   [31:0] grp_fu_3896_p1;
reg   [31:0] grp_fu_3900_p0;
reg   [31:0] grp_fu_3900_p1;
reg   [31:0] grp_fu_3904_p0;
reg   [31:0] grp_fu_3904_p1;
reg   [31:0] grp_fu_3908_p0;
reg   [31:0] grp_fu_3908_p1;
reg   [31:0] grp_fu_3912_p0;
reg   [31:0] grp_fu_3912_p1;
reg   [31:0] grp_fu_3916_p0;
reg   [31:0] grp_fu_3916_p1;
reg   [31:0] grp_fu_3920_p0;
reg   [31:0] grp_fu_3920_p1;
reg   [31:0] grp_fu_3924_p0;
reg   [31:0] grp_fu_3924_p1;
reg   [31:0] grp_fu_3928_p0;
reg   [31:0] grp_fu_3928_p1;
reg   [31:0] grp_fu_3932_p0;
reg   [31:0] grp_fu_3932_p1;
reg   [31:0] grp_fu_3936_p0;
reg   [31:0] grp_fu_3936_p1;
reg   [31:0] grp_fu_3940_p0;
reg   [31:0] grp_fu_3940_p1;
reg   [31:0] grp_fu_3944_p0;
reg   [31:0] grp_fu_3944_p1;
reg   [31:0] grp_fu_3948_p0;
reg   [31:0] grp_fu_3948_p1;
reg   [31:0] grp_fu_3952_p0;
reg   [31:0] grp_fu_3952_p1;
reg   [31:0] grp_fu_3956_p0;
reg   [31:0] grp_fu_3956_p1;
reg   [31:0] grp_fu_3960_p0;
reg   [31:0] grp_fu_3960_p1;
reg   [31:0] grp_fu_3964_p0;
reg   [31:0] grp_fu_3964_p1;
reg   [31:0] grp_fu_3968_p0;
reg   [31:0] grp_fu_3968_p1;
reg   [31:0] grp_fu_3972_p0;
reg   [31:0] grp_fu_3972_p1;
reg   [31:0] grp_fu_3976_p0;
reg   [31:0] grp_fu_3976_p1;
reg   [31:0] grp_fu_3980_p0;
reg   [31:0] grp_fu_3980_p1;
reg   [31:0] grp_fu_3984_p0;
reg   [31:0] grp_fu_3984_p1;
reg   [31:0] grp_fu_3988_p0;
reg   [31:0] grp_fu_3988_p1;
reg   [31:0] grp_fu_3992_p0;
reg   [31:0] grp_fu_3992_p1;
reg   [31:0] grp_fu_3996_p0;
reg   [31:0] grp_fu_3996_p1;
reg   [31:0] grp_fu_4000_p0;
reg   [31:0] grp_fu_4000_p1;
reg   [31:0] grp_fu_4004_p0;
reg   [31:0] grp_fu_4004_p1;
reg   [31:0] grp_fu_4008_p0;
reg   [31:0] grp_fu_4008_p1;
wire   [15:0] or_ln438_fu_5156_p2;
wire   [15:0] or_ln438_1_fu_5179_p2;
wire   [15:0] or_ln438_2_fu_5196_p2;
wire   [15:0] or_ln438_3_fu_5232_p2;
wire   [15:0] or_ln438_4_fu_5249_p2;
wire   [15:0] or_ln438_5_fu_5266_p2;
wire   [15:0] or_ln438_6_fu_5283_p2;
wire   [15:0] or_ln438_7_fu_5364_p2;
wire   [15:0] or_ln438_8_fu_5381_p2;
wire   [15:0] or_ln438_9_fu_5462_p2;
wire   [15:0] or_ln438_10_fu_5479_p2;
wire   [15:0] or_ln438_11_fu_5560_p2;
wire   [15:0] or_ln438_12_fu_5577_p2;
wire   [15:0] or_ln438_13_fu_5658_p2;
wire   [15:0] or_ln438_14_fu_5675_p2;
reg    grp_fu_3884_ce;
reg    grp_fu_3888_ce;
reg    grp_fu_3892_ce;
reg    grp_fu_3896_ce;
reg    grp_fu_3900_ce;
reg    grp_fu_3904_ce;
reg    grp_fu_3908_ce;
reg    grp_fu_3912_ce;
reg    grp_fu_3916_ce;
reg    grp_fu_3920_ce;
reg    grp_fu_3924_ce;
reg    grp_fu_3928_ce;
reg    grp_fu_3932_ce;
reg    grp_fu_3936_ce;
reg    grp_fu_3940_ce;
reg    grp_fu_3944_ce;
reg    grp_fu_3948_ce;
reg    grp_fu_3952_ce;
reg    grp_fu_3956_ce;
reg    grp_fu_3960_ce;
reg    grp_fu_3964_ce;
reg    grp_fu_3968_ce;
reg    grp_fu_3972_ce;
reg    grp_fu_3976_ce;
reg    grp_fu_3980_ce;
reg    grp_fu_3984_ce;
reg    grp_fu_3988_ce;
reg    grp_fu_3992_ce;
reg    grp_fu_3996_ce;
reg    grp_fu_4000_ce;
reg    grp_fu_4004_ce;
reg    grp_fu_4008_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [7:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
reg    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

accel_fadd_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_3_full_dsp_1_U19904(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3884_p0),
    .din1(grp_fu_3884_p1),
    .ce(grp_fu_3884_ce),
    .dout(grp_fu_3884_p2)
);

accel_fadd_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_3_full_dsp_1_U19905(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3888_p0),
    .din1(grp_fu_3888_p1),
    .ce(grp_fu_3888_ce),
    .dout(grp_fu_3888_p2)
);

accel_fadd_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_3_full_dsp_1_U19906(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3892_p0),
    .din1(grp_fu_3892_p1),
    .ce(grp_fu_3892_ce),
    .dout(grp_fu_3892_p2)
);

accel_fadd_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_3_full_dsp_1_U19907(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3896_p0),
    .din1(grp_fu_3896_p1),
    .ce(grp_fu_3896_ce),
    .dout(grp_fu_3896_p2)
);

accel_fadd_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_3_full_dsp_1_U19908(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3900_p0),
    .din1(grp_fu_3900_p1),
    .ce(grp_fu_3900_ce),
    .dout(grp_fu_3900_p2)
);

accel_fadd_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_3_full_dsp_1_U19909(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3904_p0),
    .din1(grp_fu_3904_p1),
    .ce(grp_fu_3904_ce),
    .dout(grp_fu_3904_p2)
);

accel_fadd_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_3_full_dsp_1_U19910(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3908_p0),
    .din1(grp_fu_3908_p1),
    .ce(grp_fu_3908_ce),
    .dout(grp_fu_3908_p2)
);

accel_fadd_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_3_full_dsp_1_U19911(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3912_p0),
    .din1(grp_fu_3912_p1),
    .ce(grp_fu_3912_ce),
    .dout(grp_fu_3912_p2)
);

accel_fadd_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_3_full_dsp_1_U19912(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3916_p0),
    .din1(grp_fu_3916_p1),
    .ce(grp_fu_3916_ce),
    .dout(grp_fu_3916_p2)
);

accel_fadd_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_3_full_dsp_1_U19913(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3920_p0),
    .din1(grp_fu_3920_p1),
    .ce(grp_fu_3920_ce),
    .dout(grp_fu_3920_p2)
);

accel_fadd_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_3_full_dsp_1_U19914(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3924_p0),
    .din1(grp_fu_3924_p1),
    .ce(grp_fu_3924_ce),
    .dout(grp_fu_3924_p2)
);

accel_fadd_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_3_full_dsp_1_U19915(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3928_p0),
    .din1(grp_fu_3928_p1),
    .ce(grp_fu_3928_ce),
    .dout(grp_fu_3928_p2)
);

accel_fadd_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_3_full_dsp_1_U19916(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3932_p0),
    .din1(grp_fu_3932_p1),
    .ce(grp_fu_3932_ce),
    .dout(grp_fu_3932_p2)
);

accel_fadd_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_3_full_dsp_1_U19917(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3936_p0),
    .din1(grp_fu_3936_p1),
    .ce(grp_fu_3936_ce),
    .dout(grp_fu_3936_p2)
);

accel_fadd_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_3_full_dsp_1_U19918(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3940_p0),
    .din1(grp_fu_3940_p1),
    .ce(grp_fu_3940_ce),
    .dout(grp_fu_3940_p2)
);

accel_fadd_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_3_full_dsp_1_U19919(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3944_p0),
    .din1(grp_fu_3944_p1),
    .ce(grp_fu_3944_ce),
    .dout(grp_fu_3944_p2)
);

accel_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U19920(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3948_p0),
    .din1(grp_fu_3948_p1),
    .ce(grp_fu_3948_ce),
    .dout(grp_fu_3948_p2)
);

accel_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U19921(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3952_p0),
    .din1(grp_fu_3952_p1),
    .ce(grp_fu_3952_ce),
    .dout(grp_fu_3952_p2)
);

accel_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U19922(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3956_p0),
    .din1(grp_fu_3956_p1),
    .ce(grp_fu_3956_ce),
    .dout(grp_fu_3956_p2)
);

accel_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U19923(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3960_p0),
    .din1(grp_fu_3960_p1),
    .ce(grp_fu_3960_ce),
    .dout(grp_fu_3960_p2)
);

accel_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U19924(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3964_p0),
    .din1(grp_fu_3964_p1),
    .ce(grp_fu_3964_ce),
    .dout(grp_fu_3964_p2)
);

accel_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U19925(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3968_p0),
    .din1(grp_fu_3968_p1),
    .ce(grp_fu_3968_ce),
    .dout(grp_fu_3968_p2)
);

accel_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U19926(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3972_p0),
    .din1(grp_fu_3972_p1),
    .ce(grp_fu_3972_ce),
    .dout(grp_fu_3972_p2)
);

accel_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U19927(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3976_p0),
    .din1(grp_fu_3976_p1),
    .ce(grp_fu_3976_ce),
    .dout(grp_fu_3976_p2)
);

accel_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U19928(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3980_p0),
    .din1(grp_fu_3980_p1),
    .ce(grp_fu_3980_ce),
    .dout(grp_fu_3980_p2)
);

accel_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U19929(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3984_p0),
    .din1(grp_fu_3984_p1),
    .ce(grp_fu_3984_ce),
    .dout(grp_fu_3984_p2)
);

accel_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U19930(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3988_p0),
    .din1(grp_fu_3988_p1),
    .ce(grp_fu_3988_ce),
    .dout(grp_fu_3988_p2)
);

accel_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U19931(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3992_p0),
    .din1(grp_fu_3992_p1),
    .ce(grp_fu_3992_ce),
    .dout(grp_fu_3992_p2)
);

accel_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U19932(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3996_p0),
    .din1(grp_fu_3996_p1),
    .ce(grp_fu_3996_ce),
    .dout(grp_fu_3996_p2)
);

accel_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U19933(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4000_p0),
    .din1(grp_fu_4000_p1),
    .ce(grp_fu_4000_ce),
    .dout(grp_fu_4000_p2)
);

accel_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U19934(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4004_p0),
    .din1(grp_fu_4004_p1),
    .ce(grp_fu_4004_ce),
    .dout(grp_fu_4004_p2)
);

accel_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U19935(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4008_p0),
    .din1(grp_fu_4008_p1),
    .ce(grp_fu_4008_ce),
    .dout(grp_fu_4008_p2)
);

accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage6),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage6)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln431_fu_5124_p2 == 1'd0))) begin
            i_fu_1114 <= add_ln431_fu_5130_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_1114 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_100_fu_1002 <= kernel_sum_100_reload;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        kernel_sum_100_fu_1002 <= reg_4428;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_101_fu_1006 <= kernel_sum_101_reload;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        kernel_sum_101_fu_1006 <= reg_4432;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_102_fu_1010 <= kernel_sum_102_reload;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        kernel_sum_102_fu_1010 <= reg_4436;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_103_fu_1014 <= kernel_sum_103_reload;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        kernel_sum_103_fu_1014 <= reg_4440;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_104_fu_1018 <= kernel_sum_104_reload;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        kernel_sum_104_fu_1018 <= reg_4444;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_105_fu_1022 <= kernel_sum_105_reload;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        kernel_sum_105_fu_1022 <= reg_4448;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_106_fu_1026 <= kernel_sum_106_reload;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        kernel_sum_106_fu_1026 <= reg_4452;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_107_fu_1030 <= kernel_sum_107_reload;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        kernel_sum_107_fu_1030 <= reg_4456;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_108_fu_1034 <= kernel_sum_108_reload;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        kernel_sum_108_fu_1034 <= reg_4460;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_109_fu_1038 <= kernel_sum_109_reload;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        kernel_sum_109_fu_1038 <= reg_4464;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_10_fu_642 <= kernel_sum_10_reload;
    end else if (((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        kernel_sum_10_fu_642 <= reg_4452;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_110_fu_1042 <= kernel_sum_110_reload;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        kernel_sum_110_fu_1042 <= reg_4468;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_111_fu_1046 <= kernel_sum_111_reload;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        kernel_sum_111_fu_1046 <= reg_4472;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_112_fu_1050 <= kernel_sum_112_reload;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        kernel_sum_112_fu_1050 <= reg_4412;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_113_fu_1054 <= kernel_sum_113_reload;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        kernel_sum_113_fu_1054 <= reg_4416;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_114_fu_1058 <= kernel_sum_114_reload;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        kernel_sum_114_fu_1058 <= reg_4420;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_115_fu_1062 <= kernel_sum_115_reload;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        kernel_sum_115_fu_1062 <= reg_4424;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_116_fu_1066 <= kernel_sum_116_reload;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        kernel_sum_116_fu_1066 <= reg_4428;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_117_fu_1070 <= kernel_sum_117_reload;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        kernel_sum_117_fu_1070 <= reg_4432;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_118_fu_1074 <= kernel_sum_118_reload;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        kernel_sum_118_fu_1074 <= reg_4436;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_119_fu_1078 <= kernel_sum_119_reload;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        kernel_sum_119_fu_1078 <= reg_4440;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_11_fu_646 <= kernel_sum_11_reload;
    end else if (((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        kernel_sum_11_fu_646 <= reg_4456;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_120_fu_1082 <= kernel_sum_120_reload;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        kernel_sum_120_fu_1082 <= reg_4444;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_121_fu_1086 <= kernel_sum_121_reload;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        kernel_sum_121_fu_1086 <= reg_4448;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_122_fu_1090 <= kernel_sum_122_reload;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        kernel_sum_122_fu_1090 <= reg_4452;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_123_fu_1094 <= kernel_sum_123_reload;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        kernel_sum_123_fu_1094 <= reg_4456;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_124_fu_1098 <= kernel_sum_124_reload;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        kernel_sum_124_fu_1098 <= reg_4460;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_125_fu_1102 <= kernel_sum_125_reload;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        kernel_sum_125_fu_1102 <= reg_4464;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_126_fu_1106 <= kernel_sum_126_reload;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        kernel_sum_126_fu_1106 <= reg_4468;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_127_fu_1110 <= kernel_sum_127_reload;
    end else if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        kernel_sum_127_fu_1110 <= reg_4472;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_12_fu_650 <= kernel_sum_12_reload;
    end else if (((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        kernel_sum_12_fu_650 <= reg_4460;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_13_fu_654 <= kernel_sum_13_reload;
    end else if (((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        kernel_sum_13_fu_654 <= reg_4464;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_14_fu_658 <= kernel_sum_14_reload;
    end else if (((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        kernel_sum_14_fu_658 <= reg_4468;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_15_fu_662 <= kernel_sum_15_reload;
    end else if (((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        kernel_sum_15_fu_662 <= reg_4472;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            kernel_sum_16_fu_666 <= kernel_sum_16_reload;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            kernel_sum_16_fu_666 <= reg_4412;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            kernel_sum_17_fu_670 <= kernel_sum_17_reload;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            kernel_sum_17_fu_670 <= reg_4416;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            kernel_sum_18_fu_674 <= kernel_sum_18_reload;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            kernel_sum_18_fu_674 <= reg_4420;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            kernel_sum_19_fu_678 <= kernel_sum_19_reload;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            kernel_sum_19_fu_678 <= reg_4424;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_1_fu_606 <= kernel_sum_1_reload;
    end else if (((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        kernel_sum_1_fu_606 <= reg_4416;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            kernel_sum_20_fu_682 <= kernel_sum_20_reload;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            kernel_sum_20_fu_682 <= reg_4428;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            kernel_sum_21_fu_686 <= kernel_sum_21_reload;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            kernel_sum_21_fu_686 <= reg_4432;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            kernel_sum_22_fu_690 <= kernel_sum_22_reload;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            kernel_sum_22_fu_690 <= reg_4436;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            kernel_sum_23_fu_694 <= kernel_sum_23_reload;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            kernel_sum_23_fu_694 <= reg_4440;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            kernel_sum_24_fu_698 <= kernel_sum_24_reload;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            kernel_sum_24_fu_698 <= reg_4444;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            kernel_sum_25_fu_702 <= kernel_sum_25_reload;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            kernel_sum_25_fu_702 <= reg_4448;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            kernel_sum_26_fu_706 <= kernel_sum_26_reload;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            kernel_sum_26_fu_706 <= reg_4452;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            kernel_sum_27_fu_710 <= kernel_sum_27_reload;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            kernel_sum_27_fu_710 <= reg_4456;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            kernel_sum_28_fu_714 <= kernel_sum_28_reload;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            kernel_sum_28_fu_714 <= reg_4460;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            kernel_sum_29_fu_718 <= kernel_sum_29_reload;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            kernel_sum_29_fu_718 <= reg_4464;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_2_fu_610 <= kernel_sum_2_reload;
    end else if (((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        kernel_sum_2_fu_610 <= reg_4420;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            kernel_sum_30_fu_722 <= kernel_sum_30_reload;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            kernel_sum_30_fu_722 <= reg_4468;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            kernel_sum_31_fu_726 <= kernel_sum_31_reload;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            kernel_sum_31_fu_726 <= reg_4472;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_32_fu_730 <= kernel_sum_32_reload;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        kernel_sum_32_fu_730 <= reg_4412;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_33_fu_734 <= kernel_sum_33_reload;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        kernel_sum_33_fu_734 <= reg_4416;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_34_fu_738 <= kernel_sum_34_reload;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        kernel_sum_34_fu_738 <= reg_4420;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_35_fu_742 <= kernel_sum_35_reload;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        kernel_sum_35_fu_742 <= reg_4424;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_36_fu_746 <= kernel_sum_36_reload;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        kernel_sum_36_fu_746 <= reg_4428;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_37_fu_750 <= kernel_sum_37_reload;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        kernel_sum_37_fu_750 <= reg_4432;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_38_fu_754 <= kernel_sum_38_reload;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        kernel_sum_38_fu_754 <= reg_4436;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_39_fu_758 <= kernel_sum_39_reload;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        kernel_sum_39_fu_758 <= reg_4440;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_3_fu_614 <= kernel_sum_3_reload;
    end else if (((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        kernel_sum_3_fu_614 <= reg_4424;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_40_fu_762 <= kernel_sum_40_reload;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        kernel_sum_40_fu_762 <= reg_4444;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_41_fu_766 <= kernel_sum_41_reload;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        kernel_sum_41_fu_766 <= reg_4448;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_42_fu_770 <= kernel_sum_42_reload;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        kernel_sum_42_fu_770 <= reg_4452;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_43_fu_774 <= kernel_sum_43_reload;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        kernel_sum_43_fu_774 <= reg_4456;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_44_fu_778 <= kernel_sum_44_reload;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        kernel_sum_44_fu_778 <= reg_4460;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_45_fu_782 <= kernel_sum_45_reload;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        kernel_sum_45_fu_782 <= reg_4464;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_46_fu_786 <= kernel_sum_46_reload;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        kernel_sum_46_fu_786 <= reg_4468;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_47_fu_790 <= kernel_sum_47_reload;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        kernel_sum_47_fu_790 <= reg_4472;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_48_fu_794 <= kernel_sum_48_reload;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        kernel_sum_48_fu_794 <= reg_4412;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_49_fu_798 <= kernel_sum_49_reload;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        kernel_sum_49_fu_798 <= reg_4416;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_4_fu_618 <= kernel_sum_4_reload;
    end else if (((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        kernel_sum_4_fu_618 <= reg_4428;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_50_fu_802 <= kernel_sum_50_reload;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        kernel_sum_50_fu_802 <= reg_4420;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_51_fu_806 <= kernel_sum_51_reload;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        kernel_sum_51_fu_806 <= reg_4424;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_52_fu_810 <= kernel_sum_52_reload;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        kernel_sum_52_fu_810 <= reg_4428;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_53_fu_814 <= kernel_sum_53_reload;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        kernel_sum_53_fu_814 <= reg_4432;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_54_fu_818 <= kernel_sum_54_reload;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        kernel_sum_54_fu_818 <= reg_4436;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_55_fu_822 <= kernel_sum_55_reload;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        kernel_sum_55_fu_822 <= reg_4440;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_56_fu_826 <= kernel_sum_56_reload;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        kernel_sum_56_fu_826 <= reg_4444;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_57_fu_830 <= kernel_sum_57_reload;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        kernel_sum_57_fu_830 <= reg_4448;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_58_fu_834 <= kernel_sum_58_reload;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        kernel_sum_58_fu_834 <= reg_4452;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_59_fu_838 <= kernel_sum_59_reload;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        kernel_sum_59_fu_838 <= reg_4456;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_5_fu_622 <= kernel_sum_5_reload;
    end else if (((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        kernel_sum_5_fu_622 <= reg_4432;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_60_fu_842 <= kernel_sum_60_reload;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        kernel_sum_60_fu_842 <= reg_4460;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_61_fu_846 <= kernel_sum_61_reload;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        kernel_sum_61_fu_846 <= reg_4464;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_62_fu_850 <= kernel_sum_62_reload;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        kernel_sum_62_fu_850 <= reg_4468;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_63_fu_854 <= kernel_sum_63_reload;
    end else if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        kernel_sum_63_fu_854 <= reg_4472;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_64_fu_858 <= kernel_sum_64_reload;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        kernel_sum_64_fu_858 <= reg_4412;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_65_fu_862 <= kernel_sum_65_reload;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        kernel_sum_65_fu_862 <= reg_4416;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_66_fu_866 <= kernel_sum_66_reload;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        kernel_sum_66_fu_866 <= reg_4420;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_67_fu_870 <= kernel_sum_67_reload;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        kernel_sum_67_fu_870 <= reg_4424;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_68_fu_874 <= kernel_sum_68_reload;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        kernel_sum_68_fu_874 <= reg_4428;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_69_fu_878 <= kernel_sum_69_reload;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        kernel_sum_69_fu_878 <= reg_4432;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_6_fu_626 <= kernel_sum_6_reload;
    end else if (((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        kernel_sum_6_fu_626 <= reg_4436;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_70_fu_882 <= kernel_sum_70_reload;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        kernel_sum_70_fu_882 <= reg_4436;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_71_fu_886 <= kernel_sum_71_reload;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        kernel_sum_71_fu_886 <= reg_4440;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_72_fu_890 <= kernel_sum_72_reload;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        kernel_sum_72_fu_890 <= reg_4444;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_73_fu_894 <= kernel_sum_73_reload;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        kernel_sum_73_fu_894 <= reg_4448;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_74_fu_898 <= kernel_sum_74_reload;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        kernel_sum_74_fu_898 <= reg_4452;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_75_fu_902 <= kernel_sum_75_reload;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        kernel_sum_75_fu_902 <= reg_4456;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_76_fu_906 <= kernel_sum_76_reload;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        kernel_sum_76_fu_906 <= reg_4460;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_77_fu_910 <= kernel_sum_77_reload;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        kernel_sum_77_fu_910 <= reg_4464;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_78_fu_914 <= kernel_sum_78_reload;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        kernel_sum_78_fu_914 <= reg_4468;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_79_fu_918 <= kernel_sum_79_reload;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        kernel_sum_79_fu_918 <= reg_4472;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_7_fu_630 <= kernel_sum_7_reload;
    end else if (((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        kernel_sum_7_fu_630 <= reg_4440;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_80_fu_922 <= kernel_sum_80_reload;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        kernel_sum_80_fu_922 <= reg_4412;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_81_fu_926 <= kernel_sum_81_reload;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        kernel_sum_81_fu_926 <= reg_4416;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_82_fu_930 <= kernel_sum_82_reload;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        kernel_sum_82_fu_930 <= reg_4420;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_83_fu_934 <= kernel_sum_83_reload;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        kernel_sum_83_fu_934 <= reg_4424;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_84_fu_938 <= kernel_sum_84_reload;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        kernel_sum_84_fu_938 <= reg_4428;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_85_fu_942 <= kernel_sum_85_reload;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        kernel_sum_85_fu_942 <= reg_4432;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_86_fu_946 <= kernel_sum_86_reload;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        kernel_sum_86_fu_946 <= reg_4436;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_87_fu_950 <= kernel_sum_87_reload;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        kernel_sum_87_fu_950 <= reg_4440;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_88_fu_954 <= kernel_sum_88_reload;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        kernel_sum_88_fu_954 <= reg_4444;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_89_fu_958 <= kernel_sum_89_reload;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        kernel_sum_89_fu_958 <= reg_4448;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_8_fu_634 <= kernel_sum_8_reload;
    end else if (((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        kernel_sum_8_fu_634 <= reg_4444;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_90_fu_962 <= kernel_sum_90_reload;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        kernel_sum_90_fu_962 <= reg_4452;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_91_fu_966 <= kernel_sum_91_reload;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        kernel_sum_91_fu_966 <= reg_4456;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_92_fu_970 <= kernel_sum_92_reload;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        kernel_sum_92_fu_970 <= reg_4460;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_93_fu_974 <= kernel_sum_93_reload;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        kernel_sum_93_fu_974 <= reg_4464;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_94_fu_978 <= kernel_sum_94_reload;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        kernel_sum_94_fu_978 <= reg_4468;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_95_fu_982 <= kernel_sum_95_reload;
    end else if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        kernel_sum_95_fu_982 <= reg_4472;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_96_fu_986 <= kernel_sum_96_reload;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        kernel_sum_96_fu_986 <= reg_4412;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_97_fu_990 <= kernel_sum_97_reload;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        kernel_sum_97_fu_990 <= reg_4416;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_98_fu_994 <= kernel_sum_98_reload;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        kernel_sum_98_fu_994 <= reg_4420;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_99_fu_998 <= kernel_sum_99_reload;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        kernel_sum_99_fu_998 <= reg_4424;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_9_fu_638 <= kernel_sum_9_reload;
    end else if (((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        kernel_sum_9_fu_638 <= reg_4448;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        kernel_sum_fu_602 <= kernel_sum_reload;
    end else if (((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        kernel_sum_fu_602 <= reg_4412;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln431_reg_8131 <= icmp_ln431_fu_5124_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        maxp2d_64_feature_map_stream127_read_reg_8233 <= maxp2d_64_feature_map_stream127_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul14_100_reg_9323 <= grp_fu_3968_p2;
        mul14_101_reg_9328 <= grp_fu_3972_p2;
        mul14_102_reg_9333 <= grp_fu_3976_p2;
        mul14_103_reg_9338 <= grp_fu_3980_p2;
        mul14_104_reg_9343 <= grp_fu_3984_p2;
        mul14_105_reg_9348 <= grp_fu_3988_p2;
        mul14_106_reg_9353 <= grp_fu_3992_p2;
        mul14_107_reg_9358 <= grp_fu_3996_p2;
        mul14_108_reg_9363 <= grp_fu_4000_p2;
        mul14_109_reg_9368 <= grp_fu_4004_p2;
        mul14_110_reg_9373 <= grp_fu_4008_p2;
        mul14_95_reg_9298 <= grp_fu_3948_p2;
        mul14_96_reg_9303 <= grp_fu_3952_p2;
        mul14_97_reg_9308 <= grp_fu_3956_p2;
        mul14_98_reg_9313 <= grp_fu_3960_p2;
        mul14_99_reg_9318 <= grp_fu_3964_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul14_111_reg_9458 <= grp_fu_3948_p2;
        mul14_112_reg_9463 <= grp_fu_3952_p2;
        mul14_113_reg_9468 <= grp_fu_3956_p2;
        mul14_114_reg_9473 <= grp_fu_3960_p2;
        mul14_115_reg_9478 <= grp_fu_3964_p2;
        mul14_116_reg_9483 <= grp_fu_3968_p2;
        mul14_117_reg_9488 <= grp_fu_3972_p2;
        mul14_118_reg_9493 <= grp_fu_3976_p2;
        mul14_119_reg_9498 <= grp_fu_3980_p2;
        mul14_120_reg_9503 <= grp_fu_3984_p2;
        mul14_121_reg_9508 <= grp_fu_3988_p2;
        mul14_122_reg_9513 <= grp_fu_3992_p2;
        mul14_123_reg_9518 <= grp_fu_3996_p2;
        mul14_124_reg_9523 <= grp_fu_4000_p2;
        mul14_125_reg_9528 <= grp_fu_4004_p2;
        mul14_126_reg_9533 <= grp_fu_4008_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_4012 <= weights_0_q1;
        reg_4017 <= weights_1_q1;
        reg_4022 <= weights_2_q1;
        reg_4027 <= weights_3_q1;
        reg_4032 <= weights_4_q1;
        reg_4037 <= weights_5_q1;
        reg_4042 <= weights_6_q1;
        reg_4047 <= weights_7_q1;
        reg_4052 <= weights_0_q0;
        reg_4057 <= weights_1_q0;
        reg_4062 <= weights_2_q0;
        reg_4067 <= weights_3_q0;
        reg_4072 <= weights_4_q0;
        reg_4077 <= weights_5_q0;
        reg_4082 <= weights_6_q0;
        reg_4087 <= weights_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_4092 <= weights_0_q1;
        reg_4097 <= weights_1_q1;
        reg_4102 <= weights_2_q1;
        reg_4107 <= weights_3_q1;
        reg_4112 <= weights_4_q1;
        reg_4117 <= weights_5_q1;
        reg_4122 <= weights_6_q1;
        reg_4127 <= weights_7_q1;
        reg_4132 <= weights_0_q0;
        reg_4137 <= weights_1_q0;
        reg_4142 <= weights_2_q0;
        reg_4147 <= weights_3_q0;
        reg_4152 <= weights_4_q0;
        reg_4157 <= weights_5_q0;
        reg_4162 <= weights_6_q0;
        reg_4167 <= weights_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_4172 <= grp_fu_3948_p2;
        reg_4177 <= grp_fu_3952_p2;
        reg_4182 <= grp_fu_3956_p2;
        reg_4187 <= grp_fu_3960_p2;
        reg_4192 <= grp_fu_3964_p2;
        reg_4197 <= grp_fu_3968_p2;
        reg_4202 <= grp_fu_3972_p2;
        reg_4207 <= grp_fu_3976_p2;
        reg_4212 <= grp_fu_3980_p2;
        reg_4217 <= grp_fu_3984_p2;
        reg_4222 <= grp_fu_3988_p2;
        reg_4227 <= grp_fu_3992_p2;
        reg_4232 <= grp_fu_3996_p2;
        reg_4237 <= grp_fu_4000_p2;
        reg_4242 <= grp_fu_4004_p2;
        reg_4247 <= grp_fu_4008_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_4252 <= grp_fu_3948_p2;
        reg_4257 <= grp_fu_3952_p2;
        reg_4262 <= grp_fu_3956_p2;
        reg_4267 <= grp_fu_3960_p2;
        reg_4272 <= grp_fu_3964_p2;
        reg_4277 <= grp_fu_3968_p2;
        reg_4282 <= grp_fu_3972_p2;
        reg_4287 <= grp_fu_3976_p2;
        reg_4292 <= grp_fu_3980_p2;
        reg_4297 <= grp_fu_3984_p2;
        reg_4302 <= grp_fu_3988_p2;
        reg_4307 <= grp_fu_3992_p2;
        reg_4312 <= grp_fu_3996_p2;
        reg_4317 <= grp_fu_4000_p2;
        reg_4322 <= grp_fu_4004_p2;
        reg_4327 <= grp_fu_4008_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_4332 <= grp_fu_3948_p2;
        reg_4337 <= grp_fu_3952_p2;
        reg_4342 <= grp_fu_3956_p2;
        reg_4347 <= grp_fu_3960_p2;
        reg_4352 <= grp_fu_3964_p2;
        reg_4357 <= grp_fu_3968_p2;
        reg_4362 <= grp_fu_3972_p2;
        reg_4367 <= grp_fu_3976_p2;
        reg_4372 <= grp_fu_3980_p2;
        reg_4377 <= grp_fu_3984_p2;
        reg_4382 <= grp_fu_3988_p2;
        reg_4387 <= grp_fu_3992_p2;
        reg_4392 <= grp_fu_3996_p2;
        reg_4397 <= grp_fu_4000_p2;
        reg_4402 <= grp_fu_4004_p2;
        reg_4407 <= grp_fu_4008_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_4412 <= grp_fu_3884_p2;
        reg_4416 <= grp_fu_3888_p2;
        reg_4420 <= grp_fu_3892_p2;
        reg_4424 <= grp_fu_3896_p2;
        reg_4428 <= grp_fu_3900_p2;
        reg_4432 <= grp_fu_3904_p2;
        reg_4436 <= grp_fu_3908_p2;
        reg_4440 <= grp_fu_3912_p2;
        reg_4444 <= grp_fu_3916_p2;
        reg_4448 <= grp_fu_3920_p2;
        reg_4452 <= grp_fu_3924_p2;
        reg_4456 <= grp_fu_3928_p2;
        reg_4460 <= grp_fu_3932_p2;
        reg_4464 <= grp_fu_3936_p2;
        reg_4468 <= grp_fu_3940_p2;
        reg_4472 <= grp_fu_3944_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln431_fu_5124_p2 == 1'd0))) begin
        shl_ln_reg_8135[15 : 4] <= shl_ln_fu_5136_p3[15 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_reg_8318 <= tmp_fu_5213_p1;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add177_out_ap_vld = 1'b1;
    end else begin
        add177_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_100127_out_ap_vld = 1'b1;
    end else begin
        add17_100127_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_101128_out_ap_vld = 1'b1;
    end else begin
        add17_101128_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_102129_out_ap_vld = 1'b1;
    end else begin
        add17_102129_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_103130_out_ap_vld = 1'b1;
    end else begin
        add17_103130_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_1037_out_ap_vld = 1'b1;
    end else begin
        add17_1037_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_104131_out_ap_vld = 1'b1;
    end else begin
        add17_104131_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_105132_out_ap_vld = 1'b1;
    end else begin
        add17_105132_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_106133_out_ap_vld = 1'b1;
    end else begin
        add17_106133_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_107134_out_ap_vld = 1'b1;
    end else begin
        add17_107134_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_108135_out_ap_vld = 1'b1;
    end else begin
        add17_108135_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_109136_out_ap_vld = 1'b1;
    end else begin
        add17_109136_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_110137_out_ap_vld = 1'b1;
    end else begin
        add17_110137_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_111138_out_ap_vld = 1'b1;
    end else begin
        add17_111138_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_112139_out_ap_vld = 1'b1;
    end else begin
        add17_112139_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_113140_out_ap_vld = 1'b1;
    end else begin
        add17_113140_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_1138_out_ap_vld = 1'b1;
    end else begin
        add17_1138_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_114141_out_ap_vld = 1'b1;
    end else begin
        add17_114141_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_115142_out_ap_vld = 1'b1;
    end else begin
        add17_115142_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_116143_out_ap_vld = 1'b1;
    end else begin
        add17_116143_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_117144_out_ap_vld = 1'b1;
    end else begin
        add17_117144_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_118145_out_ap_vld = 1'b1;
    end else begin
        add17_118145_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_119146_out_ap_vld = 1'b1;
    end else begin
        add17_119146_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_120147_out_ap_vld = 1'b1;
    end else begin
        add17_120147_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_121148_out_ap_vld = 1'b1;
    end else begin
        add17_121148_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_122149_out_ap_vld = 1'b1;
    end else begin
        add17_122149_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_123150_out_ap_vld = 1'b1;
    end else begin
        add17_123150_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_1239_out_ap_vld = 1'b1;
    end else begin
        add17_1239_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_124151_out_ap_vld = 1'b1;
    end else begin
        add17_124151_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_125152_out_ap_vld = 1'b1;
    end else begin
        add17_125152_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_126153_out_ap_vld = 1'b1;
    end else begin
        add17_126153_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_127154_out_ap_vld = 1'b1;
    end else begin
        add17_127154_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_128_out_ap_vld = 1'b1;
    end else begin
        add17_128_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_1340_out_ap_vld = 1'b1;
    end else begin
        add17_1340_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_1441_out_ap_vld = 1'b1;
    end else begin
        add17_1441_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_1542_out_ap_vld = 1'b1;
    end else begin
        add17_1542_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_1643_out_ap_vld = 1'b1;
    end else begin
        add17_1643_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_1744_out_ap_vld = 1'b1;
    end else begin
        add17_1744_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_1845_out_ap_vld = 1'b1;
    end else begin
        add17_1845_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_1946_out_ap_vld = 1'b1;
    end else begin
        add17_1946_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_2047_out_ap_vld = 1'b1;
    end else begin
        add17_2047_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_2148_out_ap_vld = 1'b1;
    end else begin
        add17_2148_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_2249_out_ap_vld = 1'b1;
    end else begin
        add17_2249_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_229_out_ap_vld = 1'b1;
    end else begin
        add17_229_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_2350_out_ap_vld = 1'b1;
    end else begin
        add17_2350_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_2451_out_ap_vld = 1'b1;
    end else begin
        add17_2451_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_2552_out_ap_vld = 1'b1;
    end else begin
        add17_2552_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_2653_out_ap_vld = 1'b1;
    end else begin
        add17_2653_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_2754_out_ap_vld = 1'b1;
    end else begin
        add17_2754_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_2855_out_ap_vld = 1'b1;
    end else begin
        add17_2855_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_2956_out_ap_vld = 1'b1;
    end else begin
        add17_2956_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_3057_out_ap_vld = 1'b1;
    end else begin
        add17_3057_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_3158_out_ap_vld = 1'b1;
    end else begin
        add17_3158_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_3259_out_ap_vld = 1'b1;
    end else begin
        add17_3259_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_330_out_ap_vld = 1'b1;
    end else begin
        add17_330_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_3360_out_ap_vld = 1'b1;
    end else begin
        add17_3360_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_3461_out_ap_vld = 1'b1;
    end else begin
        add17_3461_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_3562_out_ap_vld = 1'b1;
    end else begin
        add17_3562_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_3663_out_ap_vld = 1'b1;
    end else begin
        add17_3663_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_3764_out_ap_vld = 1'b1;
    end else begin
        add17_3764_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_3865_out_ap_vld = 1'b1;
    end else begin
        add17_3865_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_3966_out_ap_vld = 1'b1;
    end else begin
        add17_3966_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_4067_out_ap_vld = 1'b1;
    end else begin
        add17_4067_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_4168_out_ap_vld = 1'b1;
    end else begin
        add17_4168_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_4269_out_ap_vld = 1'b1;
    end else begin
        add17_4269_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_431_out_ap_vld = 1'b1;
    end else begin
        add17_431_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_4370_out_ap_vld = 1'b1;
    end else begin
        add17_4370_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_4471_out_ap_vld = 1'b1;
    end else begin
        add17_4471_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_4572_out_ap_vld = 1'b1;
    end else begin
        add17_4572_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_4673_out_ap_vld = 1'b1;
    end else begin
        add17_4673_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_4774_out_ap_vld = 1'b1;
    end else begin
        add17_4774_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_4875_out_ap_vld = 1'b1;
    end else begin
        add17_4875_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_4976_out_ap_vld = 1'b1;
    end else begin
        add17_4976_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_5077_out_ap_vld = 1'b1;
    end else begin
        add17_5077_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_5178_out_ap_vld = 1'b1;
    end else begin
        add17_5178_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_5279_out_ap_vld = 1'b1;
    end else begin
        add17_5279_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_532_out_ap_vld = 1'b1;
    end else begin
        add17_532_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_5380_out_ap_vld = 1'b1;
    end else begin
        add17_5380_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_5481_out_ap_vld = 1'b1;
    end else begin
        add17_5481_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_5582_out_ap_vld = 1'b1;
    end else begin
        add17_5582_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_5683_out_ap_vld = 1'b1;
    end else begin
        add17_5683_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_5784_out_ap_vld = 1'b1;
    end else begin
        add17_5784_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_5885_out_ap_vld = 1'b1;
    end else begin
        add17_5885_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_5986_out_ap_vld = 1'b1;
    end else begin
        add17_5986_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_6087_out_ap_vld = 1'b1;
    end else begin
        add17_6087_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_6188_out_ap_vld = 1'b1;
    end else begin
        add17_6188_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_6289_out_ap_vld = 1'b1;
    end else begin
        add17_6289_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_633_out_ap_vld = 1'b1;
    end else begin
        add17_633_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_6390_out_ap_vld = 1'b1;
    end else begin
        add17_6390_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_6491_out_ap_vld = 1'b1;
    end else begin
        add17_6491_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_6592_out_ap_vld = 1'b1;
    end else begin
        add17_6592_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_6693_out_ap_vld = 1'b1;
    end else begin
        add17_6693_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_6794_out_ap_vld = 1'b1;
    end else begin
        add17_6794_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_6895_out_ap_vld = 1'b1;
    end else begin
        add17_6895_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_6996_out_ap_vld = 1'b1;
    end else begin
        add17_6996_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_7097_out_ap_vld = 1'b1;
    end else begin
        add17_7097_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_7198_out_ap_vld = 1'b1;
    end else begin
        add17_7198_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_7299_out_ap_vld = 1'b1;
    end else begin
        add17_7299_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_73100_out_ap_vld = 1'b1;
    end else begin
        add17_73100_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_734_out_ap_vld = 1'b1;
    end else begin
        add17_734_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_74101_out_ap_vld = 1'b1;
    end else begin
        add17_74101_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_75102_out_ap_vld = 1'b1;
    end else begin
        add17_75102_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_76103_out_ap_vld = 1'b1;
    end else begin
        add17_76103_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_77104_out_ap_vld = 1'b1;
    end else begin
        add17_77104_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_78105_out_ap_vld = 1'b1;
    end else begin
        add17_78105_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_79106_out_ap_vld = 1'b1;
    end else begin
        add17_79106_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_80107_out_ap_vld = 1'b1;
    end else begin
        add17_80107_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_81108_out_ap_vld = 1'b1;
    end else begin
        add17_81108_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_82109_out_ap_vld = 1'b1;
    end else begin
        add17_82109_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_83110_out_ap_vld = 1'b1;
    end else begin
        add17_83110_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_835_out_ap_vld = 1'b1;
    end else begin
        add17_835_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_84111_out_ap_vld = 1'b1;
    end else begin
        add17_84111_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_85112_out_ap_vld = 1'b1;
    end else begin
        add17_85112_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_86113_out_ap_vld = 1'b1;
    end else begin
        add17_86113_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_87114_out_ap_vld = 1'b1;
    end else begin
        add17_87114_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_88115_out_ap_vld = 1'b1;
    end else begin
        add17_88115_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_89116_out_ap_vld = 1'b1;
    end else begin
        add17_89116_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_90117_out_ap_vld = 1'b1;
    end else begin
        add17_90117_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_91118_out_ap_vld = 1'b1;
    end else begin
        add17_91118_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_92119_out_ap_vld = 1'b1;
    end else begin
        add17_92119_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_93120_out_ap_vld = 1'b1;
    end else begin
        add17_93120_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_936_out_ap_vld = 1'b1;
    end else begin
        add17_936_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_94121_out_ap_vld = 1'b1;
    end else begin
        add17_94121_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_95122_out_ap_vld = 1'b1;
    end else begin
        add17_95122_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_96123_out_ap_vld = 1'b1;
    end else begin
        add17_96123_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_97124_out_ap_vld = 1'b1;
    end else begin
        add17_97124_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_98125_out_ap_vld = 1'b1;
    end else begin
        add17_98125_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add17_99126_out_ap_vld = 1'b1;
    end else begin
        add17_99126_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd1) & (1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_condition_exit_pp0_iter0_stage6 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_18 = 12'd0;
    end else begin
        ap_sig_allocacmp_i_18 = i_fu_1114;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3884_ce = 1'b1;
    end else begin
        grp_fu_3884_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3884_p0 = mul14_111_reg_9458;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3884_p0 = mul14_95_reg_9298;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3884_p0 = reg_4332;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3884_p0 = reg_4252;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3884_p0 = reg_4172;
    end else begin
        grp_fu_3884_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3884_p1 = kernel_sum_112_fu_1050;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3884_p1 = kernel_sum_96_fu_986;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3884_p1 = kernel_sum_80_fu_922;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3884_p1 = kernel_sum_64_fu_858;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3884_p1 = kernel_sum_48_fu_794;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3884_p1 = kernel_sum_32_fu_730;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3884_p1 = kernel_sum_16_fu_666;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3884_p1 = kernel_sum_fu_602;
    end else begin
        grp_fu_3884_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3888_ce = 1'b1;
    end else begin
        grp_fu_3888_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3888_p0 = mul14_112_reg_9463;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3888_p0 = mul14_96_reg_9303;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3888_p0 = reg_4337;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3888_p0 = reg_4257;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3888_p0 = reg_4177;
    end else begin
        grp_fu_3888_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3888_p1 = kernel_sum_113_fu_1054;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3888_p1 = kernel_sum_97_fu_990;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3888_p1 = kernel_sum_81_fu_926;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3888_p1 = kernel_sum_65_fu_862;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3888_p1 = kernel_sum_49_fu_798;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3888_p1 = kernel_sum_33_fu_734;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3888_p1 = kernel_sum_17_fu_670;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3888_p1 = kernel_sum_1_fu_606;
    end else begin
        grp_fu_3888_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3892_ce = 1'b1;
    end else begin
        grp_fu_3892_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3892_p0 = mul14_113_reg_9468;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3892_p0 = mul14_97_reg_9308;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3892_p0 = reg_4342;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3892_p0 = reg_4262;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3892_p0 = reg_4182;
    end else begin
        grp_fu_3892_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3892_p1 = kernel_sum_114_fu_1058;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3892_p1 = kernel_sum_98_fu_994;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3892_p1 = kernel_sum_82_fu_930;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3892_p1 = kernel_sum_66_fu_866;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3892_p1 = kernel_sum_50_fu_802;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3892_p1 = kernel_sum_34_fu_738;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3892_p1 = kernel_sum_18_fu_674;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3892_p1 = kernel_sum_2_fu_610;
    end else begin
        grp_fu_3892_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3896_ce = 1'b1;
    end else begin
        grp_fu_3896_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3896_p0 = mul14_114_reg_9473;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3896_p0 = mul14_98_reg_9313;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3896_p0 = reg_4347;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3896_p0 = reg_4267;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3896_p0 = reg_4187;
    end else begin
        grp_fu_3896_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3896_p1 = kernel_sum_115_fu_1062;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3896_p1 = kernel_sum_99_fu_998;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3896_p1 = kernel_sum_83_fu_934;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3896_p1 = kernel_sum_67_fu_870;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3896_p1 = kernel_sum_51_fu_806;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3896_p1 = kernel_sum_35_fu_742;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3896_p1 = kernel_sum_19_fu_678;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3896_p1 = kernel_sum_3_fu_614;
    end else begin
        grp_fu_3896_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3900_ce = 1'b1;
    end else begin
        grp_fu_3900_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3900_p0 = mul14_115_reg_9478;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3900_p0 = mul14_99_reg_9318;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3900_p0 = reg_4352;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3900_p0 = reg_4272;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3900_p0 = reg_4192;
    end else begin
        grp_fu_3900_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3900_p1 = kernel_sum_116_fu_1066;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3900_p1 = kernel_sum_100_fu_1002;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3900_p1 = kernel_sum_84_fu_938;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3900_p1 = kernel_sum_68_fu_874;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3900_p1 = kernel_sum_52_fu_810;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3900_p1 = kernel_sum_36_fu_746;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3900_p1 = kernel_sum_20_fu_682;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3900_p1 = kernel_sum_4_fu_618;
    end else begin
        grp_fu_3900_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3904_ce = 1'b1;
    end else begin
        grp_fu_3904_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3904_p0 = mul14_116_reg_9483;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3904_p0 = mul14_100_reg_9323;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3904_p0 = reg_4357;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3904_p0 = reg_4277;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3904_p0 = reg_4197;
    end else begin
        grp_fu_3904_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3904_p1 = kernel_sum_117_fu_1070;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3904_p1 = kernel_sum_101_fu_1006;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3904_p1 = kernel_sum_85_fu_942;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3904_p1 = kernel_sum_69_fu_878;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3904_p1 = kernel_sum_53_fu_814;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3904_p1 = kernel_sum_37_fu_750;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3904_p1 = kernel_sum_21_fu_686;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3904_p1 = kernel_sum_5_fu_622;
    end else begin
        grp_fu_3904_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3908_ce = 1'b1;
    end else begin
        grp_fu_3908_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3908_p0 = mul14_117_reg_9488;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3908_p0 = mul14_101_reg_9328;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3908_p0 = reg_4362;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3908_p0 = reg_4282;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3908_p0 = reg_4202;
    end else begin
        grp_fu_3908_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3908_p1 = kernel_sum_118_fu_1074;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3908_p1 = kernel_sum_102_fu_1010;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3908_p1 = kernel_sum_86_fu_946;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3908_p1 = kernel_sum_70_fu_882;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3908_p1 = kernel_sum_54_fu_818;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3908_p1 = kernel_sum_38_fu_754;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3908_p1 = kernel_sum_22_fu_690;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3908_p1 = kernel_sum_6_fu_626;
    end else begin
        grp_fu_3908_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3912_ce = 1'b1;
    end else begin
        grp_fu_3912_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3912_p0 = mul14_118_reg_9493;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3912_p0 = mul14_102_reg_9333;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3912_p0 = reg_4367;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3912_p0 = reg_4287;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3912_p0 = reg_4207;
    end else begin
        grp_fu_3912_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3912_p1 = kernel_sum_119_fu_1078;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3912_p1 = kernel_sum_103_fu_1014;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3912_p1 = kernel_sum_87_fu_950;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3912_p1 = kernel_sum_71_fu_886;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3912_p1 = kernel_sum_55_fu_822;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3912_p1 = kernel_sum_39_fu_758;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3912_p1 = kernel_sum_23_fu_694;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3912_p1 = kernel_sum_7_fu_630;
    end else begin
        grp_fu_3912_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3916_ce = 1'b1;
    end else begin
        grp_fu_3916_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3916_p0 = mul14_119_reg_9498;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3916_p0 = mul14_103_reg_9338;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3916_p0 = reg_4372;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3916_p0 = reg_4292;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3916_p0 = reg_4212;
    end else begin
        grp_fu_3916_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3916_p1 = kernel_sum_120_fu_1082;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3916_p1 = kernel_sum_104_fu_1018;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3916_p1 = kernel_sum_88_fu_954;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3916_p1 = kernel_sum_72_fu_890;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3916_p1 = kernel_sum_56_fu_826;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3916_p1 = kernel_sum_40_fu_762;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3916_p1 = kernel_sum_24_fu_698;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3916_p1 = kernel_sum_8_fu_634;
    end else begin
        grp_fu_3916_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3920_ce = 1'b1;
    end else begin
        grp_fu_3920_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3920_p0 = mul14_120_reg_9503;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3920_p0 = mul14_104_reg_9343;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3920_p0 = reg_4377;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3920_p0 = reg_4297;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3920_p0 = reg_4217;
    end else begin
        grp_fu_3920_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3920_p1 = kernel_sum_121_fu_1086;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3920_p1 = kernel_sum_105_fu_1022;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3920_p1 = kernel_sum_89_fu_958;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3920_p1 = kernel_sum_73_fu_894;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3920_p1 = kernel_sum_57_fu_830;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3920_p1 = kernel_sum_41_fu_766;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3920_p1 = kernel_sum_25_fu_702;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3920_p1 = kernel_sum_9_fu_638;
    end else begin
        grp_fu_3920_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3924_ce = 1'b1;
    end else begin
        grp_fu_3924_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3924_p0 = mul14_121_reg_9508;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3924_p0 = mul14_105_reg_9348;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3924_p0 = reg_4382;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3924_p0 = reg_4302;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3924_p0 = reg_4222;
    end else begin
        grp_fu_3924_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3924_p1 = kernel_sum_122_fu_1090;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3924_p1 = kernel_sum_106_fu_1026;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3924_p1 = kernel_sum_90_fu_962;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3924_p1 = kernel_sum_74_fu_898;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3924_p1 = kernel_sum_58_fu_834;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3924_p1 = kernel_sum_42_fu_770;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3924_p1 = kernel_sum_26_fu_706;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3924_p1 = kernel_sum_10_fu_642;
    end else begin
        grp_fu_3924_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3928_ce = 1'b1;
    end else begin
        grp_fu_3928_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3928_p0 = mul14_122_reg_9513;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3928_p0 = mul14_106_reg_9353;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3928_p0 = reg_4387;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3928_p0 = reg_4307;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3928_p0 = reg_4227;
    end else begin
        grp_fu_3928_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3928_p1 = kernel_sum_123_fu_1094;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3928_p1 = kernel_sum_107_fu_1030;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3928_p1 = kernel_sum_91_fu_966;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3928_p1 = kernel_sum_75_fu_902;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3928_p1 = kernel_sum_59_fu_838;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3928_p1 = kernel_sum_43_fu_774;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3928_p1 = kernel_sum_27_fu_710;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3928_p1 = kernel_sum_11_fu_646;
    end else begin
        grp_fu_3928_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3932_ce = 1'b1;
    end else begin
        grp_fu_3932_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3932_p0 = mul14_123_reg_9518;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3932_p0 = mul14_107_reg_9358;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3932_p0 = reg_4392;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3932_p0 = reg_4312;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3932_p0 = reg_4232;
    end else begin
        grp_fu_3932_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3932_p1 = kernel_sum_124_fu_1098;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3932_p1 = kernel_sum_108_fu_1034;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3932_p1 = kernel_sum_92_fu_970;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3932_p1 = kernel_sum_76_fu_906;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3932_p1 = kernel_sum_60_fu_842;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3932_p1 = kernel_sum_44_fu_778;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3932_p1 = kernel_sum_28_fu_714;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3932_p1 = kernel_sum_12_fu_650;
    end else begin
        grp_fu_3932_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3936_ce = 1'b1;
    end else begin
        grp_fu_3936_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3936_p0 = mul14_124_reg_9523;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3936_p0 = mul14_108_reg_9363;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3936_p0 = reg_4397;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3936_p0 = reg_4317;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3936_p0 = reg_4237;
    end else begin
        grp_fu_3936_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3936_p1 = kernel_sum_125_fu_1102;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3936_p1 = kernel_sum_109_fu_1038;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3936_p1 = kernel_sum_93_fu_974;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3936_p1 = kernel_sum_77_fu_910;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3936_p1 = kernel_sum_61_fu_846;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3936_p1 = kernel_sum_45_fu_782;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3936_p1 = kernel_sum_29_fu_718;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3936_p1 = kernel_sum_13_fu_654;
    end else begin
        grp_fu_3936_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3940_ce = 1'b1;
    end else begin
        grp_fu_3940_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3940_p0 = mul14_125_reg_9528;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3940_p0 = mul14_109_reg_9368;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3940_p0 = reg_4402;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3940_p0 = reg_4322;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3940_p0 = reg_4242;
    end else begin
        grp_fu_3940_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3940_p1 = kernel_sum_126_fu_1106;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3940_p1 = kernel_sum_110_fu_1042;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3940_p1 = kernel_sum_94_fu_978;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3940_p1 = kernel_sum_78_fu_914;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3940_p1 = kernel_sum_62_fu_850;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3940_p1 = kernel_sum_46_fu_786;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3940_p1 = kernel_sum_30_fu_722;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3940_p1 = kernel_sum_14_fu_658;
    end else begin
        grp_fu_3940_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3944_ce = 1'b1;
    end else begin
        grp_fu_3944_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3944_p0 = mul14_126_reg_9533;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3944_p0 = mul14_110_reg_9373;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_3944_p0 = reg_4407;
    end else if ((((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3944_p0 = reg_4327;
    end else if ((((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3944_p0 = reg_4247;
    end else begin
        grp_fu_3944_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3944_p1 = kernel_sum_127_fu_1110;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3944_p1 = kernel_sum_111_fu_1046;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3944_p1 = kernel_sum_95_fu_982;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3944_p1 = kernel_sum_79_fu_918;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3944_p1 = kernel_sum_63_fu_854;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3944_p1 = kernel_sum_47_fu_790;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3944_p1 = kernel_sum_31_fu_726;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3944_p1 = kernel_sum_15_fu_662;
    end else begin
        grp_fu_3944_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3948_ce = 1'b1;
    end else begin
        grp_fu_3948_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3948_p0 = reg_4092;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3948_p0 = reg_4012;
    end else begin
        grp_fu_3948_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3948_p1 = tmp_reg_8318;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3948_p1 = tmp_fu_5213_p1;
    end else begin
        grp_fu_3948_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3952_ce = 1'b1;
    end else begin
        grp_fu_3952_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3952_p0 = reg_4097;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3952_p0 = reg_4017;
    end else begin
        grp_fu_3952_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3952_p1 = tmp_reg_8318;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3952_p1 = tmp_fu_5213_p1;
    end else begin
        grp_fu_3952_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3956_ce = 1'b1;
    end else begin
        grp_fu_3956_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3956_p0 = reg_4102;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3956_p0 = reg_4022;
    end else begin
        grp_fu_3956_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3956_p1 = tmp_reg_8318;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3956_p1 = tmp_fu_5213_p1;
    end else begin
        grp_fu_3956_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3960_ce = 1'b1;
    end else begin
        grp_fu_3960_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3960_p0 = reg_4107;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3960_p0 = reg_4027;
    end else begin
        grp_fu_3960_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3960_p1 = tmp_reg_8318;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3960_p1 = tmp_fu_5213_p1;
    end else begin
        grp_fu_3960_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3964_ce = 1'b1;
    end else begin
        grp_fu_3964_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3964_p0 = reg_4112;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3964_p0 = reg_4032;
    end else begin
        grp_fu_3964_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3964_p1 = tmp_reg_8318;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3964_p1 = tmp_fu_5213_p1;
    end else begin
        grp_fu_3964_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3968_ce = 1'b1;
    end else begin
        grp_fu_3968_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3968_p0 = reg_4117;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3968_p0 = reg_4037;
    end else begin
        grp_fu_3968_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3968_p1 = tmp_reg_8318;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3968_p1 = tmp_fu_5213_p1;
    end else begin
        grp_fu_3968_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3972_ce = 1'b1;
    end else begin
        grp_fu_3972_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3972_p0 = reg_4122;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3972_p0 = reg_4042;
    end else begin
        grp_fu_3972_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3972_p1 = tmp_reg_8318;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3972_p1 = tmp_fu_5213_p1;
    end else begin
        grp_fu_3972_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3976_ce = 1'b1;
    end else begin
        grp_fu_3976_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3976_p0 = reg_4127;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3976_p0 = reg_4047;
    end else begin
        grp_fu_3976_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3976_p1 = tmp_reg_8318;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3976_p1 = tmp_fu_5213_p1;
    end else begin
        grp_fu_3976_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3980_ce = 1'b1;
    end else begin
        grp_fu_3980_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3980_p0 = reg_4132;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3980_p0 = reg_4052;
    end else begin
        grp_fu_3980_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3980_p1 = tmp_reg_8318;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3980_p1 = tmp_fu_5213_p1;
    end else begin
        grp_fu_3980_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3984_ce = 1'b1;
    end else begin
        grp_fu_3984_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3984_p0 = reg_4137;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3984_p0 = reg_4057;
    end else begin
        grp_fu_3984_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3984_p1 = tmp_reg_8318;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3984_p1 = tmp_fu_5213_p1;
    end else begin
        grp_fu_3984_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3988_ce = 1'b1;
    end else begin
        grp_fu_3988_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3988_p0 = reg_4142;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3988_p0 = reg_4062;
    end else begin
        grp_fu_3988_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3988_p1 = tmp_reg_8318;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3988_p1 = tmp_fu_5213_p1;
    end else begin
        grp_fu_3988_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3992_ce = 1'b1;
    end else begin
        grp_fu_3992_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3992_p0 = reg_4147;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3992_p0 = reg_4067;
    end else begin
        grp_fu_3992_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3992_p1 = tmp_reg_8318;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3992_p1 = tmp_fu_5213_p1;
    end else begin
        grp_fu_3992_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_3996_ce = 1'b1;
    end else begin
        grp_fu_3996_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3996_p0 = reg_4152;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3996_p0 = reg_4072;
    end else begin
        grp_fu_3996_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_3996_p1 = tmp_reg_8318;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3996_p1 = tmp_fu_5213_p1;
    end else begin
        grp_fu_3996_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_4000_ce = 1'b1;
    end else begin
        grp_fu_4000_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_4000_p0 = reg_4157;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4000_p0 = reg_4077;
    end else begin
        grp_fu_4000_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4000_p1 = tmp_reg_8318;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_4000_p1 = tmp_fu_5213_p1;
    end else begin
        grp_fu_4000_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_4004_ce = 1'b1;
    end else begin
        grp_fu_4004_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_4004_p0 = reg_4162;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4004_p0 = reg_4082;
    end else begin
        grp_fu_4004_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4004_p1 = tmp_reg_8318;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_4004_p1 = tmp_fu_5213_p1;
    end else begin
        grp_fu_4004_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_4008_ce = 1'b1;
    end else begin
        grp_fu_4008_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_4008_p0 = reg_4167;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4008_p0 = reg_4087;
    end else begin
        grp_fu_4008_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_4008_p1 = tmp_reg_8318;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_4008_p1 = tmp_fu_5213_p1;
    end else begin
        grp_fu_4008_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        maxp2d_64_feature_map_stream127_blk_n = maxp2d_64_feature_map_stream127_empty_n;
    end else begin
        maxp2d_64_feature_map_stream127_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln431_reg_8131 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        maxp2d_64_feature_map_stream127_read = 1'b1;
    end else begin
        maxp2d_64_feature_map_stream127_read = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weights_0_address0 = zext_ln438_15_fu_5680_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weights_0_address0 = zext_ln438_13_fu_5582_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weights_0_address0 = zext_ln438_11_fu_5484_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weights_0_address0 = zext_ln438_9_fu_5386_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weights_0_address0 = zext_ln438_7_fu_5288_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_0_address0 = zext_ln438_5_fu_5254_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_0_address0 = zext_ln438_3_fu_5201_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_0_address0 = zext_ln438_1_fu_5162_p1;
        end else begin
            weights_0_address0 = 'bx;
        end
    end else begin
        weights_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weights_0_address1 = zext_ln438_14_fu_5663_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weights_0_address1 = zext_ln438_12_fu_5565_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weights_0_address1 = zext_ln438_10_fu_5467_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weights_0_address1 = zext_ln438_8_fu_5369_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weights_0_address1 = zext_ln438_6_fu_5271_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_0_address1 = zext_ln438_4_fu_5237_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_0_address1 = zext_ln438_2_fu_5184_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_0_address1 = zext_ln438_fu_5144_p1;
        end else begin
            weights_0_address1 = 'bx;
        end
    end else begin
        weights_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_0_ce0 = 1'b1;
    end else begin
        weights_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_0_ce1 = 1'b1;
    end else begin
        weights_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weights_1_address0 = zext_ln438_15_fu_5680_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weights_1_address0 = zext_ln438_13_fu_5582_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weights_1_address0 = zext_ln438_11_fu_5484_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weights_1_address0 = zext_ln438_9_fu_5386_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weights_1_address0 = zext_ln438_7_fu_5288_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_1_address0 = zext_ln438_5_fu_5254_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_1_address0 = zext_ln438_3_fu_5201_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_1_address0 = zext_ln438_1_fu_5162_p1;
        end else begin
            weights_1_address0 = 'bx;
        end
    end else begin
        weights_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weights_1_address1 = zext_ln438_14_fu_5663_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weights_1_address1 = zext_ln438_12_fu_5565_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weights_1_address1 = zext_ln438_10_fu_5467_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weights_1_address1 = zext_ln438_8_fu_5369_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weights_1_address1 = zext_ln438_6_fu_5271_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_1_address1 = zext_ln438_4_fu_5237_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_1_address1 = zext_ln438_2_fu_5184_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_1_address1 = zext_ln438_fu_5144_p1;
        end else begin
            weights_1_address1 = 'bx;
        end
    end else begin
        weights_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_1_ce0 = 1'b1;
    end else begin
        weights_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_1_ce1 = 1'b1;
    end else begin
        weights_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weights_2_address0 = zext_ln438_15_fu_5680_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weights_2_address0 = zext_ln438_13_fu_5582_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weights_2_address0 = zext_ln438_11_fu_5484_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weights_2_address0 = zext_ln438_9_fu_5386_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weights_2_address0 = zext_ln438_7_fu_5288_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_2_address0 = zext_ln438_5_fu_5254_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_2_address0 = zext_ln438_3_fu_5201_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_2_address0 = zext_ln438_1_fu_5162_p1;
        end else begin
            weights_2_address0 = 'bx;
        end
    end else begin
        weights_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weights_2_address1 = zext_ln438_14_fu_5663_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weights_2_address1 = zext_ln438_12_fu_5565_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weights_2_address1 = zext_ln438_10_fu_5467_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weights_2_address1 = zext_ln438_8_fu_5369_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weights_2_address1 = zext_ln438_6_fu_5271_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_2_address1 = zext_ln438_4_fu_5237_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_2_address1 = zext_ln438_2_fu_5184_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_2_address1 = zext_ln438_fu_5144_p1;
        end else begin
            weights_2_address1 = 'bx;
        end
    end else begin
        weights_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_2_ce0 = 1'b1;
    end else begin
        weights_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_2_ce1 = 1'b1;
    end else begin
        weights_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weights_3_address0 = zext_ln438_15_fu_5680_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weights_3_address0 = zext_ln438_13_fu_5582_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weights_3_address0 = zext_ln438_11_fu_5484_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weights_3_address0 = zext_ln438_9_fu_5386_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weights_3_address0 = zext_ln438_7_fu_5288_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_3_address0 = zext_ln438_5_fu_5254_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_3_address0 = zext_ln438_3_fu_5201_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_3_address0 = zext_ln438_1_fu_5162_p1;
        end else begin
            weights_3_address0 = 'bx;
        end
    end else begin
        weights_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weights_3_address1 = zext_ln438_14_fu_5663_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weights_3_address1 = zext_ln438_12_fu_5565_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weights_3_address1 = zext_ln438_10_fu_5467_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weights_3_address1 = zext_ln438_8_fu_5369_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weights_3_address1 = zext_ln438_6_fu_5271_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_3_address1 = zext_ln438_4_fu_5237_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_3_address1 = zext_ln438_2_fu_5184_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_3_address1 = zext_ln438_fu_5144_p1;
        end else begin
            weights_3_address1 = 'bx;
        end
    end else begin
        weights_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_3_ce0 = 1'b1;
    end else begin
        weights_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_3_ce1 = 1'b1;
    end else begin
        weights_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weights_4_address0 = zext_ln438_15_fu_5680_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weights_4_address0 = zext_ln438_13_fu_5582_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weights_4_address0 = zext_ln438_11_fu_5484_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weights_4_address0 = zext_ln438_9_fu_5386_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weights_4_address0 = zext_ln438_7_fu_5288_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_4_address0 = zext_ln438_5_fu_5254_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_4_address0 = zext_ln438_3_fu_5201_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_4_address0 = zext_ln438_1_fu_5162_p1;
        end else begin
            weights_4_address0 = 'bx;
        end
    end else begin
        weights_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weights_4_address1 = zext_ln438_14_fu_5663_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weights_4_address1 = zext_ln438_12_fu_5565_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weights_4_address1 = zext_ln438_10_fu_5467_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weights_4_address1 = zext_ln438_8_fu_5369_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weights_4_address1 = zext_ln438_6_fu_5271_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_4_address1 = zext_ln438_4_fu_5237_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_4_address1 = zext_ln438_2_fu_5184_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_4_address1 = zext_ln438_fu_5144_p1;
        end else begin
            weights_4_address1 = 'bx;
        end
    end else begin
        weights_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_4_ce0 = 1'b1;
    end else begin
        weights_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_4_ce1 = 1'b1;
    end else begin
        weights_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weights_5_address0 = zext_ln438_15_fu_5680_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weights_5_address0 = zext_ln438_13_fu_5582_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weights_5_address0 = zext_ln438_11_fu_5484_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weights_5_address0 = zext_ln438_9_fu_5386_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weights_5_address0 = zext_ln438_7_fu_5288_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_5_address0 = zext_ln438_5_fu_5254_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_5_address0 = zext_ln438_3_fu_5201_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_5_address0 = zext_ln438_1_fu_5162_p1;
        end else begin
            weights_5_address0 = 'bx;
        end
    end else begin
        weights_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weights_5_address1 = zext_ln438_14_fu_5663_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weights_5_address1 = zext_ln438_12_fu_5565_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weights_5_address1 = zext_ln438_10_fu_5467_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weights_5_address1 = zext_ln438_8_fu_5369_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weights_5_address1 = zext_ln438_6_fu_5271_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_5_address1 = zext_ln438_4_fu_5237_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_5_address1 = zext_ln438_2_fu_5184_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_5_address1 = zext_ln438_fu_5144_p1;
        end else begin
            weights_5_address1 = 'bx;
        end
    end else begin
        weights_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_5_ce0 = 1'b1;
    end else begin
        weights_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_5_ce1 = 1'b1;
    end else begin
        weights_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weights_6_address0 = zext_ln438_15_fu_5680_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weights_6_address0 = zext_ln438_13_fu_5582_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weights_6_address0 = zext_ln438_11_fu_5484_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weights_6_address0 = zext_ln438_9_fu_5386_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weights_6_address0 = zext_ln438_7_fu_5288_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_6_address0 = zext_ln438_5_fu_5254_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_6_address0 = zext_ln438_3_fu_5201_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_6_address0 = zext_ln438_1_fu_5162_p1;
        end else begin
            weights_6_address0 = 'bx;
        end
    end else begin
        weights_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weights_6_address1 = zext_ln438_14_fu_5663_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weights_6_address1 = zext_ln438_12_fu_5565_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weights_6_address1 = zext_ln438_10_fu_5467_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weights_6_address1 = zext_ln438_8_fu_5369_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weights_6_address1 = zext_ln438_6_fu_5271_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_6_address1 = zext_ln438_4_fu_5237_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_6_address1 = zext_ln438_2_fu_5184_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_6_address1 = zext_ln438_fu_5144_p1;
        end else begin
            weights_6_address1 = 'bx;
        end
    end else begin
        weights_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_6_ce0 = 1'b1;
    end else begin
        weights_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_6_ce1 = 1'b1;
    end else begin
        weights_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weights_7_address0 = zext_ln438_15_fu_5680_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weights_7_address0 = zext_ln438_13_fu_5582_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weights_7_address0 = zext_ln438_11_fu_5484_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weights_7_address0 = zext_ln438_9_fu_5386_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weights_7_address0 = zext_ln438_7_fu_5288_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_7_address0 = zext_ln438_5_fu_5254_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_7_address0 = zext_ln438_3_fu_5201_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_7_address0 = zext_ln438_1_fu_5162_p1;
        end else begin
            weights_7_address0 = 'bx;
        end
    end else begin
        weights_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            weights_7_address1 = zext_ln438_14_fu_5663_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            weights_7_address1 = zext_ln438_12_fu_5565_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            weights_7_address1 = zext_ln438_10_fu_5467_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            weights_7_address1 = zext_ln438_8_fu_5369_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            weights_7_address1 = zext_ln438_6_fu_5271_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            weights_7_address1 = zext_ln438_4_fu_5237_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            weights_7_address1 = zext_ln438_2_fu_5184_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            weights_7_address1 = zext_ln438_fu_5144_p1;
        end else begin
            weights_7_address1 = 'bx;
        end
    end else begin
        weights_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_7_ce0 = 1'b1;
    end else begin
        weights_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        weights_7_ce1 = 1'b1;
    end else begin
        weights_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage6)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add177_out = kernel_sum_fu_602;

assign add17_100127_out = kernel_sum_100_fu_1002;

assign add17_101128_out = kernel_sum_101_fu_1006;

assign add17_102129_out = kernel_sum_102_fu_1010;

assign add17_103130_out = kernel_sum_103_fu_1014;

assign add17_1037_out = kernel_sum_10_fu_642;

assign add17_104131_out = kernel_sum_104_fu_1018;

assign add17_105132_out = kernel_sum_105_fu_1022;

assign add17_106133_out = kernel_sum_106_fu_1026;

assign add17_107134_out = kernel_sum_107_fu_1030;

assign add17_108135_out = kernel_sum_108_fu_1034;

assign add17_109136_out = kernel_sum_109_fu_1038;

assign add17_110137_out = kernel_sum_110_fu_1042;

assign add17_111138_out = kernel_sum_111_fu_1046;

assign add17_112139_out = kernel_sum_112_fu_1050;

assign add17_113140_out = kernel_sum_113_fu_1054;

assign add17_1138_out = kernel_sum_11_fu_646;

assign add17_114141_out = kernel_sum_114_fu_1058;

assign add17_115142_out = kernel_sum_115_fu_1062;

assign add17_116143_out = kernel_sum_116_fu_1066;

assign add17_117144_out = kernel_sum_117_fu_1070;

assign add17_118145_out = kernel_sum_118_fu_1074;

assign add17_119146_out = kernel_sum_119_fu_1078;

assign add17_120147_out = kernel_sum_120_fu_1082;

assign add17_121148_out = kernel_sum_121_fu_1086;

assign add17_122149_out = kernel_sum_122_fu_1090;

assign add17_123150_out = kernel_sum_123_fu_1094;

assign add17_1239_out = kernel_sum_12_fu_650;

assign add17_124151_out = kernel_sum_124_fu_1098;

assign add17_125152_out = kernel_sum_125_fu_1102;

assign add17_126153_out = kernel_sum_126_fu_1106;

assign add17_127154_out = kernel_sum_127_fu_1110;

assign add17_128_out = kernel_sum_1_fu_606;

assign add17_1340_out = kernel_sum_13_fu_654;

assign add17_1441_out = kernel_sum_14_fu_658;

assign add17_1542_out = kernel_sum_15_fu_662;

assign add17_1643_out = kernel_sum_16_fu_666;

assign add17_1744_out = kernel_sum_17_fu_670;

assign add17_1845_out = kernel_sum_18_fu_674;

assign add17_1946_out = kernel_sum_19_fu_678;

assign add17_2047_out = kernel_sum_20_fu_682;

assign add17_2148_out = kernel_sum_21_fu_686;

assign add17_2249_out = kernel_sum_22_fu_690;

assign add17_229_out = kernel_sum_2_fu_610;

assign add17_2350_out = kernel_sum_23_fu_694;

assign add17_2451_out = kernel_sum_24_fu_698;

assign add17_2552_out = kernel_sum_25_fu_702;

assign add17_2653_out = kernel_sum_26_fu_706;

assign add17_2754_out = kernel_sum_27_fu_710;

assign add17_2855_out = kernel_sum_28_fu_714;

assign add17_2956_out = kernel_sum_29_fu_718;

assign add17_3057_out = kernel_sum_30_fu_722;

assign add17_3158_out = kernel_sum_31_fu_726;

assign add17_3259_out = kernel_sum_32_fu_730;

assign add17_330_out = kernel_sum_3_fu_614;

assign add17_3360_out = kernel_sum_33_fu_734;

assign add17_3461_out = kernel_sum_34_fu_738;

assign add17_3562_out = kernel_sum_35_fu_742;

assign add17_3663_out = kernel_sum_36_fu_746;

assign add17_3764_out = kernel_sum_37_fu_750;

assign add17_3865_out = kernel_sum_38_fu_754;

assign add17_3966_out = kernel_sum_39_fu_758;

assign add17_4067_out = kernel_sum_40_fu_762;

assign add17_4168_out = kernel_sum_41_fu_766;

assign add17_4269_out = kernel_sum_42_fu_770;

assign add17_431_out = kernel_sum_4_fu_618;

assign add17_4370_out = kernel_sum_43_fu_774;

assign add17_4471_out = kernel_sum_44_fu_778;

assign add17_4572_out = kernel_sum_45_fu_782;

assign add17_4673_out = kernel_sum_46_fu_786;

assign add17_4774_out = kernel_sum_47_fu_790;

assign add17_4875_out = kernel_sum_48_fu_794;

assign add17_4976_out = kernel_sum_49_fu_798;

assign add17_5077_out = kernel_sum_50_fu_802;

assign add17_5178_out = kernel_sum_51_fu_806;

assign add17_5279_out = kernel_sum_52_fu_810;

assign add17_532_out = kernel_sum_5_fu_622;

assign add17_5380_out = kernel_sum_53_fu_814;

assign add17_5481_out = kernel_sum_54_fu_818;

assign add17_5582_out = kernel_sum_55_fu_822;

assign add17_5683_out = kernel_sum_56_fu_826;

assign add17_5784_out = kernel_sum_57_fu_830;

assign add17_5885_out = kernel_sum_58_fu_834;

assign add17_5986_out = kernel_sum_59_fu_838;

assign add17_6087_out = kernel_sum_60_fu_842;

assign add17_6188_out = kernel_sum_61_fu_846;

assign add17_6289_out = kernel_sum_62_fu_850;

assign add17_633_out = kernel_sum_6_fu_626;

assign add17_6390_out = kernel_sum_63_fu_854;

assign add17_6491_out = kernel_sum_64_fu_858;

assign add17_6592_out = kernel_sum_65_fu_862;

assign add17_6693_out = kernel_sum_66_fu_866;

assign add17_6794_out = kernel_sum_67_fu_870;

assign add17_6895_out = kernel_sum_68_fu_874;

assign add17_6996_out = kernel_sum_69_fu_878;

assign add17_7097_out = kernel_sum_70_fu_882;

assign add17_7198_out = kernel_sum_71_fu_886;

assign add17_7299_out = kernel_sum_72_fu_890;

assign add17_73100_out = kernel_sum_73_fu_894;

assign add17_734_out = kernel_sum_7_fu_630;

assign add17_74101_out = kernel_sum_74_fu_898;

assign add17_75102_out = kernel_sum_75_fu_902;

assign add17_76103_out = kernel_sum_76_fu_906;

assign add17_77104_out = kernel_sum_77_fu_910;

assign add17_78105_out = kernel_sum_78_fu_914;

assign add17_79106_out = kernel_sum_79_fu_918;

assign add17_80107_out = kernel_sum_80_fu_922;

assign add17_81108_out = kernel_sum_81_fu_926;

assign add17_82109_out = kernel_sum_82_fu_930;

assign add17_83110_out = kernel_sum_83_fu_934;

assign add17_835_out = kernel_sum_8_fu_634;

assign add17_84111_out = kernel_sum_84_fu_938;

assign add17_85112_out = kernel_sum_85_fu_942;

assign add17_86113_out = kernel_sum_86_fu_946;

assign add17_87114_out = kernel_sum_87_fu_950;

assign add17_88115_out = kernel_sum_88_fu_954;

assign add17_89116_out = kernel_sum_89_fu_958;

assign add17_90117_out = kernel_sum_90_fu_962;

assign add17_91118_out = kernel_sum_91_fu_966;

assign add17_92119_out = kernel_sum_92_fu_970;

assign add17_93120_out = kernel_sum_93_fu_974;

assign add17_936_out = kernel_sum_9_fu_638;

assign add17_94121_out = kernel_sum_94_fu_978;

assign add17_95122_out = kernel_sum_95_fu_982;

assign add17_96123_out = kernel_sum_96_fu_986;

assign add17_97124_out = kernel_sum_97_fu_990;

assign add17_98125_out = kernel_sum_98_fu_994;

assign add17_99126_out = kernel_sum_99_fu_998;

assign add_ln431_fu_5130_p2 = (ap_sig_allocacmp_i_18 + 12'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((icmp_ln431_reg_8131 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (maxp2d_64_feature_map_stream127_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((icmp_ln431_reg_8131 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (maxp2d_64_feature_map_stream127_empty_n == 1'b0));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0 = ((icmp_ln431_reg_8131 == 1'd0) & (maxp2d_64_feature_map_stream127_empty_n == 1'b0));
end

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage6;

assign icmp_ln431_fu_5124_p2 = ((ap_sig_allocacmp_i_18 == 12'd3136) ? 1'b1 : 1'b0);

assign or_ln438_10_fu_5479_p2 = (shl_ln_reg_8135 | 16'd11);

assign or_ln438_11_fu_5560_p2 = (shl_ln_reg_8135 | 16'd12);

assign or_ln438_12_fu_5577_p2 = (shl_ln_reg_8135 | 16'd13);

assign or_ln438_13_fu_5658_p2 = (shl_ln_reg_8135 | 16'd14);

assign or_ln438_14_fu_5675_p2 = (shl_ln_reg_8135 | 16'd15);

assign or_ln438_1_fu_5179_p2 = (shl_ln_reg_8135 | 16'd2);

assign or_ln438_2_fu_5196_p2 = (shl_ln_reg_8135 | 16'd3);

assign or_ln438_3_fu_5232_p2 = (shl_ln_reg_8135 | 16'd4);

assign or_ln438_4_fu_5249_p2 = (shl_ln_reg_8135 | 16'd5);

assign or_ln438_5_fu_5266_p2 = (shl_ln_reg_8135 | 16'd6);

assign or_ln438_6_fu_5283_p2 = (shl_ln_reg_8135 | 16'd7);

assign or_ln438_7_fu_5364_p2 = (shl_ln_reg_8135 | 16'd8);

assign or_ln438_8_fu_5381_p2 = (shl_ln_reg_8135 | 16'd9);

assign or_ln438_9_fu_5462_p2 = (shl_ln_reg_8135 | 16'd10);

assign or_ln438_fu_5156_p2 = (shl_ln_fu_5136_p3 | 16'd1);

assign shl_ln_fu_5136_p3 = {{ap_sig_allocacmp_i_18}, {4'd0}};

assign tmp_fu_5213_p1 = maxp2d_64_feature_map_stream127_read_reg_8233;

assign zext_ln438_10_fu_5467_p1 = or_ln438_9_fu_5462_p2;

assign zext_ln438_11_fu_5484_p1 = or_ln438_10_fu_5479_p2;

assign zext_ln438_12_fu_5565_p1 = or_ln438_11_fu_5560_p2;

assign zext_ln438_13_fu_5582_p1 = or_ln438_12_fu_5577_p2;

assign zext_ln438_14_fu_5663_p1 = or_ln438_13_fu_5658_p2;

assign zext_ln438_15_fu_5680_p1 = or_ln438_14_fu_5675_p2;

assign zext_ln438_1_fu_5162_p1 = or_ln438_fu_5156_p2;

assign zext_ln438_2_fu_5184_p1 = or_ln438_1_fu_5179_p2;

assign zext_ln438_3_fu_5201_p1 = or_ln438_2_fu_5196_p2;

assign zext_ln438_4_fu_5237_p1 = or_ln438_3_fu_5232_p2;

assign zext_ln438_5_fu_5254_p1 = or_ln438_4_fu_5249_p2;

assign zext_ln438_6_fu_5271_p1 = or_ln438_5_fu_5266_p2;

assign zext_ln438_7_fu_5288_p1 = or_ln438_6_fu_5283_p2;

assign zext_ln438_8_fu_5369_p1 = or_ln438_7_fu_5364_p2;

assign zext_ln438_9_fu_5386_p1 = or_ln438_8_fu_5381_p2;

assign zext_ln438_fu_5144_p1 = shl_ln_fu_5136_p3;

always @ (posedge ap_clk) begin
    shl_ln_reg_8135[3:0] <= 4'b0000;
end

endmodule //accel_dense_128u_3136u_Pipeline_inputs
