$date
	Wed Nov  5 01:02:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestBench $end
$var parameter 32 ! num_cycles $end
$var reg 1 " Clk $end
$var reg 1 # Reset $end
$var integer 32 $ cycle_count [31:0] $end
$var integer 32 % eof_pc [31:0] $end
$var integer 32 & flush [31:0] $end
$var integer 32 ' i [31:0] $end
$var integer 32 ( out_flush [31:0] $end
$var integer 32 ) out_stall [31:0] $end
$var integer 32 * outfile [31:0] $end
$var integer 32 + stall [31:0] $end
$var integer 32 , start [31:0] $end
$scope module u_CPU $end
$var wire 1 - Flush $end
$var wire 1 . ID_FlushIF $end
$var wire 1 " clk_i $end
$var wire 1 # rst_n $end
$var wire 32 / pc_o [31:0] $end
$var wire 32 0 pc_next [31:0] $end
$var wire 32 1 pc_i [31:0] $end
$var wire 32 2 pc_branch [31:0] $end
$var wire 32 3 pc_ID [31:0] $end
$var wire 7 4 opcode_ID [6:0] $end
$var wire 32 5 instr_IF [31:0] $end
$var wire 32 6 instr_ID [31:0] $end
$var wire 32 7 imm_ID [31:0] $end
$var wire 32 8 imm_EX [31:0] $end
$var wire 7 9 funct7_ID [6:0] $end
$var wire 7 : funct7_EX [6:0] $end
$var wire 3 ; funct3_ID [2:0] $end
$var wire 3 < funct3_EX [2:0] $end
$var wire 32 = WriteData_WB [31:0] $end
$var wire 1 > RegWrite_WB $end
$var wire 1 ? RegWrite_MEM $end
$var wire 1 @ RegWrite_ID $end
$var wire 1 A RegWrite_EX $end
$var wire 32 B ReadData_WB [31:0] $end
$var wire 32 C ReadData_MEM [31:0] $end
$var wire 32 D RS2data_ID [31:0] $end
$var wire 32 E RS2data_EX [31:0] $end
$var wire 5 F RS2addr_ID [4:0] $end
$var wire 5 G RS2addr_EX [4:0] $end
$var wire 32 H RS1data_ID [31:0] $end
$var wire 32 I RS1data_EX [31:0] $end
$var wire 5 J RS1addr_ID [4:0] $end
$var wire 5 K RS1addr_EX [4:0] $end
$var wire 5 L RDaddr_WB [4:0] $end
$var wire 5 M RDaddr_MEM [4:0] $end
$var wire 5 N RDaddr_ID [4:0] $end
$var wire 5 O RDaddr_EX [4:0] $end
$var wire 1 P PCWrite $end
$var wire 1 Q NoOP $end
$var wire 1 R MemtoReg_WB $end
$var wire 1 S MemtoReg_MEM $end
$var wire 1 T MemtoReg_ID $end
$var wire 1 U MemtoReg_EX $end
$var wire 1 V MemWrite_MEM $end
$var wire 1 W MemWrite_ID $end
$var wire 1 X MemWrite_EX $end
$var wire 1 Y MemRead_MEM $end
$var wire 1 Z MemRead_ID $end
$var wire 1 [ MemRead_EX $end
$var wire 1 \ ID_Stall $end
$var wire 2 ] ForwardB [1:0] $end
$var wire 2 ^ ForwardA [1:0] $end
$var wire 1 _ Branch_ID $end
$var wire 32 ` ALUinB_MEM [31:0] $end
$var wire 32 a ALUinB_EX [31:0] $end
$var wire 32 b ALUin2_EX [31:0] $end
$var wire 32 c ALUin1_EX [31:0] $end
$var wire 1 d ALUSrc_ID $end
$var wire 1 e ALUSrc_EX $end
$var wire 32 f ALUResult_WB [31:0] $end
$var wire 32 g ALUResult_MEM [31:0] $end
$var wire 32 h ALUResult_EX [31:0] $end
$var wire 2 i ALUOp_ID [1:0] $end
$var wire 2 j ALUOp_EX [1:0] $end
$var wire 3 k ALUCtrl_EX [2:0] $end
$scope module u_ALU $end
$var wire 32 l ALUin2_i [31:0] $end
$var wire 32 m ALUin1_i [31:0] $end
$var wire 3 n ALUCtrl_i [2:0] $end
$var reg 32 o ALUResult_o [31:0] $end
$upscope $end
$scope module u_ALU_Control $end
$var wire 7 p funct7_i [6:0] $end
$var wire 3 q funct3_i [2:0] $end
$var wire 2 r ALUOp_i [1:0] $end
$var reg 3 s ALUCtrl_o [2:0] $end
$upscope $end
$scope module u_Add_Branch $end
$var wire 32 t c [31:0] $end
$var wire 32 u b [31:0] $end
$var wire 32 v a [31:0] $end
$upscope $end
$scope module u_Add_PC $end
$var wire 32 w b [31:0] $end
$var wire 32 x c [31:0] $end
$var wire 32 y a [31:0] $end
$upscope $end
$scope module u_Control $end
$var wire 7 z opcode_i [6:0] $end
$var wire 1 Q NoOP_i $end
$var reg 2 { ALUOp_o [1:0] $end
$var reg 1 d ALUSrc_o $end
$var reg 1 _ Branch_o $end
$var reg 1 Z MemRead_o $end
$var reg 1 W MemWrite_o $end
$var reg 1 T MemtoReg_o $end
$var reg 1 @ RegWrite_o $end
$upscope $end
$scope module u_Data_Memory $end
$var wire 1 " clk_i $end
$var wire 32 | data_o [31:0] $end
$var wire 32 } data_i [31:0] $end
$var wire 32 ~ addr_i [31:0] $end
$var wire 1 V MemWrite_i $end
$var wire 1 Y MemRead_i $end
$upscope $end
$scope module u_EX_MEM $end
$var wire 32 !" ALUResult_i [31:0] $end
$var wire 1 " clk_i $end
$var wire 1 # rst_i $end
$var wire 1 A RegWrite_i $end
$var wire 5 "" RDaddr_i [4:0] $end
$var wire 1 U MemtoReg_i $end
$var wire 1 X MemWrite_i $end
$var wire 1 [ MemRead_i $end
$var wire 32 #" ALUinB_i [31:0] $end
$var reg 32 $" ALUResult_o [31:0] $end
$var reg 32 %" ALUinB_o [31:0] $end
$var reg 1 Y MemRead_o $end
$var reg 1 V MemWrite_o $end
$var reg 1 S MemtoReg_o $end
$var reg 5 &" RDaddr_o [4:0] $end
$var reg 1 ? RegWrite_o $end
$upscope $end
$scope module u_Forwarding $end
$var wire 5 '" RDaddr_MEM_i [4:0] $end
$var wire 1 ? RegWrite_MEM_i $end
$var wire 1 > RegWrite_WB_i $end
$var wire 5 (" RS2addr_EX_i [4:0] $end
$var wire 5 )" RS1addr_EX_i [4:0] $end
$var wire 5 *" RDaddr_WB_i [4:0] $end
$var reg 2 +" ForwardA_o [1:0] $end
$var reg 2 ," ForwardB_o [1:0] $end
$upscope $end
$scope module u_Hazard_Detection $end
$var wire 5 -" RS1addr_ID_i [4:0] $end
$var wire 5 ." RS2addr_ID_i [4:0] $end
$var wire 5 /" RDaddr_EX_i [4:0] $end
$var wire 1 [ MemRead_EX_i $end
$var reg 1 Q NoOP_o $end
$var reg 1 P PCWrite_o $end
$var reg 1 \ Stall_o $end
$upscope $end
$scope module u_ID_EX $end
$var wire 2 0" ALUOp_i [1:0] $end
$var wire 1 d ALUSrc_i $end
$var wire 1 Z MemRead_i $end
$var wire 1 W MemWrite_i $end
$var wire 1 T MemtoReg_i $end
$var wire 5 1" RDaddr_i [4:0] $end
$var wire 5 2" RS1addr_i [4:0] $end
$var wire 5 3" RS2addr_i [4:0] $end
$var wire 1 @ RegWrite_i $end
$var wire 1 " clk_i $end
$var wire 3 4" funct3_i [2:0] $end
$var wire 7 5" funct7_i [6:0] $end
$var wire 1 # rst_i $end
$var wire 32 6" imm_i [31:0] $end
$var wire 32 7" RS2data_i [31:0] $end
$var wire 32 8" RS1data_i [31:0] $end
$var reg 2 9" ALUOp_o [1:0] $end
$var reg 1 e ALUSrc_o $end
$var reg 1 [ MemRead_o $end
$var reg 1 X MemWrite_o $end
$var reg 1 U MemtoReg_o $end
$var reg 5 :" RDaddr_o [4:0] $end
$var reg 5 ;" RS1addr_o [4:0] $end
$var reg 32 <" RS1data_o [31:0] $end
$var reg 5 =" RS2addr_o [4:0] $end
$var reg 32 >" RS2data_o [31:0] $end
$var reg 1 A RegWrite_o $end
$var reg 3 ?" funct3_o [2:0] $end
$var reg 7 @" funct7_o [6:0] $end
$var reg 32 A" imm_o [31:0] $end
$upscope $end
$scope module u_IF_ID $end
$var wire 1 " clk_i $end
$var wire 1 - flush_i $end
$var wire 1 # rst_i $end
$var wire 1 \ stall_i $end
$var wire 32 B" pc_i [31:0] $end
$var wire 32 C" instr_i [31:0] $end
$var reg 32 D" instr_o [31:0] $end
$var reg 32 E" pc_o [31:0] $end
$upscope $end
$scope module u_Instruction_Memory $end
$var wire 32 F" instr_o [31:0] $end
$var wire 32 G" addr_i [31:0] $end
$upscope $end
$scope module u_MEM_WB $end
$var wire 32 H" ALUResult_i [31:0] $end
$var wire 1 S MemtoReg_i $end
$var wire 5 I" RDaddr_i [4:0] $end
$var wire 32 J" ReadData_i [31:0] $end
$var wire 1 ? RegWrite_i $end
$var wire 1 " clk_i $end
$var wire 1 # rst_i $end
$var reg 32 K" ALUResult_o [31:0] $end
$var reg 1 R MemtoReg_o $end
$var reg 5 L" RDaddr_o [4:0] $end
$var reg 32 M" ReadData_o [31:0] $end
$var reg 1 > RegWrite_o $end
$upscope $end
$scope module u_MUX_ALUSrc $end
$var wire 32 N" data2_i [31:0] $end
$var wire 1 e select_i $end
$var wire 32 O" data_o [31:0] $end
$var wire 32 P" data1_i [31:0] $end
$upscope $end
$scope module u_MUX_ALUSrc1 $end
$var wire 32 Q" data1_i [31:0] $end
$var wire 32 R" data3_i [31:0] $end
$var wire 32 S" data4_i [31:0] $end
$var wire 2 T" select_i [1:0] $end
$var wire 32 U" data2_i [31:0] $end
$var reg 32 V" data_o [31:0] $end
$upscope $end
$scope module u_MUX_ALUSrc2 $end
$var wire 32 W" data1_i [31:0] $end
$var wire 32 X" data3_i [31:0] $end
$var wire 32 Y" data4_i [31:0] $end
$var wire 2 Z" select_i [1:0] $end
$var wire 32 [" data2_i [31:0] $end
$var reg 32 \" data_o [31:0] $end
$upscope $end
$scope module u_MUX_PCSrc $end
$var wire 32 ]" data1_i [31:0] $end
$var wire 32 ^" data2_i [31:0] $end
$var wire 1 - select_i $end
$var wire 32 _" data_o [31:0] $end
$upscope $end
$scope module u_MUX_WBSrc $end
$var wire 32 `" data1_i [31:0] $end
$var wire 32 a" data2_i [31:0] $end
$var wire 1 R select_i $end
$var wire 32 b" data_o [31:0] $end
$upscope $end
$scope module u_PC $end
$var wire 1 P PCWrite_i $end
$var wire 1 " clk_i $end
$var wire 32 c" pc_i [31:0] $end
$var wire 1 # rst_n $end
$var reg 32 d" pc_o [31:0] $end
$upscope $end
$scope module u_Registers $end
$var wire 5 e" RDaddr_i [4:0] $end
$var wire 32 f" RDdata_i [31:0] $end
$var wire 5 g" RS1addr_i [4:0] $end
$var wire 5 h" RS2addr_i [4:0] $end
$var wire 1 > RegWrite_i $end
$var wire 1 " clk_i $end
$var wire 1 # rst_n $end
$var wire 32 i" RS2data_o [31:0] $end
$var wire 32 j" RS1data_o [31:0] $end
$var integer 32 k" i [31:0] $end
$upscope $end
$scope module u_Sign_Extend $end
$var wire 32 l" instr_i [31:0] $end
$var wire 7 m" opcode [6:0] $end
$var reg 32 n" imm_o [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000000 !
$end
#0
$dumpvars
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
b0 \"
bx ["
bx Z"
b0 Y"
bx X"
bx W"
b0 V"
bx U"
bx T"
b0 S"
bx R"
bx Q"
b0 P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
b0 #"
bx ""
b0 !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
b100 w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
b0 o
bx n
b0 m
bx l
bx k
bx j
bx i
b0 h
bx g
bx f
xe
xd
b0 c
bx b
b0 a
bx `
x_
bx ^
bx ]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
xA
x@
x?
x>
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
x.
x-
b0 ,
b0 +
b11 *
b0 )
b0 (
b100000 '
b0 &
b0 %
b0 $
1#
0"
$end
#6
0.
0-
b0 i
b0 {
b0 0"
0_
0W
0Z
0@
0T
0d
b0 H
b0 8"
b0 j"
b0 D
b0 7"
b0 i"
b10100000000010100010011 5
b10100000000010100010011 C"
b10100000000010100010011 F"
b100 1
b100 _"
b100 c"
b0 2
b0 t
b0 ^"
b0 7
b0 u
b0 6"
b0 n"
b0 m"
b0 N
b0 1"
b0 F
b0 ."
b0 3"
b0 h"
b0 J
b0 -"
b0 2"
b0 g"
b0 9
b0 5"
b0 ;
b0 4"
b0 4
b0 z
b0 b
b0 l
b0 O"
b10 k
b10 n
b10 s
0Q
1P
0\
b0 C
b0 |
b0 J"
b0 =
b0 U"
b0 ["
b0 b"
b0 f"
b0 ]
b0 ,"
b0 Z"
b0 ^
b0 +"
b0 T"
b100 0
b100 x
b100 ]"
b0 /
b0 y
b0 B"
b0 G"
b0 d"
b0 3
b0 v
b0 E"
b0 6
b0 D"
b0 l"
b0 O
b0 ""
b0 /"
b0 :"
b0 G
b0 ("
b0 ="
b0 K
b0 )"
b0 ;"
b0 :
b0 p
b0 @"
b0 <
b0 q
b0 ?"
b0 8
b0 A"
b0 N"
b0 E
b0 >"
b0 W"
b0 I
b0 <"
b0 Q"
0e
b0 j
b0 r
b0 9"
0X
0[
0U
0A
b0 M
b0 &"
b0 '"
b0 I"
b0 `
b0 }
b0 %"
b0 g
b0 ~
b0 $"
b0 H"
b0 R"
b0 X"
0V
0S
0Y
0?
b0 L
b0 *"
b0 L"
b0 e"
b0 B
b0 M"
b0 a"
b0 f
b0 K"
b0 `"
0R
0>
b100000 k"
0#
#12
b1 $
b1 ,
1#
#25
1@
1d
b101 2
b101 t
b101 ^"
b101 7
b101 u
b101 6"
b101 n"
b10011 m"
b1010 N
b1010 1"
b101 F
b101 ."
b101 3"
b101 h"
b10011 4
b10011 z
b11100000000010110010011 5
b11100000000010110010011 C"
b11100000000010110010011 F"
b1000 1
b1000 _"
b1000 c"
b10100000000010100010011 6
b10100000000010100010011 D"
b10100000000010100010011 l"
b1000 0
b1000 x
b1000 ]"
b100 /
b100 y
b100 B"
b100 G"
b100 d"
1"
#50
b10 $
0"
#75
b101 h
b101 o
b101 !"
b101101010000010100110011 5
b101101010000010100110011 C"
b101101010000010100110011 F"
b1100 1
b1100 _"
b1100 c"
b111 7
b111 u
b111 6"
b111 n"
b1011 N
b1011 1"
b111 F
b111 ."
b111 3"
b111 h"
b101 b
b101 l
b101 O"
b1100 0
b1100 x
b1100 ]"
b1000 /
b1000 y
b1000 B"
b1000 G"
b1000 d"
b11100000000010110010011 6
b11100000000010110010011 D"
b11100000000010110010011 l"
b1011 2
b1011 t
b1011 ^"
b100 3
b100 v
b100 E"
b1010 O
b1010 ""
b1010 /"
b1010 :"
b101 G
b101 ("
b101 ="
b101 8
b101 A"
b101 N"
1e
1A
1"
#100
b11 $
0"
#125
b111 h
b111 o
b111 !"
b10 i
b10 {
b10 0"
0d
b111 b
b111 l
b111 O"
b0 7
b0 u
b0 6"
b0 n"
b110011 m"
b1010 N
b1010 1"
b1011 F
b1011 ."
b1011 3"
b1011 h"
b1010 J
b1010 -"
b1010 2"
b1010 g"
b110011 4
b110011 z
b110000000000010110010011 5
b110000000000010110010011 C"
b110000000000010110010011 F"
b10000 1
b10000 _"
b10000 c"
b1010 M
b1010 &"
b1010 '"
b1010 I"
b101 g
b101 ~
b101 $"
b101 H"
b101 R"
b101 X"
1?
b1011 O
b1011 ""
b1011 /"
b1011 :"
b111 G
b111 ("
b111 ="
b111 8
b111 A"
b111 N"
b101101010000010100110011 6
b101101010000010100110011 D"
b101101010000010100110011 l"
b1000 2
b1000 t
b1000 ^"
b1000 3
b1000 v
b1000 E"
b10000 0
b10000 x
b10000 ]"
b1100 /
b1100 y
b1100 B"
b1100 G"
b1100 d"
1"
#150
b100 $
0"
#175
b0 i
b0 {
b0 0"
1d
b1100 h
b1100 o
b1100 !"
b0 H
b0 8"
b0 j"
b1000000101101010000011000110011 5
b1000000101101010000011000110011 C"
b1000000101101010000011000110011 F"
b10100 1
b10100 _"
b10100 c"
b1100 7
b1100 u
b1100 6"
b1100 n"
b10011 m"
b1011 N
b1011 1"
b1100 F
b1100 ."
b1100 3"
b1100 h"
b0 J
b0 -"
b0 2"
b0 g"
b10011 4
b10011 z
b101 c
b101 m
b101 V"
b111 a
b111 #"
b111 P"
b111 \"
b101 =
b101 U"
b101 ["
b101 b"
b101 f"
b1 ^
b1 +"
b1 T"
b10 ]
b10 ,"
b10 Z"
b10100 0
b10100 x
b10100 ]"
b10000 /
b10000 y
b10000 B"
b10000 G"
b10000 d"
b110000000000010110010011 6
b110000000000010110010011 D"
b110000000000010110010011 l"
b11000 2
b11000 t
b11000 ^"
b1100 3
b1100 v
b1100 E"
b1010 O
b1010 ""
b1010 /"
b1010 :"
b1011 G
b1011 ("
b1011 ="
b1010 K
b1010 )"
b1010 ;"
b0 8
b0 A"
b0 N"
0e
b10 j
b10 r
b10 9"
b1011 M
b1011 &"
b1011 '"
b1011 I"
b111 g
b111 ~
b111 $"
b111 H"
b111 R"
b111 X"
b1010 L
b1010 *"
b1010 L"
b1010 e"
b101 f
b101 K"
b101 `"
1>
1"
#200
b101 $
0"
#225
b111 D
b111 7"
b111 i"
b101 H
b101 8"
b101 j"
b10 i
b10 {
b10 0"
0d
b111 =
b111 U"
b111 ["
b111 b"
b111 f"
b0 c
b0 m
b0 V"
b0 a
b0 #"
b0 P"
b0 \"
b0 ]
b0 ,"
b0 Z"
b0 ^
b0 +"
b0 T"
b1100 b
b1100 l
b1100 O"
b0 7
b0 u
b0 6"
b0 n"
b110011 m"
b1100 N
b1100 1"
b1011 F
b1011 ."
b1011 3"
b1011 h"
b1010 J
b1010 -"
b1010 2"
b1010 g"
b100000 9
b100000 5"
b110011 4
b110011 z
b10011 5
b10011 C"
b10011 F"
b11000 1
b11000 _"
b11000 c"
b1011 L
b1011 *"
b1011 L"
b1011 e"
b111 f
b111 K"
b111 `"
b1010 M
b1010 &"
b1010 '"
b1010 I"
b111 `
b111 }
b111 %"
b1100 g
b1100 ~
b1100 $"
b1100 H"
b1100 R"
b1100 X"
b1011 O
b1011 ""
b1011 /"
b1011 :"
b1100 G
b1100 ("
b1100 ="
b0 K
b0 )"
b0 ;"
b1100 8
b1100 A"
b1100 N"
1e
b0 j
b0 r
b0 9"
b1000000101101010000011000110011 6
b1000000101101010000011000110011 D"
b1000000101101010000011000110011 l"
b10000 2
b10000 t
b10000 ^"
b10000 3
b10000 v
b10000 E"
b11000 0
b11000 x
b11000 ]"
b10100 /
b10100 y
b10100 B"
b10100 G"
b10100 d"
1"
#250
b110 $
0"
#275
b0 h
b0 o
b0 !"
b0 i
b0 {
b0 0"
1d
b0 H
b0 8"
b0 j"
b0 D
b0 7"
b0 i"
b11100 1
b11100 _"
b11100 c"
b10011 m"
b0 N
b0 1"
b0 F
b0 ."
b0 3"
b0 h"
b0 J
b0 -"
b0 2"
b0 g"
b0 9
b0 5"
b10011 4
b10011 z
b1100 a
b1100 #"
b1100 P"
b1100 \"
b1100 c
b1100 m
b1100 V"
b1100 b
b1100 l
b1100 O"
b11 k
b11 n
b11 s
b1 ^
b1 +"
b1 T"
b10 ]
b10 ,"
b10 Z"
b1100 =
b1100 U"
b1100 ["
b1100 b"
b1100 f"
b11100 0
b11100 x
b11100 ]"
b11000 /
b11000 y
b11000 B"
b11000 G"
b11000 d"
b10011 6
b10011 D"
b10011 l"
b10100 2
b10100 t
b10100 ^"
b10100 3
b10100 v
b10100 E"
b1100 O
b1100 ""
b1100 /"
b1100 :"
b1011 G
b1011 ("
b1011 ="
b1010 K
b1010 )"
b1010 ;"
b100000 :
b100000 p
b100000 @"
b0 8
b0 A"
b0 N"
b111 E
b111 >"
b111 W"
b101 I
b101 <"
b101 Q"
0e
b10 j
b10 r
b10 9"
b1011 M
b1011 &"
b1011 '"
b1011 I"
b0 `
b0 }
b0 %"
b1010 L
b1010 *"
b1010 L"
b1010 e"
b1100 f
b1100 K"
b1100 `"
1"
#300
b111 $
0"
#325
b0 c
b0 m
b0 V"
b0 h
b0 o
b0 !"
b0 ]
b0 ,"
b0 Z"
b0 ^
b0 +"
b0 T"
b0 a
b0 #"
b0 P"
b0 \"
b0 b
b0 l
b0 O"
b10 k
b10 n
b10 s
b100000 1
b100000 _"
b100000 c"
b1011 L
b1011 *"
b1011 L"
b1011 e"
b1100 M
b1100 &"
b1100 '"
b1100 I"
b1100 `
b1100 }
b1100 %"
b0 g
b0 ~
b0 $"
b0 H"
b0 R"
b0 X"
b0 O
b0 ""
b0 /"
b0 :"
b0 G
b0 ("
b0 ="
b0 K
b0 )"
b0 ;"
b0 :
b0 p
b0 @"
b0 E
b0 >"
b0 W"
b0 I
b0 <"
b0 Q"
1e
b0 j
b0 r
b0 9"
b11000 2
b11000 t
b11000 ^"
b11000 3
b11000 v
b11000 E"
b100000 0
b100000 x
b100000 ]"
b11100 /
b11100 y
b11100 B"
b11100 G"
b11100 d"
1"
#350
b1000 $
0"
#375
b1100001011001100011 5
b1100001011001100011 C"
b1100001011001100011 F"
b100100 1
b100100 _"
b100100 c"
b0 =
b0 U"
b0 ["
b0 b"
b0 f"
b100100 0
b100100 x
b100100 ]"
b100000 /
b100000 y
b100000 B"
b100000 G"
b100000 d"
b11100 2
b11100 t
b11100 ^"
b11100 3
b11100 v
b11100 E"
b0 M
b0 &"
b0 '"
b0 I"
b0 `
b0 }
b0 %"
b1100 L
b1100 *"
b1100 L"
b1100 e"
b0 f
b0 K"
b0 `"
1"
#400
b1001 $
0"
#425
0.
0-
b1 i
b1 {
b1 0"
1_
0@
0d
b1100 7
b1100 u
b1100 6"
b1100 n"
b1100011 m"
b1100 N
b1100 1"
b1100 J
b1100 -"
b1100 2"
b1100 g"
b1 ;
b1 4"
b1100011 4
b1100011 z
b1000000000010110010011 5
b1000000000010110010011 C"
b1000000000010110010011 F"
b101000 1
b101000 _"
b101000 c"
b0 L
b0 *"
b0 L"
b0 e"
b1100001011001100011 6
b1100001011001100011 D"
b1100001011001100011 l"
b101100 2
b101100 t
b101100 ^"
b100000 3
b100000 v
b100000 E"
b101000 0
b101000 x
b101000 ]"
b100100 /
b100100 y
b100100 B"
b100100 G"
b100100 d"
1"
#450
b1010 $
0"
#475
b0 i
b0 {
b0 0"
0_
1@
1d
b10101101010000010100110011 5
b10101101010000010100110011 C"
b10101101010000010100110011 F"
b101100 1
b101100 _"
b101100 c"
b10 7
b10 u
b10 6"
b10 n"
b10011 m"
b1011 N
b1011 1"
b10 F
b10 ."
b10 3"
b10 h"
b0 J
b0 -"
b0 2"
b0 g"
b0 ;
b0 4"
b10011 4
b10011 z
b11 k
b11 n
b11 s
b101100 0
b101100 x
b101100 ]"
b101000 /
b101000 y
b101000 B"
b101000 G"
b101000 d"
b1000000000010110010011 6
b1000000000010110010011 D"
b1000000000010110010011 l"
b100110 2
b100110 t
b100110 ^"
b100100 3
b100100 v
b100100 E"
b1100 O
b1100 ""
b1100 /"
b1100 :"
b1100 K
b1100 )"
b1100 ;"
b1 <
b1 q
b1 ?"
b1100 8
b1100 A"
b1100 N"
0e
b1 j
b1 r
b1 9"
0A
1"
#500
b1011 $
0"
#525
b1100 H
b1100 8"
b1100 j"
b10 h
b10 o
b10 !"
b1100 D
b1100 7"
b1100 i"
b10 i
b10 {
b10 0"
0d
b10 b
b10 l
b10 O"
b10 k
b10 n
b10 s
b0 7
b0 u
b0 6"
b0 n"
b110011 m"
b1010 N
b1010 1"
b1011 F
b1011 ."
b1011 3"
b1011 h"
b1010 J
b1010 -"
b1010 2"
b1010 g"
b1 9
b1 5"
b110011 4
b110011 z
b1100000000010110010011 5
b1100000000010110010011 C"
b1100000000010110010011 F"
b110000 1
b110000 _"
b110000 c"
b1100 M
b1100 &"
b1100 '"
b1100 I"
0?
b1011 O
b1011 ""
b1011 /"
b1011 :"
b10 G
b10 ("
b10 ="
b0 K
b0 )"
b0 ;"
b0 <
b0 q
b0 ?"
b10 8
b10 A"
b10 N"
1e
b0 j
b0 r
b0 9"
1A
b10101101010000010100110011 6
b10101101010000010100110011 D"
b10101101010000010100110011 l"
b101000 2
b101000 t
b101000 ^"
b101000 3
b101000 v
b101000 E"
b110000 0
b110000 x
b110000 ]"
b101100 /
b101100 y
b101100 B"
b101100 G"
b101100 d"
1"
#550
b1100 $
0"
#575
b0 D
b0 7"
b0 i"
b0 H
b0 8"
b0 j"
b0 i
b0 {
b0 0"
1d
b11000 h
b11000 o
b11000 !"
b101101010000010100110011 5
b101101010000010100110011 C"
b101101010000010100110011 F"
b110100 1
b110100 _"
b110100 c"
b11 7
b11 u
b11 6"
b11 n"
b10011 m"
b1011 N
b1011 1"
b11 F
b11 ."
b11 3"
b11 h"
b0 J
b0 -"
b0 2"
b0 g"
b0 9
b0 5"
b10011 4
b10011 z
b101 k
b101 n
b101 s
b1100 c
b1100 m
b1100 V"
b10 a
b10 #"
b10 P"
b10 \"
b10 ]
b10 ,"
b10 Z"
b110100 0
b110100 x
b110100 ]"
b110000 /
b110000 y
b110000 B"
b110000 G"
b110000 d"
b1100000000010110010011 6
b1100000000010110010011 D"
b1100000000010110010011 l"
b101111 2
b101111 t
b101111 ^"
b101100 3
b101100 v
b101100 E"
b1010 O
b1010 ""
b1010 /"
b1010 :"
b1011 G
b1011 ("
b1011 ="
b1010 K
b1010 )"
b1010 ;"
b1 :
b1 p
b1 @"
b0 8
b0 A"
b0 N"
b1100 E
b1100 >"
b1100 W"
b1100 I
b1100 <"
b1100 Q"
0e
b10 j
b10 r
b10 9"
b1011 M
b1011 &"
b1011 '"
b1011 I"
b10 g
b10 ~
b10 $"
b10 H"
b10 R"
b10 X"
1?
b1100 L
b1100 *"
b1100 L"
b1100 e"
0>
1"
#600
b1101 $
0"
#625
b11 h
b11 o
b11 !"
b10 D
b10 7"
b10 i"
b1100 H
b1100 8"
b1100 j"
b10 i
b10 {
b10 0"
0d
b10 =
b10 U"
b10 ["
b10 b"
b10 f"
b0 ]
b0 ,"
b0 Z"
b0 a
b0 #"
b0 P"
b0 \"
b0 c
b0 m
b0 V"
b11 b
b11 l
b11 O"
b10 k
b10 n
b10 s
b0 7
b0 u
b0 6"
b0 n"
b110011 m"
b1010 N
b1010 1"
b1011 F
b1011 ."
b1011 3"
b1011 h"
b1010 J
b1010 -"
b1010 2"
b1010 g"
b110011 4
b110011 z
b1101100000000010110010011 5
b1101100000000010110010011 C"
b1101100000000010110010011 F"
b111000 1
b111000 _"
b111000 c"
b1011 L
b1011 *"
b1011 L"
b1011 e"
b10 f
b10 K"
b10 `"
1>
b1010 M
b1010 &"
b1010 '"
b1010 I"
b10 `
b10 }
b10 %"
b11000 g
b11000 ~
b11000 $"
b11000 H"
b11000 R"
b11000 X"
b1011 O
b1011 ""
b1011 /"
b1011 :"
b11 G
b11 ("
b11 ="
b0 K
b0 )"
b0 ;"
b0 :
b0 p
b0 @"
b11 8
b11 A"
b11 N"
b0 E
b0 >"
b0 W"
b0 I
b0 <"
b0 Q"
1e
b0 j
b0 r
b0 9"
b101101010000010100110011 6
b101101010000010100110011 D"
b101101010000010100110011 l"
b110000 2
b110000 t
b110000 ^"
b110000 3
b110000 v
b110000 E"
b111000 0
b111000 x
b111000 ]"
b110100 /
b110100 y
b110100 B"
b110100 G"
b110100 d"
1"
#650
b1110 $
0"
#675
b0 i
b0 {
b0 0"
1d
b11011 h
b11011 o
b11011 !"
b0 H
b0 8"
b0 j"
b11111111111111111111111111100101 D
b11111111111111111111111111100101 7"
b11111111111111111111111111100101 i"
b1000000101101010000011000110011 5
b1000000101101010000011000110011 C"
b1000000101101010000011000110011 F"
b111100 1
b111100 _"
b111100 c"
b11011 7
b11011 u
b11011 6"
b11011 n"
b10011 m"
b1011 N
b1011 1"
b11011 F
b11011 ."
b11011 3"
b11011 h"
b0 J
b0 -"
b0 2"
b0 g"
b10011 4
b10011 z
b11000 c
b11000 m
b11000 V"
b11 a
b11 #"
b11 P"
b11 \"
b1 ^
b1 +"
b1 T"
b10 ]
b10 ,"
b10 Z"
b11000 =
b11000 U"
b11000 ["
b11000 b"
b11000 f"
b111100 0
b111100 x
b111100 ]"
b111000 /
b111000 y
b111000 B"
b111000 G"
b111000 d"
b1101100000000010110010011 6
b1101100000000010110010011 D"
b1101100000000010110010011 l"
b1001111 2
b1001111 t
b1001111 ^"
b110100 3
b110100 v
b110100 E"
b1010 O
b1010 ""
b1010 /"
b1010 :"
b1011 G
b1011 ("
b1011 ="
b1010 K
b1010 )"
b1010 ;"
b0 8
b0 A"
b0 N"
b10 E
b10 >"
b10 W"
b1100 I
b1100 <"
b1100 Q"
0e
b10 j
b10 r
b10 9"
b1011 M
b1011 &"
b1011 '"
b1011 I"
b0 `
b0 }
b0 %"
b11 g
b11 ~
b11 $"
b11 H"
b11 R"
b11 X"
b1010 L
b1010 *"
b1010 L"
b1010 e"
b11000 f
b11000 K"
b11000 `"
1"
#700
b1111 $
0"
#725
b0 c
b0 m
b0 V"
b11011 h
b11011 o
b11011 !"
b11 D
b11 7"
b11 i"
b11000 H
b11000 8"
b11000 j"
b10 i
b10 {
b10 0"
0d
b11 =
b11 U"
b11 ["
b11 b"
b11 f"
b0 ]
b0 ,"
b0 Z"
b0 ^
b0 +"
b0 T"
b11111111111111111111111111100101 a
b11111111111111111111111111100101 #"
b11111111111111111111111111100101 P"
b11111111111111111111111111100101 \"
b11011 b
b11011 l
b11011 O"
b0 7
b0 u
b0 6"
b0 n"
b110011 m"
b1100 N
b1100 1"
b1011 F
b1011 ."
b1011 3"
b1011 h"
b1010 J
b1010 -"
b1010 2"
b1010 g"
b100000 9
b100000 5"
b110011 4
b110011 z
b10011 5
b10011 C"
b10011 F"
b1000000 1
b1000000 _"
b1000000 c"
b1011 L
b1011 *"
b1011 L"
b1011 e"
b11 f
b11 K"
b11 `"
b1010 M
b1010 &"
b1010 '"
b1010 I"
b11 `
b11 }
b11 %"
b11011 g
b11011 ~
b11011 $"
b11011 H"
b11011 R"
b11011 X"
b1011 O
b1011 ""
b1011 /"
b1011 :"
b11011 G
b11011 ("
b11011 ="
b0 K
b0 )"
b0 ;"
b11011 8
b11011 A"
b11011 N"
b11111111111111111111111111100101 E
b11111111111111111111111111100101 >"
b11111111111111111111111111100101 W"
b0 I
b0 <"
b0 Q"
1e
b0 j
b0 r
b0 9"
b1000000101101010000011000110011 6
b1000000101101010000011000110011 D"
b1000000101101010000011000110011 l"
b111000 2
b111000 t
b111000 ^"
b111000 3
b111000 v
b111000 E"
b1000000 0
b1000000 x
b1000000 ]"
b111100 /
b111100 y
b111100 B"
b111100 G"
b111100 d"
1"
#750
b10000 $
0"
#775
b0 i
b0 {
b0 0"
1d
b0 h
b0 o
b0 !"
b0 H
b0 8"
b0 j"
b0 D
b0 7"
b0 i"
b1000100 1
b1000100 _"
b1000100 c"
b10011 m"
b0 N
b0 1"
b0 F
b0 ."
b0 3"
b0 h"
b0 J
b0 -"
b0 2"
b0 g"
b0 9
b0 5"
b10011 4
b10011 z
b11011 a
b11011 #"
b11011 P"
b11011 \"
b11011 c
b11011 m
b11011 V"
b11011 b
b11011 l
b11011 O"
b11 k
b11 n
b11 s
b1 ^
b1 +"
b1 T"
b10 ]
b10 ,"
b10 Z"
b11011 =
b11011 U"
b11011 ["
b11011 b"
b11011 f"
b1000100 0
b1000100 x
b1000100 ]"
b1000000 /
b1000000 y
b1000000 B"
b1000000 G"
b1000000 d"
b10011 6
b10011 D"
b10011 l"
b111100 2
b111100 t
b111100 ^"
b111100 3
b111100 v
b111100 E"
b1100 O
b1100 ""
b1100 /"
b1100 :"
b1011 G
b1011 ("
b1011 ="
b1010 K
b1010 )"
b1010 ;"
b100000 :
b100000 p
b100000 @"
b0 8
b0 A"
b0 N"
b11 E
b11 >"
b11 W"
b11000 I
b11000 <"
b11000 Q"
0e
b10 j
b10 r
b10 9"
b1011 M
b1011 &"
b1011 '"
b1011 I"
b11111111111111111111111111100101 `
b11111111111111111111111111100101 }
b11111111111111111111111111100101 %"
b1010 L
b1010 *"
b1010 L"
b1010 e"
b11011 f
b11011 K"
b11011 `"
1"
#800
b10001 $
0"
#825
b0 c
b0 m
b0 V"
b0 h
b0 o
b0 !"
b0 ]
b0 ,"
b0 Z"
b0 ^
b0 +"
b0 T"
b0 a
b0 #"
b0 P"
b0 \"
b0 b
b0 l
b0 O"
b10 k
b10 n
b10 s
b1001000 1
b1001000 _"
b1001000 c"
b1011 L
b1011 *"
b1011 L"
b1011 e"
b1100 M
b1100 &"
b1100 '"
b1100 I"
b11011 `
b11011 }
b11011 %"
b0 g
b0 ~
b0 $"
b0 H"
b0 R"
b0 X"
b0 O
b0 ""
b0 /"
b0 :"
b0 G
b0 ("
b0 ="
b0 K
b0 )"
b0 ;"
b0 :
b0 p
b0 @"
b0 E
b0 >"
b0 W"
b0 I
b0 <"
b0 Q"
1e
b0 j
b0 r
b0 9"
b1000000 2
b1000000 t
b1000000 ^"
b1000000 3
b1000000 v
b1000000 E"
b1001000 0
b1001000 x
b1001000 ]"
b1000100 /
b1000100 y
b1000100 B"
b1000100 G"
b1000100 d"
1"
#850
b10010 $
0"
#875
b1100000011001100011 5
b1100000011001100011 C"
b1100000011001100011 F"
b1001100 1
b1001100 _"
b1001100 c"
b0 =
b0 U"
b0 ["
b0 b"
b0 f"
b1001100 0
b1001100 x
b1001100 ]"
b1001000 /
b1001000 y
b1001000 B"
b1001000 G"
b1001000 d"
b1000100 2
b1000100 t
b1000100 ^"
b1000100 3
b1000100 v
b1000100 E"
b0 M
b0 &"
b0 '"
b0 I"
b0 `
b0 }
b0 %"
b1100 L
b1100 *"
b1100 L"
b1100 e"
b0 f
b0 K"
b0 `"
1"
#900
b10011 $
0"
#925
1.
1-
b1 i
b1 {
b1 0"
1_
0@
0d
b1100 7
b1100 u
b1100 6"
b1100 n"
b1100011 m"
b1100 N
b1100 1"
b1100 J
b1100 -"
b1100 2"
b1100 g"
b1100011 4
b1100011 z
b100000000010110010011 5
b100000000010110010011 C"
b100000000010110010011 F"
b1010100 1
b1010100 _"
b1010100 c"
b0 L
b0 *"
b0 L"
b0 e"
b1100000011001100011 6
b1100000011001100011 D"
b1100000011001100011 l"
b1010100 2
b1010100 t
b1010100 ^"
b1001000 3
b1001000 v
b1001000 E"
b1010000 0
b1010000 x
b1010000 ]"
b1001100 /
b1001100 y
b1001100 B"
b1001100 G"
b1001100 d"
1"
#950
b10100 $
b1 &
0"
#975
0.
0-
b0 i
b0 {
b0 0"
0_
b100000000000001110011 5
b100000000000001110011 C"
b100000000000001110011 F"
b1011000 1
b1011000 _"
b1011000 c"
b0 7
b0 u
b0 6"
b0 n"
b0 m"
b0 N
b0 1"
b0 J
b0 -"
b0 2"
b0 g"
b0 4
b0 z
b11 k
b11 n
b11 s
b1011000 0
b1011000 x
b1011000 ]"
b1010100 /
b1010100 y
b1010100 B"
b1010100 G"
b1010100 d"
b0 2
b0 t
b0 ^"
b0 3
b0 v
b0 E"
b0 6
b0 D"
b0 l"
b1100 O
b1100 ""
b1100 /"
b1100 :"
b1100 K
b1100 )"
b1100 ;"
b1100 8
b1100 A"
b1100 N"
0e
b1 j
b1 r
b1 9"
0A
1"
#1000
b1010100 %
b10101 $
b1 (
0"
#1025
b10 k
b10 n
b10 s
b1110011 m"
b1 F
b1 ."
b1 3"
b1 h"
b1110011 4
b1110011 z
b1011100 1
b1011100 _"
b1011100 c"
b1100 M
b1100 &"
b1100 '"
b1100 I"
0?
b0 O
b0 ""
b0 /"
b0 :"
b0 K
b0 )"
b0 ;"
b0 8
b0 A"
b0 N"
b0 j
b0 r
b0 9"
b100000000000001110011 6
b100000000000001110011 D"
b100000000000001110011 l"
b1010100 2
b1010100 t
b1010100 ^"
b1010100 3
b1010100 v
b1010100 E"
b1011100 0
b1011100 x
b1011100 ]"
b1011000 /
b1011000 y
b1011000 B"
b1011000 G"
b1011000 d"
1"
#1050
b10110 $
0"
#1075
b1100000 1
b1100000 _"
b1100000 c"
b1100000 0
b1100000 x
b1100000 ]"
b1011100 /
b1011100 y
b1011100 B"
b1011100 G"
b1011100 d"
b1011000 2
b1011000 t
b1011000 ^"
b1011000 3
b1011000 v
b1011000 E"
b1 G
b1 ("
b1 ="
b0 M
b0 &"
b0 '"
b0 I"
b1100 L
b1100 *"
b1100 L"
b1100 e"
0>
1"
#1100
b10111 $
0"
#1125
b1100100 1
b1100100 _"
b1100100 c"
b0 L
b0 *"
b0 L"
b0 e"
b1011100 2
b1011100 t
b1011100 ^"
b1011100 3
b1011100 v
b1011100 E"
b1100100 0
b1100100 x
b1100100 ]"
b1100000 /
b1100000 y
b1100000 B"
b1100000 G"
b1100000 d"
1"
#1150
b11000 $
0"
#1175
b1101000 1
b1101000 _"
b1101000 c"
b1101000 0
b1101000 x
b1101000 ]"
b1100100 /
b1100100 y
b1100100 B"
b1100100 G"
b1100100 d"
b1100000 2
b1100000 t
b1100000 ^"
b1100000 3
b1100000 v
b1100000 E"
1"
#1200
b11001 $
0"
#1225
b0 5
b0 C"
b0 F"
b1101100 1
b1101100 _"
b1101100 c"
b1100100 2
b1100100 t
b1100100 ^"
b1100100 3
b1100100 v
b1100100 E"
b1101100 0
b1101100 x
b1101100 ]"
b1101000 /
b1101000 y
b1101000 B"
b1101000 G"
b1101000 d"
1"
#1250
0"
