// Seed: 307488566
macromodule module_0;
  assign id_1 = 1;
  initial begin
    id_1 <= id_1;
    if (1) begin
      $display;
    end else begin
      id_1 = id_1;
    end
  end
  assign id_1 = 1;
  always @(posedge 1'h0) begin
    if (1'b0) begin
      #1;
      disable id_2;
    end else if (1) begin
      id_1 = 1;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  supply1 id_5 = 1;
  assign id_3 = id_3;
  wire id_6;
  always id_3 <= #1 id_4[1];
  module_0();
endmodule
