

================================================================
== Vitis HLS Report for 'detect_ipv4_protocol_512_s'
================================================================
* Date:           Tue Jul 19 06:01:34 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        ip_handler_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.677 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|    1046|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1046|      93|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_127                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_166                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_170                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op32_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op40_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op47_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op49_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op51_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_1_i_nbreadreq_fu_64_p3        |       and|   0|  0|   2|           1|           0|
    |tmp_i_54_nbreadreq_fu_84_p3       |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_56_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  30|          15|          13|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done                     |   9|          2|    1|          2|
    |ipDataCutFifo_blk_n         |   9|          2|    1|          2|
    |ipv4ProtocolFifo_blk_n      |   9|          2|    1|          2|
    |ipv4ValidFifo_blk_n         |   9|          2|    1|          2|
    |m_axis_icmp_internal_blk_n  |   9|          2|    1|          2|
    |m_axis_tcp_internal_blk_n   |   9|          2|    1|          2|
    |udpDataFifo_blk_n           |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  63|         14|    7|         14|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+------+----+------+-----------+
    |              Name             |  FF  | LUT| Bits | Const Bits|
    +-------------------------------+------+----+------+-----------+
    |ap_CS_fsm                      |     1|   0|     1|          0|
    |ap_done_reg                    |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1        |     1|   0|     1|          0|
    |dip_ipProtocol_V               |     8|   0|     8|          0|
    |dip_ipProtocol_V_load_reg_180  |     8|   0|     8|          0|
    |dip_state                      |     1|   0|     1|          0|
    |dip_state_load_reg_153         |     1|   0|     1|          0|
    |ipDataCutFifo_read_reg_170     |  1024|   0|  1024|          0|
    |tmp_i_54_reg_166               |     1|   0|     1|          0|
    +-------------------------------+------+----+------+-----------+
    |Total                          |  1046|   0|  1046|          0|
    +-------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+------+------------+---------------------------+--------------+
|          RTL Ports          | Dir | Bits |  Protocol  |       Source Object       |    C Type    |
+-----------------------------+-----+------+------------+---------------------------+--------------+
|ap_clk                       |   in|     1|  ap_ctrl_hs|  detect_ipv4_protocol<512>|  return value|
|ap_rst                       |   in|     1|  ap_ctrl_hs|  detect_ipv4_protocol<512>|  return value|
|ap_start                     |   in|     1|  ap_ctrl_hs|  detect_ipv4_protocol<512>|  return value|
|ap_done                      |  out|     1|  ap_ctrl_hs|  detect_ipv4_protocol<512>|  return value|
|ap_continue                  |   in|     1|  ap_ctrl_hs|  detect_ipv4_protocol<512>|  return value|
|ap_idle                      |  out|     1|  ap_ctrl_hs|  detect_ipv4_protocol<512>|  return value|
|ap_ready                     |  out|     1|  ap_ctrl_hs|  detect_ipv4_protocol<512>|  return value|
|ipv4ProtocolFifo_dout        |   in|     8|     ap_fifo|           ipv4ProtocolFifo|       pointer|
|ipv4ProtocolFifo_empty_n     |   in|     1|     ap_fifo|           ipv4ProtocolFifo|       pointer|
|ipv4ProtocolFifo_read        |  out|     1|     ap_fifo|           ipv4ProtocolFifo|       pointer|
|ipv4ValidFifo_dout           |   in|     1|     ap_fifo|              ipv4ValidFifo|       pointer|
|ipv4ValidFifo_empty_n        |   in|     1|     ap_fifo|              ipv4ValidFifo|       pointer|
|ipv4ValidFifo_read           |  out|     1|     ap_fifo|              ipv4ValidFifo|       pointer|
|ipDataCutFifo_dout           |   in|  1024|     ap_fifo|              ipDataCutFifo|       pointer|
|ipDataCutFifo_empty_n        |   in|     1|     ap_fifo|              ipDataCutFifo|       pointer|
|ipDataCutFifo_read           |  out|     1|     ap_fifo|              ipDataCutFifo|       pointer|
|m_axis_tcp_internal_din      |  out|  1024|     ap_fifo|        m_axis_tcp_internal|       pointer|
|m_axis_tcp_internal_full_n   |   in|     1|     ap_fifo|        m_axis_tcp_internal|       pointer|
|m_axis_tcp_internal_write    |  out|     1|     ap_fifo|        m_axis_tcp_internal|       pointer|
|udpDataFifo_din              |  out|  1024|     ap_fifo|                udpDataFifo|       pointer|
|udpDataFifo_full_n           |   in|     1|     ap_fifo|                udpDataFifo|       pointer|
|udpDataFifo_write            |  out|     1|     ap_fifo|                udpDataFifo|       pointer|
|m_axis_icmp_internal_din     |  out|  1024|     ap_fifo|       m_axis_icmp_internal|       pointer|
|m_axis_icmp_internal_full_n  |   in|     1|     ap_fifo|       m_axis_icmp_internal|       pointer|
|m_axis_icmp_internal_write   |  out|     1|     ap_fifo|       m_axis_icmp_internal|       pointer|
+-----------------------------+-----+------+------------+---------------------------+--------------+

