{"Source Block": ["verilog-ethernet/rtl/axis_demux_64_4.v@168:178@HdlIdDef", "reg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_adapter.v@394:404", "// output datapath logic\nreg [OUTPUT_DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [OUTPUT_KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                         output_axis_tvalid_reg = 0;\nreg                         output_axis_tlast_reg = 0;\nreg                         output_axis_tuser_reg = 0;\n\nreg [OUTPUT_DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [OUTPUT_KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                         temp_axis_tvalid_reg = 0;\nreg                         temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_tap_64.v@177:187", "end\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\n"], ["verilog-ethernet/rtl/axis_mux_64_4.v@218:228", "end\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\n"], ["verilog-ethernet/rtl/axis_tap_64.v@181:191", "reg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@172:182", "reg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@128:138", "\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_crosspoint_64_4x4.v@136:146", "reg                   output_1_axis_tvalid_reg = 1'b0;\nreg                   output_1_axis_tlast_reg = 1'b0;\nreg                   output_1_axis_tuser_reg = 1'b0;\n\nreg [DATA_WIDTH-1:0]  output_2_axis_tdata_reg = {DATA_WIDTH{1'b0}};\nreg [KEEP_WIDTH-1:0]  output_2_axis_tkeep_reg = {KEEP_WIDTH{1'b0}};\nreg                   output_2_axis_tvalid_reg = 1'b0;\nreg                   output_2_axis_tlast_reg = 1'b0;\nreg                   output_2_axis_tuser_reg = 1'b0;\n\nreg [DATA_WIDTH-1:0]  output_3_axis_tdata_reg = {DATA_WIDTH{1'b0}};\n"], ["verilog-ethernet/rtl/axis_demux_4.v@160:170", "reg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_register_64.v@62:72", "// datapath registers\nreg                  input_axis_tready_reg = 1'b0;\n\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = {DATA_WIDTH{1'b0}};\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = {KEEP_WIDTH{1'b0}};\nreg                  output_axis_tvalid_reg = 1'b0, output_axis_tvalid_next;\nreg                  output_axis_tlast_reg = 1'b0;\nreg                  output_axis_tuser_reg = 1'b0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = {DATA_WIDTH{1'b0}};\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = {KEEP_WIDTH{1'b0}};\n"], ["verilog-ethernet/rtl/axis_tap_64.v@178:188", "\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_mux_64_4.v@220:230", "// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@482:492", "reg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_demux_4.v@161:171", "reg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/axis_crosspoint_64_4x4.v@130:140", "reg                   output_0_axis_tvalid_reg = 1'b0;\nreg                   output_0_axis_tlast_reg = 1'b0;\nreg                   output_0_axis_tuser_reg = 1'b0;\n\nreg [DATA_WIDTH-1:0]  output_1_axis_tdata_reg = {DATA_WIDTH{1'b0}};\nreg [KEEP_WIDTH-1:0]  output_1_axis_tkeep_reg = {KEEP_WIDTH{1'b0}};\nreg                   output_1_axis_tvalid_reg = 1'b0;\nreg                   output_1_axis_tlast_reg = 1'b0;\nreg                   output_1_axis_tuser_reg = 1'b0;\n\nreg [DATA_WIDTH-1:0]  output_2_axis_tdata_reg = {DATA_WIDTH{1'b0}};\n"], ["verilog-ethernet/rtl/axis_register_64.v@62:72", "// datapath registers\nreg                  input_axis_tready_reg = 1'b0;\n\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = {DATA_WIDTH{1'b0}};\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = {KEEP_WIDTH{1'b0}};\nreg                  output_axis_tvalid_reg = 1'b0, output_axis_tvalid_next;\nreg                  output_axis_tlast_reg = 1'b0;\nreg                  output_axis_tuser_reg = 1'b0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = {DATA_WIDTH{1'b0}};\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = {KEEP_WIDTH{1'b0}};\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@478:488", "end\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@480:490", "// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@169:179", "reg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_frame_length_adjust.v@479:489", "\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@131:141", "reg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@127:137", "end\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\n"], ["verilog-ethernet/rtl/axis_adapter.v@396:406", "reg [OUTPUT_KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                         output_axis_tvalid_reg = 0;\nreg                         output_axis_tlast_reg = 0;\nreg                         output_axis_tuser_reg = 0;\n\nreg [OUTPUT_DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [OUTPUT_KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                         temp_axis_tvalid_reg = 0;\nreg                         temp_axis_tlast_reg = 0;\nreg                         temp_axis_tuser_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@166:176", "\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\n"], ["verilog-ethernet/rtl/axis_tap_64.v@179:189", "// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@158:168", "\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@167:177", "// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@165:175", "end\n\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n"], ["verilog-ethernet/rtl/axis_rate_limit_64.v@129:139", "// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_mux_64_4.v@219:229", "\n// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_4.v@159:169", "// output datapath logic\nreg [DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_demux_64_4.v@170:180", "reg                  output_0_axis_tvalid_reg = 0;\nreg                  output_1_axis_tvalid_reg = 0;\nreg                  output_2_axis_tvalid_reg = 0;\nreg                  output_3_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\n"], ["verilog-ethernet/rtl/axis_adapter.v@393:403", "\n// output datapath logic\nreg [OUTPUT_DATA_WIDTH-1:0] output_axis_tdata_reg = 0;\nreg [OUTPUT_KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                         output_axis_tvalid_reg = 0;\nreg                         output_axis_tlast_reg = 0;\nreg                         output_axis_tuser_reg = 0;\n\nreg [OUTPUT_DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [OUTPUT_KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                         temp_axis_tvalid_reg = 0;\n"], ["verilog-ethernet/rtl/axis_mux_64_4.v@222:232", "reg [KEEP_WIDTH-1:0] output_axis_tkeep_reg = 0;\nreg                  output_axis_tvalid_reg = 0;\nreg                  output_axis_tlast_reg = 0;\nreg                  output_axis_tuser_reg = 0;\n\nreg [DATA_WIDTH-1:0] temp_axis_tdata_reg = 0;\nreg [KEEP_WIDTH-1:0] temp_axis_tkeep_reg = 0;\nreg                  temp_axis_tvalid_reg = 0;\nreg                  temp_axis_tlast_reg = 0;\nreg                  temp_axis_tuser_reg = 0;\n\n"]], "Diff Content": {"Delete": [[173, "reg                  output_3_axis_tvalid_reg = 0;\n"]], "Add": []}}