* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:31:43

* File Generated:     Jul 30 2021 02:40:50

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : sync_gen.N_28
T_5_3_wire_logic_cluster/lc_2/out
T_5_2_sp4_v_t_36
T_5_4_lc_trk_g2_1
T_5_4_input_2_7
T_5_4_wire_logic_cluster/lc_7/in_2

End 

Net : sync_gen.w_end_of_line
T_5_4_wire_logic_cluster/lc_7/out
T_5_3_lc_trk_g0_7
T_5_3_wire_logic_cluster/lc_6/in_3

T_5_4_wire_logic_cluster/lc_7/out
T_5_3_lc_trk_g0_7
T_5_3_wire_logic_cluster/lc_7/in_0

T_5_4_wire_logic_cluster/lc_7/out
T_5_0_span12_vert_21
T_5_1_lc_trk_g3_5
T_5_1_wire_logic_cluster/lc_2/in_0

T_5_4_wire_logic_cluster/lc_7/out
T_5_0_span12_vert_21
T_5_1_lc_trk_g3_5
T_5_1_wire_logic_cluster/lc_4/in_0

T_5_4_wire_logic_cluster/lc_7/out
T_5_0_span12_vert_21
T_5_1_lc_trk_g3_5
T_5_1_wire_logic_cluster/lc_6/in_0

T_5_4_wire_logic_cluster/lc_7/out
T_5_0_span12_vert_21
T_5_1_lc_trk_g2_5
T_5_1_wire_logic_cluster/lc_1/in_0

T_5_4_wire_logic_cluster/lc_7/out
T_5_0_span12_vert_21
T_5_1_lc_trk_g2_5
T_5_1_wire_logic_cluster/lc_3/in_0

T_5_4_wire_logic_cluster/lc_7/out
T_5_0_span12_vert_21
T_5_1_lc_trk_g2_5
T_5_1_wire_logic_cluster/lc_5/in_0

T_5_4_wire_logic_cluster/lc_7/out
T_5_0_span12_vert_21
T_5_1_lc_trk_g2_5
T_5_1_wire_logic_cluster/lc_7/in_0

T_5_4_wire_logic_cluster/lc_7/out
T_5_2_sp4_v_t_43
T_2_2_sp4_h_l_6
T_2_2_lc_trk_g0_3
T_2_2_wire_logic_cluster/lc_4/in_3

T_5_4_wire_logic_cluster/lc_7/out
T_4_4_lc_trk_g2_7
T_4_4_wire_logic_cluster/lc_1/in_0

T_5_4_wire_logic_cluster/lc_7/out
T_4_4_lc_trk_g2_7
T_4_4_wire_logic_cluster/lc_0/in_1

End 

Net : sync_gen.r_vpos_esr_RNIG6UPZ0Z_9
T_5_3_wire_logic_cluster/lc_6/out
T_5_2_sp4_v_t_44
T_5_0_span4_vert_16
T_5_2_sp4_v_t_40
T_4_4_lc_trk_g1_5
T_4_4_wire_logic_cluster/lc_5/s_r

T_5_3_wire_logic_cluster/lc_6/out
T_5_2_sp4_v_t_44
T_5_0_span4_vert_16
T_5_2_sp4_v_t_40
T_4_4_lc_trk_g1_5
T_4_4_wire_logic_cluster/lc_5/s_r

T_5_3_wire_logic_cluster/lc_6/out
T_5_2_sp4_v_t_44
T_5_0_span4_vert_16
T_5_2_lc_trk_g1_5
T_5_2_wire_logic_cluster/lc_5/s_r

T_5_3_wire_logic_cluster/lc_6/out
T_5_2_sp4_v_t_44
T_5_0_span4_vert_13
T_5_1_lc_trk_g1_5
T_5_1_wire_logic_cluster/lc_5/s_r

T_5_3_wire_logic_cluster/lc_6/out
T_5_2_sp4_v_t_44
T_5_0_span4_vert_13
T_5_1_lc_trk_g1_5
T_5_1_wire_logic_cluster/lc_5/s_r

T_5_3_wire_logic_cluster/lc_6/out
T_5_2_sp4_v_t_44
T_5_0_span4_vert_13
T_5_1_lc_trk_g1_5
T_5_1_wire_logic_cluster/lc_5/s_r

T_5_3_wire_logic_cluster/lc_6/out
T_5_2_sp4_v_t_44
T_5_0_span4_vert_13
T_5_1_lc_trk_g1_5
T_5_1_wire_logic_cluster/lc_5/s_r

T_5_3_wire_logic_cluster/lc_6/out
T_5_2_sp4_v_t_44
T_5_0_span4_vert_13
T_5_1_lc_trk_g1_5
T_5_1_wire_logic_cluster/lc_5/s_r

T_5_3_wire_logic_cluster/lc_6/out
T_5_2_sp4_v_t_44
T_5_0_span4_vert_13
T_5_1_lc_trk_g1_5
T_5_1_wire_logic_cluster/lc_5/s_r

T_5_3_wire_logic_cluster/lc_6/out
T_5_2_sp4_v_t_44
T_5_0_span4_vert_13
T_5_1_lc_trk_g1_5
T_5_1_wire_logic_cluster/lc_5/s_r

End 

Net : w_hpos_5
T_4_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_25
T_5_3_lc_trk_g1_1
T_5_3_wire_logic_cluster/lc_2/in_0

T_4_1_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g3_4
T_4_1_wire_logic_cluster/lc_4/in_1

T_4_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_25
T_2_3_sp4_h_l_1
T_2_3_lc_trk_g1_4
T_2_3_wire_logic_cluster/lc_4/in_1

T_4_1_wire_logic_cluster/lc_4/out
T_0_1_span12_horz_8
T_1_1_lc_trk_g1_3
T_1_1_input_2_4
T_1_1_wire_logic_cluster/lc_4/in_2

End 

Net : w_hpos_6
T_4_1_wire_logic_cluster/lc_5/out
T_5_0_span4_vert_43
T_5_3_lc_trk_g0_3
T_5_3_wire_logic_cluster/lc_2/in_1

T_4_1_wire_logic_cluster/lc_5/out
T_4_0_span4_vert_26
T_0_3_span4_horz_2
T_2_3_lc_trk_g2_2
T_2_3_wire_logic_cluster/lc_4/in_0

T_4_1_wire_logic_cluster/lc_5/out
T_4_1_lc_trk_g1_5
T_4_1_wire_logic_cluster/lc_5/in_1

T_4_1_wire_logic_cluster/lc_5/out
T_3_1_sp4_h_l_2
T_0_1_span4_horz_26
T_1_1_lc_trk_g2_7
T_1_1_input_2_5
T_1_1_wire_logic_cluster/lc_5/in_2

End 

Net : w_hpos_7
T_4_1_wire_logic_cluster/lc_6/out
T_5_0_span4_vert_45
T_5_3_lc_trk_g0_5
T_5_3_wire_logic_cluster/lc_2/in_3

T_4_1_wire_logic_cluster/lc_6/out
T_4_1_lc_trk_g1_6
T_4_1_wire_logic_cluster/lc_6/in_1

T_4_1_wire_logic_cluster/lc_6/out
T_4_0_span4_vert_28
T_0_3_span4_horz_9
T_2_3_lc_trk_g3_1
T_2_3_wire_logic_cluster/lc_5/in_1

T_4_1_wire_logic_cluster/lc_6/out
T_3_1_sp4_h_l_4
T_2_1_lc_trk_g1_4
T_2_1_wire_logic_cluster/lc_5/in_0

T_4_1_wire_logic_cluster/lc_6/out
T_2_1_sp4_h_l_9
T_1_1_lc_trk_g1_1
T_1_1_input_2_6
T_1_1_wire_logic_cluster/lc_6/in_2

End 

Net : sync_gen.N_48
T_5_3_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g1_1
T_5_4_wire_logic_cluster/lc_7/in_1

T_5_3_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g3_1
T_5_3_wire_logic_cluster/lc_3/in_1

End 

Net : w_hpos_8
T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span4_vert_30
T_5_3_sp4_h_l_6
T_5_3_lc_trk_g1_3
T_5_3_wire_logic_cluster/lc_1/in_1

T_4_1_wire_logic_cluster/lc_7/out
T_4_1_lc_trk_g3_7
T_4_1_wire_logic_cluster/lc_7/in_1

T_4_1_wire_logic_cluster/lc_7/out
T_4_0_span4_vert_30
T_0_3_span4_horz_11
T_2_3_lc_trk_g3_3
T_2_3_wire_logic_cluster/lc_5/in_3

T_4_1_wire_logic_cluster/lc_7/out
T_3_1_sp4_h_l_6
T_2_1_lc_trk_g0_6
T_2_1_wire_logic_cluster/lc_5/in_3

T_4_1_wire_logic_cluster/lc_7/out
T_3_1_sp4_h_l_6
T_2_0_span4_vert_11
T_1_1_lc_trk_g2_3
T_1_1_input_2_7
T_1_1_wire_logic_cluster/lc_7/in_2

End 

Net : un1_w_reset_sn_0_i
T_1_7_wire_logic_cluster/lc_2/out
T_0_8_lc_trk_g1_2
T_0_8_wire_gbuf/in

End 

Net : r_buttonsZ0Z_4
T_2_7_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g3_4
T_1_7_wire_logic_cluster/lc_2/in_3

T_2_7_wire_logic_cluster/lc_4/out
T_2_3_sp4_v_t_45
T_2_4_lc_trk_g3_5
T_2_4_wire_logic_cluster/lc_5/in_3

T_2_7_wire_logic_cluster/lc_4/out
T_2_3_sp4_v_t_45
T_2_4_lc_trk_g3_5
T_2_4_wire_logic_cluster/lc_2/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_2_3_sp4_v_t_45
T_2_4_lc_trk_g3_5
T_2_4_wire_logic_cluster/lc_4/in_0

End 

Net : un1_w_reset_sn_0_i_g
T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_4_glb2local_0
T_2_4_lc_trk_g0_4
T_2_4_wire_logic_cluster/lc_7/in_3

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_7_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_4_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_5_wire_logic_cluster/lc_5/s_r

End 

Net : ball_absolute.posedge_vsync_0
T_2_4_wire_logic_cluster/lc_7/out
T_2_0_span12_vert_21
T_2_6_lc_trk_g2_2
T_2_6_wire_logic_cluster/lc_3/cen

T_2_4_wire_logic_cluster/lc_7/out
T_2_2_sp4_v_t_43
T_1_5_lc_trk_g3_3
T_1_5_wire_logic_cluster/lc_1/cen

End 

Net : sync_gen.r_vpos_esr_RNIG6UPZ0Z_9_cascade_
T_5_3_wire_logic_cluster/lc_6/ltout
T_5_3_wire_logic_cluster/lc_7/in_2

End 

Net : sync_gen.w_end_of_line_0
T_5_3_wire_logic_cluster/lc_7/out
T_5_1_sp4_v_t_43
T_5_2_lc_trk_g3_3
T_5_2_wire_logic_cluster/lc_1/cen

End 

Net : reset_gen_rst_count_4
T_1_6_wire_logic_cluster/lc_4/out
T_1_7_lc_trk_g1_4
T_1_7_wire_logic_cluster/lc_2/in_1

T_1_6_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_44
T_2_4_lc_trk_g3_1
T_2_4_wire_logic_cluster/lc_5/in_1

T_1_6_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_44
T_2_4_lc_trk_g3_1
T_2_4_input_2_2
T_2_4_wire_logic_cluster/lc_2/in_2

T_1_6_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_44
T_2_4_lc_trk_g3_1
T_2_4_input_2_4
T_2_4_wire_logic_cluster/lc_4/in_2

T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g1_4
T_1_6_wire_logic_cluster/lc_1/in_0

T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g1_4
T_1_6_wire_logic_cluster/lc_3/in_0

T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_0/in_0

T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g2_4
T_1_6_wire_logic_cluster/lc_2/in_0

T_1_6_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g1_4
T_1_6_wire_logic_cluster/lc_4/in_1

End 

Net : sync_gen.r_hpos10_0
T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_5_0_span4_vert_21
T_5_2_sp4_v_t_45
T_2_2_sp4_h_l_8
T_4_2_lc_trk_g3_5
T_4_2_wire_logic_cluster/lc_5/s_r

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_5_0_span4_vert_21
T_5_2_sp4_v_t_45
T_5_3_lc_trk_g3_5
T_5_3_wire_logic_cluster/lc_5/s_r

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_5_0_span4_vert_21
T_5_2_sp4_v_t_45
T_4_3_lc_trk_g3_5
T_4_3_wire_logic_cluster/lc_5/s_r

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_5_0_span4_vert_21
T_4_1_lc_trk_g3_5
T_4_1_wire_logic_cluster/lc_5/s_r

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_5_0_span4_vert_21
T_4_1_lc_trk_g3_5
T_4_1_wire_logic_cluster/lc_5/s_r

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_5_0_span4_vert_21
T_4_1_lc_trk_g3_5
T_4_1_wire_logic_cluster/lc_5/s_r

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_5_0_span4_vert_21
T_4_1_lc_trk_g3_5
T_4_1_wire_logic_cluster/lc_5/s_r

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_5_0_span4_vert_21
T_4_1_lc_trk_g3_5
T_4_1_wire_logic_cluster/lc_5/s_r

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_5_0_span4_vert_21
T_4_1_lc_trk_g3_5
T_4_1_wire_logic_cluster/lc_5/s_r

T_5_3_wire_logic_cluster/lc_3/out
T_5_2_sp4_v_t_38
T_6_2_sp4_h_l_3
T_5_0_span4_vert_21
T_4_1_lc_trk_g3_5
T_4_1_wire_logic_cluster/lc_5/s_r

End 

Net : sync_gen.N_26
T_4_3_wire_logic_cluster/lc_7/out
T_5_4_lc_trk_g3_7
T_5_4_wire_logic_cluster/lc_7/in_3

T_4_3_wire_logic_cluster/lc_7/out
T_5_3_lc_trk_g1_7
T_5_3_wire_logic_cluster/lc_3/in_3

T_4_3_wire_logic_cluster/lc_7/out
T_3_3_sp4_h_l_6
T_2_3_lc_trk_g1_6
T_2_3_wire_logic_cluster/lc_4/in_3

End 

Net : w_hpos_3
T_4_1_wire_logic_cluster/lc_2/out
T_5_0_span4_vert_37
T_4_3_lc_trk_g2_5
T_4_3_wire_logic_cluster/lc_7/in_0

T_4_1_wire_logic_cluster/lc_2/out
T_4_1_lc_trk_g1_2
T_4_1_wire_logic_cluster/lc_2/in_1

T_4_1_wire_logic_cluster/lc_2/out
T_2_1_sp4_h_l_1
T_1_1_lc_trk_g0_1
T_1_1_wire_logic_cluster/lc_2/in_1

End 

Net : w_hpos_2
T_4_1_wire_logic_cluster/lc_1/out
T_4_0_span4_vert_34
T_4_3_lc_trk_g0_2
T_4_3_wire_logic_cluster/lc_7/in_1

T_4_1_wire_logic_cluster/lc_1/out
T_4_1_lc_trk_g3_1
T_4_1_wire_logic_cluster/lc_1/in_1

T_4_1_wire_logic_cluster/lc_1/out
T_4_1_sp4_h_l_7
T_0_1_span4_horz_23
T_1_1_lc_trk_g3_2
T_1_1_input_2_1
T_1_1_wire_logic_cluster/lc_1/in_2

T_4_1_wire_logic_cluster/lc_1/out
T_4_1_sp4_h_l_7
T_0_1_span4_horz_23
T_3_1_sp4_v_t_38
T_2_2_lc_trk_g2_6
T_2_2_wire_logic_cluster/lc_7/in_3

End 

Net : w_hpos_9
T_4_2_wire_logic_cluster/lc_0/out
T_5_3_lc_trk_g3_0
T_5_3_wire_logic_cluster/lc_1/in_0

T_4_2_wire_logic_cluster/lc_0/out
T_4_0_span4_vert_29
T_0_3_span4_horz_10
T_2_3_lc_trk_g3_2
T_2_3_wire_logic_cluster/lc_5/in_0

T_4_2_wire_logic_cluster/lc_0/out
T_4_2_lc_trk_g1_0
T_4_2_wire_logic_cluster/lc_0/in_1

T_4_2_wire_logic_cluster/lc_0/out
T_4_2_sp4_h_l_5
T_0_2_span4_horz_12
T_1_2_lc_trk_g3_1
T_1_2_wire_logic_cluster/lc_0/in_0

T_4_2_wire_logic_cluster/lc_0/out
T_4_2_sp4_h_l_5
T_3_0_span4_vert_16
T_2_1_lc_trk_g3_0
T_2_1_input_2_5
T_2_1_wire_logic_cluster/lc_5/in_2

End 

Net : w_hpos_1
T_4_3_wire_logic_cluster/lc_6/out
T_4_3_lc_trk_g1_6
T_4_3_input_2_7
T_4_3_wire_logic_cluster/lc_7/in_2

T_4_3_wire_logic_cluster/lc_6/out
T_4_0_span12_vert_16
T_4_1_lc_trk_g2_0
T_4_1_input_2_0
T_4_1_wire_logic_cluster/lc_0/in_2

T_4_3_wire_logic_cluster/lc_6/out
T_4_3_lc_trk_g1_6
T_4_3_wire_logic_cluster/lc_6/in_3

T_4_3_wire_logic_cluster/lc_6/out
T_4_3_sp4_h_l_1
T_3_0_span4_vert_30
T_2_2_lc_trk_g3_3
T_2_2_wire_logic_cluster/lc_6/in_0

T_4_3_wire_logic_cluster/lc_6/out
T_3_3_sp4_h_l_4
T_2_0_span4_vert_33
T_1_1_lc_trk_g0_2
T_1_1_input_2_0
T_1_1_wire_logic_cluster/lc_0/in_2

End 

Net : w_hpos_0
T_5_3_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g2_4
T_4_3_wire_logic_cluster/lc_7/in_3

T_5_3_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_32
T_4_1_lc_trk_g0_3
T_4_1_wire_logic_cluster/lc_0/in_1

T_5_3_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g2_4
T_4_3_wire_logic_cluster/lc_6/in_0

T_5_3_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g1_4
T_5_3_wire_logic_cluster/lc_4/in_3

T_5_3_wire_logic_cluster/lc_4/out
T_4_3_sp4_h_l_0
T_3_0_span4_vert_29
T_2_2_lc_trk_g3_0
T_2_2_wire_logic_cluster/lc_6/in_3

End 

Net : nes_controller.g0_0_a3_8
T_6_4_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g1_0
T_6_4_wire_logic_cluster/lc_5/in_0

End 

Net : nes_controller.r_stateZ0Z_0
T_5_7_wire_logic_cluster/lc_7/out
T_4_7_sp4_h_l_6
T_7_3_sp4_v_t_43
T_6_4_lc_trk_g3_3
T_6_4_wire_logic_cluster/lc_0/in_0

T_5_7_wire_logic_cluster/lc_7/out
T_4_7_sp4_h_l_6
T_7_3_sp4_v_t_43
T_6_4_lc_trk_g3_3
T_6_4_wire_logic_cluster/lc_3/in_3

T_5_7_wire_logic_cluster/lc_7/out
T_5_2_sp12_v_t_22
T_5_4_lc_trk_g2_5
T_5_4_wire_logic_cluster/lc_6/in_3

T_5_7_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g0_7
T_5_7_wire_logic_cluster/lc_3/in_0

T_5_7_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g1_7
T_6_7_wire_logic_cluster/lc_1/in_1

T_5_7_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g0_7
T_6_7_wire_logic_cluster/lc_5/in_0

T_5_7_wire_logic_cluster/lc_7/out
T_5_2_sp12_v_t_22
T_5_4_lc_trk_g2_5
T_5_4_wire_logic_cluster/lc_4/in_3

T_5_7_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g1_7
T_5_6_wire_logic_cluster/lc_0/in_0

T_5_7_wire_logic_cluster/lc_7/out
T_5_5_sp4_v_t_43
T_2_5_sp4_h_l_0
T_4_5_lc_trk_g3_5
T_4_5_wire_logic_cluster/lc_1/in_1

T_5_7_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g1_7
T_5_6_wire_logic_cluster/lc_4/in_0

T_5_7_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g0_7
T_5_7_wire_logic_cluster/lc_4/in_1

T_5_7_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g0_7
T_6_7_wire_logic_cluster/lc_2/in_1

T_5_7_wire_logic_cluster/lc_7/out
T_5_5_sp4_v_t_43
T_2_5_sp4_h_l_0
T_4_5_lc_trk_g3_5
T_4_5_input_2_4
T_4_5_wire_logic_cluster/lc_4/in_2

T_5_7_wire_logic_cluster/lc_7/out
T_6_8_lc_trk_g3_7
T_6_8_wire_logic_cluster/lc_1/in_3

T_5_7_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g0_7
T_5_7_wire_logic_cluster/lc_0/in_1

T_5_7_wire_logic_cluster/lc_7/out
T_5_5_sp4_v_t_43
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_0/in_0

T_5_7_wire_logic_cluster/lc_7/out
T_5_5_sp4_v_t_43
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_6/in_0

T_5_7_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g0_7
T_6_7_wire_logic_cluster/lc_3/in_0

T_5_7_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g2_7
T_6_6_wire_logic_cluster/lc_6/in_3

T_5_7_wire_logic_cluster/lc_7/out
T_4_8_lc_trk_g0_7
T_4_8_wire_logic_cluster/lc_6/in_3

T_5_7_wire_logic_cluster/lc_7/out
T_4_7_lc_trk_g2_7
T_4_7_wire_logic_cluster/lc_4/in_3

T_5_7_wire_logic_cluster/lc_7/out
T_6_6_lc_trk_g2_7
T_6_6_wire_logic_cluster/lc_2/in_3

T_5_7_wire_logic_cluster/lc_7/out
T_5_5_sp4_v_t_43
T_5_8_lc_trk_g1_3
T_5_8_wire_logic_cluster/lc_2/in_0

T_5_7_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g0_7
T_5_7_wire_logic_cluster/lc_6/in_3

End 

Net : nes_controller.un1_o_valid13_4_0_0
T_6_4_wire_logic_cluster/lc_6/out
T_5_4_sp12_h_l_0
T_5_4_lc_trk_g1_3
T_5_4_wire_logic_cluster/lc_0/cen

End 

Net : nes_controller.un1_o_valid13_4_0_cascade_
T_6_4_wire_logic_cluster/lc_5/ltout
T_6_4_wire_logic_cluster/lc_6/in_2

End 

Net : nes_controller.N_3
T_6_4_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g1_3
T_6_4_wire_logic_cluster/lc_5/in_3

End 

Net : nes_controller.r_button_countZ0Z_0
T_5_8_wire_logic_cluster/lc_3/out
T_5_4_sp4_v_t_43
T_6_4_sp4_h_l_11
T_6_4_lc_trk_g1_6
T_6_4_wire_logic_cluster/lc_0/in_3

T_5_8_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g3_3
T_4_7_wire_logic_cluster/lc_3/in_1

T_5_8_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g3_3
T_6_7_wire_logic_cluster/lc_5/in_3

T_5_8_wire_logic_cluster/lc_3/out
T_5_4_sp4_v_t_43
T_4_6_lc_trk_g0_6
T_4_6_wire_logic_cluster/lc_7/in_3

T_5_8_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g1_3
T_5_7_wire_logic_cluster/lc_4/in_0

T_5_8_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g3_3
T_6_7_wire_logic_cluster/lc_6/in_0

T_5_8_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g3_3
T_4_7_wire_logic_cluster/lc_0/in_0

T_5_8_wire_logic_cluster/lc_3/out
T_5_7_sp4_v_t_38
T_5_8_lc_trk_g2_6
T_5_8_input_2_0
T_5_8_wire_logic_cluster/lc_0/in_2

T_5_8_wire_logic_cluster/lc_3/out
T_5_4_sp4_v_t_43
T_5_5_lc_trk_g2_3
T_5_5_wire_logic_cluster/lc_0/in_3

T_5_8_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g0_3
T_5_8_wire_logic_cluster/lc_3/in_0

End 

Net : nes_controller.r_stateZ0Z_1
T_5_7_wire_logic_cluster/lc_6/out
T_5_4_sp4_v_t_36
T_6_4_sp4_h_l_1
T_5_4_lc_trk_g0_1
T_5_4_wire_logic_cluster/lc_6/in_1

T_5_7_wire_logic_cluster/lc_6/out
T_5_4_sp4_v_t_36
T_6_4_sp4_h_l_1
T_6_4_lc_trk_g0_4
T_6_4_wire_logic_cluster/lc_3/in_1

T_5_7_wire_logic_cluster/lc_6/out
T_5_4_sp4_v_t_36
T_5_7_lc_trk_g0_4
T_5_7_wire_logic_cluster/lc_3/in_1

T_5_7_wire_logic_cluster/lc_6/out
T_6_7_lc_trk_g0_6
T_6_7_wire_logic_cluster/lc_1/in_3

T_5_7_wire_logic_cluster/lc_6/out
T_5_4_sp4_v_t_36
T_6_4_sp4_h_l_1
T_5_4_lc_trk_g0_1
T_5_4_wire_logic_cluster/lc_1/in_0

T_5_7_wire_logic_cluster/lc_6/out
T_6_4_sp4_v_t_37
T_5_6_lc_trk_g0_0
T_5_6_input_2_4
T_5_6_wire_logic_cluster/lc_4/in_2

T_5_7_wire_logic_cluster/lc_6/out
T_6_7_lc_trk_g0_6
T_6_7_wire_logic_cluster/lc_2/in_0

T_5_7_wire_logic_cluster/lc_6/out
T_5_4_sp4_v_t_36
T_5_7_lc_trk_g0_4
T_5_7_wire_logic_cluster/lc_0/in_0

T_5_7_wire_logic_cluster/lc_6/out
T_6_7_lc_trk_g0_6
T_6_7_wire_logic_cluster/lc_0/in_0

T_5_7_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g3_6
T_4_6_wire_logic_cluster/lc_4/in_1

T_5_7_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g2_6
T_6_8_wire_logic_cluster/lc_1/in_1

T_5_7_wire_logic_cluster/lc_6/out
T_5_4_sp4_v_t_36
T_4_5_lc_trk_g2_4
T_4_5_wire_logic_cluster/lc_1/in_3

T_5_7_wire_logic_cluster/lc_6/out
T_5_4_sp4_v_t_36
T_4_5_lc_trk_g2_4
T_4_5_wire_logic_cluster/lc_4/in_0

T_5_7_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g1_6
T_5_8_wire_logic_cluster/lc_5/in_0

T_5_7_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g3_6
T_6_6_wire_logic_cluster/lc_1/in_0

T_5_7_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g3_6
T_6_6_wire_logic_cluster/lc_6/in_1

T_5_7_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g1_6
T_5_8_wire_logic_cluster/lc_7/in_0

T_5_7_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g1_6
T_4_8_wire_logic_cluster/lc_6/in_1

T_5_7_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g3_6
T_4_7_wire_logic_cluster/lc_4/in_1

T_5_7_wire_logic_cluster/lc_6/out
T_5_4_sp4_v_t_36
T_5_7_lc_trk_g0_4
T_5_7_wire_logic_cluster/lc_6/in_0

T_5_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g1_6
T_5_7_input_2_7
T_5_7_wire_logic_cluster/lc_7/in_2

T_5_7_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g2_6
T_6_8_wire_logic_cluster/lc_3/in_3

End 

Net : nes_controller.r_count_30_0
T_5_4_wire_logic_cluster/lc_6/out
T_5_3_sp4_v_t_44
T_5_6_lc_trk_g1_4
T_5_6_wire_logic_cluster/lc_6/in_3

T_5_4_wire_logic_cluster/lc_6/out
T_3_4_sp4_h_l_9
T_0_4_span4_horz_24
T_2_4_sp4_v_t_40
T_2_8_lc_trk_g1_5
T_2_8_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_6/out
T_6_3_sp4_v_t_45
T_6_7_sp4_v_t_45
T_6_8_lc_trk_g3_5
T_6_8_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_6/out
T_6_3_sp4_v_t_45
T_6_7_sp4_v_t_45
T_6_8_lc_trk_g3_5
T_6_8_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_6/out
T_3_4_sp4_h_l_9
T_6_4_sp4_v_t_44
T_6_5_lc_trk_g2_4
T_6_5_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_6/out
T_3_4_sp4_h_l_9
T_6_4_sp4_v_t_44
T_6_5_lc_trk_g2_4
T_6_5_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_6/out
T_5_2_sp4_v_t_41
T_2_6_sp4_h_l_9
T_4_6_lc_trk_g2_4
T_4_6_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_6/out
T_6_3_sp4_v_t_45
T_6_6_lc_trk_g1_5
T_6_6_wire_logic_cluster/lc_5/s_r

T_5_4_wire_logic_cluster/lc_6/out
T_6_3_sp4_v_t_45
T_5_7_lc_trk_g2_0
T_5_7_wire_logic_cluster/lc_7/in_3

End 

Net : nes_controller.r_state_RNI7B6D4Z0Z_1
T_5_6_wire_logic_cluster/lc_6/out
T_5_6_sp4_h_l_1
T_5_6_lc_trk_g0_4
T_5_6_wire_logic_cluster/lc_5/s_r

T_5_6_wire_logic_cluster/lc_6/out
T_5_6_sp4_h_l_1
T_5_6_lc_trk_g0_4
T_5_6_wire_logic_cluster/lc_5/s_r

End 

Net : sync_gen.r_vpos9lto9_i_a3_2
T_6_3_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g3_2
T_5_3_wire_logic_cluster/lc_6/in_1

End 

Net : w_vpos_7
T_5_1_wire_logic_cluster/lc_6/out
T_6_0_span4_vert_29
T_6_3_lc_trk_g1_5
T_6_3_wire_logic_cluster/lc_2/in_0

T_5_1_wire_logic_cluster/lc_6/out
T_3_1_sp4_h_l_9
T_2_1_lc_trk_g0_1
T_2_1_wire_logic_cluster/lc_2/in_1

T_5_1_wire_logic_cluster/lc_6/out
T_5_1_lc_trk_g1_6
T_5_1_wire_logic_cluster/lc_6/in_1

T_5_1_wire_logic_cluster/lc_6/out
T_6_0_span4_vert_29
T_6_2_lc_trk_g0_0
T_6_2_input_2_6
T_6_2_wire_logic_cluster/lc_6/in_2

End 

Net : w_vpos_4
T_5_1_wire_logic_cluster/lc_3/out
T_6_0_span4_vert_39
T_6_3_lc_trk_g0_7
T_6_3_wire_logic_cluster/lc_2/in_3

T_5_1_wire_logic_cluster/lc_3/out
T_3_1_sp4_h_l_3
T_2_1_lc_trk_g0_3
T_2_1_wire_logic_cluster/lc_0/in_3

T_5_1_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g1_3
T_5_1_wire_logic_cluster/lc_3/in_1

T_5_1_wire_logic_cluster/lc_3/out
T_6_2_lc_trk_g2_3
T_6_2_input_2_3
T_6_2_wire_logic_cluster/lc_3/in_2

End 

Net : w_hpos_4
T_4_1_wire_logic_cluster/lc_3/out
T_5_0_span4_vert_23
T_5_2_sp4_v_t_47
T_5_3_lc_trk_g2_7
T_5_3_wire_logic_cluster/lc_3/in_0

T_4_1_wire_logic_cluster/lc_3/out
T_5_0_span4_vert_39
T_5_4_lc_trk_g1_2
T_5_4_wire_logic_cluster/lc_7/in_0

T_4_1_wire_logic_cluster/lc_3/out
T_4_1_lc_trk_g1_3
T_4_1_wire_logic_cluster/lc_3/in_1

T_4_1_wire_logic_cluster/lc_3/out
T_4_1_sp4_h_l_11
T_3_1_sp4_v_t_46
T_2_3_lc_trk_g0_0
T_2_3_input_2_4
T_2_3_wire_logic_cluster/lc_4/in_2

T_4_1_wire_logic_cluster/lc_3/out
T_2_1_sp4_h_l_3
T_1_1_lc_trk_g0_3
T_1_1_input_2_3
T_1_1_wire_logic_cluster/lc_3/in_2

End 

Net : nes_controller.r_button_countZ0Z_2
T_6_7_wire_logic_cluster/lc_7/out
T_6_2_sp12_v_t_22
T_6_4_lc_trk_g3_5
T_6_4_input_2_0
T_6_4_wire_logic_cluster/lc_0/in_2

T_6_7_wire_logic_cluster/lc_7/out
T_6_2_sp12_v_t_22
T_6_5_lc_trk_g3_2
T_6_5_input_2_7
T_6_5_wire_logic_cluster/lc_7/in_2

T_6_7_wire_logic_cluster/lc_7/out
T_6_2_sp12_v_t_22
T_6_4_lc_trk_g3_5
T_6_4_wire_logic_cluster/lc_2/in_0

T_6_7_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g3_7
T_5_7_input_2_4
T_5_7_wire_logic_cluster/lc_4/in_2

T_6_7_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g2_7
T_6_7_wire_logic_cluster/lc_0/in_1

T_6_7_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g3_7
T_5_7_input_2_0
T_5_7_wire_logic_cluster/lc_0/in_2

T_6_7_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g0_7
T_5_8_wire_logic_cluster/lc_0/in_3

T_6_7_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g2_7
T_6_7_wire_logic_cluster/lc_7/in_0

End 

Net : w_vpos_6
T_5_1_wire_logic_cluster/lc_5/out
T_6_0_span4_vert_43
T_6_3_lc_trk_g0_3
T_6_3_wire_logic_cluster/lc_2/in_1

T_5_1_wire_logic_cluster/lc_5/out
T_3_1_sp4_h_l_7
T_2_1_lc_trk_g0_7
T_2_1_wire_logic_cluster/lc_2/in_3

T_5_1_wire_logic_cluster/lc_5/out
T_3_1_sp4_h_l_7
T_5_1_lc_trk_g2_2
T_5_1_wire_logic_cluster/lc_5/in_1

T_5_1_wire_logic_cluster/lc_5/out
T_6_2_lc_trk_g2_5
T_6_2_input_2_5
T_6_2_wire_logic_cluster/lc_5/in_2

End 

Net : sync_gen.N_28_cascade_
T_5_3_wire_logic_cluster/lc_2/ltout
T_5_3_wire_logic_cluster/lc_3/in_2

End 

Net : nes_controller.r_countZ0Z_1
T_5_6_wire_logic_cluster/lc_3/out
T_6_3_sp4_v_t_47
T_6_4_lc_trk_g2_7
T_6_4_wire_logic_cluster/lc_1/in_0

T_5_6_wire_logic_cluster/lc_3/out
T_6_6_lc_trk_g0_3
T_6_6_wire_logic_cluster/lc_7/in_0

T_5_6_wire_logic_cluster/lc_3/out
T_5_5_sp4_v_t_38
T_5_7_lc_trk_g2_3
T_5_7_input_2_5
T_5_7_wire_logic_cluster/lc_5/in_2

T_5_6_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g0_3
T_5_6_wire_logic_cluster/lc_2/in_3

T_5_6_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g1_3
T_5_5_wire_logic_cluster/lc_3/in_3

T_5_6_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g0_3
T_5_5_input_2_7
T_5_5_wire_logic_cluster/lc_7/in_2

T_5_6_wire_logic_cluster/lc_3/out
T_5_3_sp4_v_t_46
T_5_4_lc_trk_g2_6
T_5_4_wire_logic_cluster/lc_3/in_3

T_5_6_wire_logic_cluster/lc_3/out
T_5_6_sp4_h_l_11
T_7_6_lc_trk_g2_6
T_7_6_wire_logic_cluster/lc_1/in_3

T_5_6_wire_logic_cluster/lc_3/out
T_5_6_sp4_h_l_11
T_4_6_lc_trk_g1_3
T_4_6_wire_logic_cluster/lc_7/in_1

T_5_6_wire_logic_cluster/lc_3/out
T_5_6_sp4_h_l_11
T_8_6_sp4_v_t_46
T_7_7_lc_trk_g3_6
T_7_7_wire_logic_cluster/lc_6/in_1

T_5_6_wire_logic_cluster/lc_3/out
T_6_6_lc_trk_g0_3
T_6_6_wire_logic_cluster/lc_0/in_3

T_5_6_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g2_3
T_4_5_wire_logic_cluster/lc_0/in_3

T_5_6_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g1_3
T_5_5_wire_logic_cluster/lc_5/in_3

T_5_6_wire_logic_cluster/lc_3/out
T_5_5_sp4_v_t_38
T_4_8_lc_trk_g2_6
T_4_8_wire_logic_cluster/lc_0/in_0

T_5_6_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g2_3
T_4_5_wire_logic_cluster/lc_5/in_0

T_5_6_wire_logic_cluster/lc_3/out
T_5_5_sp4_v_t_38
T_5_8_lc_trk_g0_6
T_5_8_wire_logic_cluster/lc_1/in_1

T_5_6_wire_logic_cluster/lc_3/out
T_6_6_lc_trk_g0_3
T_6_6_wire_logic_cluster/lc_3/in_0

T_5_6_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g0_3
T_5_6_wire_logic_cluster/lc_3/in_0

T_5_6_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g3_3
T_5_6_wire_logic_cluster/lc_1/in_1

End 

Net : nes_controller.g0_0_a3_6
T_6_4_wire_logic_cluster/lc_1/out
T_6_4_lc_trk_g3_1
T_6_4_wire_logic_cluster/lc_5/in_1

End 

Net : nes_controller.r_countZ0Z_5
T_6_6_wire_logic_cluster/lc_5/out
T_6_2_sp4_v_t_47
T_6_4_lc_trk_g2_2
T_6_4_wire_logic_cluster/lc_1/in_1

T_6_6_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g3_5
T_5_5_wire_logic_cluster/lc_2/in_0

T_6_6_wire_logic_cluster/lc_5/out
T_6_6_lc_trk_g3_5
T_6_6_wire_logic_cluster/lc_7/in_1

T_6_6_wire_logic_cluster/lc_5/out
T_6_4_sp4_v_t_39
T_5_5_lc_trk_g2_7
T_5_5_wire_logic_cluster/lc_4/in_1

T_6_6_wire_logic_cluster/lc_5/out
T_6_2_sp4_v_t_47
T_5_4_lc_trk_g2_2
T_5_4_wire_logic_cluster/lc_1/in_1

T_6_6_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g3_5
T_5_5_wire_logic_cluster/lc_7/in_3

T_6_6_wire_logic_cluster/lc_5/out
T_6_4_sp4_v_t_39
T_3_8_sp4_h_l_2
T_4_8_lc_trk_g2_2
T_4_8_wire_logic_cluster/lc_5/in_1

T_6_6_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g1_5
T_6_5_wire_logic_cluster/lc_7/in_3

T_6_6_wire_logic_cluster/lc_5/out
T_7_6_lc_trk_g1_5
T_7_6_wire_logic_cluster/lc_5/in_3

T_6_6_wire_logic_cluster/lc_5/out
T_5_6_lc_trk_g2_5
T_5_6_wire_logic_cluster/lc_4/in_1

T_6_6_wire_logic_cluster/lc_5/out
T_6_6_lc_trk_g3_5
T_6_6_input_2_0
T_6_6_wire_logic_cluster/lc_0/in_2

T_6_6_wire_logic_cluster/lc_5/out
T_6_4_sp4_v_t_39
T_3_8_sp4_h_l_2
T_4_8_lc_trk_g2_2
T_4_8_wire_logic_cluster/lc_1/in_1

T_6_6_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g3_5
T_5_5_wire_logic_cluster/lc_6/in_0

T_6_6_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g1_5
T_6_7_wire_logic_cluster/lc_3/in_1

T_6_6_wire_logic_cluster/lc_5/out
T_6_4_sp4_v_t_39
T_5_8_lc_trk_g1_2
T_5_8_wire_logic_cluster/lc_1/in_0

T_6_6_wire_logic_cluster/lc_5/out
T_6_6_lc_trk_g3_5
T_6_6_wire_logic_cluster/lc_5/in_3

End 

Net : nes_controller.un1_o_controller_clock15_0_a2_2
T_5_7_wire_logic_cluster/lc_3/out
T_6_3_sp4_v_t_42
T_5_5_lc_trk_g0_7
T_5_5_wire_logic_cluster/lc_6/in_1

End 

Net : nes_controller.r_count_RNI7L2F3Z0Z_5
T_5_5_wire_logic_cluster/lc_6/out
T_5_4_sp4_v_t_44
T_4_7_lc_trk_g3_4
T_4_7_wire_logic_cluster/lc_5/in_0

T_5_5_wire_logic_cluster/lc_6/out
T_5_4_sp4_v_t_44
T_4_7_lc_trk_g3_4
T_4_7_wire_logic_cluster/lc_6/in_3

T_5_5_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g3_6
T_4_5_wire_logic_cluster/lc_3/in_0

T_5_5_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g3_6
T_4_5_wire_logic_cluster/lc_7/in_0

T_5_5_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g3_6
T_4_5_wire_logic_cluster/lc_6/in_3

End 

Net : r_vblank_strobeZ0
T_5_5_wire_logic_cluster/lc_1/out
T_6_2_sp4_v_t_43
T_5_4_lc_trk_g0_6
T_5_4_wire_logic_cluster/lc_6/in_0

T_5_5_wire_logic_cluster/lc_1/out
T_6_2_sp4_v_t_43
T_6_6_sp4_v_t_39
T_6_7_lc_trk_g3_7
T_6_7_input_2_2
T_6_7_wire_logic_cluster/lc_2/in_2

T_5_5_wire_logic_cluster/lc_1/out
T_6_2_sp4_v_t_43
T_6_6_sp4_v_t_39
T_6_8_lc_trk_g3_2
T_6_8_wire_logic_cluster/lc_1/in_0

T_5_5_wire_logic_cluster/lc_1/out
T_5_5_sp4_h_l_7
T_4_5_lc_trk_g0_7
T_4_5_wire_logic_cluster/lc_1/in_0

T_5_5_wire_logic_cluster/lc_1/out
T_5_5_sp4_h_l_7
T_4_5_lc_trk_g0_7
T_4_5_wire_logic_cluster/lc_4/in_3

T_5_5_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g3_1
T_6_6_wire_logic_cluster/lc_6/in_0

End 

Net : nes_controller.r_countZ0Z_7
T_6_8_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_36
T_5_7_lc_trk_g0_1
T_5_7_input_2_3
T_5_7_wire_logic_cluster/lc_3/in_2

T_6_8_wire_logic_cluster/lc_6/out
T_7_6_sp4_v_t_40
T_6_7_lc_trk_g3_0
T_6_7_input_2_5
T_6_7_wire_logic_cluster/lc_5/in_2

T_6_8_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_36
T_5_6_lc_trk_g2_4
T_5_6_input_2_0
T_5_6_wire_logic_cluster/lc_0/in_2

T_6_8_wire_logic_cluster/lc_6/out
T_6_2_sp12_v_t_23
T_6_4_lc_trk_g2_4
T_6_4_input_2_4
T_6_4_wire_logic_cluster/lc_4/in_2

T_6_8_wire_logic_cluster/lc_6/out
T_7_6_sp4_v_t_40
T_4_6_sp4_h_l_5
T_4_6_lc_trk_g1_0
T_4_6_input_2_7
T_4_6_wire_logic_cluster/lc_7/in_2

T_6_8_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g1_6
T_6_8_wire_logic_cluster/lc_7/in_0

T_6_8_wire_logic_cluster/lc_6/out
T_7_6_sp4_v_t_40
T_6_7_lc_trk_g3_0
T_6_7_wire_logic_cluster/lc_6/in_3

T_6_8_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_36
T_5_6_lc_trk_g2_4
T_5_6_wire_logic_cluster/lc_5/in_1

T_6_8_wire_logic_cluster/lc_6/out
T_5_8_sp12_h_l_0
T_4_8_lc_trk_g1_0
T_4_8_input_2_5
T_4_8_wire_logic_cluster/lc_5/in_2

T_6_8_wire_logic_cluster/lc_6/out
T_6_5_sp4_v_t_36
T_6_6_lc_trk_g3_4
T_6_6_input_2_1
T_6_6_wire_logic_cluster/lc_1/in_2

T_6_8_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g1_6
T_6_8_wire_logic_cluster/lc_4/in_3

T_6_8_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g3_6
T_5_8_input_2_5
T_5_8_wire_logic_cluster/lc_5/in_2

T_6_8_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g3_6
T_5_8_wire_logic_cluster/lc_4/in_3

T_6_8_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g3_6
T_5_8_input_2_7
T_5_8_wire_logic_cluster/lc_7/in_2

T_6_8_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g2_6
T_7_7_wire_logic_cluster/lc_7/in_3

T_6_8_wire_logic_cluster/lc_6/out
T_5_8_sp12_h_l_0
T_4_8_lc_trk_g0_0
T_4_8_wire_logic_cluster/lc_2/in_0

End 

Net : nes_controller.g0
T_6_8_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g3_5
T_5_7_wire_logic_cluster/lc_7/in_1

T_6_8_wire_logic_cluster/lc_5/out
T_6_8_lc_trk_g1_5
T_6_8_wire_logic_cluster/lc_3/in_1

End 

Net : nes_controller.g0_4_0
T_6_6_wire_logic_cluster/lc_7/out
T_6_4_sp4_v_t_43
T_7_8_sp4_h_l_0
T_6_8_lc_trk_g1_0
T_6_8_wire_logic_cluster/lc_5/in_0

End 

Net : nes_controller.r_countZ0Z_3
T_6_5_wire_logic_cluster/lc_3/out
T_6_4_sp4_v_t_38
T_6_6_lc_trk_g2_3
T_6_6_input_2_7
T_6_6_wire_logic_cluster/lc_7/in_2

T_6_5_wire_logic_cluster/lc_3/out
T_6_4_lc_trk_g0_3
T_6_4_input_2_1
T_6_4_wire_logic_cluster/lc_1/in_2

T_6_5_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g1_3
T_5_6_wire_logic_cluster/lc_2/in_0

T_6_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g3_3
T_5_5_wire_logic_cluster/lc_3/in_1

T_6_5_wire_logic_cluster/lc_3/out
T_6_4_sp4_v_t_38
T_5_7_lc_trk_g2_6
T_5_7_wire_logic_cluster/lc_5/in_3

T_6_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g3_3
T_5_5_wire_logic_cluster/lc_7/in_1

T_6_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g3_3
T_5_5_wire_logic_cluster/lc_4/in_0

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g0_3
T_6_5_wire_logic_cluster/lc_7/in_0

T_6_5_wire_logic_cluster/lc_3/out
T_6_4_sp4_v_t_38
T_6_6_lc_trk_g2_3
T_6_6_wire_logic_cluster/lc_0/in_1

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g0_3
T_6_5_wire_logic_cluster/lc_0/in_1

T_6_5_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g2_3
T_5_4_wire_logic_cluster/lc_3/in_0

T_6_5_wire_logic_cluster/lc_3/out
T_7_6_lc_trk_g2_3
T_7_6_wire_logic_cluster/lc_1/in_0

T_6_5_wire_logic_cluster/lc_3/out
T_7_4_sp4_v_t_39
T_7_7_lc_trk_g1_7
T_7_7_wire_logic_cluster/lc_6/in_0

T_6_5_wire_logic_cluster/lc_3/out
T_6_4_sp4_v_t_38
T_3_8_sp4_h_l_3
T_4_8_lc_trk_g2_3
T_4_8_wire_logic_cluster/lc_1/in_0

T_6_5_wire_logic_cluster/lc_3/out
T_6_4_sp4_v_t_38
T_3_8_sp4_h_l_8
T_5_8_lc_trk_g2_5
T_5_8_input_2_1
T_5_8_wire_logic_cluster/lc_1/in_2

T_6_5_wire_logic_cluster/lc_3/out
T_6_4_sp4_v_t_38
T_6_6_lc_trk_g2_3
T_6_6_wire_logic_cluster/lc_4/in_3

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g0_3
T_6_5_wire_logic_cluster/lc_4/in_3

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g0_3
T_6_5_wire_logic_cluster/lc_3/in_0

End 

Net : nes_controller.g0_5_o4_3
T_5_5_wire_logic_cluster/lc_4/out
T_4_5_sp4_h_l_0
T_4_5_lc_trk_g1_5
T_4_5_wire_logic_cluster/lc_5/in_1

End 

Net : nes_controller.N_13
T_4_5_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g0_5
T_4_6_wire_logic_cluster/lc_6/in_1

End 

Net : nes_controller.r_countZ0Z_0
T_6_8_wire_logic_cluster/lc_3/out
T_6_5_sp4_v_t_46
T_3_5_sp4_h_l_11
T_5_5_lc_trk_g2_6
T_5_5_input_2_4
T_5_5_wire_logic_cluster/lc_4/in_2

T_6_8_wire_logic_cluster/lc_3/out
T_6_5_sp4_v_t_46
T_6_1_sp4_v_t_46
T_6_4_lc_trk_g0_6
T_6_4_wire_logic_cluster/lc_4/in_0

T_6_8_wire_logic_cluster/lc_3/out
T_6_5_sp4_v_t_46
T_6_1_sp4_v_t_46
T_5_4_lc_trk_g3_6
T_5_4_wire_logic_cluster/lc_4/in_1

T_6_8_wire_logic_cluster/lc_3/out
T_6_5_sp4_v_t_46
T_5_6_lc_trk_g3_6
T_5_6_wire_logic_cluster/lc_0/in_1

T_6_8_wire_logic_cluster/lc_3/out
T_6_5_sp4_v_t_46
T_3_5_sp4_h_l_11
T_4_5_lc_trk_g3_3
T_4_5_wire_logic_cluster/lc_0/in_0

T_6_8_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g1_3
T_6_7_wire_logic_cluster/lc_5/in_1

T_6_8_wire_logic_cluster/lc_3/out
T_6_5_sp4_v_t_46
T_3_5_sp4_h_l_11
T_5_5_lc_trk_g2_6
T_5_5_wire_logic_cluster/lc_5/in_1

T_6_8_wire_logic_cluster/lc_3/out
T_6_8_lc_trk_g3_3
T_6_8_wire_logic_cluster/lc_7/in_1

T_6_8_wire_logic_cluster/lc_3/out
T_6_5_sp4_v_t_46
T_5_6_lc_trk_g3_6
T_5_6_wire_logic_cluster/lc_5/in_0

T_6_8_wire_logic_cluster/lc_3/out
T_0_8_span12_horz_2
T_4_8_lc_trk_g1_2
T_4_8_wire_logic_cluster/lc_5/in_0

T_6_8_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g1_3
T_6_7_input_2_6
T_6_7_wire_logic_cluster/lc_6/in_2

T_6_8_wire_logic_cluster/lc_3/out
T_6_5_sp4_v_t_46
T_6_6_lc_trk_g2_6
T_6_6_wire_logic_cluster/lc_1/in_1

T_6_8_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g3_3
T_7_7_input_2_6
T_7_7_wire_logic_cluster/lc_6/in_2

T_6_8_wire_logic_cluster/lc_3/out
T_6_8_lc_trk_g3_3
T_6_8_wire_logic_cluster/lc_4/in_0

T_6_8_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g3_3
T_5_8_wire_logic_cluster/lc_5/in_1

T_6_8_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g3_3
T_5_8_input_2_4
T_5_8_wire_logic_cluster/lc_4/in_2

T_6_8_wire_logic_cluster/lc_3/out
T_5_8_lc_trk_g3_3
T_5_8_wire_logic_cluster/lc_7/in_1

T_6_8_wire_logic_cluster/lc_3/out
T_6_5_sp4_v_t_46
T_6_6_lc_trk_g2_6
T_6_6_wire_logic_cluster/lc_3/in_1

T_6_8_wire_logic_cluster/lc_3/out
T_0_8_span12_horz_2
T_4_8_lc_trk_g1_2
T_4_8_wire_logic_cluster/lc_2/in_1

T_6_8_wire_logic_cluster/lc_3/out
T_6_5_sp4_v_t_46
T_5_6_lc_trk_g3_6
T_5_6_wire_logic_cluster/lc_1/in_0

T_6_8_wire_logic_cluster/lc_3/out
T_6_8_lc_trk_g3_3
T_6_8_wire_logic_cluster/lc_2/in_0

T_6_8_wire_logic_cluster/lc_3/out
T_6_5_sp4_v_t_46
T_5_6_lc_trk_g3_6
T_5_6_input_2_3
T_5_6_wire_logic_cluster/lc_3/in_2

End 

Net : nes_controller.r_countZ0Z_4
T_6_5_wire_logic_cluster/lc_5/out
T_7_4_sp4_v_t_43
T_6_6_lc_trk_g0_6
T_6_6_wire_logic_cluster/lc_7/in_3

T_6_5_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g2_5
T_5_5_wire_logic_cluster/lc_2/in_1

T_6_5_wire_logic_cluster/lc_5/out
T_6_4_lc_trk_g1_5
T_6_4_wire_logic_cluster/lc_1/in_3

T_6_5_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g2_5
T_5_5_wire_logic_cluster/lc_7/in_0

T_6_5_wire_logic_cluster/lc_5/out
T_7_4_sp4_v_t_43
T_6_6_lc_trk_g0_6
T_6_6_wire_logic_cluster/lc_0/in_0

T_6_5_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g2_5
T_6_5_wire_logic_cluster/lc_0/in_3

T_6_5_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g2_5
T_5_5_wire_logic_cluster/lc_4/in_3

T_6_5_wire_logic_cluster/lc_5/out
T_7_4_sp4_v_t_43
T_4_8_sp4_h_l_6
T_4_8_lc_trk_g1_3
T_4_8_wire_logic_cluster/lc_5/in_3

T_6_5_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g3_5
T_5_4_wire_logic_cluster/lc_4/in_0

T_6_5_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g3_5
T_5_4_wire_logic_cluster/lc_1/in_3

T_6_5_wire_logic_cluster/lc_5/out
T_5_6_lc_trk_g0_5
T_5_6_wire_logic_cluster/lc_4/in_3

T_6_5_wire_logic_cluster/lc_5/out
T_6_4_sp4_v_t_42
T_6_7_lc_trk_g0_2
T_6_7_wire_logic_cluster/lc_3/in_3

T_6_5_wire_logic_cluster/lc_5/out
T_7_4_sp4_v_t_43
T_7_7_lc_trk_g0_3
T_7_7_wire_logic_cluster/lc_6/in_3

T_6_5_wire_logic_cluster/lc_5/out
T_7_4_sp4_v_t_43
T_4_8_sp4_h_l_6
T_4_8_lc_trk_g1_3
T_4_8_wire_logic_cluster/lc_1/in_3

T_6_5_wire_logic_cluster/lc_5/out
T_7_4_sp4_v_t_43
T_6_6_lc_trk_g0_6
T_6_6_wire_logic_cluster/lc_3/in_3

T_6_5_wire_logic_cluster/lc_5/out
T_6_4_sp4_v_t_42
T_5_8_lc_trk_g1_7
T_5_8_wire_logic_cluster/lc_1/in_3

T_6_5_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g2_5
T_6_5_wire_logic_cluster/lc_5/in_0

End 

Net : nes_controller.un1_o_valid15_3_0_0
T_5_7_wire_logic_cluster/lc_2/out
T_4_8_lc_trk_g0_2
T_4_8_wire_logic_cluster/lc_0/cen

End 

Net : nes_controller.g0_0_0_cascade_
T_5_5_wire_logic_cluster/lc_2/ltout
T_5_5_wire_logic_cluster/lc_3/in_2

End 

Net : nes_controller.un1_o_valid15_3_0_cascade_
T_5_7_wire_logic_cluster/lc_1/ltout
T_5_7_wire_logic_cluster/lc_2/in_2

End 

Net : nes_controller.N_160_0
T_5_5_wire_logic_cluster/lc_3/out
T_5_4_sp4_v_t_38
T_5_7_lc_trk_g0_6
T_5_7_wire_logic_cluster/lc_1/in_3

End 

Net : nes_controller.g0_1_0
T_4_7_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g0_3
T_5_7_wire_logic_cluster/lc_0/in_3

End 

Net : nes_controller.r_button_countZ0Z_1
T_5_5_wire_logic_cluster/lc_0/out
T_5_3_sp4_v_t_45
T_4_7_lc_trk_g2_0
T_4_7_wire_logic_cluster/lc_3/in_3

T_5_5_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g3_0
T_6_4_wire_logic_cluster/lc_0/in_1

T_5_5_wire_logic_cluster/lc_0/out
T_5_3_sp4_v_t_45
T_5_7_lc_trk_g1_0
T_5_7_wire_logic_cluster/lc_4/in_3

T_5_5_wire_logic_cluster/lc_0/out
T_6_3_sp4_v_t_44
T_6_7_lc_trk_g0_1
T_6_7_wire_logic_cluster/lc_6/in_1

T_5_5_wire_logic_cluster/lc_0/out
T_6_5_lc_trk_g0_0
T_6_5_wire_logic_cluster/lc_7/in_1

T_5_5_wire_logic_cluster/lc_0/out
T_6_4_lc_trk_g3_0
T_6_4_wire_logic_cluster/lc_2/in_3

T_5_5_wire_logic_cluster/lc_0/out
T_5_3_sp4_v_t_45
T_4_7_lc_trk_g2_0
T_4_7_input_2_0
T_4_7_wire_logic_cluster/lc_0/in_2

T_5_5_wire_logic_cluster/lc_0/out
T_5_1_sp12_v_t_23
T_5_8_lc_trk_g2_3
T_5_8_wire_logic_cluster/lc_0/in_1

T_5_5_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g1_0
T_5_5_wire_logic_cluster/lc_0/in_1

End 

Net : nes_controller.N_5_cascade_
T_5_7_wire_logic_cluster/lc_0/ltout
T_5_7_wire_logic_cluster/lc_1/in_2

End 

Net : nes_controller.g0_0_a3_7_cascade_
T_6_4_wire_logic_cluster/lc_4/ltout
T_6_4_wire_logic_cluster/lc_5/in_2

End 

Net : nes_controller.o_valid_0_sqmuxa_1
T_6_5_wire_logic_cluster/lc_2/out
T_6_5_lc_trk_g2_2
T_6_5_wire_logic_cluster/lc_5/in_1

End 

Net : nes_controller.g0_8
T_6_7_wire_logic_cluster/lc_5/out
T_6_0_span12_vert_22
T_6_5_lc_trk_g2_6
T_6_5_input_2_2
T_6_5_wire_logic_cluster/lc_2/in_2

T_6_7_wire_logic_cluster/lc_5/out
T_6_6_sp4_v_t_42
T_6_2_sp4_v_t_42
T_5_4_lc_trk_g1_7
T_5_4_wire_logic_cluster/lc_2/in_0

End 

Net : nes_controller.r_countZ0Z_6
T_4_6_wire_logic_cluster/lc_6/out
T_4_4_sp4_v_t_41
T_5_4_sp4_h_l_9
T_6_4_lc_trk_g2_1
T_6_4_wire_logic_cluster/lc_4/in_1

T_4_6_wire_logic_cluster/lc_6/out
T_4_4_sp4_v_t_41
T_5_4_sp4_h_l_9
T_5_4_lc_trk_g1_4
T_5_4_input_2_3
T_5_4_wire_logic_cluster/lc_3/in_2

T_4_6_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g0_6
T_5_6_input_2_2
T_5_6_wire_logic_cluster/lc_2/in_2

T_4_6_wire_logic_cluster/lc_6/out
T_3_6_sp12_h_l_0
T_7_6_lc_trk_g0_3
T_7_6_wire_logic_cluster/lc_5/in_0

T_4_6_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g3_6
T_5_5_wire_logic_cluster/lc_3/in_0

T_4_6_wire_logic_cluster/lc_6/out
T_3_6_sp12_h_l_0
T_7_6_lc_trk_g0_3
T_7_6_input_2_1
T_7_6_wire_logic_cluster/lc_1/in_2

T_4_6_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g3_6
T_5_7_wire_logic_cluster/lc_5/in_0

T_4_6_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g1_6
T_4_6_wire_logic_cluster/lc_7/in_0

T_4_6_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g3_6
T_5_5_wire_logic_cluster/lc_5/in_0

T_4_6_wire_logic_cluster/lc_6/out
T_4_4_sp4_v_t_41
T_4_8_lc_trk_g1_4
T_4_8_wire_logic_cluster/lc_0/in_1

T_4_6_wire_logic_cluster/lc_6/out
T_4_4_sp4_v_t_41
T_5_8_sp4_h_l_4
T_6_8_lc_trk_g2_4
T_6_8_wire_logic_cluster/lc_5/in_1

T_4_6_wire_logic_cluster/lc_6/out
T_4_4_sp4_v_t_41
T_5_8_sp4_h_l_4
T_5_8_lc_trk_g0_1
T_5_8_wire_logic_cluster/lc_6/in_1

T_4_6_wire_logic_cluster/lc_6/out
T_3_6_sp12_h_l_0
T_6_6_lc_trk_g1_0
T_6_6_wire_logic_cluster/lc_2/in_1

T_4_6_wire_logic_cluster/lc_6/out
T_4_4_sp4_v_t_41
T_5_8_sp4_h_l_4
T_5_8_lc_trk_g0_1
T_5_8_wire_logic_cluster/lc_2/in_1

T_4_6_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g1_6
T_4_6_wire_logic_cluster/lc_6/in_3

End 

Net : nes_controller.g0_5_a4_1_7
T_6_5_wire_logic_cluster/lc_7/out
T_5_5_sp4_h_l_6
T_4_5_lc_trk_g1_6
T_4_5_wire_logic_cluster/lc_2/in_1

End 

Net : nes_controller.N_16
T_4_5_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g0_2
T_4_6_input_2_6
T_4_6_wire_logic_cluster/lc_6/in_2

End 

Net : nes_controller.o_valid12
T_6_7_wire_logic_cluster/lc_1/out
T_6_3_sp4_v_t_39
T_6_4_lc_trk_g3_7
T_6_4_wire_logic_cluster/lc_6/in_0

T_6_7_wire_logic_cluster/lc_1/out
T_5_7_sp4_h_l_10
T_4_3_sp4_v_t_47
T_4_7_sp4_v_t_36
T_4_8_lc_trk_g2_4
T_4_8_wire_logic_cluster/lc_5/s_r

T_6_7_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g3_1
T_5_7_wire_logic_cluster/lc_2/in_0

T_6_7_wire_logic_cluster/lc_1/out
T_6_5_sp4_v_t_47
T_6_1_sp4_v_t_36
T_5_4_lc_trk_g2_4
T_5_4_wire_logic_cluster/lc_5/s_r

T_6_7_wire_logic_cluster/lc_1/out
T_5_7_sp4_h_l_10
T_4_3_sp4_v_t_47
T_4_5_lc_trk_g3_2
T_4_5_wire_logic_cluster/lc_6/in_1

T_6_7_wire_logic_cluster/lc_1/out
T_5_7_sp4_h_l_10
T_4_3_sp4_v_t_47
T_4_5_lc_trk_g3_2
T_4_5_input_2_3
T_4_5_wire_logic_cluster/lc_3/in_2

T_6_7_wire_logic_cluster/lc_1/out
T_5_7_sp4_h_l_10
T_4_3_sp4_v_t_47
T_4_5_lc_trk_g3_2
T_4_5_input_2_7
T_4_5_wire_logic_cluster/lc_7/in_2

T_6_7_wire_logic_cluster/lc_1/out
T_5_7_sp4_h_l_10
T_4_7_lc_trk_g1_2
T_4_7_wire_logic_cluster/lc_6/in_1

T_6_7_wire_logic_cluster/lc_1/out
T_5_7_sp4_h_l_10
T_4_7_lc_trk_g0_2
T_4_7_wire_logic_cluster/lc_5/in_3

End 

Net : nes_controller.r_m4_1
T_6_7_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g0_2
T_7_7_wire_logic_cluster/lc_7/in_1

End 

Net : nes_controller.r_m6_i_1
T_7_7_wire_logic_cluster/lc_7/out
T_6_8_lc_trk_g1_7
T_6_8_wire_logic_cluster/lc_6/in_0

End 

Net : nes_controller.r_count_RNI7L2F3Z0Z_7_cascade_
T_5_6_wire_logic_cluster/lc_5/ltout
T_5_6_wire_logic_cluster/lc_6/in_2

End 

Net : nes_controller.g0_5
T_5_6_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g0_2
T_5_6_wire_logic_cluster/lc_5/in_3

End 

Net : nes_controller.g0_5_a4_1_6
T_5_4_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g0_4
T_4_5_wire_logic_cluster/lc_2/in_0

End 

Net : nes_controller.g0_6_0
T_5_4_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g2_1
T_6_5_wire_logic_cluster/lc_2/in_1

End 

Net : nes_controller.r_countZ0Z_2
T_5_6_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_3/in_3

T_5_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g2_1
T_5_6_wire_logic_cluster/lc_2/in_1

T_5_6_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_46
T_6_8_lc_trk_g1_3
T_6_8_wire_logic_cluster/lc_7/in_3

T_5_6_wire_logic_cluster/lc_1/out
T_6_3_sp4_v_t_43
T_5_4_lc_trk_g3_3
T_5_4_wire_logic_cluster/lc_3/in_1

T_5_6_wire_logic_cluster/lc_1/out
T_5_6_sp4_h_l_7
T_7_6_lc_trk_g2_2
T_7_6_wire_logic_cluster/lc_1/in_1

T_5_6_wire_logic_cluster/lc_1/out
T_6_3_sp4_v_t_43
T_6_4_lc_trk_g2_3
T_6_4_wire_logic_cluster/lc_4/in_3

T_5_6_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_5/in_1

T_5_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g2_1
T_5_6_wire_logic_cluster/lc_0/in_3

T_5_6_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g2_1
T_6_7_wire_logic_cluster/lc_2/in_3

T_5_6_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g2_1
T_4_6_wire_logic_cluster/lc_4/in_3

T_5_6_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g2_1
T_4_5_wire_logic_cluster/lc_0/in_1

T_5_6_wire_logic_cluster/lc_1/out
T_5_4_sp4_v_t_47
T_5_8_lc_trk_g0_2
T_5_8_wire_logic_cluster/lc_4/in_0

T_5_6_wire_logic_cluster/lc_1/out
T_5_4_sp4_v_t_47
T_5_8_lc_trk_g0_2
T_5_8_wire_logic_cluster/lc_5/in_3

T_5_6_wire_logic_cluster/lc_1/out
T_5_6_sp4_h_l_7
T_6_6_lc_trk_g3_7
T_6_6_wire_logic_cluster/lc_1/in_3

T_5_6_wire_logic_cluster/lc_1/out
T_5_4_sp4_v_t_47
T_5_8_lc_trk_g0_2
T_5_8_wire_logic_cluster/lc_7/in_3

T_5_6_wire_logic_cluster/lc_1/out
T_6_4_sp4_v_t_46
T_6_8_lc_trk_g1_3
T_6_8_wire_logic_cluster/lc_5/in_3

T_5_6_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g3_1
T_4_5_wire_logic_cluster/lc_5/in_3

T_5_6_wire_logic_cluster/lc_1/out
T_5_6_sp4_h_l_7
T_6_6_lc_trk_g3_7
T_6_6_wire_logic_cluster/lc_4/in_0

T_5_6_wire_logic_cluster/lc_1/out
T_5_6_sp4_h_l_7
T_4_6_sp4_v_t_42
T_4_8_lc_trk_g2_7
T_4_8_wire_logic_cluster/lc_2/in_3

T_5_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g2_1
T_5_6_input_2_1
T_5_6_wire_logic_cluster/lc_1/in_2

End 

Net : nes_controller.g0_7
T_5_4_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g3_3
T_6_5_wire_logic_cluster/lc_2/in_0

T_5_4_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g0_3
T_5_4_wire_logic_cluster/lc_2/in_1

End 

Net : nes_controller.g0_0_0_a3_1
T_6_8_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g2_7
T_5_7_wire_logic_cluster/lc_1/in_0

End 

Net : nes_controller.r_m6_i_1_1
T_7_6_wire_logic_cluster/lc_5/out
T_7_7_lc_trk_g0_5
T_7_7_wire_logic_cluster/lc_7/in_0

End 

Net : nes_controller.g0_0_0_a3_0_2
T_5_6_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g0_0
T_5_7_wire_logic_cluster/lc_1/in_1

End 

Net : w_vpos_5
T_5_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_24
T_5_3_lc_trk_g1_0
T_5_3_wire_logic_cluster/lc_5/in_0

T_5_1_wire_logic_cluster/lc_4/out
T_3_1_sp4_h_l_5
T_2_1_lc_trk_g0_5
T_2_1_wire_logic_cluster/lc_3/in_0

T_5_1_wire_logic_cluster/lc_4/out
T_3_1_sp4_h_l_5
T_2_1_lc_trk_g0_5
T_2_1_wire_logic_cluster/lc_0/in_1

T_5_1_wire_logic_cluster/lc_4/out
T_5_1_lc_trk_g3_4
T_5_1_wire_logic_cluster/lc_4/in_1

T_5_1_wire_logic_cluster/lc_4/out
T_5_0_span4_vert_24
T_2_3_sp4_h_l_5
T_2_3_lc_trk_g1_0
T_2_3_wire_logic_cluster/lc_2/in_3

T_5_1_wire_logic_cluster/lc_4/out
T_6_2_lc_trk_g2_4
T_6_2_input_2_4
T_6_2_wire_logic_cluster/lc_4/in_2

End 

Net : sync_gen.r_vpos9lto9_i_a3_3_cascade_
T_5_3_wire_logic_cluster/lc_5/ltout
T_5_3_wire_logic_cluster/lc_6/in_2

End 

Net : w_vpos_3
T_5_1_wire_logic_cluster/lc_2/out
T_5_0_span4_vert_36
T_5_3_lc_trk_g0_4
T_5_3_wire_logic_cluster/lc_5/in_1

T_5_1_wire_logic_cluster/lc_2/out
T_3_1_sp4_h_l_1
T_2_1_lc_trk_g1_1
T_2_1_wire_logic_cluster/lc_1/in_1

T_5_1_wire_logic_cluster/lc_2/out
T_5_1_lc_trk_g1_2
T_5_1_wire_logic_cluster/lc_2/in_1

T_5_1_wire_logic_cluster/lc_2/out
T_6_2_lc_trk_g2_2
T_6_2_input_2_2
T_6_2_wire_logic_cluster/lc_2/in_2

End 

Net : nes_controller.g0_0_5
T_5_7_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g1_5
T_4_8_wire_logic_cluster/lc_6/in_0

End 

Net : nes_controller.un1_r_state_1_0
T_4_8_wire_logic_cluster/lc_6/out
T_3_8_sp4_h_l_4
T_2_8_lc_trk_g1_4
T_2_8_wire_logic_cluster/lc_0/in_3

End 

Net : w_vpos_8
T_5_1_wire_logic_cluster/lc_7/out
T_5_0_span4_vert_30
T_5_3_lc_trk_g1_6
T_5_3_input_2_5
T_5_3_wire_logic_cluster/lc_5/in_2

T_5_1_wire_logic_cluster/lc_7/out
T_3_1_sp4_h_l_11
T_2_1_lc_trk_g1_3
T_2_1_wire_logic_cluster/lc_3/in_3

T_5_1_wire_logic_cluster/lc_7/out
T_3_1_sp4_h_l_11
T_2_1_lc_trk_g1_3
T_2_1_wire_logic_cluster/lc_0/in_0

T_5_1_wire_logic_cluster/lc_7/out
T_5_0_span4_vert_30
T_2_3_sp4_h_l_6
T_2_3_lc_trk_g0_3
T_2_3_wire_logic_cluster/lc_2/in_1

T_5_1_wire_logic_cluster/lc_7/out
T_5_1_lc_trk_g3_7
T_5_1_wire_logic_cluster/lc_7/in_1

T_5_1_wire_logic_cluster/lc_7/out
T_6_0_span4_vert_47
T_6_2_lc_trk_g3_2
T_6_2_input_2_7
T_6_2_wire_logic_cluster/lc_7/in_2

End 

Net : nes_controller.r_state_RNI0M3UZ0Z_1
T_6_8_wire_logic_cluster/lc_1/out
T_6_0_span12_vert_17
T_6_5_lc_trk_g3_1
T_6_5_wire_logic_cluster/lc_4/in_0

T_6_8_wire_logic_cluster/lc_1/out
T_6_6_sp4_v_t_47
T_3_6_sp4_h_l_4
T_5_6_lc_trk_g3_1
T_5_6_wire_logic_cluster/lc_3/in_3

T_6_8_wire_logic_cluster/lc_1/out
T_6_6_sp4_v_t_47
T_3_6_sp4_h_l_4
T_5_6_lc_trk_g3_1
T_5_6_wire_logic_cluster/lc_1/in_3

End 

Net : nes_controller.un1_r_count_5_c4_cascade_
T_6_5_wire_logic_cluster/lc_4/ltout
T_6_5_wire_logic_cluster/lc_5/in_2

End 

Net : nes_controller.g0_5_a4_1_8
T_4_6_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g1_7
T_4_5_input_2_2
T_4_5_wire_logic_cluster/lc_2/in_2

End 

Net : nes_controller.r_count_RNI7L2F3Z0Z_7
T_5_6_wire_logic_cluster/lc_5/out
T_6_6_sp4_h_l_10
T_5_6_sp4_v_t_47
T_5_8_lc_trk_g2_2
T_5_8_wire_logic_cluster/lc_3/in_3

T_5_6_wire_logic_cluster/lc_5/out
T_6_5_sp4_v_t_43
T_6_8_lc_trk_g0_3
T_6_8_wire_logic_cluster/lc_6/in_3

T_5_6_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g1_5
T_5_5_wire_logic_cluster/lc_0/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_6_6_lc_trk_g0_5
T_6_6_wire_logic_cluster/lc_5/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g3_5
T_4_6_wire_logic_cluster/lc_6/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g3_5
T_6_7_wire_logic_cluster/lc_7/in_3

T_5_6_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g3_5
T_6_5_wire_logic_cluster/lc_3/in_3

T_5_6_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g3_5
T_6_5_wire_logic_cluster/lc_5/in_3

End 

Net : w_vpos_2
T_5_1_wire_logic_cluster/lc_1/out
T_5_0_span4_vert_34
T_5_3_lc_trk_g0_2
T_5_3_wire_logic_cluster/lc_5/in_3

T_5_1_wire_logic_cluster/lc_1/out
T_0_1_span12_horz_1
T_2_1_lc_trk_g1_5
T_2_1_wire_logic_cluster/lc_1/in_3

T_5_1_wire_logic_cluster/lc_1/out
T_5_1_lc_trk_g3_1
T_5_1_wire_logic_cluster/lc_1/in_1

T_5_1_wire_logic_cluster/lc_1/out
T_6_2_lc_trk_g2_1
T_6_2_input_2_1
T_6_2_wire_logic_cluster/lc_1/in_2

T_5_1_wire_logic_cluster/lc_1/out
T_4_1_sp4_h_l_10
T_3_1_sp4_v_t_41
T_2_2_lc_trk_g3_1
T_2_2_input_2_6
T_2_2_wire_logic_cluster/lc_6/in_2

End 

Net : nes_controller.g0_0_7
T_7_6_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g1_1
T_6_7_wire_logic_cluster/lc_4/in_0

End 

Net : nes_controller.un1_r_count_5_ac0_3_out_cascade_
T_4_5_wire_logic_cluster/lc_0/ltout
T_4_5_wire_logic_cluster/lc_1/in_2

End 

Net : nes_controller.o_valid_0_sqmuxa_1_0
T_6_7_wire_logic_cluster/lc_4/out
T_6_6_lc_trk_g0_4
T_6_6_wire_logic_cluster/lc_5/in_1

End 

Net : nes_controller.un1_r_count_5_c3
T_4_5_wire_logic_cluster/lc_1/out
T_0_5_span12_horz_2
T_6_5_lc_trk_g0_6
T_6_5_wire_logic_cluster/lc_3/in_1

End 

Net : nes_controller.g0_4_cascade_
T_5_6_wire_logic_cluster/lc_4/ltout
T_5_6_wire_logic_cluster/lc_5/in_2

End 

Net : nes_controller.g0_5_1
T_6_4_wire_logic_cluster/lc_2/out
T_6_5_lc_trk_g1_2
T_6_5_wire_logic_cluster/lc_2/in_3

T_6_4_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g3_2
T_5_4_wire_logic_cluster/lc_2/in_3

End 

Net : nes_controller.r_state_0_sqmuxa_1
T_5_8_wire_logic_cluster/lc_6/out
T_6_7_lc_trk_g2_6
T_6_7_wire_logic_cluster/lc_7/in_1

End 

Net : nes_controller.g0_6
T_5_5_wire_logic_cluster/lc_7/out
T_5_0_span12_vert_22
T_5_8_lc_trk_g2_1
T_5_8_wire_logic_cluster/lc_6/in_3

End 

Net : nes_controller.un1_o_controller_clock15_0_a2_1_cascade_
T_5_5_wire_logic_cluster/lc_5/ltout
T_5_5_wire_logic_cluster/lc_6/in_2

End 

Net : nes_controller.g0_0_6_0
T_6_6_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g0_0
T_6_6_wire_logic_cluster/lc_2/in_0

End 

Net : nes_controller.r_state_0_sqmuxa_1_0
T_6_6_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g2_2
T_5_5_input_2_0
T_5_5_wire_logic_cluster/lc_0/in_2

End 

Net : nes_controller.m6_0_1
T_4_7_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g1_4
T_5_7_wire_logic_cluster/lc_7/in_0

End 

Net : nes_controller.N_68
T_5_7_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g2_4
T_4_7_wire_logic_cluster/lc_4/in_0

T_5_7_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g3_4
T_6_8_wire_logic_cluster/lc_3/in_0

T_5_7_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g3_4
T_6_8_wire_logic_cluster/lc_6/in_1

End 

Net : nes_controller.un1_r_count_5_ac0_3_out
T_4_5_wire_logic_cluster/lc_0/out
T_4_5_sp4_h_l_5
T_6_5_lc_trk_g3_0
T_6_5_wire_logic_cluster/lc_4/in_1

End 

Net : nes_controller.g0_0_8
T_6_7_wire_logic_cluster/lc_6/out
T_6_7_lc_trk_g3_6
T_6_7_wire_logic_cluster/lc_4/in_1

End 

Net : nes_controller.un1_o_controller_clock15_0_a2_1_0
T_6_5_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g3_0
T_5_5_wire_logic_cluster/lc_6/in_3

End 

Net : nes_controller.g0_cascade_
T_6_8_wire_logic_cluster/lc_5/ltout
T_6_8_wire_logic_cluster/lc_6/in_2

End 

Net : N_19
T_2_1_wire_logic_cluster/lc_3/out
T_2_1_sp4_h_l_11
T_5_1_sp4_v_t_41
T_5_5_lc_trk_g0_4
T_5_5_wire_logic_cluster/lc_1/in_3

T_2_1_wire_logic_cluster/lc_3/out
T_2_1_lc_trk_g3_3
T_2_1_wire_logic_cluster/lc_5/in_1

End 

Net : sync_gen.r_vsync_2_0_a3_1_cascade_
T_2_1_wire_logic_cluster/lc_2/ltout
T_2_1_wire_logic_cluster/lc_3/in_2

End 

Net : nes_controller.g0_0_4_cascade_
T_4_8_wire_logic_cluster/lc_5/ltout
T_4_8_wire_logic_cluster/lc_6/in_2

End 

Net : w_vpos_1
T_4_4_wire_logic_cluster/lc_0/out
T_4_1_sp4_v_t_40
T_5_1_sp4_h_l_5
T_5_1_lc_trk_g1_0
T_5_1_wire_logic_cluster/lc_0/in_1

T_4_4_wire_logic_cluster/lc_0/out
T_4_2_sp4_v_t_45
T_0_2_span4_horz_2
T_2_2_lc_trk_g3_2
T_2_2_wire_logic_cluster/lc_3/in_0

T_4_4_wire_logic_cluster/lc_0/out
T_4_4_lc_trk_g1_0
T_4_4_wire_logic_cluster/lc_0/in_3

T_4_4_wire_logic_cluster/lc_0/out
T_4_2_sp4_v_t_45
T_0_2_span4_horz_2
T_2_2_lc_trk_g3_2
T_2_2_wire_logic_cluster/lc_7/in_0

T_4_4_wire_logic_cluster/lc_0/out
T_4_2_sp4_v_t_45
T_5_2_sp4_h_l_1
T_6_2_lc_trk_g3_1
T_6_2_input_2_0
T_6_2_wire_logic_cluster/lc_0/in_2

End 

Net : bfn_5_2_0_
T_5_2_wire_logic_cluster/carry_in_mux/cout
T_5_2_wire_logic_cluster/lc_0/in_3

End 

Net : w_vpos_9
T_5_2_wire_logic_cluster/lc_0/out
T_4_2_sp4_h_l_8
T_3_0_span4_vert_12
T_2_1_lc_trk_g2_4
T_2_1_wire_logic_cluster/lc_3/in_1

T_5_2_wire_logic_cluster/lc_0/out
T_5_3_lc_trk_g0_0
T_5_3_wire_logic_cluster/lc_6/in_0

T_5_2_wire_logic_cluster/lc_0/out
T_4_2_sp4_h_l_8
T_3_0_span4_vert_12
T_2_1_lc_trk_g2_4
T_2_1_input_2_0
T_2_1_wire_logic_cluster/lc_0/in_2

T_5_2_wire_logic_cluster/lc_0/out
T_4_2_sp4_h_l_8
T_3_2_sp4_v_t_45
T_2_3_lc_trk_g3_5
T_2_3_input_2_2
T_2_3_wire_logic_cluster/lc_2/in_2

T_5_2_wire_logic_cluster/lc_0/out
T_5_2_lc_trk_g1_0
T_5_2_wire_logic_cluster/lc_0/in_1

T_5_2_wire_logic_cluster/lc_0/out
T_6_3_lc_trk_g3_0
T_6_3_wire_logic_cluster/lc_0/in_1

End 

Net : nes_controller.r_m4_4_cascade_
T_7_7_wire_logic_cluster/lc_6/ltout
T_7_7_wire_logic_cluster/lc_7/in_2

End 

Net : nes_controller.o_valid_0_sqmuxa_1_cascade_
T_6_5_wire_logic_cluster/lc_2/ltout
T_6_5_wire_logic_cluster/lc_3/in_2

End 

Net : sync_gen.N_5_i_1_cascade_
T_2_3_wire_logic_cluster/lc_4/ltout
T_2_3_wire_logic_cluster/lc_5/in_2

End 

Net : nes_controller.N_11_cascade_
T_4_5_wire_logic_cluster/lc_4/ltout
T_4_5_wire_logic_cluster/lc_5/in_2

End 

Net : nes_controller.g0_0_5_0
T_6_7_wire_logic_cluster/lc_0/out
T_6_7_lc_trk_g1_0
T_6_7_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_4_2_0_
T_4_2_wire_logic_cluster/carry_in_mux/cout
T_4_2_wire_logic_cluster/lc_0/in_3

End 

Net : nes_controller.g0_5_a4_1_5
T_4_6_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g1_4
T_4_5_wire_logic_cluster/lc_2/in_3

End 

Net : ball_absolute.ball_vposZ0Z_5
T_2_5_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g1_4
T_2_4_wire_logic_cluster/lc_3/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g3_4
T_2_5_wire_logic_cluster/lc_4/in_1

T_2_5_wire_logic_cluster/lc_4/out
T_2_3_sp4_v_t_37
T_3_3_sp4_h_l_0
T_4_3_lc_trk_g3_0
T_4_3_wire_logic_cluster/lc_3/in_0

End 

Net : ball_absolute.un1_ball_vpos_1lto9_1
T_2_4_wire_logic_cluster/lc_3/out
T_2_4_lc_trk_g0_3
T_2_4_wire_logic_cluster/lc_0/in_3

End 

Net : ball_absolute.ball_vpos_esr_RNIAS481Z0Z_9
T_2_4_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g1_0
T_2_4_wire_logic_cluster/lc_4/in_3

End 

Net : sync_gen.r_vsync_2_0_a3_1
T_2_1_wire_logic_cluster/lc_2/out
T_2_0_span4_vert_36
T_2_3_lc_trk_g0_4
T_2_3_wire_logic_cluster/lc_2/in_0

T_2_1_wire_logic_cluster/lc_2/out
T_2_2_lc_trk_g0_2
T_2_2_wire_logic_cluster/lc_3/in_1

End 

Net : sync_gen.r_vpos_1_cry_7
T_5_1_wire_logic_cluster/lc_6/cout
T_5_1_wire_logic_cluster/lc_7/in_3

Net : nes_controller.r_button_count_r_1_2
T_4_7_wire_logic_cluster/lc_0/out
T_0_7_span12_horz_0
T_6_7_lc_trk_g1_4
T_6_7_input_2_7
T_6_7_wire_logic_cluster/lc_7/in_2

End 

Net : ball_absolute.ball_hposZ0Z_1
T_1_7_wire_logic_cluster/lc_0/out
T_1_3_sp4_v_t_37
T_1_4_lc_trk_g3_5
T_1_4_input_2_0
T_1_4_wire_logic_cluster/lc_0/in_2

T_1_7_wire_logic_cluster/lc_0/out
T_1_7_lc_trk_g3_0
T_1_7_wire_logic_cluster/lc_0/in_1

T_1_7_wire_logic_cluster/lc_0/out
T_1_7_lc_trk_g0_0
T_1_7_input_2_0
T_1_7_wire_logic_cluster/lc_0/in_2

T_1_7_wire_logic_cluster/lc_0/out
T_1_0_span12_vert_12
T_1_1_lc_trk_g3_4
T_1_1_wire_logic_cluster/lc_0/in_3

End 

Net : w_vpos_0
T_4_4_wire_logic_cluster/lc_1/out
T_5_0_span4_vert_38
T_5_1_lc_trk_g2_6
T_5_1_input_2_0
T_5_1_wire_logic_cluster/lc_0/in_2

T_4_4_wire_logic_cluster/lc_1/out
T_4_2_sp4_v_t_47
T_0_2_span4_horz_4
T_2_2_lc_trk_g3_4
T_2_2_input_2_3
T_2_2_wire_logic_cluster/lc_3/in_2

T_4_4_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g3_1
T_4_4_wire_logic_cluster/lc_1/in_1

T_4_4_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g3_1
T_4_4_input_2_0
T_4_4_wire_logic_cluster/lc_0/in_2

T_4_4_wire_logic_cluster/lc_1/out
T_4_2_sp4_v_t_47
T_0_2_span4_horz_4
T_2_2_lc_trk_g3_4
T_2_2_wire_logic_cluster/lc_6/in_1

End 

Net : ball_absolute.ball_vposZ0Z_1
T_1_7_wire_logic_cluster/lc_1/out
T_2_4_sp4_v_t_43
T_2_5_lc_trk_g3_3
T_2_5_input_2_0
T_2_5_wire_logic_cluster/lc_0/in_2

T_1_7_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g3_1
T_1_7_wire_logic_cluster/lc_1/in_1

T_1_7_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g0_1
T_1_7_input_2_1
T_1_7_wire_logic_cluster/lc_1/in_2

T_1_7_wire_logic_cluster/lc_1/out
T_2_4_sp4_v_t_43
T_3_4_sp4_h_l_6
T_6_0_span4_vert_37
T_6_2_lc_trk_g3_0
T_6_2_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_2_6_0_
T_2_6_wire_logic_cluster/carry_in_mux/cout
T_2_6_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_1_5_0_
T_1_5_wire_logic_cluster/carry_in_mux/cout
T_1_5_wire_logic_cluster/lc_0/in_3

End 

Net : sync_gen.r_vsync_2_0_a3_0_0
T_2_1_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g1_1
T_2_2_wire_logic_cluster/lc_3/in_3

End 

Net : ball_absolute.ball_vposZ0Z_4
T_2_5_wire_logic_cluster/lc_3/out
T_2_4_lc_trk_g1_3
T_2_4_wire_logic_cluster/lc_3/in_1

T_2_5_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_3/in_1

T_2_5_wire_logic_cluster/lc_3/out
T_3_5_sp4_h_l_6
T_6_1_sp4_v_t_43
T_6_3_lc_trk_g2_6
T_6_3_wire_logic_cluster/lc_5/in_3

End 

Net : sync_gen.r_vsync_2_0_a3_4_cascade_
T_2_2_wire_logic_cluster/lc_3/ltout
T_2_2_wire_logic_cluster/lc_4/in_2

End 

Net : ball_absolute.ball_vposZ0Z_6
T_2_5_wire_logic_cluster/lc_5/out
T_2_4_lc_trk_g0_5
T_2_4_input_2_3
T_2_4_wire_logic_cluster/lc_3/in_2

T_2_5_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g1_5
T_2_5_wire_logic_cluster/lc_5/in_1

T_2_5_wire_logic_cluster/lc_5/out
T_2_1_sp4_v_t_47
T_2_2_lc_trk_g3_7
T_2_2_wire_logic_cluster/lc_5/in_3

End 

Net : nes_controller.m6_0_o2_0_0
T_5_8_wire_logic_cluster/lc_4/out
T_6_6_sp4_v_t_36
T_5_7_lc_trk_g2_4
T_5_7_input_2_6
T_5_7_wire_logic_cluster/lc_6/in_2

End 

Net : nes_controller.m6_0_o2_0
T_4_8_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g2_1
T_5_7_wire_logic_cluster/lc_6/in_1

End 

Net : nes_controller.m6_0_o2_0_0_0_cascade_
T_4_8_wire_logic_cluster/lc_0/ltout
T_4_8_wire_logic_cluster/lc_1/in_2

End 

Net : nes_controller.g0_0_6_cascade_
T_6_7_wire_logic_cluster/lc_3/ltout
T_6_7_wire_logic_cluster/lc_4/in_2

End 

Net : ball_absolute.ball_vposZ0Z_3
T_2_5_wire_logic_cluster/lc_2/out
T_2_4_lc_trk_g0_2
T_2_4_wire_logic_cluster/lc_3/in_3

T_2_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g1_2
T_2_5_wire_logic_cluster/lc_2/in_1

T_2_5_wire_logic_cluster/lc_2/out
T_2_1_sp4_v_t_41
T_2_2_lc_trk_g2_1
T_2_2_wire_logic_cluster/lc_1/in_0

End 

Net : sync_gen.r_vpos_1_cry_6
T_5_1_wire_logic_cluster/lc_5/cout
T_5_1_wire_logic_cluster/lc_6/in_3

Net : nes_controller.g0_0_5_1_cascade_
T_6_6_wire_logic_cluster/lc_1/ltout
T_6_6_wire_logic_cluster/lc_2/in_2

End 

Net : sync_gen.r_hpos_1_cry_7
T_4_1_wire_logic_cluster/lc_6/cout
T_4_1_wire_logic_cluster/lc_7/in_3

Net : nes_controller.g0_5_0_cascade_
T_5_8_wire_logic_cluster/lc_5/ltout
T_5_8_wire_logic_cluster/lc_6/in_2

End 

Net : sync_gen.r_vpos_1_cry_5
T_5_1_wire_logic_cluster/lc_4/cout
T_5_1_wire_logic_cluster/lc_5/in_3

Net : sync_gen.r_vsync_2_0_a3_3
T_2_1_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g1_0
T_2_2_wire_logic_cluster/lc_4/in_1

End 

Net : nes_controller.g0_0_5_2
T_5_8_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g2_7
T_5_8_wire_logic_cluster/lc_2/in_3

End 

Net : nes_controller.r_state_0_sqmuxa_1_1_cascade_
T_5_8_wire_logic_cluster/lc_2/ltout
T_5_8_wire_logic_cluster/lc_3/in_2

End 

Net : sync_gen.r_hpos_1_cry_6
T_4_1_wire_logic_cluster/lc_5/cout
T_4_1_wire_logic_cluster/lc_6/in_3

Net : nes_controller.N_68_0
T_5_8_wire_logic_cluster/lc_0/out
T_5_8_lc_trk_g0_0
T_5_8_wire_logic_cluster/lc_3/in_1

End 

Net : ball_absolute.ball_vert_moveZ0Z_1
T_2_4_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g0_1
T_2_5_wire_logic_cluster/lc_0/in_1

T_2_4_wire_logic_cluster/lc_1/out
T_2_4_sp4_h_l_7
T_1_4_sp4_v_t_36
T_1_7_lc_trk_g0_4
T_1_7_wire_logic_cluster/lc_1/in_3

End 

Net : ball_absolute.ball_horiz_moveZ0Z_1
T_2_4_wire_logic_cluster/lc_6/out
T_1_4_lc_trk_g3_6
T_1_4_wire_logic_cluster/lc_0/in_1

T_2_4_wire_logic_cluster/lc_6/out
T_2_3_sp4_v_t_44
T_1_7_lc_trk_g2_1
T_1_7_wire_logic_cluster/lc_0/in_3

End 

Net : ball_absolute.un3_ball_hpos_cry_6
T_1_4_wire_logic_cluster/lc_6/cout
T_1_4_wire_logic_cluster/lc_7/in_3

Net : ball_absolute.un3_ball_vpos_cry_6
T_2_5_wire_logic_cluster/lc_6/cout
T_2_5_wire_logic_cluster/lc_7/in_3

Net : nes_controller.N_62_cascade_
T_6_8_wire_logic_cluster/lc_2/ltout
T_6_8_wire_logic_cluster/lc_3/in_2

End 

Net : nes_controller.r_state_RNI0M3UZ0Z_1_cascade_
T_6_8_wire_logic_cluster/lc_1/ltout
T_6_8_wire_logic_cluster/lc_2/in_2

End 

Net : sync_gen.r_vpos_1_cry_4
T_5_1_wire_logic_cluster/lc_3/cout
T_5_1_wire_logic_cluster/lc_4/in_3

Net : ball_absolute.posedge_vsyncZ0
T_2_3_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g0_7
T_2_4_wire_logic_cluster/lc_7/in_0

T_2_3_wire_logic_cluster/lc_7/out
T_2_3_sp4_h_l_3
T_1_3_sp4_v_t_38
T_1_7_lc_trk_g1_3
T_1_7_wire_logic_cluster/lc_0/in_0

T_2_3_wire_logic_cluster/lc_7/out
T_2_3_sp4_h_l_3
T_1_3_sp4_v_t_38
T_1_7_lc_trk_g0_3
T_1_7_wire_logic_cluster/lc_1/in_0

T_2_3_wire_logic_cluster/lc_7/out
T_2_2_sp4_v_t_46
T_2_5_lc_trk_g1_6
T_2_5_wire_logic_cluster/lc_1/in_0

T_2_3_wire_logic_cluster/lc_7/out
T_2_2_sp4_v_t_46
T_2_5_lc_trk_g0_6
T_2_5_wire_logic_cluster/lc_2/in_0

T_2_3_wire_logic_cluster/lc_7/out
T_2_2_sp4_v_t_46
T_2_5_lc_trk_g1_6
T_2_5_wire_logic_cluster/lc_3/in_0

T_2_3_wire_logic_cluster/lc_7/out
T_2_2_sp4_v_t_46
T_2_5_lc_trk_g0_6
T_2_5_wire_logic_cluster/lc_4/in_0

T_2_3_wire_logic_cluster/lc_7/out
T_2_2_sp4_v_t_46
T_2_5_lc_trk_g1_6
T_2_5_wire_logic_cluster/lc_5/in_0

T_2_3_wire_logic_cluster/lc_7/out
T_2_2_sp4_v_t_46
T_2_5_lc_trk_g0_6
T_2_5_wire_logic_cluster/lc_6/in_0

T_2_3_wire_logic_cluster/lc_7/out
T_2_2_sp4_v_t_46
T_2_5_lc_trk_g1_6
T_2_5_wire_logic_cluster/lc_7/in_0

T_2_3_wire_logic_cluster/lc_7/out
T_1_4_lc_trk_g0_7
T_1_4_wire_logic_cluster/lc_1/in_0

T_2_3_wire_logic_cluster/lc_7/out
T_1_4_lc_trk_g1_7
T_1_4_wire_logic_cluster/lc_2/in_0

T_2_3_wire_logic_cluster/lc_7/out
T_1_4_lc_trk_g0_7
T_1_4_wire_logic_cluster/lc_3/in_0

T_2_3_wire_logic_cluster/lc_7/out
T_1_4_lc_trk_g1_7
T_1_4_wire_logic_cluster/lc_4/in_0

T_2_3_wire_logic_cluster/lc_7/out
T_1_4_lc_trk_g0_7
T_1_4_wire_logic_cluster/lc_5/in_0

T_2_3_wire_logic_cluster/lc_7/out
T_1_4_lc_trk_g1_7
T_1_4_wire_logic_cluster/lc_6/in_0

T_2_3_wire_logic_cluster/lc_7/out
T_1_4_lc_trk_g0_7
T_1_4_wire_logic_cluster/lc_7/in_0

End 

Net : sync_gen.r_hpos_1_cry_5
T_4_1_wire_logic_cluster/lc_4/cout
T_4_1_wire_logic_cluster/lc_5/in_3

Net : nes_controller.g0_3_cascade_
T_6_8_wire_logic_cluster/lc_4/ltout
T_6_8_wire_logic_cluster/lc_5/in_2

End 

Net : ball_absolute.ball_vert_moveZ0Z_2
T_2_4_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_1/in_1

T_2_4_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g0_4
T_2_5_input_2_2
T_2_5_wire_logic_cluster/lc_2/in_2

T_2_4_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g1_4
T_2_5_input_2_3
T_2_5_wire_logic_cluster/lc_3/in_2

T_2_4_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g0_4
T_2_5_input_2_4
T_2_5_wire_logic_cluster/lc_4/in_2

T_2_4_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g1_4
T_2_5_input_2_5
T_2_5_wire_logic_cluster/lc_5/in_2

T_2_4_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g1_4
T_2_5_wire_logic_cluster/lc_6/in_1

T_2_4_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_7/in_1

T_2_4_wire_logic_cluster/lc_4/out
T_2_3_sp4_v_t_40
T_2_6_lc_trk_g1_0
T_2_6_wire_logic_cluster/lc_0/in_1

End 

Net : ball_absolute.ball_horiz_moveZ0Z_2
T_2_4_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g2_2
T_1_4_wire_logic_cluster/lc_1/in_1

T_2_4_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g2_2
T_1_4_input_2_2
T_1_4_wire_logic_cluster/lc_2/in_2

T_2_4_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g3_2
T_1_4_input_2_3
T_1_4_wire_logic_cluster/lc_3/in_2

T_2_4_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g2_2
T_1_4_input_2_4
T_1_4_wire_logic_cluster/lc_4/in_2

T_2_4_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g3_2
T_1_4_input_2_5
T_1_4_wire_logic_cluster/lc_5/in_2

T_2_4_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g3_2
T_1_4_wire_logic_cluster/lc_6/in_1

T_2_4_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g2_2
T_1_4_wire_logic_cluster/lc_7/in_1

T_2_4_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g1_2
T_1_5_wire_logic_cluster/lc_0/in_1

End 

Net : ball_absolute.un3_ball_hpos_cry_5
T_1_4_wire_logic_cluster/lc_5/cout
T_1_4_wire_logic_cluster/lc_6/in_3

Net : ball_absolute.un3_ball_vpos_cry_5
T_2_5_wire_logic_cluster/lc_5/cout
T_2_5_wire_logic_cluster/lc_6/in_3

Net : nes_controller.un1_r_count_5_c5_0_cascade_
T_6_6_wire_logic_cluster/lc_4/ltout
T_6_6_wire_logic_cluster/lc_5/in_2

End 

Net : nes_controller.N_155_0
T_6_6_wire_logic_cluster/lc_6/out
T_6_6_lc_trk_g1_6
T_6_6_wire_logic_cluster/lc_4/in_1

End 

Net : ball_absolute.ball_hposZ0Z_2
T_1_4_wire_logic_cluster/lc_1/out
T_1_4_lc_trk_g2_1
T_1_4_input_2_1
T_1_4_wire_logic_cluster/lc_1/in_2

T_1_4_wire_logic_cluster/lc_1/out
T_1_0_span4_vert_39
T_1_1_lc_trk_g3_7
T_1_1_wire_logic_cluster/lc_1/in_3

End 

Net : ball_absolute.ball_vposZ0Z_2
T_2_5_wire_logic_cluster/lc_1/out
T_2_5_lc_trk_g2_1
T_2_5_input_2_1
T_2_5_wire_logic_cluster/lc_1/in_2

T_2_5_wire_logic_cluster/lc_1/out
T_3_5_sp4_h_l_2
T_6_1_sp4_v_t_39
T_6_2_lc_trk_g2_7
T_6_2_wire_logic_cluster/lc_1/in_0

End 

Net : sync_gen.r_vpos_1_cry_3
T_5_1_wire_logic_cluster/lc_2/cout
T_5_1_wire_logic_cluster/lc_3/in_3

Net : nes_controller.g0_0_6_1_cascade_
T_5_8_wire_logic_cluster/lc_1/ltout
T_5_8_wire_logic_cluster/lc_2/in_2

End 

Net : ball_absolute.ball_vpos_esr_RNIAS481Z0Z_9_cascade_
T_2_4_wire_logic_cluster/lc_0/ltout
T_2_4_wire_logic_cluster/lc_1/in_2

End 

Net : ball_absolute.ball_hposZ0Z_9
T_1_5_wire_logic_cluster/lc_0/out
T_1_2_sp4_v_t_40
T_1_3_lc_trk_g3_0
T_1_3_wire_logic_cluster/lc_1/in_0

T_1_5_wire_logic_cluster/lc_0/out
T_1_5_lc_trk_g0_0
T_1_5_wire_logic_cluster/lc_0/in_0

T_1_5_wire_logic_cluster/lc_0/out
T_1_1_sp12_v_t_23
T_1_2_lc_trk_g2_7
T_1_2_wire_logic_cluster/lc_0/in_1

End 

Net : un1_w_reset_sn_0
T_2_4_wire_logic_cluster/lc_5/out
T_2_4_lc_trk_g1_5
T_2_4_wire_logic_cluster/lc_1/in_3

End 

Net : ball_absolute.un1_ball_hpos_1_0
T_1_3_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g2_1
T_2_4_wire_logic_cluster/lc_6/in_3

T_1_3_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g2_1
T_2_4_wire_logic_cluster/lc_2/in_3

End 

Net : sync_gen.r_hpos_1_cry_4
T_4_1_wire_logic_cluster/lc_3/cout
T_4_1_wire_logic_cluster/lc_4/in_3

Net : ball_absolute.ball_hposZ0Z_5
T_1_4_wire_logic_cluster/lc_4/out
T_1_3_lc_trk_g0_4
T_1_3_wire_logic_cluster/lc_0/in_0

T_1_4_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g3_4
T_1_4_wire_logic_cluster/lc_4/in_1

T_1_4_wire_logic_cluster/lc_4/out
T_1_0_span12_vert_15
T_1_2_lc_trk_g3_4
T_1_2_wire_logic_cluster/lc_5/in_0

End 

Net : ball_absolute.un1_ball_hpos_1lt8_0_cascade_
T_1_3_wire_logic_cluster/lc_0/ltout
T_1_3_wire_logic_cluster/lc_1/in_2

End 

Net : ball_absolute.ball_hposZ0Z_4
T_1_4_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g0_3
T_1_3_wire_logic_cluster/lc_0/in_1

T_1_4_wire_logic_cluster/lc_3/out
T_1_4_lc_trk_g1_3
T_1_4_wire_logic_cluster/lc_3/in_1

T_1_4_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g0_3
T_1_3_wire_logic_cluster/lc_5/in_0

End 

Net : ball_absolute.ball_hposZ0Z_3
T_1_4_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g1_2
T_1_4_wire_logic_cluster/lc_2/in_1

T_1_4_wire_logic_cluster/lc_2/out
T_1_3_lc_trk_g1_2
T_1_3_wire_logic_cluster/lc_0/in_3

T_1_4_wire_logic_cluster/lc_2/out
T_1_3_lc_trk_g1_2
T_1_3_wire_logic_cluster/lc_4/in_3

End 

Net : ball_absolute.un3_ball_vpos_cry_4
T_2_5_wire_logic_cluster/lc_4/cout
T_2_5_wire_logic_cluster/lc_5/in_3

Net : ball_absolute.un3_ball_hpos_cry_4
T_1_4_wire_logic_cluster/lc_4/cout
T_1_4_wire_logic_cluster/lc_5/in_3

Net : ball_absolute.ball_vposZ0Z_9
T_2_6_wire_logic_cluster/lc_0/out
T_2_2_sp4_v_t_37
T_2_4_lc_trk_g2_0
T_2_4_input_2_0
T_2_4_wire_logic_cluster/lc_0/in_2

T_2_6_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g0_0
T_2_6_wire_logic_cluster/lc_0/in_0

T_2_6_wire_logic_cluster/lc_0/out
T_3_6_sp4_h_l_0
T_6_2_sp4_v_t_37
T_6_3_lc_trk_g3_5
T_6_3_wire_logic_cluster/lc_0/in_0

End 

Net : ball_absolute.ball_hposZ0Z_6
T_1_4_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g1_5
T_1_3_input_2_0
T_1_3_wire_logic_cluster/lc_0/in_2

T_1_4_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g1_5
T_1_4_wire_logic_cluster/lc_5/in_1

T_1_4_wire_logic_cluster/lc_5/out
T_1_0_span4_vert_47
T_1_2_lc_trk_g2_2
T_1_2_wire_logic_cluster/lc_7/in_3

End 

Net : sync_gen.r_vpos_1_cry_2
T_5_1_wire_logic_cluster/lc_1/cout
T_5_1_wire_logic_cluster/lc_2/in_3

Net : sync_gen.r_hpos_1_cry_3
T_4_1_wire_logic_cluster/lc_2/cout
T_4_1_wire_logic_cluster/lc_3/in_3

Net : ball_absolute.un3_ball_vpos_cry_3
T_2_5_wire_logic_cluster/lc_3/cout
T_2_5_wire_logic_cluster/lc_4/in_3

Net : ball_absolute.un3_ball_hpos_cry_3
T_1_4_wire_logic_cluster/lc_3/cout
T_1_4_wire_logic_cluster/lc_4/in_3

Net : sync_gen.r_vpos_1_cry_1
T_5_1_wire_logic_cluster/lc_0/cout
T_5_1_wire_logic_cluster/lc_1/in_3

Net : nes_controller.m6_0_o2_0_cascade_
T_4_8_wire_logic_cluster/lc_1/ltout
T_4_8_wire_logic_cluster/lc_2/in_2

End 

Net : nes_controller.g0_1_2_cascade_
T_6_6_wire_logic_cluster/lc_3/ltout
T_6_6_wire_logic_cluster/lc_4/in_2

End 

Net : nes_controller.g0_6_0_cascade_
T_5_4_wire_logic_cluster/lc_1/ltout
T_5_4_wire_logic_cluster/lc_2/in_2

End 

Net : sync_gen.r_hpos_1_cry_2
T_4_1_wire_logic_cluster/lc_1/cout
T_4_1_wire_logic_cluster/lc_2/in_3

Net : ball_absolute.un3_ball_vpos_cry_2
T_2_5_wire_logic_cluster/lc_2/cout
T_2_5_wire_logic_cluster/lc_3/in_3

Net : ball_absolute.un3_ball_hpos_cry_2
T_1_4_wire_logic_cluster/lc_2/cout
T_1_4_wire_logic_cluster/lc_3/in_3

Net : ball_absolute.ball_vposZ0Z_8
T_2_5_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g1_7
T_2_4_wire_logic_cluster/lc_0/in_0

T_2_5_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g2_7
T_2_5_input_2_7
T_2_5_wire_logic_cluster/lc_7/in_2

T_2_5_wire_logic_cluster/lc_7/out
T_3_4_sp4_v_t_47
T_4_4_sp4_h_l_3
T_6_4_lc_trk_g2_6
T_6_4_wire_logic_cluster/lc_7/in_3

End 

Net : ball_absolute.ball_vposZ0Z_7
T_2_5_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g1_6
T_2_4_wire_logic_cluster/lc_0/in_1

T_2_5_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g2_6
T_2_5_input_2_6
T_2_5_wire_logic_cluster/lc_6/in_2

T_2_5_wire_logic_cluster/lc_6/out
T_3_3_sp4_v_t_40
T_4_3_sp4_h_l_5
T_6_3_lc_trk_g2_0
T_6_3_wire_logic_cluster/lc_6/in_0

End 

Net : ball_absolute.ball_hposZ0Z_8
T_1_4_wire_logic_cluster/lc_7/out
T_1_3_lc_trk_g1_7
T_1_3_wire_logic_cluster/lc_1/in_1

T_1_4_wire_logic_cluster/lc_7/out
T_1_4_lc_trk_g2_7
T_1_4_input_2_7
T_1_4_wire_logic_cluster/lc_7/in_2

T_1_4_wire_logic_cluster/lc_7/out
T_1_3_lc_trk_g1_7
T_1_3_wire_logic_cluster/lc_2/in_0

End 

Net : sync_gen.r_hpos_1_cry_1
T_4_1_wire_logic_cluster/lc_0/cout
T_4_1_wire_logic_cluster/lc_1/in_3

Net : ball_absolute.un3_ball_vpos_cry_1
T_2_5_wire_logic_cluster/lc_1/cout
T_2_5_wire_logic_cluster/lc_2/in_3

Net : ball_absolute.un3_ball_hpos_cry_1
T_1_4_wire_logic_cluster/lc_1/cout
T_1_4_wire_logic_cluster/lc_2/in_3

Net : ball_absolute.ball_hposZ0Z_7
T_1_4_wire_logic_cluster/lc_6/out
T_1_3_lc_trk_g0_6
T_1_3_wire_logic_cluster/lc_1/in_3

T_1_4_wire_logic_cluster/lc_6/out
T_1_4_lc_trk_g2_6
T_1_4_input_2_6
T_1_4_wire_logic_cluster/lc_6/in_2

T_1_4_wire_logic_cluster/lc_6/out
T_1_1_sp4_v_t_36
T_1_2_lc_trk_g2_4
T_1_2_wire_logic_cluster/lc_2/in_0

End 

Net : reset_gen.rst_countZ0Z_0
T_1_6_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g3_0
T_1_6_wire_logic_cluster/lc_0/in_1

End 

Net : r_vblankZ0
T_2_3_wire_logic_cluster/lc_2/out
T_2_3_sp4_h_l_9
T_5_3_sp4_v_t_39
T_5_5_lc_trk_g3_2
T_5_5_wire_logic_cluster/lc_1/in_0

End 

Net : reset_gen.rst_count_cry_3
T_1_6_wire_logic_cluster/lc_3/cout
T_1_6_wire_logic_cluster/lc_4/in_3

End 

Net : ball_absolute.un3_ball_hpos_cry_0
T_1_4_wire_logic_cluster/lc_0/cout
T_1_4_wire_logic_cluster/lc_1/in_3

Net : ball_absolute.un3_ball_vpos_cry_0
T_2_5_wire_logic_cluster/lc_0/cout
T_2_5_wire_logic_cluster/lc_1/in_3

Net : un1_w_reset_sn_0_cascade_
T_2_4_wire_logic_cluster/lc_5/ltout
T_2_4_wire_logic_cluster/lc_6/in_2

End 

Net : reset_gen.rst_count_cry_2
T_1_6_wire_logic_cluster/lc_2/cout
T_1_6_wire_logic_cluster/lc_3/in_3

Net : reset_gen.rst_countZ0Z_1
T_1_6_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g3_1
T_1_6_wire_logic_cluster/lc_1/in_1

End 

Net : w_valid
T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_2_7_sp4_h_l_6
T_2_7_lc_trk_g1_3
T_2_7_wire_logic_cluster/lc_0/cen

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_2_7_sp4_h_l_6
T_2_7_lc_trk_g1_3
T_2_7_wire_logic_cluster/lc_0/cen

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_2_7_sp4_h_l_6
T_2_7_lc_trk_g1_3
T_2_7_wire_logic_cluster/lc_0/cen

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_2_7_sp4_h_l_6
T_2_7_lc_trk_g1_3
T_2_7_wire_logic_cluster/lc_0/cen

T_5_4_wire_logic_cluster/lc_2/out
T_5_3_sp4_v_t_36
T_2_7_sp4_h_l_6
T_2_7_lc_trk_g1_3
T_2_7_wire_logic_cluster/lc_0/cen

End 

Net : w_buttons_1
T_4_5_wire_logic_cluster/lc_3/out
T_4_5_sp4_h_l_11
T_3_5_sp4_v_t_40
T_2_7_lc_trk_g1_5
T_2_7_wire_logic_cluster/lc_1/in_3

T_4_5_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g1_3
T_4_5_wire_logic_cluster/lc_3/in_1

T_4_5_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g1_3
T_4_5_wire_logic_cluster/lc_7/in_3

End 

Net : reset_gen.rst_count_cry_1
T_1_6_wire_logic_cluster/lc_1/cout
T_1_6_wire_logic_cluster/lc_2/in_3

Net : reset_gen.rst_countZ0Z_2
T_1_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g1_2
T_1_6_wire_logic_cluster/lc_2/in_1

End 

Net : r_buttonsZ0Z_2
T_2_7_wire_logic_cluster/lc_2/out
T_2_0_span12_vert_16
T_2_4_lc_trk_g3_3
T_2_4_wire_logic_cluster/lc_1/in_1

End 

Net : w_pmod_3
T_7_5_wire_logic_cluster/lc_7/out
T_5_5_sp12_h_l_1
T_4_5_lc_trk_g1_1
T_4_5_input_2_6
T_4_5_wire_logic_cluster/lc_6/in_2

End 

Net : w_buttons_2
T_4_5_wire_logic_cluster/lc_7/out
T_4_3_sp4_v_t_43
T_0_7_span4_horz_6
T_2_7_lc_trk_g3_6
T_2_7_wire_logic_cluster/lc_2/in_3

T_4_5_wire_logic_cluster/lc_7/out
T_4_4_sp4_v_t_46
T_4_7_lc_trk_g0_6
T_4_7_wire_logic_cluster/lc_6/in_0

T_4_5_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g3_7
T_4_5_wire_logic_cluster/lc_7/in_1

End 

Net : w_buttons_0
T_4_5_wire_logic_cluster/lc_6/out
T_4_3_sp4_v_t_41
T_0_7_span4_horz_9
T_2_7_lc_trk_g2_1
T_2_7_wire_logic_cluster/lc_0/in_3

T_4_5_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g2_6
T_4_5_wire_logic_cluster/lc_6/in_0

T_4_5_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g2_6
T_4_5_wire_logic_cluster/lc_3/in_3

End 

Net : o_vga_vsync_c
T_2_2_wire_logic_cluster/lc_4/out
T_3_0_span4_vert_36
T_2_3_lc_trk_g2_4
T_2_3_wire_logic_cluster/lc_0/in_0

T_2_2_wire_logic_cluster/lc_4/out
T_3_0_span4_vert_36
T_2_3_lc_trk_g2_4
T_2_3_wire_logic_cluster/lc_7/in_3

T_2_2_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g0_4
T_2_2_wire_logic_cluster/lc_4/in_0

T_2_2_wire_logic_cluster/lc_4/out
T_2_0_span4_vert_37
T_2_0_lc_trk_g0_5
T_2_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : r_buttonsZ0Z_3
T_2_7_wire_logic_cluster/lc_3/out
T_2_3_sp4_v_t_43
T_2_4_lc_trk_g2_3
T_2_4_wire_logic_cluster/lc_1/in_0

T_2_7_wire_logic_cluster/lc_3/out
T_2_3_sp4_v_t_43
T_2_4_lc_trk_g2_3
T_2_4_wire_logic_cluster/lc_4/in_1

End 

Net : r_buttonsZ0Z_0
T_2_7_wire_logic_cluster/lc_0/out
T_3_3_sp4_v_t_36
T_2_4_lc_trk_g2_4
T_2_4_wire_logic_cluster/lc_6/in_0

End 

Net : reset_gen.rst_count_cry_0
T_1_6_wire_logic_cluster/lc_0/cout
T_1_6_wire_logic_cluster/lc_1/in_3

Net : reset_gen.rst_countZ0Z_3
T_1_6_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g1_3
T_1_6_wire_logic_cluster/lc_3/in_1

End 

Net : r_buttonsZ0Z_1
T_2_7_wire_logic_cluster/lc_1/out
T_2_3_sp4_v_t_39
T_2_4_lc_trk_g2_7
T_2_4_wire_logic_cluster/lc_2/in_1

T_2_7_wire_logic_cluster/lc_1/out
T_2_3_sp4_v_t_39
T_2_4_lc_trk_g2_7
T_2_4_wire_logic_cluster/lc_6/in_1

End 

Net : w_buttons_3
T_4_7_wire_logic_cluster/lc_6/out
T_3_7_sp4_h_l_4
T_2_7_lc_trk_g0_4
T_2_7_wire_logic_cluster/lc_3/in_3

T_4_7_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g2_6
T_4_7_wire_logic_cluster/lc_5/in_1

T_4_7_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g2_6
T_4_7_input_2_6
T_4_7_wire_logic_cluster/lc_6/in_2

End 

Net : w_buttons_4
T_4_7_wire_logic_cluster/lc_5/out
T_3_7_sp4_h_l_2
T_2_7_lc_trk_g1_2
T_2_7_wire_logic_cluster/lc_4/in_3

T_4_7_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g2_5
T_4_7_input_2_5
T_4_7_wire_logic_cluster/lc_5/in_2

End 

Net : io_pmod_2_c
T_2_8_wire_logic_cluster/lc_0/out
T_2_8_lc_trk_g1_0
T_2_8_wire_logic_cluster/lc_0/in_1

T_2_8_wire_logic_cluster/lc_0/out
T_0_8_span12_horz_4
T_6_8_sp4_h_l_9
T_10_8_sp4_h_l_0
T_13_8_span4_vert_t_14
T_13_11_lc_trk_g0_6
T_13_11_wire_io_cluster/io_0/D_OUT_0

End 

Net : ball_absolute.r_vsyncZ0
T_2_3_wire_logic_cluster/lc_0/out
T_2_3_lc_trk_g2_0
T_2_3_wire_logic_cluster/lc_7/in_1

End 

Net : pmod_3_sync.r_input_syncZ0Z_1
T_7_5_wire_logic_cluster/lc_5/out
T_7_5_lc_trk_g1_5
T_7_5_wire_logic_cluster/lc_7/in_3

End 

Net : ball_absolute.ball_hpos_i_7
T_1_2_wire_logic_cluster/lc_2/out
T_1_1_lc_trk_g1_2
T_1_1_wire_logic_cluster/lc_6/in_1

End 

Net : ball_absolute.ball_hpos_i_6
T_1_2_wire_logic_cluster/lc_7/out
T_1_1_lc_trk_g1_7
T_1_1_wire_logic_cluster/lc_5/in_1

End 

Net : ball_absolute.ball_hpos_i_5
T_1_2_wire_logic_cluster/lc_5/out
T_1_1_lc_trk_g0_5
T_1_1_wire_logic_cluster/lc_4/in_1

End 

Net : ball_absolute.ball_hpos_i_4
T_1_3_wire_logic_cluster/lc_5/out
T_1_0_span12_vert_14
T_1_1_lc_trk_g2_6
T_1_1_wire_logic_cluster/lc_3/in_1

End 

Net : ball_absolute.ball_hpos_i_3
T_1_3_wire_logic_cluster/lc_4/out
T_1_0_span4_vert_32
T_1_1_lc_trk_g2_0
T_1_1_input_2_2
T_1_1_wire_logic_cluster/lc_2/in_2

End 

Net : ball_absolute.ball_hpos_i_2
T_1_1_wire_logic_cluster/lc_1/out
T_1_1_lc_trk_g3_1
T_1_1_wire_logic_cluster/lc_1/in_1

End 

Net : ball_absolute.ball_hpos_i_1
T_1_1_wire_logic_cluster/lc_0/out
T_1_1_lc_trk_g3_0
T_1_1_wire_logic_cluster/lc_0/in_1

End 

Net : ball_absolute.N_34
T_2_2_wire_logic_cluster/lc_7/out
T_2_1_lc_trk_g1_7
T_2_1_wire_logic_cluster/lc_4/in_0

End 

Net : ball_absolute.ball_hgfx
T_1_2_wire_logic_cluster/lc_1/out
T_2_1_lc_trk_g2_1
T_2_1_wire_logic_cluster/lc_6/in_3

T_1_2_wire_logic_cluster/lc_1/out
T_2_1_lc_trk_g2_1
T_2_1_wire_logic_cluster/lc_4/in_3

End 

Net : ball_absolute.ball_hgfxlto9_4
T_1_2_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g0_3
T_1_2_wire_logic_cluster/lc_1/in_0

End 

Net : ball_absolute.ball_hpos_i_8
T_1_3_wire_logic_cluster/lc_2/out
T_1_0_span4_vert_44
T_1_1_lc_trk_g2_4
T_1_1_wire_logic_cluster/lc_7/in_1

End 

Net : ball_absolute.ball_hpos_sbtinv_RNI2KCKZ0Z_6
T_1_1_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g1_5
T_1_2_wire_logic_cluster/lc_3/in_3

End 

Net : ball_absolute.ball_hpos_sbtinv_RNI5ODKZ0Z_7
T_1_1_wire_logic_cluster/lc_6/out
T_1_2_lc_trk_g0_6
T_1_2_wire_logic_cluster/lc_3/in_1

End 

Net : ball_absolute.N_27_cascade_
T_2_1_wire_logic_cluster/lc_5/ltout
T_2_1_wire_logic_cluster/lc_6/in_2

End 

Net : ball_absolute.ball_vgfx
T_6_1_wire_logic_cluster/lc_3/out
T_0_1_span12_horz_2
T_2_1_lc_trk_g1_6
T_2_1_wire_logic_cluster/lc_4/in_1

T_6_1_wire_logic_cluster/lc_3/out
T_0_1_span12_horz_2
T_2_1_lc_trk_g1_6
T_2_1_wire_logic_cluster/lc_7/in_0

End 

Net : N_13_i
T_2_1_wire_logic_cluster/lc_4/out
T_3_0_lc_trk_g1_4
T_3_0_wire_io_cluster/io_1/D_OUT_0

T_2_1_wire_logic_cluster/lc_4/out
T_0_1_span4_horz_0
T_4_0_span4_vert_6
T_4_0_lc_trk_g0_6
T_4_0_wire_io_cluster/io_0/D_OUT_0

T_2_1_wire_logic_cluster/lc_4/out
T_3_1_sp4_h_l_8
T_6_0_span4_vert_2
T_6_0_lc_trk_g1_2
T_6_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : ball_absolute.N_27
T_2_1_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g3_5
T_2_1_input_2_4
T_2_1_wire_logic_cluster/lc_4/in_2

T_2_1_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g3_5
T_2_1_wire_logic_cluster/lc_7/in_3

End 

Net : ball_absolute.ball_hpos_sbtinv_RNIVFBKZ0Z_5
T_1_1_wire_logic_cluster/lc_4/out
T_1_2_lc_trk_g1_4
T_1_2_wire_logic_cluster/lc_3/in_0

End 

Net : ball_absolute.ball_hpos_sbtinv_RNISBAKZ0Z_4
T_1_1_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g1_3
T_1_2_wire_logic_cluster/lc_1/in_3

End 

Net : ball_absolute.ball_hpos_sbtinv_RNI8SEKZ0Z_8
T_1_1_wire_logic_cluster/lc_7/out
T_1_2_lc_trk_g0_7
T_1_2_input_2_3
T_1_2_wire_logic_cluster/lc_3/in_2

End 

Net : ball_absolute.ball_hpos_sbtinv_RNIP79KZ0Z_3
T_1_1_wire_logic_cluster/lc_2/out
T_1_2_lc_trk_g0_2
T_1_2_wire_logic_cluster/lc_1/in_1

End 

Net : N_15_i
T_2_1_wire_logic_cluster/lc_7/out
T_3_0_lc_trk_g1_7
T_3_0_wire_io_cluster/io_0/D_OUT_0

T_2_1_wire_logic_cluster/lc_7/out
T_3_0_span4_vert_31
T_3_0_span4_horz_r_1
T_7_0_span4_horz_r_1
T_10_0_lc_trk_g1_5
T_10_0_wire_io_cluster/io_0/D_OUT_0

T_2_1_wire_logic_cluster/lc_7/out
T_3_0_span4_vert_31
T_3_0_span4_horz_r_1
T_7_0_span4_horz_r_1
T_10_0_lc_trk_g0_5
T_10_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_17_i
T_2_1_wire_logic_cluster/lc_6/out
T_3_0_span4_vert_13
T_3_0_span4_horz_r_2
T_6_0_lc_trk_g0_6
T_6_0_wire_io_cluster/io_0/D_OUT_0

T_2_1_wire_logic_cluster/lc_6/out
T_3_0_span4_vert_13
T_3_0_span4_horz_r_2
T_7_0_span4_horz_r_2
T_7_0_lc_trk_g1_2
T_7_0_wire_io_cluster/io_1/D_OUT_0

T_2_1_wire_logic_cluster/lc_6/out
T_3_0_span4_vert_13
T_3_0_span4_horz_r_2
T_7_0_span4_horz_r_2
T_9_0_lc_trk_g1_2
T_9_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : ball_absolute.un1_vpos_1_cry_2
Net : ball_absolute.un1_vpos_1_cry_2_c_RNI39HFZ0
T_6_2_wire_logic_cluster/lc_2/out
T_6_1_lc_trk_g0_2
T_6_1_wire_logic_cluster/lc_3/in_3

End 

Net : ball_absolute.un1_vpos_1_cry_3
Net : ball_absolute.un1_vpos_1_cry_3_c_RNI6DIFZ0
T_6_2_wire_logic_cluster/lc_3/out
T_6_1_lc_trk_g1_3
T_6_1_wire_logic_cluster/lc_3/in_1

End 

Net : ball_absolute.un1_vpos_1_cry_4
Net : ball_absolute.un1_vpos_1_cry_4_c_RNI9HJFZ0
T_6_2_wire_logic_cluster/lc_4/out
T_6_1_lc_trk_g1_4
T_6_1_wire_logic_cluster/lc_2/in_3

End 

Net : ball_absolute.un1_vpos_1_cry_5
Net : ball_absolute.un1_vpos_1_cry_5_c_RNICLKFZ0
T_6_2_wire_logic_cluster/lc_5/out
T_6_1_lc_trk_g1_5
T_6_1_wire_logic_cluster/lc_2/in_0

End 

Net : ball_absolute.un1_vpos_1_cry_6
Net : ball_absolute.un1_vpos_1_cry_6_c_RNIFPLFZ0
T_6_2_wire_logic_cluster/lc_6/out
T_6_1_lc_trk_g1_6
T_6_1_wire_logic_cluster/lc_2/in_1

End 

Net : ball_absolute.un1_vpos_1_cry_7
Net : ball_absolute.un1_vpos_1_cry_7_c_RNIITMFZ0
T_6_2_wire_logic_cluster/lc_7/out
T_6_1_lc_trk_g1_7
T_6_1_input_2_2
T_6_1_wire_logic_cluster/lc_2/in_2

End 

Net : ball_absolute.un1_vpos_1_cry_8_c_RNIIBJJZ0
T_6_3_wire_logic_cluster/lc_0/out
T_6_0_span12_vert_20
T_6_1_lc_trk_g3_4
T_6_1_wire_logic_cluster/lc_3/in_0

End 

Net : bfn_1_2_0_
T_1_2_wire_logic_cluster/carry_in_mux/cout
T_1_2_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_1_6_0_
Net : bfn_6_3_0_
T_6_3_wire_logic_cluster/carry_in_mux/cout
T_6_3_wire_logic_cluster/lc_0/in_3

End 

Net : i_clk_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_4_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_1_wire_logic_cluster/lc_3/clk

End 

Net : io_pmod_1_c
T_4_8_wire_logic_cluster/lc_2/out
T_5_7_sp4_v_t_37
T_6_11_sp4_h_l_0
T_10_11_sp4_h_l_8
T_13_11_lc_trk_g0_5
T_13_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_vga_hsync_c
T_2_3_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_34
T_2_0_lc_trk_g0_2
T_2_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : ball_absolute.ball_vgfxlto9_4_cascade_
T_6_1_wire_logic_cluster/lc_2/ltout
T_6_1_wire_logic_cluster/lc_3/in_2

End 

Net : io_pmod_3_c
T_13_9_wire_io_cluster/io_0/D_IN_0
T_12_9_sp4_h_l_5
T_11_5_sp4_v_t_40
T_8_5_sp4_h_l_11
T_7_5_lc_trk_g1_3
T_7_5_wire_logic_cluster/lc_5/in_3

End 

Net : ball_absolute.ball_vpos_i_1
T_6_2_wire_logic_cluster/lc_0/out
T_6_2_lc_trk_g1_0
T_6_2_wire_logic_cluster/lc_0/in_1

End 

Net : ball_absolute.ball_vpos_i_2
T_6_2_wire_logic_cluster/lc_1/out
T_6_2_lc_trk_g1_1
T_6_2_wire_logic_cluster/lc_1/in_1

End 

Net : ball_absolute.ball_vpos_i_3
T_2_2_wire_logic_cluster/lc_1/out
T_0_2_span12_horz_6
T_6_2_lc_trk_g1_2
T_6_2_wire_logic_cluster/lc_2/in_1

End 

Net : ball_absolute.ball_vpos_i_4
T_6_3_wire_logic_cluster/lc_5/out
T_6_2_lc_trk_g1_5
T_6_2_wire_logic_cluster/lc_3/in_1

End 

Net : ball_absolute.ball_vpos_i_5
T_4_3_wire_logic_cluster/lc_3/out
T_4_2_sp12_v_t_22
T_5_2_sp12_h_l_1
T_6_2_lc_trk_g0_5
T_6_2_wire_logic_cluster/lc_4/in_1

End 

Net : ball_absolute.ball_vpos_i_6
T_2_2_wire_logic_cluster/lc_5/out
T_2_2_sp12_h_l_1
T_6_2_lc_trk_g0_2
T_6_2_wire_logic_cluster/lc_5/in_1

End 

Net : ball_absolute.ball_vpos_i_7
T_6_3_wire_logic_cluster/lc_6/out
T_6_2_lc_trk_g1_6
T_6_2_wire_logic_cluster/lc_6/in_1

End 

Net : ball_absolute.ball_vpos_i_8
T_6_4_wire_logic_cluster/lc_7/out
T_6_1_sp4_v_t_38
T_6_2_lc_trk_g2_6
T_6_2_wire_logic_cluster/lc_7/in_1

End 

Net : ball_absolute.g_i_o3_1Z0Z_3_cascade_
T_2_2_wire_logic_cluster/lc_6/ltout
T_2_2_wire_logic_cluster/lc_7/in_2

End 

Net : ball_absolute.un1_hpos_1_cry_2
Net : ball_absolute.un1_hpos_1_cry_3
Net : ball_absolute.un1_hpos_1_cry_4
Net : ball_absolute.un1_hpos_1_cry_5
Net : ball_absolute.un1_hpos_1_cry_6
Net : ball_absolute.un1_hpos_1_cry_7
Net : ball_absolute.un1_hpos_1_cry_8_c_RNIVTULZ0_cascade_
T_1_2_wire_logic_cluster/lc_0/ltout
T_1_2_wire_logic_cluster/lc_1/in_2

End 

