Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Oct 22 02:27:02 2022
| Host         : DESKTOP-0JE1MGS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab4_control_sets_placed.rpt
| Design       : lab4
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |               8 |            2 |
| Yes          | Yes                   | No                     |             105 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+------------------------+------------------+----------------+--------------+
|  Clock Signal  |      Enable Signal     |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------+------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | usr_btn_IBUF[1]        | d2/b_out_i_1__0_n_0    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | usr_btn_IBUF[2]        | d3/b_out_i_1__1_n_0    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | usr_btn_IBUF[3]        | d4/b_out_i_1__2_n_0    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | reset_n_IBUF           | d5/b_out_i_1__3_n_0    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | usr_btn_IBUF[0]        | d1/b_out_i_1_n_0       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                        |                        |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | d4/E[0]                | d5/b_out_reg_0         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | d2/E[0]                | d5/b_out_reg_0         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | d4/count[0]_i_2__2_n_0 | d4/count[0]_i_1__2_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | d5/count[0]_i_2__3_n_0 | d5/count[0]_i_1_n_0    |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | d1/count[0]_i_2_n_0    | d1/count[0]_i_1__1_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | d2/count[0]_i_2__0_n_0 | d2/count[0]_i_1__0_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | d3/count[0]_i_2__1_n_0 | d3/count[0]_i_1__3_n_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | d5/count               |                        |                8 |             32 |         4.00 |
+----------------+------------------------+------------------------+------------------+----------------+--------------+


