
*** Running vivado
    with args -log IP_Test_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source IP_Test_wrapper.tcl -notrace


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source IP_Test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/MemoryTestBlock_example/MemoryTestBlock_example.srcs/sources_1/ip/MemoryTestBlock'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 893.070 ; gain = 587.578
Command: link_design -top IP_Test_wrapper -part xczu3eg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 1281 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Xilinx/MemoryTestBlock_example/MemoryTestBlock_example.srcs/sources_1/bd/IP_Test/ip/IP_Test_zynq_ultra_ps_e_0_0/IP_Test_zynq_ultra_ps_e_0_0.xdc] for cell 'IP_Test_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/Xilinx/MemoryTestBlock_example/MemoryTestBlock_example.srcs/sources_1/bd/IP_Test/ip/IP_Test_zynq_ultra_ps_e_0_0/IP_Test_zynq_ultra_ps_e_0_0.xdc] for cell 'IP_Test_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/Xilinx/MemoryTestBlock_example/MemoryTestBlock_example.srcs/sources_1/bd/IP_Test/ip/IP_Test_rst_ps8_0_99M_0/IP_Test_rst_ps8_0_99M_0_board.xdc] for cell 'IP_Test_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [d:/Xilinx/MemoryTestBlock_example/MemoryTestBlock_example.srcs/sources_1/bd/IP_Test/ip/IP_Test_rst_ps8_0_99M_0/IP_Test_rst_ps8_0_99M_0_board.xdc] for cell 'IP_Test_i/rst_ps8_0_99M/U0'
Parsing XDC File [d:/Xilinx/MemoryTestBlock_example/MemoryTestBlock_example.srcs/sources_1/bd/IP_Test/ip/IP_Test_rst_ps8_0_99M_0/IP_Test_rst_ps8_0_99M_0.xdc] for cell 'IP_Test_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [d:/Xilinx/MemoryTestBlock_example/MemoryTestBlock_example.srcs/sources_1/bd/IP_Test/ip/IP_Test_rst_ps8_0_99M_0/IP_Test_rst_ps8_0_99M_0.xdc] for cell 'IP_Test_i/rst_ps8_0_99M/U0'
Parsing XDC File [d:/Xilinx/MemoryTestBlock_example/MemoryTestBlock_example.srcs/sources_1/bd/IP_Test/ip/IP_Test_auto_ds_0/IP_Test_auto_ds_0_clocks.xdc] for cell 'IP_Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [d:/Xilinx/MemoryTestBlock_example/MemoryTestBlock_example.srcs/sources_1/bd/IP_Test/ip/IP_Test_auto_ds_0/IP_Test_auto_ds_0_clocks.xdc] for cell 'IP_Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'IP_Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'IP_Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'IP_Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'IP_Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'IP_Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'IP_Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 55 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1546.070 ; gain = 653.000
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1546.070 ; gain = 0.000

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 34 inverter(s) to 1106 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8e8e4a8d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1553.148 ; gain = 7.078
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 11b7ddaa4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.148 ; gain = 7.078
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 20 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7d33ad6f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1553.148 ; gain = 7.078
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 507 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 7d33ad6f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1553.148 ; gain = 7.078
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: e33dbc70

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1553.148 ; gain = 7.078
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e33dbc70

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1553.148 ; gain = 7.078
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1553.148 ; gain = 0.000
Ending Logic Optimization Task | Checksum: e33dbc70

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1553.148 ; gain = 7.078

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e33dbc70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1553.148 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1553.148 ; gain = 7.078
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/MemoryTestBlock_example/MemoryTestBlock_example.runs/impl_1/IP_Test_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.148 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file IP_Test_wrapper_drc_opted.rpt -pb IP_Test_wrapper_drc_opted.pb -rpx IP_Test_wrapper_drc_opted.rpx
Command: report_drc -file IP_Test_wrapper_drc_opted.rpt -pb IP_Test_wrapper_drc_opted.pb -rpx IP_Test_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Xilinx/MemoryTestBlock_example/MemoryTestBlock_example.runs/impl_1/IP_Test_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2532.816 ; gain = 979.668
Command: place_design -directive WLDrivenBlockPlacement
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'WLDrivenBlockPlacement' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2573.289 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 55356808

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2573.289 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2573.289 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bcf0e91a

Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 3490.680 ; gain = 917.391

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1237eff90

Time (s): cpu = 00:00:52 ; elapsed = 00:00:49 . Memory (MB): peak = 3490.680 ; gain = 917.391

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1237eff90

Time (s): cpu = 00:00:52 ; elapsed = 00:00:49 . Memory (MB): peak = 3490.680 ; gain = 917.391
Phase 1 Placer Initialization | Checksum: 1237eff90

Time (s): cpu = 00:00:52 ; elapsed = 00:00:49 . Memory (MB): peak = 3490.680 ; gain = 917.391

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1420f1d13

Time (s): cpu = 00:00:55 ; elapsed = 00:00:51 . Memory (MB): peak = 3490.680 ; gain = 917.391

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 3490.680 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 11f89ae30

Time (s): cpu = 00:01:22 ; elapsed = 00:01:10 . Memory (MB): peak = 3490.680 ; gain = 917.391
Phase 2 Global Placement | Checksum: 111b2626b

Time (s): cpu = 00:01:23 ; elapsed = 00:01:11 . Memory (MB): peak = 3490.680 ; gain = 917.391

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 111b2626b

Time (s): cpu = 00:01:23 ; elapsed = 00:01:11 . Memory (MB): peak = 3490.680 ; gain = 917.391

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d9878141

Time (s): cpu = 00:01:29 ; elapsed = 00:01:16 . Memory (MB): peak = 3490.680 ; gain = 917.391

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f43f56ed

Time (s): cpu = 00:01:30 ; elapsed = 00:01:16 . Memory (MB): peak = 3490.680 ; gain = 917.391

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f43f56ed

Time (s): cpu = 00:01:30 ; elapsed = 00:01:16 . Memory (MB): peak = 3490.680 ; gain = 917.391

Phase 3.5 Small Shape Clustering
Phase 3.5 Small Shape Clustering | Checksum: 1093565dc

Time (s): cpu = 00:01:32 ; elapsed = 00:01:18 . Memory (MB): peak = 3490.680 ; gain = 917.391

Phase 3.6 DP Optimization
Phase 3.6 DP Optimization | Checksum: 16fee85e6

Time (s): cpu = 00:01:47 ; elapsed = 00:01:29 . Memory (MB): peak = 3490.680 ; gain = 917.391

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: e10bd8cc

Time (s): cpu = 00:01:48 ; elapsed = 00:01:29 . Memory (MB): peak = 3490.680 ; gain = 917.391

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: ed3703b4

Time (s): cpu = 00:01:49 ; elapsed = 00:01:30 . Memory (MB): peak = 3490.680 ; gain = 917.391

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: 1fad133d0

Time (s): cpu = 00:01:55 ; elapsed = 00:01:33 . Memory (MB): peak = 3490.680 ; gain = 917.391

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: 1389b3e55

Time (s): cpu = 00:01:57 ; elapsed = 00:01:35 . Memory (MB): peak = 3490.680 ; gain = 917.391

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: 1389b3e55

Time (s): cpu = 00:01:57 ; elapsed = 00:01:36 . Memory (MB): peak = 3490.680 ; gain = 917.391
Phase 3 Detail Placement | Checksum: 1389b3e55

Time (s): cpu = 00:01:57 ; elapsed = 00:01:36 . Memory (MB): peak = 3490.680 ; gain = 917.391

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 19c8956ce

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 19c8956ce

Time (s): cpu = 00:02:09 ; elapsed = 00:01:44 . Memory (MB): peak = 3490.680 ; gain = 917.391
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.558. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1670e9e01

Time (s): cpu = 00:02:10 ; elapsed = 00:01:44 . Memory (MB): peak = 3490.680 ; gain = 917.391
Phase 4.1 Post Commit Optimization | Checksum: 1670e9e01

Time (s): cpu = 00:02:10 ; elapsed = 00:01:44 . Memory (MB): peak = 3490.680 ; gain = 917.391

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1670e9e01

Time (s): cpu = 00:02:10 ; elapsed = 00:01:45 . Memory (MB): peak = 3490.680 ; gain = 917.391

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 213e00b19

Time (s): cpu = 00:02:13 ; elapsed = 00:01:47 . Memory (MB): peak = 3490.680 ; gain = 917.391

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 24997161a

Time (s): cpu = 00:02:13 ; elapsed = 00:01:47 . Memory (MB): peak = 3490.680 ; gain = 917.391
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24997161a

Time (s): cpu = 00:02:13 ; elapsed = 00:01:47 . Memory (MB): peak = 3490.680 ; gain = 917.391
Ending Placer Task | Checksum: 1aaa792bf

Time (s): cpu = 00:02:13 ; elapsed = 00:01:47 . Memory (MB): peak = 3490.680 ; gain = 917.391
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:22 ; elapsed = 00:01:53 . Memory (MB): peak = 3490.680 ; gain = 957.863
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3490.680 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/MemoryTestBlock_example/MemoryTestBlock_example.runs/impl_1/IP_Test_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3490.680 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file IP_Test_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 3490.680 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file IP_Test_wrapper_utilization_placed.rpt -pb IP_Test_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3490.680 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file IP_Test_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 3490.680 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3490.680 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3490.680 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/MemoryTestBlock_example/MemoryTestBlock_example.runs/impl_1/IP_Test_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3490.680 ; gain = 0.000
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 239b87b3 ConstDB: 0 ShapeSum: da3a9df4 RouteDB: acd16d18

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 876680cb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 3731.137 ; gain = 0.000
Post Restoration Checksum: NetGraph: e34aefec NumContArr: 83dc4eba Constraints: 506b2e3f Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b7926ce5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 3731.137 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b7926ce5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 3731.137 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b7926ce5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 3731.137 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 7f49deef

Time (s): cpu = 00:00:35 ; elapsed = 00:00:28 . Memory (MB): peak = 3731.137 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: e7a01395

Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 3731.137 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.618  | TNS=0.000  | WHS=-0.049 | THS=-14.940|

Phase 2 Router Initialization | Checksum: 16adad040

Time (s): cpu = 00:00:55 ; elapsed = 00:00:39 . Memory (MB): peak = 3731.137 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1711a741f

Time (s): cpu = 00:01:02 ; elapsed = 00:00:44 . Memory (MB): peak = 3731.137 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3502
 Number of Nodes with overlaps = 234
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.830  | TNS=0.000  | WHS=-0.008 | THS=-0.040 |

Phase 4.1 Global Iteration 0 | Checksum: 1ce7772cf

Time (s): cpu = 00:01:35 ; elapsed = 00:01:02 . Memory (MB): peak = 3731.137 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1ba2463a5

Time (s): cpu = 00:01:36 ; elapsed = 00:01:02 . Memory (MB): peak = 3731.137 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1ba2463a5

Time (s): cpu = 00:01:36 ; elapsed = 00:01:02 . Memory (MB): peak = 3731.137 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1fe857611

Time (s): cpu = 00:01:41 ; elapsed = 00:01:06 . Memory (MB): peak = 3731.137 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.830  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1fe857611

Time (s): cpu = 00:01:42 ; elapsed = 00:01:06 . Memory (MB): peak = 3731.137 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fe857611

Time (s): cpu = 00:01:42 ; elapsed = 00:01:06 . Memory (MB): peak = 3731.137 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1fe857611

Time (s): cpu = 00:01:42 ; elapsed = 00:01:06 . Memory (MB): peak = 3731.137 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27208a482

Time (s): cpu = 00:01:46 ; elapsed = 00:01:09 . Memory (MB): peak = 3731.137 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.830  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 24cbf0b79

Time (s): cpu = 00:01:46 ; elapsed = 00:01:09 . Memory (MB): peak = 3731.137 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 24cbf0b79

Time (s): cpu = 00:01:46 ; elapsed = 00:01:09 . Memory (MB): peak = 3731.137 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.29691 %
  Global Horizontal Routing Utilization  = 4.81079 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1cb09ccf6

Time (s): cpu = 00:01:47 ; elapsed = 00:01:09 . Memory (MB): peak = 3731.137 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cb09ccf6

Time (s): cpu = 00:01:47 ; elapsed = 00:01:09 . Memory (MB): peak = 3731.137 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cb09ccf6

Time (s): cpu = 00:01:49 ; elapsed = 00:01:12 . Memory (MB): peak = 3731.137 ; gain = 0.000

Phase 10 Route finalize
Phase 10 Route finalize | Checksum: 1cb09ccf6

Time (s): cpu = 00:01:49 ; elapsed = 00:01:12 . Memory (MB): peak = 3731.137 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=4.832  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 11 Post Router Timing | Checksum: 1b43af892

Time (s): cpu = 00:02:00 ; elapsed = 00:01:18 . Memory (MB): peak = 3731.137 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:01 ; elapsed = 00:01:19 . Memory (MB): peak = 3731.137 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:11 ; elapsed = 00:01:25 . Memory (MB): peak = 3731.137 ; gain = 240.457
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3731.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/MemoryTestBlock_example/MemoryTestBlock_example.runs/impl_1/IP_Test_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3731.137 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file IP_Test_wrapper_drc_routed.rpt -pb IP_Test_wrapper_drc_routed.pb -rpx IP_Test_wrapper_drc_routed.rpx
Command: report_drc -file IP_Test_wrapper_drc_routed.rpt -pb IP_Test_wrapper_drc_routed.pb -rpx IP_Test_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Xilinx/MemoryTestBlock_example/MemoryTestBlock_example.runs/impl_1/IP_Test_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3767.469 ; gain = 36.332
INFO: [runtcl-4] Executing : report_methodology -file IP_Test_wrapper_methodology_drc_routed.rpt -pb IP_Test_wrapper_methodology_drc_routed.pb -rpx IP_Test_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file IP_Test_wrapper_methodology_drc_routed.rpt -pb IP_Test_wrapper_methodology_drc_routed.pb -rpx IP_Test_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Xilinx/MemoryTestBlock_example/MemoryTestBlock_example.runs/impl_1/IP_Test_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 3767.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file IP_Test_wrapper_power_routed.rpt -pb IP_Test_wrapper_power_summary_routed.pb -rpx IP_Test_wrapper_power_routed.rpx
Command: report_power -file IP_Test_wrapper_power_routed.rpt -pb IP_Test_wrapper_power_summary_routed.pb -rpx IP_Test_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
87 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3767.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file IP_Test_wrapper_route_status.rpt -pb IP_Test_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file IP_Test_wrapper_timing_summary_routed.rpt -pb IP_Test_wrapper_timing_summary_routed.pb -rpx IP_Test_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file IP_Test_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file IP_Test_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3767.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file IP_Test_wrapper_bus_skew_routed.rpt -pb IP_Test_wrapper_bus_skew_routed.pb -rpx IP_Test_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3767.469 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/MemoryTestBlock_example/MemoryTestBlock_example.runs/impl_1/IP_Test_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3767.469 ; gain = 0.000
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file IP_Test_wrapper_timing_summary_postroute_physopted.rpt -pb IP_Test_wrapper_timing_summary_postroute_physopted.pb -rpx IP_Test_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file IP_Test_wrapper_bus_skew_postroute_physopted.rpt -pb IP_Test_wrapper_bus_skew_postroute_physopted.pb -rpx IP_Test_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force IP_Test_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 63 net(s) have no routable loads. The problem bus(es) and/or net(s) are IP_Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, IP_Test_i/MemoryTestBlock_2/inst/nolabel_line179/read_commands_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, IP_Test_i/MemoryTestBlock_0/inst/nolabel_line179/read_commands_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, IP_Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, IP_Test_i/MemoryTestBlock_1/inst/nolabel_line179/read_commands_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, IP_Test_i/MemoryTestBlock_0/inst/nolabel_line179/write_commands_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, IP_Test_i/MemoryTestBlock_1/inst/nolabel_line179/write_commands_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, IP_Test_i/MemoryTestBlock_3/inst/nolabel_line179/read_commands_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, IP_Test_i/MemoryTestBlock_3/inst/nolabel_line179/write_commands_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, IP_Test_i/MemoryTestBlock_2/inst/nolabel_line179/write_commands_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, IP_Test_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, IP_Test_i/MemoryTestBlock_2/inst/nolabel_line179/read_commands_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, IP_Test_i/MemoryTestBlock_1/inst/nolabel_line179/write_commands_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, IP_Test_i/MemoryTestBlock_1/inst/nolabel_line179/read_commands_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, IP_Test_i/MemoryTestBlock_0/inst/nolabel_line179/read_commands_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i... and (the first 15 of 63 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./IP_Test_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3850.031 ; gain = 82.563
INFO: [Common 17-206] Exiting Vivado at Wed Oct 16 14:52:56 2019...
