v 3
file . "and_gate.vhdl" "20210701134052.000" "20210701191221.432":
  entity and_gate at 1( 0) + 0 on 13;
  architecture rtl of and_gate at 10( 150) + 0 on 14;
file . "and_gate_tb.vhdl" "20210701134848.000" "20210701191904.868":
  entity and_gate_tb at 1( 0) + 0 on 17;
  architecture tb of and_gate_tb at 11( 120) + 0 on 18;
