/*
 **************************************************************************
 * Copyright (c) 2016-2017 The Linux Foundation. All rights reserved.
 *
 * Permission to use, copy, modify, and/or distribute this software for
 * any purpose with or without fee is hereby granted, provided that the
 * above copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT
 * OF OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 **************************************************************************
 */

#include <common.h>
#include <net.h>
#include <asm-generic/errno.h>
#include <asm/io.h>
#include <malloc.h>
#include <phy.h>
#include <net.h>
#include <miiphy.h>

#define IPQ807X_PPE_BASE_ADDR			0x3a000000
#define IPQ807X_PPE_REG_SIZE			0x1000000

#define IPQ807X_PPE_IPE_L3_BASE_ADDR		0x200000
#define IPQ807X_PPE_L3_VP_PORT_TBL_ADDR		(IPQ807X_PPE_IPE_L3_BASE_ADDR + 0x1000)
#define IPQ807X_PPE_L3_VP_PORT_TBL_INC		0x10

#define IPQ807X_PPE_QUEUE_MANAGER_BASE_ADDR	0x800000
#define IPQ807X_PPE_UCAST_QUEUE_MAP_TBL_ADDR	0x10000
#define IPQ807X_PPE_UCAST_QUEUE_MAP_TBL_INC	0x10
#define IPQ807X_PPE_QM_UQM_TBL			(IPQ807X_PPE_QUEUE_MANAGER_BASE_ADDR +\
					 IPQ807X_PPE_UCAST_QUEUE_MAP_TBL_ADDR)
#define IPQ807X_PPE_UCAST_PRIORITY_MAP_TBL_ADDR	0x42000
#define IPQ807X_PPE_QM_UPM_TBL			(IPQ807X_PPE_QUEUE_MANAGER_BASE_ADDR +\
					 IPQ807X_PPE_UCAST_PRIORITY_MAP_TBL_ADDR)

#define IPQ807X_PPE_STP_BASE			0x060100
#define IPQ807X_PPE_MAC_ENABLE			0x001000
#define IPQ807X_PPE_MAC_SPEED			0x001004
#define IPQ807X_PPE_MAC_MIB_CTL			0x001034

#define IPQ807X_PPE_TRAFFIC_MANAGER_BASE_ADDR	0x400000

#define IPQ807X_PPE_L0_FLOW_PORT_MAP_TBL_ADDR	0x8000
#define IPQ807X_PPE_L0_FLOW_PORT_MAP_TBL_INC	0x10
#define IPQ807X_PPE_L0_FLOW_PORT_MAP_TBL	(IPQ807X_PPE_TRAFFIC_MANAGER_BASE_ADDR +\
					 IPQ807X_PPE_L0_FLOW_PORT_MAP_TBL_ADDR)

#define IPQ807X_PPE_L0_FLOW_MAP_TBL_ADDR	0x2000
#define IPQ807X_PPE_L0_FLOW_MAP_TBL_INC		0x10
#define IPQ807X_PPE_L0_FLOW_MAP_TBL		(IPQ807X_PPE_TRAFFIC_MANAGER_BASE_ADDR +\
					 IPQ807X_PPE_L0_FLOW_MAP_TBL_ADDR)

#define IPQ807X_PPE_L1_FLOW_PORT_MAP_TBL_ADDR	0x46000
#define IPQ807X_PPE_L1_FLOW_PORT_MAP_TBL_INC	0x10
#define IPQ807X_PPE_L1_FLOW_PORT_MAP_TBL	(IPQ807X_PPE_TRAFFIC_MANAGER_BASE_ADDR +\
					 IPQ807X_PPE_L1_FLOW_PORT_MAP_TBL_ADDR)

#define IPQ807X_PPE_L1_FLOW_MAP_TBL_ADDR	0x40000
#define IPQ807X_PPE_L1_FLOW_MAP_TBL_INC		0x10
#define IPQ807X_PPE_L1_FLOW_MAP_TBL		(IPQ807X_PPE_TRAFFIC_MANAGER_BASE_ADDR +\
					 IPQ807X_PPE_L1_FLOW_MAP_TBL_ADDR)

#define IPQ807X_PPE_L0_C_SP_CFG_TBL_ADDR	0x4000
#define IPQ807X_PPE_L0_C_SP_CFG_TBL		(IPQ807X_PPE_TRAFFIC_MANAGER_BASE_ADDR +\
					 IPQ807X_PPE_L0_C_SP_CFG_TBL_ADDR)

#define IPQ807X_PPE_L1_C_SP_CFG_TBL_ADDR	0x42000
#define IPQ807X_PPE_L1_C_SP_CFG_TBL		(IPQ807X_PPE_TRAFFIC_MANAGER_BASE_ADDR +\
					 IPQ807X_PPE_L1_C_SP_CFG_TBL_ADDR)

#define IPQ807X_PPE_L0_E_SP_CFG_TBL_ADDR	0x6000
#define IPQ807X_PPE_L0_E_SP_CFG_TBL		(IPQ807X_PPE_TRAFFIC_MANAGER_BASE_ADDR +\
					 IPQ807X_PPE_L0_E_SP_CFG_TBL_ADDR)

#define IPQ807X_PPE_L1_E_SP_CFG_TBL_ADDR		0x44000
#define IPQ807X_PPE_L1_E_SP_CFG_TBL		(IPQ807X_PPE_TRAFFIC_MANAGER_BASE_ADDR +\
					 IPQ807X_PPE_L1_E_SP_CFG_TBL_ADDR)

#define IPQ807X_PPE_FPGA_GPIO_BASE_ADDR		0x01008000

#define IPQ807X_PPE_MAC_PORT_MUX_OFFSET		0x10
#define IPQ807X_PPE_FPGA_GPIO_OFFSET		0xc000
#define IPQ807X_PPE_FPGA_SCHED_OFFSET		0x47a000
#define IPQ807X_PPE_TDM_CFG_DEPTH_OFFSET	0xb000
#define IPQ807X_PPE_TDM_SCHED_DEPTH_OFFSET	0x400000
#define IPQ807X_PPE_PORT_BRIDGE_CTRL_OFFSET	0x060300

#define IPQ807X_PPE_TDM_CFG_DEPTH_VAL		0x80000064
#define IPQ807X_PPE_MAC_PORT_MUX_OFFSET_VAL	0x15
#define IPQ807X_PPE_TDM_SCHED_DEPTH_VAL		0x32
#define IPQ807X_PPE_TDM_CFG_VALID		0x20
#define IPQ807X_PPE_TDM_CFG_DIR_INGRESS		0x0
#define IPQ807X_PPE_TDM_CFG_DIR_EGRESS		0x10
#define IPQ807X_PPE_PORT_EDMA			0x0
#define IPQ807X_PPE_PORT_QCOM1			0x1
#define IPQ807X_PPE_PORT_QCOM2			0x2
#define IPQ807X_PPE_PORT_QCOM3			0x3
#define IPQ807X_PPE_PORT_QCOM4			0x4
#define IPQ807X_PPE_PORT_XGMAC1			0x5
#define IPQ807X_PPE_PORT_XGMAC2			0x6
#define IPQ807X_PPE_PORT_CRYPTO1		0x7
#define IPQ807X_PPE_PORT_BRIDGE_CTRL_PROMISC_EN	0x20000
#define IPQ807X_PPE_PORT_BRIDGE_CTRL_TXMAC_EN	0x10000
#define IPQ807X_PPE_PORT_BRIDGE_CTRL_PORT_ISOLATION_BMP	0x7f00
#define IPQ807X_PPE_PORT_BRIDGE_CTRL_STATION_LRN_EN	0x8
#define IPQ807X_PPE_PORT_BRIDGE_CTRL_NEW_ADDR_LRN_EN	0x1

#define IPQ807X_PPE_PORT_EDMA_BITPOS		0x1
#define IPQ807X_PPE_PORT_QCOM1_BITPOS		(1 << IPQ807X_PPE_PORT_QCOM1)
#define IPQ807X_PPE_PORT_QCOM2_BITPOS		(1 << IPQ807X_PPE_PORT_QCOM2)
#define IPQ807X_PPE_PORT_QCOM3_BITPOS		(1 << IPQ807X_PPE_PORT_QCOM3)
#define IPQ807X_PPE_PORT_QCOM4_BITPOS		(1 << IPQ807X_PPE_PORT_QCOM4)
#define IPQ807X_PPE_PORT_XGMAC1_BITPOS		(1 << IPQ807X_PPE_PORT_XGMAC1)
#define IPQ807X_PPE_PORT_XGMAC2_BITPOS		(1 << IPQ807X_PPE_PORT_XGMAC2)
#define IPQ807X_PPE_PORT_CRYPTO1_BITPOS		(1 << IPQ807X_PPE_PORT_CRYPTO1)

