{"Source Block": ["oh/elink/hdl/erx_clocks.v@69:79@HdlIdDef", "   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   wire        pll_locked_sync;     \n   reg [2:0]   reset_state;\n   wire        pll_reset;\n   reg \t       rx_nreset;\n   \n   //Reset \n   assign rx_nreset_in  =  sys_nreset & tx_active;   \n   \n   //wrap around counter that generates a 1 cycle heartbeat       \n"], "Clone Blocks": [["oh/elink/hdl/erx_clocks.v@64:74", "   \n   //###########################\n   // RESET STATE MACHINE\n   //###########################\n  \n   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   wire        pll_locked_sync;     \n   reg [2:0]   reset_state;\n   wire        pll_reset;\n   reg \t       rx_nreset;\n"], ["oh/elink/hdl/erx_clocks.v@65:75", "   //###########################\n   // RESET STATE MACHINE\n   //###########################\n  \n   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   wire        pll_locked_sync;     \n   reg [2:0]   reset_state;\n   wire        pll_reset;\n   reg \t       rx_nreset;\n   \n"], ["oh/elink/hdl/erx_clocks.v@66:76", "   // RESET STATE MACHINE\n   //###########################\n  \n   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   wire        pll_locked_sync;     \n   reg [2:0]   reset_state;\n   wire        pll_reset;\n   reg \t       rx_nreset;\n   \n   //Reset \n"], ["oh/elink/hdl/erx_clocks.v@67:77", "   //###########################\n  \n   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   wire        pll_locked_sync;     \n   reg [2:0]   reset_state;\n   wire        pll_reset;\n   reg \t       rx_nreset;\n   \n   //Reset \n   assign rx_nreset_in  =  sys_nreset & tx_active;   \n"], ["oh/elink/hdl/erx_clocks.v@68:78", "  \n   reg [RCW:0] reset_counter = 'b0; //works b/c of free running counter!\n   reg \t       heartbeat;   \n   wire        pll_locked_sync;     \n   reg [2:0]   reset_state;\n   wire        pll_reset;\n   reg \t       rx_nreset;\n   \n   //Reset \n   assign rx_nreset_in  =  sys_nreset & tx_active;   \n   \n"], ["oh/elink/hdl/erx_clocks.v@72:82", "   reg [2:0]   reset_state;\n   wire        pll_reset;\n   reg \t       rx_nreset;\n   \n   //Reset \n   assign rx_nreset_in  =  sys_nreset & tx_active;   \n   \n   //wrap around counter that generates a 1 cycle heartbeat       \n   always @ (posedge sys_clk)\n     begin\n\treset_counter[RCW-1:0] <= reset_counter[RCW-1:0]+1'b1;\n"]], "Diff Content": {"Delete": [], "Add": [[74, "   wire        pll_locked;\n"]]}}