Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Sep 25 18:07:39 2018
| Host         : ubuntu running 64-bit Ubuntu 18.04 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file mp1a_hardware_wrapper_timing_summary_routed.rpt -rpx mp1a_hardware_wrapper_timing_summary_routed.rpx
| Design       : mp1a_hardware_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 448 register/latch pins with no clock driven by root clock pin: mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1344 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.230        0.000                      0                 3206        0.046        0.000                      0                 3206        4.020        0.000                       0                  1784  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
BRAM_CLK    {0.000 5.000}      10.000          100.000         
PL_CLK      {0.000 5.000}      10.000          100.000         
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BRAM_CLK            2.230        0.000                      0                 1208        0.091        0.000                      0                 1208        4.500        0.000                       0                   811  
PL_CLK                                                                                                                                                          7.845        0.000                       0                     1  
clk_fpga_0          2.942        0.000                      0                 1998        0.046        0.000                      0                 1998        4.020        0.000                       0                   972  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BRAM_CLK
  To Clock:  BRAM_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.352ns  (logic 1.324ns (18.009%)  route 6.028ns (81.991%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.655     1.655    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X39Y95         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.456     2.111 r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[24]/Q
                         net (fo=28, routed)          1.402     3.513    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[24]
    SLICE_X37Y86         LUT6 (Prop_lut6_I0_O)        0.124     3.637 r  mp1a_hardware_i/oled_ip_0/inst/Example/i_/current_state[86]_i_248/O
                         net (fo=1, routed)           0.149     3.786    mp1a_hardware_i/oled_ip_0/inst/Example/i_/current_state[86]_i_248_n_0
    SLICE_X37Y86         LUT5 (Prop_lut5_I4_O)        0.124     3.910 r  mp1a_hardware_i/oled_ip_0/inst/Example/i_/current_state[86]_i_192/O
                         net (fo=1, routed)           0.882     4.792    mp1a_hardware_i/oled_ip_0/inst/Example/i_/current_state[86]_i_192_n_0
    SLICE_X35Y88         LUT5 (Prop_lut5_I0_O)        0.124     4.916 r  mp1a_hardware_i/oled_ip_0/inst/Example/i_/current_state[86]_i_111/O
                         net (fo=1, routed)           0.741     5.657    mp1a_hardware_i/oled_ip_0/inst/Example/i_/current_state[86]_i_111_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I5_O)        0.124     5.781 r  mp1a_hardware_i/oled_ip_0/inst/Example/i_/current_state[86]_i_40/O
                         net (fo=2, routed)           0.737     6.518    mp1a_hardware_i/oled_ip_0/inst/Example/i_/current_state[86]_i_40_n_0
    SLICE_X45Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  mp1a_hardware_i/oled_ip_0/inst/Example/i_/current_state[86]_i_11/O
                         net (fo=55, routed)          1.055     7.697    mp1a_hardware_i/oled_ip_0/inst/Example/i_/current_state[86]_i_11_n_0
    SLICE_X37Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.821 r  mp1a_hardware_i/oled_ip_0/inst/Example/i_/current_state[62]_i_1/O
                         net (fo=2, routed)           0.413     8.233    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_3
    SLICE_X37Y92         LUT4 (Prop_lut4_I1_O)        0.124     8.357 r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.649     9.007    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_2
    RAMB18_X2Y36         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.518    11.518    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.114    11.632    
                         clock uncertainty           -0.035    11.597    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.237    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.237    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.086ns  (logic 1.643ns (23.185%)  route 5.443ns (76.815%))
  Logic Levels:           6  (LUT5=4 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.737     1.737    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X12Y22         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.478     2.215 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[25]/Q
                         net (fo=33, routed)          1.966     4.181    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[25]
    SLICE_X2Y15          LUT5 (Prop_lut5_I0_O)        0.321     4.502 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_231/O
                         net (fo=1, routed)           0.290     4.792    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_231_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I4_O)        0.348     5.140 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_164/O
                         net (fo=1, routed)           0.803     5.943    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_164_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124     6.067 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_91/O
                         net (fo=1, routed)           0.445     6.513    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_91_n_0
    SLICE_X3Y15          LUT5 (Prop_lut5_I4_O)        0.124     6.637 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_35/O
                         net (fo=1, routed)           0.434     7.071    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_35_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I4_O)        0.124     7.195 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9/O
                         net (fo=64, routed)          1.505     8.699    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_9_n_0
    SLICE_X17Y22         LUT5 (Prop_lut5_I2_O)        0.124     8.823 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[8]_i_1/O
                         net (fo=1, routed)           0.000     8.823    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[8]_i_1_n_0
    SLICE_X17Y22         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.563    11.563    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X17Y22         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[8]/C
                         clock pessimism              0.115    11.678    
                         clock uncertainty           -0.035    11.643    
    SLICE_X17Y22         FDRE (Setup_fdre_C_D)        0.031    11.674    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         11.674    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 1.450ns (22.305%)  route 5.051ns (77.695%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.737     1.737    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X11Y22         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDSE (Prop_fdse_C_Q)         0.419     2.156 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[6]/Q
                         net (fo=50, routed)          1.212     3.368    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[6]
    SLICE_X14Y23         LUT2 (Prop_lut2_I0_O)        0.328     3.696 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_74/O
                         net (fo=1, routed)           0.802     4.497    mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_74_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I2_O)        0.331     4.828 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_46/O
                         net (fo=1, routed)           0.458     5.287    mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_46_n_0
    SLICE_X16Y21         LUT5 (Prop_lut5_I3_O)        0.124     5.411 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_15/O
                         net (fo=1, routed)           0.427     5.838    mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_15_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.962 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_5/O
                         net (fo=3, routed)           1.184     7.146    mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_5_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.124     7.270 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state[60]_i_1/O
                         net (fo=7, routed)           0.968     8.238    mp1a_hardware_i/oled_ip_0/inst/Init/after_state[60]_i_1_n_0
    SLICE_X12Y21         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.565    11.565    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X12Y21         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[41]/C
                         clock pessimism              0.115    11.680    
                         clock uncertainty           -0.035    11.645    
    SLICE_X12Y21         FDRE (Setup_fdre_C_R)       -0.524    11.121    mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[41]
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.077ns  (logic 1.076ns (15.205%)  route 6.001ns (84.795%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 11.566 - 10.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.740     1.740    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X17Y20         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.456     2.196 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[36]/Q
                         net (fo=29, routed)          2.177     4.373    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[36]
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.124     4.497 f  mp1a_hardware_i/oled_ip_0/inst/Init/temp_spi_en_i_9/O
                         net (fo=3, routed)           0.822     5.319    mp1a_hardware_i/oled_ip_0/inst/Init/temp_spi_en_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I4_O)        0.124     5.443 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_48/O
                         net (fo=1, routed)           0.619     6.062    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_48_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     6.186 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_20/O
                         net (fo=1, routed)           0.446     6.633    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_20_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124     6.757 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_6/O
                         net (fo=64, routed)          1.936     8.693    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_6_n_0
    SLICE_X12Y20         LUT5 (Prop_lut5_I1_O)        0.124     8.817 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[12]_i_1/O
                         net (fo=1, routed)           0.000     8.817    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[12]_i_1_n_0
    SLICE_X12Y20         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.566    11.566    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X12Y20         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[12]/C
                         clock pessimism              0.115    11.681    
                         clock uncertainty           -0.035    11.646    
    SLICE_X12Y20         FDRE (Setup_fdre_C_D)        0.077    11.723    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[12]
  -------------------------------------------------------------------
                         required time                         11.723    
                         arrival time                          -8.817    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.099ns  (logic 1.098ns (15.468%)  route 6.001ns (84.532%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 11.566 - 10.000 ) 
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.740     1.740    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X17Y20         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y20         FDRE (Prop_fdre_C_Q)         0.456     2.196 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[36]/Q
                         net (fo=29, routed)          2.177     4.373    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[36]
    SLICE_X4Y21          LUT5 (Prop_lut5_I1_O)        0.124     4.497 f  mp1a_hardware_i/oled_ip_0/inst/Init/temp_spi_en_i_9/O
                         net (fo=3, routed)           0.822     5.319    mp1a_hardware_i/oled_ip_0/inst/Init/temp_spi_en_i_9_n_0
    SLICE_X4Y22          LUT6 (Prop_lut6_I4_O)        0.124     5.443 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_48/O
                         net (fo=1, routed)           0.619     6.062    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_48_n_0
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.124     6.186 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_20/O
                         net (fo=1, routed)           0.446     6.633    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_20_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I5_O)        0.124     6.757 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_6/O
                         net (fo=64, routed)          1.936     8.693    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[84]_i_6_n_0
    SLICE_X12Y20         LUT5 (Prop_lut5_I1_O)        0.146     8.839 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state[77]_i_1/O
                         net (fo=1, routed)           0.000     8.839    mp1a_hardware_i/oled_ip_0/inst/Init/current_state[77]_i_1_n_0
    SLICE_X12Y20         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.566    11.566    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X12Y20         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[77]/C
                         clock pessimism              0.115    11.681    
                         clock uncertainty           -0.035    11.646    
    SLICE_X12Y20         FDRE (Setup_fdre_C_D)        0.118    11.764    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[77]
  -------------------------------------------------------------------
                         required time                         11.764    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 1.450ns (21.415%)  route 5.321ns (78.585%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.737     1.737    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X11Y22         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDSE (Prop_fdse_C_Q)         0.419     2.156 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[6]/Q
                         net (fo=50, routed)          1.212     3.368    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[6]
    SLICE_X14Y23         LUT2 (Prop_lut2_I0_O)        0.328     3.696 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_74/O
                         net (fo=1, routed)           0.802     4.497    mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_74_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I2_O)        0.331     4.828 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_46/O
                         net (fo=1, routed)           0.458     5.287    mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_46_n_0
    SLICE_X16Y21         LUT5 (Prop_lut5_I3_O)        0.124     5.411 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_15/O
                         net (fo=1, routed)           0.427     5.838    mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_15_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.962 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_5/O
                         net (fo=3, routed)           1.187     7.149    mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_5_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          1.235     8.508    mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X17Y21         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.565    11.565    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X17Y21         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[59]/C
                         clock pessimism              0.115    11.680    
                         clock uncertainty           -0.035    11.645    
    SLICE_X17Y21         FDRE (Setup_fdre_C_CE)      -0.205    11.440    mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[59]
  -------------------------------------------------------------------
                         required time                         11.440    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[69]/CE
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 1.450ns (21.415%)  route 5.321ns (78.585%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.737     1.737    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X11Y22         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDSE (Prop_fdse_C_Q)         0.419     2.156 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[6]/Q
                         net (fo=50, routed)          1.212     3.368    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[6]
    SLICE_X14Y23         LUT2 (Prop_lut2_I0_O)        0.328     3.696 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_74/O
                         net (fo=1, routed)           0.802     4.497    mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_74_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I2_O)        0.331     4.828 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_46/O
                         net (fo=1, routed)           0.458     5.287    mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_46_n_0
    SLICE_X16Y21         LUT5 (Prop_lut5_I3_O)        0.124     5.411 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_15/O
                         net (fo=1, routed)           0.427     5.838    mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_15_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.962 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_5/O
                         net (fo=3, routed)           1.187     7.149    mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_5_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          1.235     8.508    mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X17Y21         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[69]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.565    11.565    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X17Y21         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[69]/C
                         clock pessimism              0.115    11.680    
                         clock uncertainty           -0.035    11.645    
    SLICE_X17Y21         FDRE (Setup_fdre_C_CE)      -0.205    11.440    mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[69]
  -------------------------------------------------------------------
                         required time                         11.440    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.932ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 1.450ns (21.415%)  route 5.321ns (78.585%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 11.565 - 10.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.737     1.737    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X11Y22         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDSE (Prop_fdse_C_Q)         0.419     2.156 f  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[6]/Q
                         net (fo=50, routed)          1.212     3.368    mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg_n_0_[6]
    SLICE_X14Y23         LUT2 (Prop_lut2_I0_O)        0.328     3.696 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_74/O
                         net (fo=1, routed)           0.802     4.497    mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_74_n_0
    SLICE_X15Y22         LUT6 (Prop_lut6_I2_O)        0.331     4.828 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_46/O
                         net (fo=1, routed)           0.458     5.287    mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_46_n_0
    SLICE_X16Y21         LUT5 (Prop_lut5_I3_O)        0.124     5.411 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_15/O
                         net (fo=1, routed)           0.427     5.838    mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_15_n_0
    SLICE_X16Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.962 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_5/O
                         net (fo=3, routed)           1.187     7.149    mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_5_n_0
    SLICE_X7Y18          LUT6 (Prop_lut6_I2_O)        0.124     7.273 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          1.235     8.508    mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_1_n_0
    SLICE_X17Y21         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.565    11.565    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X17Y21         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[8]/C
                         clock pessimism              0.115    11.680    
                         clock uncertainty           -0.035    11.645    
    SLICE_X17Y21         FDRE (Setup_fdre_C_CE)      -0.205    11.440    mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[8]
  -------------------------------------------------------------------
                         required time                         11.440    
                         arrival time                          -8.508    
  -------------------------------------------------------------------
                         slack                                  2.932    

Slack (MET) :             2.992ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_page_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 0.964ns (13.741%)  route 6.051ns (86.259%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 11.655 - 10.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.655     1.655    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X37Y94         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y94         FDRE (Prop_fdre_C_Q)         0.419     2.074 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_page_reg[1]/Q
                         net (fo=118, routed)         4.120     6.194    mp1a_hardware_i/oled_ip_0/inst/Example/temp_page_reg_n_0_[1]
    SLICE_X41Y107        LUT6 (Prop_lut6_I4_O)        0.297     6.491 f  mp1a_hardware_i/oled_ip_0/inst/Example/i_/temp_char[6]_i_16/O
                         net (fo=1, routed)           0.932     7.423    mp1a_hardware_i/oled_ip_0/inst/Example/i_/temp_char[6]_i_16_n_0
    SLICE_X41Y104        LUT6 (Prop_lut6_I4_O)        0.124     7.547 r  mp1a_hardware_i/oled_ip_0/inst/Example/i_/temp_char[6]_i_4/O
                         net (fo=1, routed)           0.999     8.546    mp1a_hardware_i/oled_ip_0/inst/Example/i_/temp_char[6]_i_4_n_0
    SLICE_X45Y104        LUT5 (Prop_lut5_I4_O)        0.124     8.670 r  mp1a_hardware_i/oled_ip_0/inst/Example/i_/temp_char[6]_i_1/O
                         net (fo=1, routed)           0.000     8.670    mp1a_hardware_i/oled_ip_0/inst/Example/current_screen[6]
    SLICE_X45Y104        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.655    11.655    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X45Y104        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[6]/C
                         clock pessimism              0.014    11.669    
                         clock uncertainty           -0.035    11.634    
    SLICE_X45Y104        FDRE (Setup_fdre_C_D)        0.029    11.663    mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[6]
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  2.992    

Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (BRAM_CLK rise@10.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        6.781ns  (logic 1.188ns (17.519%)  route 5.593ns (82.481%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 11.655 - 10.000 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.654     1.654    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X40Y94         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.456     2.110 f  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[53]/Q
                         net (fo=26, routed)          1.869     3.979    mp1a_hardware_i/oled_ip_0/inst/Example/current_state[53]
    SLICE_X35Y87         LUT2 (Prop_lut2_I0_O)        0.152     4.131 r  mp1a_hardware_i/oled_ip_0/inst/Example/i_/temp_spi_en_i_9/O
                         net (fo=2, routed)           0.845     4.976    mp1a_hardware_i/oled_ip_0/inst/Example/i_/temp_spi_en_i_9_n_0
    SLICE_X38Y86         LUT6 (Prop_lut6_I0_O)        0.332     5.308 r  mp1a_hardware_i/oled_ip_0/inst/Example/i_/temp_index[3]_i_9/O
                         net (fo=1, routed)           0.589     5.897    mp1a_hardware_i/oled_ip_0/inst/Example/i_/temp_index[3]_i_9_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.124     6.021 r  mp1a_hardware_i/oled_ip_0/inst/Example/i_/temp_index[3]_i_5/O
                         net (fo=1, routed)           0.948     6.969    mp1a_hardware_i/oled_ip_0/inst/Example/i_/temp_index[3]_i_5_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.093 r  mp1a_hardware_i/oled_ip_0/inst/Example/i_/temp_index[3]_i_1/O
                         net (fo=13, routed)          1.342     8.435    mp1a_hardware_i/oled_ip_0/inst/Example/temp_char
    SLICE_X47Y104        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         1.655    11.655    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X47Y104        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[1]/C
                         clock pessimism              0.014    11.669    
                         clock uncertainty           -0.035    11.634    
    SLICE_X47Y104        FDRE (Setup_fdre_C_CE)      -0.205    11.429    mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[1]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                  2.994    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.178%)  route 0.210ns (59.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.559     0.559    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X35Y90         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[3]/Q
                         net (fo=1, routed)           0.210     0.910    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X2Y36         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.869     0.869    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.635    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.818    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.972%)  route 0.209ns (56.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.559     0.559    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X34Y90         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[8]/Q
                         net (fo=1, routed)           0.209     0.932    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X2Y36         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.869     0.869    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.635    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.818    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.401%)  route 0.242ns (59.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.559     0.559    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X34Y90         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[7]/Q
                         net (fo=1, routed)           0.242     0.965    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y36         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.869     0.869    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.635    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.818    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.601%)  route 0.267ns (65.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.559     0.559    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X35Y90         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[2]/Q
                         net (fo=1, routed)           0.267     0.966    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X2Y36         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.869     0.869    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.635    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.818    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.558     0.558    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X38Y93         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y93         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg[1]/Q
                         net (fo=1, routed)           0.051     0.773    mp1a_hardware_i/oled_ip_0/inst/Example/after_state_reg_n_0_[1]
    SLICE_X39Y93         LUT6 (Prop_lut6_I5_O)        0.045     0.818 r  mp1a_hardware_i/oled_ip_0/inst/Example/i_/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.818    mp1a_hardware_i/oled_ip_0/inst/Example/i_/current_state[1]_i_1_n_0
    SLICE_X39Y93         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.826     0.826    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X39Y93         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[1]/C
                         clock pessimism             -0.255     0.571    
    SLICE_X39Y93         FDRE (Hold_fdre_C_D)         0.091     0.662    mp1a_hardware_i/oled_ip_0/inst/Example/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.614%)  route 0.261ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.559     0.559    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X34Y90         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[6]/Q
                         net (fo=1, routed)           0.261     0.983    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y36         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.869     0.869    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.635    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.818    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.082%)  route 0.114ns (37.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.584     0.584    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X11Y22         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDSE (Prop_fdse_C_Q)         0.141     0.725 r  mp1a_hardware_i/oled_ip_0/inst/Init/current_state_reg[2]/Q
                         net (fo=50, routed)          0.114     0.838    mp1a_hardware_i/oled_ip_0/inst/Init/Q[0]
    SLICE_X10Y22         LUT6 (Prop_lut6_I0_O)        0.045     0.883 r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state[60]_i_2/O
                         net (fo=1, routed)           0.000     0.883    mp1a_hardware_i/oled_ip_0/inst/Init/after_state[60]_i_2_n_0
    SLICE_X10Y22         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.850     0.850    mp1a_hardware_i/oled_ip_0/inst/Init/CLK
    SLICE_X10Y22         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[60]/C
                         clock pessimism             -0.253     0.597    
    SLICE_X10Y22         FDRE (Hold_fdre_C_D)         0.120     0.717    mp1a_hardware_i/oled_ip_0/inst/Init/after_state_reg[60]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.164ns (37.829%)  route 0.270ns (62.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.559     0.559    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X34Y90         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr_reg[4]/Q
                         net (fo=1, routed)           0.270     0.992    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X2Y36         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.869     0.869    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.234     0.635    
    RAMB18_X2Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.818    mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/temp_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.245ns (38.845%)  route 0.386ns (61.155%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.558     0.558    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X41Y96         FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_index_reg[2]/Q
                         net (fo=18, routed)          0.386     1.084    mp1a_hardware_i/oled_ip_0/inst/Example/temp_index[2]
    SLICE_X47Y104        MUXF7 (Prop_muxf7_S_O)       0.085     1.169 r  mp1a_hardware_i/oled_ip_0/inst/Example/i_/temp_char_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     1.169    mp1a_hardware_i/oled_ip_0/inst/Example/i_/temp_char_reg[1]_i_3_n_0
    SLICE_X47Y104        MUXF8 (Prop_muxf8_I1_O)      0.019     1.188 r  mp1a_hardware_i/oled_ip_0/inst/Example/i_/temp_char_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.188    mp1a_hardware_i/oled_ip_0/inst/Example/current_screen[1]
    SLICE_X47Y104        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.912     0.912    mp1a_hardware_i/oled_ip_0/inst/Example/CLK
    SLICE_X47Y104        FDRE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[1]/C
                         clock pessimism             -0.005     0.907    
    SLICE_X47Y104        FDRE (Hold_fdre_C_D)         0.105     1.012    mp1a_hardware_i/oled_ip_0/inst/Example/temp_char_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/current_state_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by BRAM_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             BRAM_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BRAM_CLK rise@0.000ns - BRAM_CLK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.306%)  route 0.099ns (34.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.550     0.550    mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/CLK
    SLICE_X52Y84         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDSE (Prop_fdse_C_Q)         0.141     0.691 r  mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/current_state_reg[0]/Q
                         net (fo=8, routed)           0.099     0.790    mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/current_state_reg_n_0_[0]
    SLICE_X53Y84         LUT5 (Prop_lut5_I0_O)        0.045     0.835 r  mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/current_state[27]_i_2/O
                         net (fo=30, routed)          0.000     0.835    mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/p_1_in[27]
    SLICE_X53Y84         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/current_state_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock BRAM_CLK rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  PL_CLK_IBUF_BUFG_inst/O
                         net (fo=811, routed)         0.816     0.816    mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/CLK
    SLICE_X53Y84         FDSE                                         r  mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/current_state_reg[27]/C
                         clock pessimism             -0.253     0.563    
    SLICE_X53Y84         FDSE (Hold_fdse_C_D)         0.092     0.655    mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/current_state_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BRAM_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PL_CLK_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y36   mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y36   mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X33Y91   mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y101  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[0][9][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y106  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[0][9][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y106  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[1][0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y105  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[1][0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y101  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[1][0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y105  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[1][0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y105  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[1][0][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y91   mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/mp1a_hardware_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_1_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y97   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[1][10][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y97   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[1][10][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y108  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[1][11][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y98   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[3][5][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y94   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[3][5][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y97   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[3][6][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y96   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[3][6][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y104  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[3][7][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y99   mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[3][7][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y106  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[1][0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y105  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[1][0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y105  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[1][0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y105  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[1][0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y103  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[3][5][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y103  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[3][6][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y103  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[3][6][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y104  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[3][7][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y103  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[3][7][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y104  mp1a_hardware_i/oled_ip_0/inst/Example/current_screen_reg[3][8][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  PL_CLK
  To Clock:  PL_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PL_CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PL_CLK }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  PL_CLK_IBUF_BUFG_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 2.875ns (43.171%)  route 3.785ns (56.829%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.844     3.138    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y104        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.055     4.649    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y104        LUT2 (Prop_lut2_I1_O)        0.152     4.801 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          2.104     6.905    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X28Y89         LUT6 (Prop_lut6_I3_O)        0.348     7.253 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     7.253    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[0]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.785 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.785    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.007 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[4]_i_6__0/O[0]
                         net (fo=1, routed)           0.626     8.633    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][0]
    SLICE_X29Y90         LUT3 (Prop_lut3_I0_O)        0.299     8.932 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0/O
                         net (fo=1, routed)           0.000     8.932    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.464 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.464    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.798 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.798    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0_n_6
    SLICE_X29Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.524    12.703    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    12.832    
                         clock uncertainty           -0.154    12.678    
    SLICE_X29Y91         FDRE (Setup_fdre_C_D)        0.062    12.740    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.639ns  (logic 2.854ns (42.992%)  route 3.785ns (57.008%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.844     3.138    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y104        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.055     4.649    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y104        LUT2 (Prop_lut2_I1_O)        0.152     4.801 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          2.104     6.905    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X28Y89         LUT6 (Prop_lut6_I3_O)        0.348     7.253 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     7.253    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[0]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.785 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.785    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.007 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[4]_i_6__0/O[0]
                         net (fo=1, routed)           0.626     8.633    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][0]
    SLICE_X29Y90         LUT3 (Prop_lut3_I0_O)        0.299     8.932 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0/O
                         net (fo=1, routed)           0.000     8.932    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.464 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.464    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.777 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.777    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0_n_4
    SLICE_X29Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.524    12.703    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.129    12.832    
                         clock uncertainty           -0.154    12.678    
    SLICE_X29Y91         FDRE (Setup_fdre_C_D)        0.062    12.740    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -9.777    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             3.037ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 2.780ns (42.349%)  route 3.785ns (57.651%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.844     3.138    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y104        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.055     4.649    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y104        LUT2 (Prop_lut2_I1_O)        0.152     4.801 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          2.104     6.905    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X28Y89         LUT6 (Prop_lut6_I3_O)        0.348     7.253 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     7.253    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[0]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.785 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.785    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.007 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[4]_i_6__0/O[0]
                         net (fo=1, routed)           0.626     8.633    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][0]
    SLICE_X29Y90         LUT3 (Prop_lut3_I0_O)        0.299     8.932 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0/O
                         net (fo=1, routed)           0.000     8.932    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.464 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.464    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.703 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.703    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0_n_5
    SLICE_X29Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.524    12.703    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.129    12.832    
                         clock uncertainty           -0.154    12.678    
    SLICE_X29Y91         FDRE (Setup_fdre_C_D)        0.062    12.740    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                  3.037    

Slack (MET) :             3.053ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 2.764ns (42.208%)  route 3.785ns (57.792%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.844     3.138    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y104        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.055     4.649    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y104        LUT2 (Prop_lut2_I1_O)        0.152     4.801 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          2.104     6.905    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X28Y89         LUT6 (Prop_lut6_I3_O)        0.348     7.253 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     7.253    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[0]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.785 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.785    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.007 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[4]_i_6__0/O[0]
                         net (fo=1, routed)           0.626     8.633    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][0]
    SLICE_X29Y90         LUT3 (Prop_lut3_I0_O)        0.299     8.932 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0/O
                         net (fo=1, routed)           0.000     8.932    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.464 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.464    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.687 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.687    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1__0_n_7
    SLICE_X29Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.524    12.703    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y91         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.129    12.832    
                         clock uncertainty           -0.154    12.678    
    SLICE_X29Y91         FDRE (Setup_fdre_C_D)        0.062    12.740    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -9.687    
  -------------------------------------------------------------------
                         slack                                  3.053    

Slack (MET) :             3.201ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.400ns  (logic 2.615ns (40.862%)  route 3.785ns (59.138%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.844     3.138    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y104        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.055     4.649    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y104        LUT2 (Prop_lut2_I1_O)        0.152     4.801 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          2.104     6.905    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X28Y89         LUT6 (Prop_lut6_I3_O)        0.348     7.253 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     7.253    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[0]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.785 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.785    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.007 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[4]_i_6__0/O[0]
                         net (fo=1, routed)           0.626     8.633    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][0]
    SLICE_X29Y90         LUT3 (Prop_lut3_I0_O)        0.299     8.932 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0/O
                         net (fo=1, routed)           0.000     8.932    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.538 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.538    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_4
    SLICE_X29Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.523    12.702    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X29Y90         FDRE (Setup_fdre_C_D)        0.062    12.739    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.739    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  3.201    

Slack (MET) :             3.211ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 2.603ns (40.736%)  route 3.787ns (59.264%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.844     3.138    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y104        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.055     4.649    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y104        LUT2 (Prop_lut2_I1_O)        0.152     4.801 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          2.104     6.905    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X28Y89         LUT6 (Prop_lut6_I3_O)        0.348     7.253 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     7.253    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[0]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.859 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/O[3]
                         net (fo=1, routed)           0.628     8.487    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_4
    SLICE_X29Y89         LUT5 (Prop_lut5_I4_O)        0.306     8.793 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr[0]_i_7__0/O
                         net (fo=1, routed)           0.000     8.793    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr[0]_i_7__0_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.194 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.194    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.528 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.528    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_6
    SLICE_X29Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.523    12.702    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X29Y90         FDRE (Setup_fdre_C_D)        0.062    12.739    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.739    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  3.211    

Slack (MET) :             3.260ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 2.556ns (40.312%)  route 3.785ns (59.688%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.844     3.138    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y104        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.055     4.649    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y104        LUT2 (Prop_lut2_I1_O)        0.152     4.801 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          2.104     6.905    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X28Y89         LUT6 (Prop_lut6_I3_O)        0.348     7.253 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     7.253    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[0]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.785 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.785    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.007 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[4]_i_6__0/O[0]
                         net (fo=1, routed)           0.626     8.633    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][0]
    SLICE_X29Y90         LUT3 (Prop_lut3_I0_O)        0.299     8.932 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0/O
                         net (fo=1, routed)           0.000     8.932    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5__0_n_0
    SLICE_X29Y90         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.479 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.479    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_5
    SLICE_X29Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.523    12.702    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X29Y90         FDRE (Setup_fdre_C_D)        0.062    12.739    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.739    
                         arrival time                          -9.479    
  -------------------------------------------------------------------
                         slack                                  3.260    

Slack (MET) :             3.322ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.279ns  (logic 2.492ns (39.689%)  route 3.787ns (60.311%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.844     3.138    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y104        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.055     4.649    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y104        LUT2 (Prop_lut2_I1_O)        0.152     4.801 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          2.104     6.905    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X28Y89         LUT6 (Prop_lut6_I3_O)        0.348     7.253 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     7.253    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[0]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     7.859 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/O[3]
                         net (fo=1, routed)           0.628     8.487    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_4
    SLICE_X29Y89         LUT5 (Prop_lut5_I4_O)        0.306     8.793 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr[0]_i_7__0/O
                         net (fo=1, routed)           0.000     8.793    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr[0]_i_7__0_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.194 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.194    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X29Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.417 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.417    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1__0_n_7
    SLICE_X29Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.523    12.702    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X29Y90         FDRE (Setup_fdre_C_D)        0.062    12.739    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.739    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                  3.322    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.315ns  (logic 0.980ns (15.518%)  route 5.335ns (84.482%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.757     3.051    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X19Y49         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.456     3.507 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[2]/Q
                         net (fo=9, routed)           3.516     7.023    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/Q[2]
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.147 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_offset_r[1]_i_2__0/O
                         net (fo=1, routed)           0.263     7.410    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_offset_r[1]_i_2__0_n_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I1_O)        0.124     7.534 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_offset_r[1]_i_1__0/O
                         net (fo=6, routed)           0.901     8.435    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_offset_r_reg[1]
    SLICE_X30Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.559 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/wrap_second_len_r[3]_i_1__0/O
                         net (fo=2, routed)           0.655     9.214    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/D[2]
    SLICE_X31Y85         LUT4 (Prop_lut4_I0_O)        0.152     9.366 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/wrap_cnt_r[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.366    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_1[3]
    SLICE_X31Y85         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.520    12.699    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y85         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.115    12.814    
                         clock uncertainty           -0.154    12.660    
    SLICE_X31Y85         FDRE (Setup_fdre_C_D)        0.075    12.735    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.735    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.476ns  (required time - arrival time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 2.108ns (34.419%)  route 4.017ns (65.581%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.844     3.138    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y104        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y104        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          1.055     4.649    mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X34Y104        LUT2 (Prop_lut2_I1_O)        0.152     4.801 r  mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=13, routed)          2.104     6.905    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X28Y89         LUT6 (Prop_lut6_I3_O)        0.348     7.253 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_18/O
                         net (fo=1, routed)           0.000     7.253    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[3]_0[0]
    SLICE_X28Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.500 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0/O[0]
                         net (fo=1, routed)           0.858     8.358    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_11__0_n_7
    SLICE_X29Y89         LUT5 (Prop_lut5_I4_O)        0.299     8.657 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr[0]_i_10__0/O
                         net (fo=1, routed)           0.000     8.657    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr[0]_i_10__0_n_0
    SLICE_X29Y89         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     9.263 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/axaddr_incr_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     9.263    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/O[3]
    SLICE_X29Y89         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         1.523    12.702    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y89         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    12.831    
                         clock uncertainty           -0.154    12.677    
    SLICE_X29Y89         FDRE (Setup_fdre_C_D)        0.062    12.739    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.739    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  3.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.410%)  route 0.144ns (50.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.641     0.977    mp1a_hardware_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X35Y100        FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  mp1a_hardware_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]/Q
                         net (fo=1, routed)           0.144     1.262    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[22]
    SLICE_X34Y99         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.826     1.192    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y99         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.059     1.216    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.659     0.995    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.246    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X30Y101        SRL16E                                       r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.931     1.297    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        SRL16E                                       r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.289     1.008    
    SLICE_X30Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.191    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.852%)  route 0.173ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.641     0.977    mp1a_hardware_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X35Y100        FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  mp1a_hardware_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]/Q
                         net (fo=1, routed)           0.173     1.291    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[12]
    SLICE_X35Y99         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.826     1.192    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X35Y99         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.070     1.227    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.805%)  route 0.336ns (67.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.573     0.909    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X26Y95         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[8]/Q
                         net (fo=4, routed)           0.336     1.409    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[46][8]
    SLICE_X27Y105        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.929     1.295    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X27Y105        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X27Y105        FDRE (Hold_fdre_C_D)         0.066     1.326    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.226ns (42.645%)  route 0.304ns (57.355%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.574     0.910    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y97         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.128     1.038 f  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[44]/Q
                         net (fo=9, routed)           0.304     1.342    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/Q[39]
    SLICE_X27Y105        LUT5 (Prop_lut5_I2_O)        0.098     1.440 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/wrap_boundary_axaddr_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.440    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[6][1]
    SLICE_X27Y105        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.929     1.295    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X27Y105        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X27Y105        FDRE (Hold_fdre_C_D)         0.091     1.351    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.043%)  route 0.170ns (50.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.639     0.975    mp1a_hardware_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X36Y100        FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  mp1a_hardware_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]/Q
                         net (fo=1, routed)           0.170     1.309    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[26]
    SLICE_X34Y99         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.826     1.192    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y99         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.063     1.220    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.246ns (45.506%)  route 0.295ns (54.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.573     0.909    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X26Y95         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y95         FDRE (Prop_fdre_C_Q)         0.148     1.057 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[9]/Q
                         net (fo=3, routed)           0.295     1.351    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[46][9]
    SLICE_X28Y105        LUT5 (Prop_lut5_I0_O)        0.098     1.449 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1/O
                         net (fo=1, routed)           0.000     1.449    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[9]_i_1_n_0
    SLICE_X28Y105        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.930     1.296    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X28Y105        FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X28Y105        FDRE (Hold_fdre_C_D)         0.092     1.353    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[5].GPIO_DBus_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.557     0.893    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y99         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[5].GPIO_DBus_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G1.READ_REG_GEN[5].GPIO_DBus_i_reg[29]/Q
                         net (fo=1, routed)           0.054     1.088    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GPIO_DBus_i[2]
    SLICE_X36Y99         LUT6 (Prop_lut6_I5_O)        0.045     1.133 r  mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.133    mp1a_hardware_i/axi_gpio_0/U0/ip2bus_data[29]
    SLICE_X36Y99         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.825     1.191    mp1a_hardware_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X36Y99         FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
                         clock pessimism             -0.285     0.906    
    SLICE_X36Y99         FDRE (Hold_fdre_C_D)         0.121     1.027    mp1a_hardware_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[22].GPIO2_DBus_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.639     0.975    mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y101        FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[22].GPIO2_DBus_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  mp1a_hardware_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[22].GPIO2_DBus_i_reg[22]/Q
                         net (fo=1, routed)           0.056     1.172    mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[22].GPIO2_DBus_i_reg
    SLICE_X38Y101        LUT5 (Prop_lut5_I4_O)        0.045     1.217 r  mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[22]_i_1/O
                         net (fo=1, routed)           0.000     1.217    mp1a_hardware_i/axi_gpio_0/U0/ip2bus_data[22]
    SLICE_X38Y101        FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.911     1.277    mp1a_hardware_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X38Y101        FDRE                                         r  mp1a_hardware_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]/C
                         clock pessimism             -0.289     0.988    
    SLICE_X38Y101        FDRE (Hold_fdre_C_D)         0.120     1.108    mp1a_hardware_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.681%)  route 0.117ns (45.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.575     0.911    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.117     1.168    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[11]
    SLICE_X26Y91         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=972, routed)         0.842     1.208    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.059    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mp1a_hardware_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mp1a_hardware_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y104   mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y104   mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y104   mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y104   mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y100   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y96    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y97    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y94    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y94    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[19]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y105   mp1a_hardware_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X32Y105   mp1a_hardware_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y104   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y104   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y104   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y104   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK



