

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_VITIS_LOOP_56_5'
================================================================
* Date:           Thu Feb  1 06:40:22 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.077 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      155|      155|  1.550 us|  1.550 us|  155|  155|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_56_5  |      153|      153|         5|          1|          1|   150|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     60|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      98|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|      98|    146|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_4_1_U11  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln56_fu_124_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln57_1_fu_134_p2  |         +|   0|  0|  14|           9|           9|
    |add_ln57_2_fu_153_p2  |         +|   0|  0|  14|           9|           9|
    |icmp_ln56_fu_118_p2   |      icmp|   0|  0|  15|           8|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  60|          35|          29|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |MatC_BRAM_1_0_fu_48                  |   9|          2|   16|         32|
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_sig_allocacmp_MatC_BRAM_1_0_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_k_1                 |   9|          2|    8|         16|
    |k_fu_52                              |   9|          2|    8|         16|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  54|         12|   50|        100|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |MatC_BRAM_1_0_fu_48               |  16|   0|   16|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln56_reg_204                 |   1|   0|    1|          0|
    |k_fu_52                           |   8|   0|    8|          0|
    |icmp_ln56_reg_204                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  98|  32|   35|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_56_5|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_56_5|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_56_5|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_56_5|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_56_5|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  real_matmul_Pipeline_VITIS_LOOP_56_5|  return value|
|mul_ln57_1                |   in|    9|     ap_none|                            mul_ln57_1|        scalar|
|MatA_BRAM_address0        |  out|    9|   ap_memory|                             MatA_BRAM|         array|
|MatA_BRAM_ce0             |  out|    1|   ap_memory|                             MatA_BRAM|         array|
|MatA_BRAM_q0              |   in|   16|   ap_memory|                             MatA_BRAM|         array|
|zext_ln54                 |   in|    2|     ap_none|                             zext_ln54|        scalar|
|MatB_BRAM_address0        |  out|    9|   ap_memory|                             MatB_BRAM|         array|
|MatB_BRAM_ce0             |  out|    1|   ap_memory|                             MatB_BRAM|         array|
|MatB_BRAM_q0              |   in|   16|   ap_memory|                             MatB_BRAM|         array|
|MatC_BRAM_1_0_out         |  out|   16|      ap_vld|                     MatC_BRAM_1_0_out|       pointer|
|MatC_BRAM_1_0_out_ap_vld  |  out|    1|      ap_vld|                     MatC_BRAM_1_0_out|       pointer|
+--------------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.07>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_0 = alloca i32 1"   --->   Operation 8 'alloca' 'MatC_BRAM_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 9 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln54_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln54"   --->   Operation 10 'read' 'zext_ln54_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mul_ln57_1_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %mul_ln57_1"   --->   Operation 11 'read' 'mul_ln57_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln54_cast = zext i2 %zext_ln54_read"   --->   Operation 12 'zext' 'zext_ln54_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %k"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %MatC_BRAM_1_0"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc77.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%k_1 = load i8 %k" [real_matmul.cpp:56->real_matmul.cpp:28]   --->   Operation 16 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.91ns)   --->   "%icmp_ln56 = icmp_eq  i8 %k_1, i8 150" [real_matmul.cpp:56->real_matmul.cpp:28]   --->   Operation 18 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.91ns)   --->   "%add_ln56 = add i8 %k_1, i8 1" [real_matmul.cpp:56->real_matmul.cpp:28]   --->   Operation 19 'add' 'add_ln56' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc77.i.split, void %for.inc80.i_ifconv.exitStub" [real_matmul.cpp:56->real_matmul.cpp:28]   --->   Operation 20 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i8 %k_1" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 21 'zext' 'zext_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.82ns)   --->   "%add_ln57_1 = add i9 %mul_ln57_1_read, i9 %zext_ln57" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 22 'add' 'add_ln57_1' <Predicate = (!icmp_ln56)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i9 %add_ln57_1" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 23 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%MatA_BRAM_addr = getelementptr i16 %MatA_BRAM, i64 0, i64 %zext_ln57_1" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 24 'getelementptr' 'MatA_BRAM_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %k_1, i1 0" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 25 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.82ns)   --->   "%add_ln57_2 = add i9 %tmp_3, i9 %zext_ln54_cast" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 26 'add' 'add_ln57_2' <Predicate = (!icmp_ln56)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i9 %add_ln57_2" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 27 'zext' 'zext_ln57_2' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%MatB_BRAM_addr = getelementptr i16 %MatB_BRAM, i64 0, i64 %zext_ln57_2" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 28 'getelementptr' 'MatB_BRAM_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%MatA_BRAM_load = load i9 %MatA_BRAM_addr" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 29 'load' 'MatA_BRAM_load' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%MatB_BRAM_load = load i9 %MatB_BRAM_addr" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 30 'load' 'MatB_BRAM_load' <Predicate = (!icmp_ln56)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln56 = store i8 %add_ln56, i8 %k" [real_matmul.cpp:56->real_matmul.cpp:28]   --->   Operation 31 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 32 [1/2] (3.25ns)   --->   "%MatA_BRAM_load = load i9 %MatA_BRAM_addr" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 32 'load' 'MatA_BRAM_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_2 : Operation 33 [1/2] (3.25ns)   --->   "%MatB_BRAM_load = load i9 %MatB_BRAM_addr" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 33 'load' 'MatB_BRAM_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 300> <RAM>
ST_2 : Operation 34 [3/3] (1.05ns) (grouped into DSP with root node add_ln57)   --->   "%mul_ln57 = mul i16 %MatB_BRAM_load, i16 %MatA_BRAM_load" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 34 'mul' 'mul_ln57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 35 [2/3] (1.05ns) (grouped into DSP with root node add_ln57)   --->   "%mul_ln57 = mul i16 %MatB_BRAM_load, i16 %MatA_BRAM_load" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 35 'mul' 'mul_ln57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_0_load = load i16 %MatC_BRAM_1_0" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 36 'load' 'MatC_BRAM_1_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/3] (0.00ns) (grouped into DSP with root node add_ln57)   --->   "%mul_ln57 = mul i16 %MatB_BRAM_load, i16 %MatA_BRAM_load" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 37 'mul' 'mul_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 38 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln57 = add i16 %mul_ln57, i16 %MatC_BRAM_1_0_load" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 38 'add' 'add_ln57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_0_load_1 = load i16 %MatC_BRAM_1_0"   --->   Operation 44 'load' 'MatC_BRAM_1_0_load_1' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %MatC_BRAM_1_0_out, i16 %MatC_BRAM_1_0_load_1"   --->   Operation 45 'write' 'write_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.68>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln42 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 150, i64 150, i64 150" [real_matmul.cpp:42->real_matmul.cpp:28]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [real_matmul.cpp:56->real_matmul.cpp:28]   --->   Operation 40 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln57 = add i16 %mul_ln57, i16 %MatC_BRAM_1_0_load" [real_matmul.cpp:57->real_matmul.cpp:28]   --->   Operation 41 'add' 'add_ln57' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln56 = store i16 %add_ln57, i16 %MatC_BRAM_1_0" [real_matmul.cpp:56->real_matmul.cpp:28]   --->   Operation 42 'store' 'store_ln56' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc77.i" [real_matmul.cpp:56->real_matmul.cpp:28]   --->   Operation 43 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_ln57_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MatA_BRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ zext_ln54]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MatB_BRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ MatC_BRAM_1_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
MatC_BRAM_1_0          (alloca           ) [ 011111]
k                      (alloca           ) [ 010000]
zext_ln54_read         (read             ) [ 000000]
mul_ln57_1_read        (read             ) [ 000000]
zext_ln54_cast         (zext             ) [ 000000]
store_ln0              (store            ) [ 000000]
store_ln0              (store            ) [ 000000]
br_ln0                 (br               ) [ 000000]
k_1                    (load             ) [ 000000]
specpipeline_ln0       (specpipeline     ) [ 000000]
icmp_ln56              (icmp             ) [ 011110]
add_ln56               (add              ) [ 000000]
br_ln56                (br               ) [ 000000]
zext_ln57              (zext             ) [ 000000]
add_ln57_1             (add              ) [ 000000]
zext_ln57_1            (zext             ) [ 000000]
MatA_BRAM_addr         (getelementptr    ) [ 011000]
tmp_3                  (bitconcatenate   ) [ 000000]
add_ln57_2             (add              ) [ 000000]
zext_ln57_2            (zext             ) [ 000000]
MatB_BRAM_addr         (getelementptr    ) [ 011000]
store_ln56             (store            ) [ 000000]
MatA_BRAM_load         (load             ) [ 010110]
MatB_BRAM_load         (load             ) [ 010110]
MatC_BRAM_1_0_load     (load             ) [ 010001]
mul_ln57               (mul              ) [ 010001]
speclooptripcount_ln42 (speclooptripcount) [ 000000]
specloopname_ln56      (specloopname     ) [ 000000]
add_ln57               (add              ) [ 000000]
store_ln56             (store            ) [ 000000]
br_ln56                (br               ) [ 000000]
MatC_BRAM_1_0_load_1   (load             ) [ 000000]
write_ln0              (write            ) [ 000000]
ret_ln0                (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_ln57_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln57_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="MatA_BRAM">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatA_BRAM"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln54">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="MatB_BRAM">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatB_BRAM"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="MatC_BRAM_1_0_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_BRAM_1_0_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="MatC_BRAM_1_0_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MatC_BRAM_1_0/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="k_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="zext_ln54_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="2" slack="0"/>
<pin id="58" dir="0" index="1" bw="2" slack="0"/>
<pin id="59" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln54_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="mul_ln57_1_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="9" slack="0"/>
<pin id="64" dir="0" index="1" bw="9" slack="0"/>
<pin id="65" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln57_1_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln0_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="0" index="2" bw="16" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="MatA_BRAM_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="16" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="9" slack="0"/>
<pin id="79" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatA_BRAM_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="MatB_BRAM_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="9" slack="0"/>
<pin id="86" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MatB_BRAM_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="9" slack="0"/>
<pin id="91" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatA_BRAM_load/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="9" slack="0"/>
<pin id="97" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatB_BRAM_load/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="zext_ln54_cast_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="2" slack="0"/>
<pin id="103" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_cast/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="8" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="k_1_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln56_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln56_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln57_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln57_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln57_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="9" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="tmp_3_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="0"/>
<pin id="147" dir="0" index="1" bw="8" slack="0"/>
<pin id="148" dir="0" index="2" bw="1" slack="0"/>
<pin id="149" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="add_ln57_2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="9" slack="0"/>
<pin id="155" dir="0" index="1" bw="2" slack="0"/>
<pin id="156" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_2/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln57_2_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln56_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="MatC_BRAM_1_0_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="3"/>
<pin id="171" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_BRAM_1_0_load/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln56_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="4"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="MatC_BRAM_1_0_load_1_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="3"/>
<pin id="178" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MatC_BRAM_1_0_load_1/4 "/>
</bind>
</comp>

<comp id="180" class="1007" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="0" index="2" bw="16" slack="0"/>
<pin id="184" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln57/2 add_ln57/4 "/>
</bind>
</comp>

<comp id="189" class="1005" name="MatC_BRAM_1_0_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="MatC_BRAM_1_0 "/>
</bind>
</comp>

<comp id="197" class="1005" name="k_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="204" class="1005" name="icmp_ln56_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="3"/>
<pin id="206" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="208" class="1005" name="MatA_BRAM_addr_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="9" slack="1"/>
<pin id="210" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="MatA_BRAM_addr "/>
</bind>
</comp>

<comp id="213" class="1005" name="MatB_BRAM_addr_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="9" slack="1"/>
<pin id="215" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="MatB_BRAM_addr "/>
</bind>
</comp>

<comp id="218" class="1005" name="MatA_BRAM_load_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="1"/>
<pin id="220" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MatA_BRAM_load "/>
</bind>
</comp>

<comp id="223" class="1005" name="MatB_BRAM_load_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="1"/>
<pin id="225" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MatB_BRAM_load "/>
</bind>
</comp>

<comp id="228" class="1005" name="MatC_BRAM_1_0_load_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="1"/>
<pin id="230" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="MatC_BRAM_1_0_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="46" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="32" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="32" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="75" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="82" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="56" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="115" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="62" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="130" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="134" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="115" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="101" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="153" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="168"><net_src comp="124" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="179"><net_src comp="176" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="185"><net_src comp="95" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="89" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="169" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="188"><net_src comp="180" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="192"><net_src comp="48" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="200"><net_src comp="52" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="207"><net_src comp="118" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="75" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="216"><net_src comp="82" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="221"><net_src comp="89" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="226"><net_src comp="95" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="231"><net_src comp="169" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="180" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: MatC_BRAM_1_0_out | {4 }
 - Input state : 
	Port: real_matmul_Pipeline_VITIS_LOOP_56_5 : mul_ln57_1 | {1 }
	Port: real_matmul_Pipeline_VITIS_LOOP_56_5 : MatA_BRAM | {1 2 }
	Port: real_matmul_Pipeline_VITIS_LOOP_56_5 : zext_ln54 | {1 }
	Port: real_matmul_Pipeline_VITIS_LOOP_56_5 : MatB_BRAM | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		k_1 : 1
		icmp_ln56 : 2
		add_ln56 : 2
		br_ln56 : 3
		zext_ln57 : 2
		add_ln57_1 : 3
		zext_ln57_1 : 4
		MatA_BRAM_addr : 5
		tmp_3 : 2
		add_ln57_2 : 3
		zext_ln57_2 : 4
		MatB_BRAM_addr : 5
		MatA_BRAM_load : 6
		MatB_BRAM_load : 6
		store_ln56 : 3
	State 2
		mul_ln57 : 1
	State 3
	State 4
		add_ln57 : 1
		write_ln0 : 1
	State 5
		store_ln56 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln56_fu_124      |    0    |    0    |    15   |
|    add   |      add_ln57_1_fu_134     |    0    |    0    |    14   |
|          |      add_ln57_2_fu_153     |    0    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln56_fu_118      |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_180         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   |  zext_ln54_read_read_fu_56 |    0    |    0    |    0    |
|          | mul_ln57_1_read_read_fu_62 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_68   |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    zext_ln54_cast_fu_101   |    0    |    0    |    0    |
|   zext   |      zext_ln57_fu_130      |    0    |    0    |    0    |
|          |     zext_ln57_1_fu_140     |    0    |    0    |    0    |
|          |     zext_ln57_2_fu_159     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_3_fu_145        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |    58   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  MatA_BRAM_addr_reg_208  |    9   |
|  MatA_BRAM_load_reg_218  |   16   |
|  MatB_BRAM_addr_reg_213  |    9   |
|  MatB_BRAM_load_reg_223  |   16   |
|MatC_BRAM_1_0_load_reg_228|   16   |
|   MatC_BRAM_1_0_reg_189  |   16   |
|     icmp_ln56_reg_204    |    1   |
|         k_reg_197        |    8   |
+--------------------------+--------+
|           Total          |   91   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_89 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_95 |  p0  |   2  |   9  |   18   ||    9    |
|    grp_fu_180    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_180    |  p1  |   3  |  16  |   48   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   116  ||  6.4713 ||    41   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   58   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   41   |
|  Register |    -   |    -   |   91   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   91   |   99   |
+-----------+--------+--------+--------+--------+
