<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2019.01.10.10:01:23"
 outputDirectory="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CGXFC7D7F31C8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8_H7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PLD_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PLD_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PLD_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PLD_CLK_1_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PLD_CLK_1_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_PLD_CLK_1_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECONFIG_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECONFIG_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_RECONFIG_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="config_tl" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="config_tl_hpg_ctrler"
       direction="input"
       role="hpg_ctrler"
       width="5" />
   <port
       name="config_tl_tl_cfg_ctl"
       direction="output"
       role="tl_cfg_ctl"
       width="32" />
   <port name="config_tl_cpl_err" direction="input" role="cpl_err" width="7" />
   <port
       name="config_tl_tl_cfg_add"
       direction="output"
       role="tl_cfg_add"
       width="4" />
   <port
       name="config_tl_tl_cfg_ctl_wr"
       direction="output"
       role="tl_cfg_ctl_wr"
       width="1" />
   <port
       name="config_tl_tl_cfg_sts_wr"
       direction="output"
       role="tl_cfg_sts_wr"
       width="1" />
   <port
       name="config_tl_tl_cfg_sts"
       direction="output"
       role="tl_cfg_sts"
       width="53" />
   <port
       name="config_tl_cpl_pending"
       direction="input"
       role="cpl_pending"
       width="1" />
  </interface>
  <interface name="coreclkout_hip" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="125000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="coreclkout_hip_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="hip_ctrl" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hip_ctrl_test_in" direction="input" role="test_in" width="32" />
   <port
       name="hip_ctrl_simu_mode_pipe"
       direction="input"
       role="simu_mode_pipe"
       width="1" />
  </interface>
  <interface name="hip_pipe" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="hip_pipe_sim_pipe_pclk_in"
       direction="input"
       role="sim_pipe_pclk_in"
       width="1" />
   <port
       name="hip_pipe_sim_pipe_rate"
       direction="output"
       role="sim_pipe_rate"
       width="2" />
   <port
       name="hip_pipe_sim_ltssmstate"
       direction="output"
       role="sim_ltssmstate"
       width="5" />
   <port
       name="hip_pipe_eidleinfersel0"
       direction="output"
       role="eidleinfersel0"
       width="3" />
   <port
       name="hip_pipe_eidleinfersel1"
       direction="output"
       role="eidleinfersel1"
       width="3" />
   <port
       name="hip_pipe_eidleinfersel2"
       direction="output"
       role="eidleinfersel2"
       width="3" />
   <port
       name="hip_pipe_eidleinfersel3"
       direction="output"
       role="eidleinfersel3"
       width="3" />
   <port
       name="hip_pipe_powerdown0"
       direction="output"
       role="powerdown0"
       width="2" />
   <port
       name="hip_pipe_powerdown1"
       direction="output"
       role="powerdown1"
       width="2" />
   <port
       name="hip_pipe_powerdown2"
       direction="output"
       role="powerdown2"
       width="2" />
   <port
       name="hip_pipe_powerdown3"
       direction="output"
       role="powerdown3"
       width="2" />
   <port
       name="hip_pipe_rxpolarity0"
       direction="output"
       role="rxpolarity0"
       width="1" />
   <port
       name="hip_pipe_rxpolarity1"
       direction="output"
       role="rxpolarity1"
       width="1" />
   <port
       name="hip_pipe_rxpolarity2"
       direction="output"
       role="rxpolarity2"
       width="1" />
   <port
       name="hip_pipe_rxpolarity3"
       direction="output"
       role="rxpolarity3"
       width="1" />
   <port name="hip_pipe_txcompl0" direction="output" role="txcompl0" width="1" />
   <port name="hip_pipe_txcompl1" direction="output" role="txcompl1" width="1" />
   <port name="hip_pipe_txcompl2" direction="output" role="txcompl2" width="1" />
   <port name="hip_pipe_txcompl3" direction="output" role="txcompl3" width="1" />
   <port name="hip_pipe_txdata0" direction="output" role="txdata0" width="8" />
   <port name="hip_pipe_txdata1" direction="output" role="txdata1" width="8" />
   <port name="hip_pipe_txdata2" direction="output" role="txdata2" width="8" />
   <port name="hip_pipe_txdata3" direction="output" role="txdata3" width="8" />
   <port name="hip_pipe_txdatak0" direction="output" role="txdatak0" width="1" />
   <port name="hip_pipe_txdatak1" direction="output" role="txdatak1" width="1" />
   <port name="hip_pipe_txdatak2" direction="output" role="txdatak2" width="1" />
   <port name="hip_pipe_txdatak3" direction="output" role="txdatak3" width="1" />
   <port
       name="hip_pipe_txdetectrx0"
       direction="output"
       role="txdetectrx0"
       width="1" />
   <port
       name="hip_pipe_txdetectrx1"
       direction="output"
       role="txdetectrx1"
       width="1" />
   <port
       name="hip_pipe_txdetectrx2"
       direction="output"
       role="txdetectrx2"
       width="1" />
   <port
       name="hip_pipe_txdetectrx3"
       direction="output"
       role="txdetectrx3"
       width="1" />
   <port
       name="hip_pipe_txelecidle0"
       direction="output"
       role="txelecidle0"
       width="1" />
   <port
       name="hip_pipe_txelecidle1"
       direction="output"
       role="txelecidle1"
       width="1" />
   <port
       name="hip_pipe_txelecidle2"
       direction="output"
       role="txelecidle2"
       width="1" />
   <port
       name="hip_pipe_txelecidle3"
       direction="output"
       role="txelecidle3"
       width="1" />
   <port name="hip_pipe_txswing0" direction="output" role="txswing0" width="1" />
   <port name="hip_pipe_txswing1" direction="output" role="txswing1" width="1" />
   <port name="hip_pipe_txswing2" direction="output" role="txswing2" width="1" />
   <port name="hip_pipe_txswing3" direction="output" role="txswing3" width="1" />
   <port
       name="hip_pipe_txmargin0"
       direction="output"
       role="txmargin0"
       width="3" />
   <port
       name="hip_pipe_txmargin1"
       direction="output"
       role="txmargin1"
       width="3" />
   <port
       name="hip_pipe_txmargin2"
       direction="output"
       role="txmargin2"
       width="3" />
   <port
       name="hip_pipe_txmargin3"
       direction="output"
       role="txmargin3"
       width="3" />
   <port
       name="hip_pipe_txdeemph0"
       direction="output"
       role="txdeemph0"
       width="1" />
   <port
       name="hip_pipe_txdeemph1"
       direction="output"
       role="txdeemph1"
       width="1" />
   <port
       name="hip_pipe_txdeemph2"
       direction="output"
       role="txdeemph2"
       width="1" />
   <port
       name="hip_pipe_txdeemph3"
       direction="output"
       role="txdeemph3"
       width="1" />
   <port
       name="hip_pipe_phystatus0"
       direction="input"
       role="phystatus0"
       width="1" />
   <port
       name="hip_pipe_phystatus1"
       direction="input"
       role="phystatus1"
       width="1" />
   <port
       name="hip_pipe_phystatus2"
       direction="input"
       role="phystatus2"
       width="1" />
   <port
       name="hip_pipe_phystatus3"
       direction="input"
       role="phystatus3"
       width="1" />
   <port name="hip_pipe_rxdata0" direction="input" role="rxdata0" width="8" />
   <port name="hip_pipe_rxdata1" direction="input" role="rxdata1" width="8" />
   <port name="hip_pipe_rxdata2" direction="input" role="rxdata2" width="8" />
   <port name="hip_pipe_rxdata3" direction="input" role="rxdata3" width="8" />
   <port name="hip_pipe_rxdatak0" direction="input" role="rxdatak0" width="1" />
   <port name="hip_pipe_rxdatak1" direction="input" role="rxdatak1" width="1" />
   <port name="hip_pipe_rxdatak2" direction="input" role="rxdatak2" width="1" />
   <port name="hip_pipe_rxdatak3" direction="input" role="rxdatak3" width="1" />
   <port
       name="hip_pipe_rxelecidle0"
       direction="input"
       role="rxelecidle0"
       width="1" />
   <port
       name="hip_pipe_rxelecidle1"
       direction="input"
       role="rxelecidle1"
       width="1" />
   <port
       name="hip_pipe_rxelecidle2"
       direction="input"
       role="rxelecidle2"
       width="1" />
   <port
       name="hip_pipe_rxelecidle3"
       direction="input"
       role="rxelecidle3"
       width="1" />
   <port
       name="hip_pipe_rxstatus0"
       direction="input"
       role="rxstatus0"
       width="3" />
   <port
       name="hip_pipe_rxstatus1"
       direction="input"
       role="rxstatus1"
       width="3" />
   <port
       name="hip_pipe_rxstatus2"
       direction="input"
       role="rxstatus2"
       width="3" />
   <port
       name="hip_pipe_rxstatus3"
       direction="input"
       role="rxstatus3"
       width="3" />
   <port name="hip_pipe_rxvalid0" direction="input" role="rxvalid0" width="1" />
   <port name="hip_pipe_rxvalid1" direction="input" role="rxvalid1" width="1" />
   <port name="hip_pipe_rxvalid2" direction="input" role="rxvalid2" width="1" />
   <port name="hip_pipe_rxvalid3" direction="input" role="rxvalid3" width="1" />
  </interface>
  <interface name="hip_rst" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="hip_rst_reset_status"
       direction="output"
       role="reset_status"
       width="1" />
   <port
       name="hip_rst_serdes_pll_locked"
       direction="output"
       role="serdes_pll_locked"
       width="1" />
   <port
       name="hip_rst_pld_clk_inuse"
       direction="output"
       role="pld_clk_inuse"
       width="1" />
   <port
       name="hip_rst_pld_core_ready"
       direction="input"
       role="pld_core_ready"
       width="1" />
   <port
       name="hip_rst_testin_zero"
       direction="output"
       role="testin_zero"
       width="1" />
  </interface>
  <interface name="hip_serial" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="hip_serial_rx_in0" direction="input" role="rx_in0" width="1" />
   <port name="hip_serial_rx_in1" direction="input" role="rx_in1" width="1" />
   <port name="hip_serial_rx_in2" direction="input" role="rx_in2" width="1" />
   <port name="hip_serial_rx_in3" direction="input" role="rx_in3" width="1" />
   <port name="hip_serial_tx_out0" direction="output" role="tx_out0" width="1" />
   <port name="hip_serial_tx_out1" direction="output" role="tx_out1" width="1" />
   <port name="hip_serial_tx_out2" direction="output" role="tx_out2" width="1" />
   <port name="hip_serial_tx_out3" direction="output" role="tx_out3" width="1" />
  </interface>
  <interface name="hip_status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="hip_status_derr_cor_ext_rcv"
       direction="output"
       role="derr_cor_ext_rcv"
       width="1" />
   <port
       name="hip_status_derr_cor_ext_rpl"
       direction="output"
       role="derr_cor_ext_rpl"
       width="1" />
   <port
       name="hip_status_derr_rpl"
       direction="output"
       role="derr_rpl"
       width="1" />
   <port
       name="hip_status_dlup_exit"
       direction="output"
       role="dlup_exit"
       width="1" />
   <port
       name="hip_status_ltssmstate"
       direction="output"
       role="ltssmstate"
       width="5" />
   <port name="hip_status_ev128ns" direction="output" role="ev128ns" width="1" />
   <port name="hip_status_ev1us" direction="output" role="ev1us" width="1" />
   <port
       name="hip_status_hotrst_exit"
       direction="output"
       role="hotrst_exit"
       width="1" />
   <port
       name="hip_status_int_status"
       direction="output"
       role="int_status"
       width="4" />
   <port name="hip_status_l2_exit" direction="output" role="l2_exit" width="1" />
   <port
       name="hip_status_lane_act"
       direction="output"
       role="lane_act"
       width="4" />
   <port
       name="hip_status_ko_cpl_spc_header"
       direction="output"
       role="ko_cpl_spc_header"
       width="8" />
   <port
       name="hip_status_ko_cpl_spc_data"
       direction="output"
       role="ko_cpl_spc_data"
       width="12" />
  </interface>
  <interface name="hip_status_drv" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="hip_status_drv_derr_cor_ext_rcv"
       direction="input"
       role="derr_cor_ext_rcv"
       width="1" />
   <port
       name="hip_status_drv_derr_cor_ext_rpl"
       direction="input"
       role="derr_cor_ext_rpl"
       width="1" />
   <port
       name="hip_status_drv_derr_rpl"
       direction="input"
       role="derr_rpl"
       width="1" />
   <port
       name="hip_status_drv_dlup_exit"
       direction="input"
       role="dlup_exit"
       width="1" />
   <port
       name="hip_status_drv_ev128ns"
       direction="input"
       role="ev128ns"
       width="1" />
   <port name="hip_status_drv_ev1us" direction="input" role="ev1us" width="1" />
   <port
       name="hip_status_drv_hotrst_exit"
       direction="input"
       role="hotrst_exit"
       width="1" />
   <port
       name="hip_status_drv_int_status"
       direction="input"
       role="int_status"
       width="4" />
   <port
       name="hip_status_drv_l2_exit"
       direction="input"
       role="l2_exit"
       width="1" />
   <port
       name="hip_status_drv_lane_act"
       direction="input"
       role="lane_act"
       width="4" />
   <port
       name="hip_status_drv_ltssmstate"
       direction="input"
       role="ltssmstate"
       width="5" />
   <port
       name="hip_status_drv_ko_cpl_spc_header"
       direction="input"
       role="ko_cpl_spc_header"
       width="8" />
   <port
       name="hip_status_drv_ko_cpl_spc_data"
       direction="input"
       role="ko_cpl_spc_data"
       width="12" />
  </interface>
  <interface name="int_msi" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="int_msi_app_msi_num"
       direction="input"
       role="app_msi_num"
       width="5" />
   <port
       name="int_msi_app_msi_req"
       direction="input"
       role="app_msi_req"
       width="1" />
   <port
       name="int_msi_app_msi_tc"
       direction="input"
       role="app_msi_tc"
       width="3" />
   <port
       name="int_msi_app_msi_ack"
       direction="output"
       role="app_msi_ack"
       width="1" />
   <port
       name="int_msi_app_int_sts"
       direction="input"
       role="app_int_sts"
       width="1" />
  </interface>
  <interface name="lmi" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="lmi_lmi_addr" direction="input" role="lmi_addr" width="12" />
   <port name="lmi_lmi_din" direction="input" role="lmi_din" width="32" />
   <port name="lmi_lmi_rden" direction="input" role="lmi_rden" width="1" />
   <port name="lmi_lmi_wren" direction="input" role="lmi_wren" width="1" />
   <port name="lmi_lmi_ack" direction="output" role="lmi_ack" width="1" />
   <port name="lmi_lmi_dout" direction="output" role="lmi_dout" width="32" />
  </interface>
  <interface name="npor" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="npor_npor" direction="input" role="npor" width="1" />
   <port name="npor_pin_perst" direction="input" role="pin_perst" width="1" />
  </interface>
  <interface name="pld_clk" kind="clock" start="0">
   <property name="clockRate" value="125000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="pld_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="pld_clk_1" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="pld_clk_1_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="power_mngt" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="power_mngt_pm_auxpwr"
       direction="input"
       role="pm_auxpwr"
       width="1" />
   <port name="power_mngt_pm_data" direction="input" role="pm_data" width="10" />
   <port
       name="power_mngt_pme_to_cr"
       direction="input"
       role="pme_to_cr"
       width="1" />
   <port
       name="power_mngt_pm_event"
       direction="input"
       role="pm_event"
       width="1" />
   <port
       name="power_mngt_pme_to_sr"
       direction="output"
       role="pme_to_sr"
       width="1" />
  </interface>
  <interface name="reconfig_clk" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="reconfig_clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reconfig_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port
       name="reconfig_reset_reset_n"
       direction="input"
       role="reset_n"
       width="1" />
  </interface>
  <interface name="refclk" kind="clock" start="0">
   <property name="clockRate" value="100000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="refclk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="rx_bar_be" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="rx_bar_be_rx_st_bar"
       direction="output"
       role="rx_st_bar"
       width="8" />
   <port
       name="rx_bar_be_rx_st_mask"
       direction="input"
       role="rx_st_mask"
       width="1" />
  </interface>
  <interface name="rx_st" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="pld_clk" />
   <property name="associatedReset" value="" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="64" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="3" />
   <property name="symbolsPerBeat" value="1" />
   <port name="rx_st_valid" direction="output" role="valid" width="1" />
   <port
       name="rx_st_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="rx_st_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port name="rx_st_ready" direction="input" role="ready" width="1" />
   <port name="rx_st_error" direction="output" role="error" width="1" />
   <port name="rx_st_data" direction="output" role="data" width="64" />
  </interface>
  <interface name="tx_cred" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tx_cred_tx_cred_datafccp"
       direction="output"
       role="tx_cred_datafccp"
       width="12" />
   <port
       name="tx_cred_tx_cred_datafcnp"
       direction="output"
       role="tx_cred_datafcnp"
       width="12" />
   <port
       name="tx_cred_tx_cred_datafcp"
       direction="output"
       role="tx_cred_datafcp"
       width="12" />
   <port
       name="tx_cred_tx_cred_fchipcons"
       direction="output"
       role="tx_cred_fchipcons"
       width="6" />
   <port
       name="tx_cred_tx_cred_fcinfinite"
       direction="output"
       role="tx_cred_fcinfinite"
       width="6" />
   <port
       name="tx_cred_tx_cred_hdrfccp"
       direction="output"
       role="tx_cred_hdrfccp"
       width="8" />
   <port
       name="tx_cred_tx_cred_hdrfcnp"
       direction="output"
       role="tx_cred_hdrfcnp"
       width="8" />
   <port
       name="tx_cred_tx_cred_hdrfcp"
       direction="output"
       role="tx_cred_hdrfcp"
       width="8" />
  </interface>
  <interface name="tx_fifo" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="tx_fifo_fifo_empty"
       direction="output"
       role="fifo_empty"
       width="1" />
  </interface>
  <interface name="tx_st" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="pld_clk" />
   <property name="associatedReset" value="" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="64" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="3" />
   <property name="symbolsPerBeat" value="1" />
   <port name="tx_st_valid" direction="input" role="valid" width="1" />
   <port
       name="tx_st_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port
       name="tx_st_endofpacket"
       direction="input"
       role="endofpacket"
       width="1" />
   <port name="tx_st_ready" direction="output" role="ready" width="1" />
   <port name="tx_st_error" direction="input" role="error" width="1" />
   <port name="tx_st_data" direction="input" role="data" width="64" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="pcie_phy:1.0:AUTO_DEVICE=5CGXFC7D7F31C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8_H7,AUTO_GENERATION_ID=1547107266,AUTO_PLD_CLK_1_CLOCK_DOMAIN=-1,AUTO_PLD_CLK_1_CLOCK_RATE=-1,AUTO_PLD_CLK_1_RESET_DOMAIN=-1,AUTO_PLD_CLK_CLOCK_DOMAIN=-1,AUTO_PLD_CLK_CLOCK_RATE=-1,AUTO_PLD_CLK_RESET_DOMAIN=-1,AUTO_RECONFIG_CLK_CLOCK_DOMAIN=-1,AUTO_RECONFIG_CLK_CLOCK_RATE=-1,AUTO_RECONFIG_CLK_RESET_DOMAIN=-1,AUTO_REFCLK_CLOCK_DOMAIN=-1,AUTO_REFCLK_CLOCK_RATE=-1,AUTO_REFCLK_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=(alt_xcvr_reconfig:18.0:ber_en=0,device_family=Cyclone V,enable_adce=0,enable_analog=0,enable_ber=0,enable_dcd=0,enable_dcd_power_up=1,enable_dfe=0,enable_eyemon=0,enable_lc=0,enable_mif=0,enable_offset=1,enable_pll=0,gui_cal_status_port=false,gui_enable_pll=0,gui_split_sizes=,number_of_reconfig_interfaces=5)(clock_source:18.0:clockFrequency=100000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_pcie_cv_hip_ast:18.0:ACDS_VERSION_HWTCL=15.0,INTENDED_DEVICE_FAMILY=Cyclone V,advanced_default_parameter_override=0,altpcie_avmm_hwtcl=0,aspm_optionality_hwtcl=true,ast_width_hwtcl=Avalon-ST 64-bit,bar0_64bit_mem_space_0_hwtcl=Enabled,bar0_64bit_mem_space_1_hwtcl=Enabled,bar0_64bit_mem_space_2_hwtcl=Enabled,bar0_64bit_mem_space_3_hwtcl=Enabled,bar0_64bit_mem_space_4_hwtcl=Enabled,bar0_64bit_mem_space_5_hwtcl=Enabled,bar0_64bit_mem_space_6_hwtcl=Enabled,bar0_64bit_mem_space_7_hwtcl=Enabled,bar0_io_space_0_hwtcl=Disabled,bar0_io_space_1_hwtcl=Disabled,bar0_io_space_2_hwtcl=Disabled,bar0_io_space_3_hwtcl=Disabled,bar0_io_space_4_hwtcl=Disabled,bar0_io_space_5_hwtcl=Disabled,bar0_io_space_6_hwtcl=Disabled,bar0_io_space_7_hwtcl=Disabled,bar0_prefetchable_0_hwtcl=Enabled,bar0_prefetchable_1_hwtcl=Enabled,bar0_prefetchable_2_hwtcl=Enabled,bar0_prefetchable_3_hwtcl=Enabled,bar0_prefetchable_4_hwtcl=Enabled,bar0_prefetchable_5_hwtcl=Enabled,bar0_prefetchable_6_hwtcl=Enabled,bar0_prefetchable_7_hwtcl=Enabled,bar0_size_mask_0_hwtcl=7,bar0_size_mask_1_hwtcl=28,bar0_size_mask_2_hwtcl=28,bar0_size_mask_3_hwtcl=28,bar0_size_mask_4_hwtcl=28,bar0_size_mask_5_hwtcl=28,bar0_size_mask_6_hwtcl=28,bar0_size_mask_7_hwtcl=28,bar0_type_0_hwtcl=1,bar0_type_1_hwtcl=1,bar0_type_2_hwtcl=1,bar0_type_3_hwtcl=1,bar0_type_4_hwtcl=1,bar0_type_5_hwtcl=1,bar0_type_6_hwtcl=1,bar0_type_7_hwtcl=1,bar1_io_space_0_hwtcl=Disabled,bar1_io_space_1_hwtcl=Disabled,bar1_io_space_2_hwtcl=Disabled,bar1_io_space_3_hwtcl=Disabled,bar1_io_space_4_hwtcl=Disabled,bar1_io_space_5_hwtcl=Disabled,bar1_io_space_6_hwtcl=Disabled,bar1_io_space_7_hwtcl=Disabled,bar1_prefetchable_0_hwtcl=Disabled,bar1_prefetchable_1_hwtcl=Disabled,bar1_prefetchable_2_hwtcl=Disabled,bar1_prefetchable_3_hwtcl=Disabled,bar1_prefetchable_4_hwtcl=Disabled,bar1_prefetchable_5_hwtcl=Disabled,bar1_prefetchable_6_hwtcl=Disabled,bar1_prefetchable_7_hwtcl=Disabled,bar1_size_mask_0_hwtcl=0,bar1_size_mask_1_hwtcl=0,bar1_size_mask_2_hwtcl=0,bar1_size_mask_3_hwtcl=0,bar1_size_mask_4_hwtcl=0,bar1_size_mask_5_hwtcl=0,bar1_size_mask_6_hwtcl=0,bar1_size_mask_7_hwtcl=0,bar1_type_0_hwtcl=0,bar1_type_1_hwtcl=0,bar1_type_2_hwtcl=0,bar1_type_3_hwtcl=0,bar1_type_4_hwtcl=0,bar1_type_5_hwtcl=0,bar1_type_6_hwtcl=0,bar1_type_7_hwtcl=0,bar2_64bit_mem_space_0_hwtcl=Disabled,bar2_64bit_mem_space_1_hwtcl=Disabled,bar2_64bit_mem_space_2_hwtcl=Disabled,bar2_64bit_mem_space_3_hwtcl=Disabled,bar2_64bit_mem_space_4_hwtcl=Disabled,bar2_64bit_mem_space_5_hwtcl=Disabled,bar2_64bit_mem_space_6_hwtcl=Disabled,bar2_64bit_mem_space_7_hwtcl=Disabled,bar2_io_space_0_hwtcl=Disabled,bar2_io_space_1_hwtcl=Disabled,bar2_io_space_2_hwtcl=Disabled,bar2_io_space_3_hwtcl=Disabled,bar2_io_space_4_hwtcl=Disabled,bar2_io_space_5_hwtcl=Disabled,bar2_io_space_6_hwtcl=Disabled,bar2_io_space_7_hwtcl=Disabled,bar2_prefetchable_0_hwtcl=Disabled,bar2_prefetchable_1_hwtcl=Disabled,bar2_prefetchable_2_hwtcl=Disabled,bar2_prefetchable_3_hwtcl=Disabled,bar2_prefetchable_4_hwtcl=Disabled,bar2_prefetchable_5_hwtcl=Disabled,bar2_prefetchable_6_hwtcl=Disabled,bar2_prefetchable_7_hwtcl=Disabled,bar2_size_mask_0_hwtcl=0,bar2_size_mask_1_hwtcl=0,bar2_size_mask_2_hwtcl=0,bar2_size_mask_3_hwtcl=0,bar2_size_mask_4_hwtcl=0,bar2_size_mask_5_hwtcl=0,bar2_size_mask_6_hwtcl=0,bar2_size_mask_7_hwtcl=0,bar2_type_0_hwtcl=0,bar2_type_1_hwtcl=0,bar2_type_2_hwtcl=0,bar2_type_3_hwtcl=0,bar2_type_4_hwtcl=0,bar2_type_5_hwtcl=0,bar2_type_6_hwtcl=0,bar2_type_7_hwtcl=0,bar3_io_space_0_hwtcl=Disabled,bar3_io_space_1_hwtcl=Disabled,bar3_io_space_2_hwtcl=Disabled,bar3_io_space_3_hwtcl=Disabled,bar3_io_space_4_hwtcl=Disabled,bar3_io_space_5_hwtcl=Disabled,bar3_io_space_6_hwtcl=Disabled,bar3_io_space_7_hwtcl=Disabled,bar3_prefetchable_0_hwtcl=Disabled,bar3_prefetchable_1_hwtcl=Disabled,bar3_prefetchable_2_hwtcl=Disabled,bar3_prefetchable_3_hwtcl=Disabled,bar3_prefetchable_4_hwtcl=Disabled,bar3_prefetchable_5_hwtcl=Disabled,bar3_prefetchable_6_hwtcl=Disabled,bar3_prefetchable_7_hwtcl=Disabled,bar3_size_mask_0_hwtcl=0,bar3_size_mask_1_hwtcl=0,bar3_size_mask_2_hwtcl=0,bar3_size_mask_3_hwtcl=0,bar3_size_mask_4_hwtcl=0,bar3_size_mask_5_hwtcl=0,bar3_size_mask_6_hwtcl=0,bar3_size_mask_7_hwtcl=0,bar3_type_0_hwtcl=0,bar3_type_1_hwtcl=0,bar3_type_2_hwtcl=0,bar3_type_3_hwtcl=0,bar3_type_4_hwtcl=0,bar3_type_5_hwtcl=0,bar3_type_6_hwtcl=0,bar3_type_7_hwtcl=0,bar4_64bit_mem_space_0_hwtcl=Disabled,bar4_64bit_mem_space_1_hwtcl=Disabled,bar4_64bit_mem_space_2_hwtcl=Disabled,bar4_64bit_mem_space_3_hwtcl=Disabled,bar4_64bit_mem_space_4_hwtcl=Disabled,bar4_64bit_mem_space_5_hwtcl=Disabled,bar4_64bit_mem_space_6_hwtcl=Disabled,bar4_64bit_mem_space_7_hwtcl=Disabled,bar4_io_space_0_hwtcl=Disabled,bar4_io_space_1_hwtcl=Disabled,bar4_io_space_2_hwtcl=Disabled,bar4_io_space_3_hwtcl=Disabled,bar4_io_space_4_hwtcl=Disabled,bar4_io_space_5_hwtcl=Disabled,bar4_io_space_6_hwtcl=Disabled,bar4_io_space_7_hwtcl=Disabled,bar4_prefetchable_0_hwtcl=Disabled,bar4_prefetchable_1_hwtcl=Disabled,bar4_prefetchable_2_hwtcl=Disabled,bar4_prefetchable_3_hwtcl=Disabled,bar4_prefetchable_4_hwtcl=Disabled,bar4_prefetchable_5_hwtcl=Disabled,bar4_prefetchable_6_hwtcl=Disabled,bar4_prefetchable_7_hwtcl=Disabled,bar4_size_mask_0_hwtcl=0,bar4_size_mask_1_hwtcl=0,bar4_size_mask_2_hwtcl=0,bar4_size_mask_3_hwtcl=0,bar4_size_mask_4_hwtcl=0,bar4_size_mask_5_hwtcl=0,bar4_size_mask_6_hwtcl=0,bar4_size_mask_7_hwtcl=0,bar4_type_0_hwtcl=0,bar4_type_1_hwtcl=0,bar4_type_2_hwtcl=0,bar4_type_3_hwtcl=0,bar4_type_4_hwtcl=0,bar4_type_5_hwtcl=0,bar4_type_6_hwtcl=0,bar4_type_7_hwtcl=0,bar5_io_space_0_hwtcl=Disabled,bar5_io_space_1_hwtcl=Disabled,bar5_io_space_2_hwtcl=Disabled,bar5_io_space_3_hwtcl=Disabled,bar5_io_space_4_hwtcl=Disabled,bar5_io_space_5_hwtcl=Disabled,bar5_io_space_6_hwtcl=Disabled,bar5_io_space_7_hwtcl=Disabled,bar5_prefetchable_0_hwtcl=Disabled,bar5_prefetchable_1_hwtcl=Disabled,bar5_prefetchable_2_hwtcl=Disabled,bar5_prefetchable_3_hwtcl=Disabled,bar5_prefetchable_4_hwtcl=Disabled,bar5_prefetchable_5_hwtcl=Disabled,bar5_prefetchable_6_hwtcl=Disabled,bar5_prefetchable_7_hwtcl=Disabled,bar5_size_mask_0_hwtcl=0,bar5_size_mask_1_hwtcl=0,bar5_size_mask_2_hwtcl=0,bar5_size_mask_3_hwtcl=0,bar5_size_mask_4_hwtcl=0,bar5_size_mask_5_hwtcl=0,bar5_size_mask_6_hwtcl=0,bar5_size_mask_7_hwtcl=0,bar5_type_0_hwtcl=0,bar5_type_1_hwtcl=0,bar5_type_2_hwtcl=0,bar5_type_3_hwtcl=0,bar5_type_4_hwtcl=0,bar5_type_5_hwtcl=0,bar5_type_6_hwtcl=0,bar5_type_7_hwtcl=0,bridge_port_ssid_support_0_hwtcl=false,bridge_port_ssid_support_1_hwtcl=false,bridge_port_ssid_support_2_hwtcl=false,bridge_port_ssid_support_3_hwtcl=false,bridge_port_ssid_support_4_hwtcl=false,bridge_port_ssid_support_5_hwtcl=false,bridge_port_ssid_support_6_hwtcl=false,bridge_port_ssid_support_7_hwtcl=false,bridge_port_vga_enable_0_hwtcl=false,bridge_port_vga_enable_1_hwtcl=false,bridge_port_vga_enable_2_hwtcl=false,bridge_port_vga_enable_3_hwtcl=false,bridge_port_vga_enable_4_hwtcl=false,bridge_port_vga_enable_5_hwtcl=false,bridge_port_vga_enable_6_hwtcl=false,bridge_port_vga_enable_7_hwtcl=false,bypass_clk_switch_hwtcl=disable,cdc_dummy_insert_limit_advanced_default_hwtcl=11,cdc_dummy_insert_limit_hwtcl=11,class_code_0_hwtcl=0,class_code_1_hwtcl=0,class_code_2_hwtcl=0,class_code_3_hwtcl=0,class_code_4_hwtcl=0,class_code_5_hwtcl=0,class_code_6_hwtcl=0,class_code_7_hwtcl=0,completion_timeout_0_hwtcl=ABCD,completion_timeout_1_hwtcl=ABCD,completion_timeout_2_hwtcl=ABCD,completion_timeout_3_hwtcl=ABCD,completion_timeout_4_hwtcl=ABCD,completion_timeout_5_hwtcl=ABCD,completion_timeout_6_hwtcl=ABCD,completion_timeout_7_hwtcl=ABCD,completion_timeout_hwtcl=ABCD,core_clk_sel_hwtcl=pld_clk,cpl_spc_data_hwtcl=196,cpl_spc_header_hwtcl=44,credit_buffer_allocation_aux_hwtcl=absolute,cvp_clk_reset_hwtcl=false,cvp_data_compressed_hwtcl=false,cvp_data_encrypted_hwtcl=false,cvp_mode_reset_hwtcl=false,cvp_rate_sel_hwtcl=full_rate,d0_pme_advanced_default_hwtcl=false,d0_pme_hwtcl=false,d1_pme_advanced_default_hwtcl=false,d1_pme_hwtcl=false,d1_support_advanced_default_hwtcl=false,d1_support_hwtcl=false,d2_pme_advanced_default_hwtcl=false,d2_pme_hwtcl=false,d2_support_advanced_default_hwtcl=false,d2_support_hwtcl=false,d3_cold_pme_advanced_default_hwtcl=false,d3_cold_pme_hwtcl=false,d3_hot_pme_advanced_default_hwtcl=false,d3_hot_pme_hwtcl=false,deemphasis_enable_advanced_default_hwtcl=false,deemphasis_enable_hwtcl=false,device_id_0_hwtcl=57345,device_id_1_hwtcl=1,device_id_2_hwtcl=1,device_id_3_hwtcl=1,device_id_4_hwtcl=1,device_id_5_hwtcl=1,device_id_6_hwtcl=1,device_id_7_hwtcl=1,device_number_advanced_default_hwtcl=0,device_number_hwtcl=0,diffclock_nfts_count_advanced_default_hwtcl=255,diffclock_nfts_count_hwtcl=255,disable_link_x2_support_advanced_default_hwtcl=false,disable_link_x2_support_hwtcl=false,disable_snoop_packet_0_hwtcl=false,disable_snoop_packet_1_hwtcl=false,disable_snoop_packet_2_hwtcl=false,disable_snoop_packet_3_hwtcl=false,disable_snoop_packet_4_hwtcl=false,disable_snoop_packet_5_hwtcl=false,disable_snoop_packet_6_hwtcl=false,disable_snoop_packet_7_hwtcl=false,dll_active_report_support_0_hwtcl=0,dll_active_report_support_1_hwtcl=0,dll_active_report_support_2_hwtcl=0,dll_active_report_support_3_hwtcl=0,dll_active_report_support_4_hwtcl=0,dll_active_report_support_5_hwtcl=0,dll_active_report_support_6_hwtcl=0,dll_active_report_support_7_hwtcl=0,ecrc_check_capable_0_hwtcl=0,ecrc_check_capable_1_hwtcl=0,ecrc_check_capable_2_hwtcl=0,ecrc_check_capable_3_hwtcl=0,ecrc_check_capable_4_hwtcl=0,ecrc_check_capable_5_hwtcl=0,ecrc_check_capable_6_hwtcl=0,ecrc_check_capable_7_hwtcl=0,ecrc_check_capable_hwtcl=0,ecrc_gen_capable_0_hwtcl=0,ecrc_gen_capable_1_hwtcl=0,ecrc_gen_capable_2_hwtcl=0,ecrc_gen_capable_3_hwtcl=0,ecrc_gen_capable_4_hwtcl=0,ecrc_gen_capable_5_hwtcl=0,ecrc_gen_capable_6_hwtcl=0,ecrc_gen_capable_7_hwtcl=0,ecrc_gen_capable_hwtcl=0,ei_delay_powerdown_count_advanced_default_hwtcl=10,ei_delay_powerdown_count_hwtcl=10,eie_before_nfts_count_advanced_default_hwtcl=4,eie_before_nfts_count_hwtcl=4,enable_adapter_half_rate_mode_hwtcl=false,enable_completion_timeout_disable_0_hwtcl=1,enable_completion_timeout_disable_1_hwtcl=1,enable_completion_timeout_disable_2_hwtcl=1,enable_completion_timeout_disable_3_hwtcl=1,enable_completion_timeout_disable_4_hwtcl=1,enable_completion_timeout_disable_5_hwtcl=1,enable_completion_timeout_disable_6_hwtcl=1,enable_completion_timeout_disable_7_hwtcl=1,enable_completion_timeout_disable_hwtcl=1,enable_function_msix_support_0_hwtcl=0,enable_function_msix_support_1_hwtcl=0,enable_function_msix_support_2_hwtcl=0,enable_function_msix_support_3_hwtcl=0,enable_function_msix_support_4_hwtcl=0,enable_function_msix_support_5_hwtcl=0,enable_function_msix_support_6_hwtcl=0,enable_function_msix_support_7_hwtcl=0,enable_l0s_aspm_hwtcl=false,enable_l1_aspm_advanced_default_hwtcl=false,enable_l1_aspm_hwtcl=false,enable_rx_buffer_checking_advanced_default_hwtcl=false,enable_rx_buffer_checking_hwtcl=false,enable_slot_register_hwtcl=0,endpoint_l0_latency_0_hwtcl=0,endpoint_l0_latency_1_hwtcl=0,endpoint_l0_latency_2_hwtcl=0,endpoint_l0_latency_3_hwtcl=0,endpoint_l0_latency_4_hwtcl=0,endpoint_l0_latency_5_hwtcl=0,endpoint_l0_latency_6_hwtcl=0,endpoint_l0_latency_7_hwtcl=0,endpoint_l0_latency_hwtcl=0,endpoint_l1_latency_0_hwtcl=0,endpoint_l1_latency_1_hwtcl=0,endpoint_l1_latency_2_hwtcl=0,endpoint_l1_latency_3_hwtcl=0,endpoint_l1_latency_4_hwtcl=0,endpoint_l1_latency_5_hwtcl=0,endpoint_l1_latency_6_hwtcl=0,endpoint_l1_latency_7_hwtcl=0,endpoint_l1_latency_hwtcl=0,expansion_base_address_register_0_hwtcl=0,expansion_base_address_register_1_hwtcl=0,expansion_base_address_register_2_hwtcl=0,expansion_base_address_register_3_hwtcl=0,expansion_base_address_register_4_hwtcl=0,expansion_base_address_register_5_hwtcl=0,expansion_base_address_register_6_hwtcl=0,expansion_base_address_register_7_hwtcl=0,extend_tag_field_0_hwtcl=32,extend_tag_field_1_hwtcl=32,extend_tag_field_2_hwtcl=32,extend_tag_field_3_hwtcl=32,extend_tag_field_4_hwtcl=32,extend_tag_field_5_hwtcl=32,extend_tag_field_6_hwtcl=32,extend_tag_field_7_hwtcl=32,extend_tag_field_hwtcl=32,fc_init_timer_advanced_default_hwtcl=1024,fc_init_timer_hwtcl=1024,flow_control_timeout_count_advanced_default_hwtcl=200,flow_control_timeout_count_hwtcl=200,flow_control_update_count_advanced_default_hwtcl=30,flow_control_update_count_hwtcl=30,flr_capability_0_hwtcl=0,flr_capability_1_hwtcl=0,flr_capability_2_hwtcl=0,flr_capability_3_hwtcl=0,flr_capability_4_hwtcl=0,flr_capability_5_hwtcl=0,flr_capability_6_hwtcl=0,flr_capability_7_hwtcl=0,force_hrc=0,force_src=0,func0_en_hwtcl=1,func1_en_hwtcl=0,func2_en_hwtcl=0,func3_en_hwtcl=0,func4_en_hwtcl=0,func5_en_hwtcl=0,func6_en_hwtcl=0,func7_en_hwtcl=0,gen12_lane_rate_mode_hwtcl=Gen1 (2.5 Gbps),gen2_diffclock_nfts_count_advanced_default_hwtcl=255,gen2_diffclock_nfts_count_hwtcl=255,gen2_sameclock_nfts_count_advanced_default_hwtcl=255,gen2_sameclock_nfts_count_hwtcl=255,hip_hard_reset_hwtcl=1,hip_reconfig_hwtcl=0,hot_plug_support_advanced_default_hwtcl=0,hot_plug_support_hwtcl=0,in_cvp_mode_hwtcl=0,indicator_advanced_default_hwtcl=0,indicator_hwtcl=0,interrupt_pin_0_hwtcl=inta,interrupt_pin_1_hwtcl=inta,interrupt_pin_2_hwtcl=inta,interrupt_pin_3_hwtcl=inta,interrupt_pin_4_hwtcl=inta,interrupt_pin_5_hwtcl=inta,interrupt_pin_6_hwtcl=inta,interrupt_pin_7_hwtcl=inta,io_window_addr_width_hwtcl=0,l01_entry_latency_advanced_default_hwtcl=31,l01_entry_latency_hwtcl=31,l0_exit_latency_diffclock_advanced_default_hwtcl=6,l0_exit_latency_diffclock_hwtcl=6,l0_exit_latency_sameclock_advanced_default_hwtcl=6,l0_exit_latency_sameclock_hwtcl=6,l1_exit_latency_diffclock_advanced_default_hwtcl=0,l1_exit_latency_diffclock_hwtcl=0,l1_exit_latency_sameclock_advanced_default_hwtcl=0,l1_exit_latency_sameclock_hwtcl=0,l2_async_logic_advanced_default_hwtcl=disable,l2_async_logic_hwtcl=disable,lane_mask_hwtcl=x4,low_priority_vc_advanced_default_hwtcl=single_vc,low_priority_vc_hwtcl=single_vc,max_payload_size_0_hwtcl=128,max_payload_size_1_hwtcl=128,max_payload_size_2_hwtcl=128,max_payload_size_3_hwtcl=128,max_payload_size_4_hwtcl=128,max_payload_size_5_hwtcl=128,max_payload_size_6_hwtcl=128,max_payload_size_7_hwtcl=128,max_payload_size_hwtcl=128,maximum_current_0_hwtcl=0,maximum_current_1_hwtcl=0,maximum_current_2_hwtcl=0,maximum_current_3_hwtcl=0,maximum_current_4_hwtcl=0,maximum_current_5_hwtcl=0,maximum_current_6_hwtcl=0,maximum_current_7_hwtcl=0,millisecond_cycle_count_hwtcl=124250,msi_64bit_addressing_capable_0_hwtcl=true,msi_64bit_addressing_capable_1_hwtcl=true,msi_64bit_addressing_capable_2_hwtcl=true,msi_64bit_addressing_capable_3_hwtcl=true,msi_64bit_addressing_capable_4_hwtcl=true,msi_64bit_addressing_capable_5_hwtcl=true,msi_64bit_addressing_capable_6_hwtcl=true,msi_64bit_addressing_capable_7_hwtcl=true,msi_masking_capable_0_hwtcl=false,msi_masking_capable_1_hwtcl=false,msi_masking_capable_2_hwtcl=false,msi_masking_capable_3_hwtcl=false,msi_masking_capable_4_hwtcl=false,msi_masking_capable_5_hwtcl=false,msi_masking_capable_6_hwtcl=false,msi_masking_capable_7_hwtcl=false,msi_multi_message_capable_0_hwtcl=1,msi_multi_message_capable_1_hwtcl=4,msi_multi_message_capable_2_hwtcl=4,msi_multi_message_capable_3_hwtcl=4,msi_multi_message_capable_4_hwtcl=4,msi_multi_message_capable_5_hwtcl=4,msi_multi_message_capable_6_hwtcl=4,msi_multi_message_capable_7_hwtcl=4,msi_support_0_hwtcl=true,msi_support_1_hwtcl=true,msi_support_2_hwtcl=true,msi_support_3_hwtcl=true,msi_support_4_hwtcl=true,msi_support_5_hwtcl=true,msi_support_6_hwtcl=true,msi_support_7_hwtcl=true,msix_pba_bir_0_hwtcl=0,msix_pba_bir_1_hwtcl=0,msix_pba_bir_2_hwtcl=0,msix_pba_bir_3_hwtcl=0,msix_pba_bir_4_hwtcl=0,msix_pba_bir_5_hwtcl=0,msix_pba_bir_6_hwtcl=0,msix_pba_bir_7_hwtcl=0,msix_pba_offset_0_hwtcl=0,msix_pba_offset_1_hwtcl=0,msix_pba_offset_2_hwtcl=0,msix_pba_offset_3_hwtcl=0,msix_pba_offset_4_hwtcl=0,msix_pba_offset_5_hwtcl=0,msix_pba_offset_6_hwtcl=0,msix_pba_offset_7_hwtcl=0,msix_table_bir_0_hwtcl=0,msix_table_bir_1_hwtcl=0,msix_table_bir_2_hwtcl=0,msix_table_bir_3_hwtcl=0,msix_table_bir_4_hwtcl=0,msix_table_bir_5_hwtcl=0,msix_table_bir_6_hwtcl=0,msix_table_bir_7_hwtcl=0,msix_table_offset_0_hwtcl=0,msix_table_offset_1_hwtcl=0,msix_table_offset_2_hwtcl=0,msix_table_offset_3_hwtcl=0,msix_table_offset_4_hwtcl=0,msix_table_offset_5_hwtcl=0,msix_table_offset_6_hwtcl=0,msix_table_offset_7_hwtcl=0,msix_table_size_0_hwtcl=0,msix_table_size_1_hwtcl=0,msix_table_size_2_hwtcl=0,msix_table_size_3_hwtcl=0,msix_table_size_4_hwtcl=0,msix_table_size_5_hwtcl=0,msix_table_size_6_hwtcl=0,msix_table_size_7_hwtcl=0,no_command_completed_advanced_default_hwtcl=false,no_command_completed_hwtcl=false,no_soft_reset_advanced_default_hwtcl=false,no_soft_reset_hwtcl=false,num_of_func_hwtcl=1,override_rxbuffer_cred_preset=0,override_tbpartner_driver_setting_hwtcl=0,pcie_qsys=1,pcie_spec_version_hwtcl=2.1,pclk_out_sel_advanced_default_hwtcl=pclk,pclk_out_sel_hwtcl=pclk,pipex1_debug_sel_advanced_default_hwtcl=disable,pipex1_debug_sel_hwtcl=disable,pld_clk_MHz=1250,pll_refclk_freq_hwtcl=100 MHz,port_link_number_hwtcl=1,port_width_data_hwtcl=64,porttype_func0_hwtcl=Native endpoint,porttype_func1_hwtcl=Native endpoint,porttype_func2_hwtcl=Native endpoint,porttype_func3_hwtcl=Native endpoint,porttype_func4_hwtcl=Native endpoint,porttype_func5_hwtcl=Native endpoint,porttype_func6_hwtcl=Native endpoint,porttype_func7_hwtcl=Native endpoint,porttype_func_hwtcl=Native endpoint,prefetchable_mem_window_addr_width_hwtcl=0,reconfig_from_xcvr_width=230,reconfig_to_xcvr_width=350,register_pipe_signals_advanced_default_hwtcl=true,register_pipe_signals_hwtcl=true,reserved_debug_advanced_default_hwtcl=0,reserved_debug_hwtcl=0,retry_buffer_last_active_address_advanced_default_hwtcl=255,retry_buffer_last_active_address_hwtcl=255,revision_id_0_hwtcl=1,revision_id_1_hwtcl=1,revision_id_2_hwtcl=1,revision_id_3_hwtcl=1,revision_id_4_hwtcl=1,revision_id_5_hwtcl=1,revision_id_6_hwtcl=1,revision_id_7_hwtcl=1,rpre_emph_a_val_hwtcl=11,rpre_emph_b_val_hwtcl=0,rpre_emph_c_val_hwtcl=22,rpre_emph_d_val_hwtcl=12,rpre_emph_e_val_hwtcl=21,rvod_sel_a_val_hwtcl=50,rvod_sel_b_val_hwtcl=34,rvod_sel_c_val_hwtcl=50,rvod_sel_d_val_hwtcl=50,rvod_sel_e_val_hwtcl=9,rx_cdc_almost_full_advanced_default_hwtcl=12,rx_cdc_almost_full_hwtcl=12,rx_ei_l0s_0_hwtcl=0,rx_ei_l0s_1_hwtcl=0,rx_ei_l0s_2_hwtcl=0,rx_ei_l0s_3_hwtcl=0,rx_ei_l0s_4_hwtcl=0,rx_ei_l0s_5_hwtcl=0,rx_ei_l0s_6_hwtcl=0,rx_ei_l0s_7_hwtcl=0,rx_ei_l0s_hwtcl=0,rx_l0s_count_idl_advanced_default_hwtcl=0,rx_l0s_count_idl_hwtcl=0,rxbuffer_rxreq_hwtcl=Balanced,sameclock_nfts_count_advanced_default_hwtcl=255,sameclock_nfts_count_hwtcl=255,serial_sim_hwtcl=0,set_l0s_hwtcl=0,set_pld_clk_x1_625MHz_hwtcl=0,single_rx_detect_hwtcl=4,skp_os_schedule_count_advanced_default_hwtcl=0,skp_os_schedule_count_hwtcl=0,slot_number_0_hwtcl=0,slot_number_1_hwtcl=0,slot_number_2_hwtcl=0,slot_number_3_hwtcl=0,slot_number_4_hwtcl=0,slot_number_5_hwtcl=0,slot_number_6_hwtcl=0,slot_number_7_hwtcl=0,slot_number_hwtcl=0,slot_power_limit_0_hwtcl=0,slot_power_limit_1_hwtcl=0,slot_power_limit_2_hwtcl=0,slot_power_limit_3_hwtcl=0,slot_power_limit_4_hwtcl=0,slot_power_limit_5_hwtcl=0,slot_power_limit_6_hwtcl=0,slot_power_limit_7_hwtcl=0,slot_power_limit_hwtcl=0,slot_power_scale_0_hwtcl=0,slot_power_scale_1_hwtcl=0,slot_power_scale_2_hwtcl=0,slot_power_scale_3_hwtcl=0,slot_power_scale_4_hwtcl=0,slot_power_scale_5_hwtcl=0,slot_power_scale_6_hwtcl=0,slot_power_scale_7_hwtcl=0,slot_power_scale_hwtcl=0,slotclkcfg_hwtcl=1,ssid_0_hwtcl=0,ssid_1_hwtcl=0,ssid_2_hwtcl=0,ssid_3_hwtcl=0,ssid_4_hwtcl=0,ssid_5_hwtcl=0,ssid_6_hwtcl=0,ssid_7_hwtcl=0,ssvid_0_hwtcl=0,ssvid_1_hwtcl=0,ssvid_2_hwtcl=0,ssvid_3_hwtcl=0,ssvid_4_hwtcl=0,ssvid_5_hwtcl=0,ssvid_6_hwtcl=0,ssvid_7_hwtcl=0,subsystem_device_id_0_hwtcl=4464,subsystem_device_id_1_hwtcl=0,subsystem_device_id_2_hwtcl=0,subsystem_device_id_3_hwtcl=0,subsystem_device_id_4_hwtcl=0,subsystem_device_id_5_hwtcl=0,subsystem_device_id_6_hwtcl=0,subsystem_device_id_7_hwtcl=0,subsystem_vendor_id_0_hwtcl=171,subsystem_vendor_id_1_hwtcl=0,subsystem_vendor_id_2_hwtcl=0,subsystem_vendor_id_3_hwtcl=0,subsystem_vendor_id_4_hwtcl=0,subsystem_vendor_id_5_hwtcl=0,subsystem_vendor_id_6_hwtcl=0,subsystem_vendor_id_7_hwtcl=0,surprise_down_error_support_0_hwtcl=0,surprise_down_error_support_1_hwtcl=0,surprise_down_error_support_2_hwtcl=0,surprise_down_error_support_3_hwtcl=0,surprise_down_error_support_4_hwtcl=0,surprise_down_error_support_5_hwtcl=0,surprise_down_error_support_6_hwtcl=0,surprise_down_error_support_7_hwtcl=0,tx_cdc_almost_empty_advanced_default_hwtcl=5,tx_cdc_almost_empty_hwtcl=5,tx_cdc_almost_full_advanced_default_hwtcl=11,tx_cdc_almost_full_hwtcl=11,use_aer_0_hwtcl=0,use_aer_1_hwtcl=0,use_aer_2_hwtcl=0,use_aer_3_hwtcl=0,use_aer_4_hwtcl=0,use_aer_5_hwtcl=0,use_aer_6_hwtcl=0,use_aer_7_hwtcl=0,use_aer_hwtcl=0,use_crc_forwarding_hwtcl=0,use_rx_st_be_hwtcl=0,use_tl_cfg_sync_advanced_default_hwtcl=1,use_tl_cfg_sync_hwtcl=1,user_id_hwtcl=0,vc0_clk_enable_advanced_default_hwtcl=true,vc0_clk_enable_hwtcl=true,vc0_rx_flow_ctrl_compl_data_hwtcl=0,vc0_rx_flow_ctrl_compl_header_hwtcl=0,vc0_rx_flow_ctrl_nonposted_data_hwtcl=0,vc0_rx_flow_ctrl_nonposted_header_hwtcl=32,vc0_rx_flow_ctrl_posted_data_hwtcl=94,vc0_rx_flow_ctrl_posted_header_hwtcl=18,vendor_id_0_hwtcl=4466,vendor_id_1_hwtcl=0,vendor_id_2_hwtcl=0,vendor_id_3_hwtcl=0,vendor_id_4_hwtcl=0,vendor_id_5_hwtcl=0,vendor_id_6_hwtcl=0,vendor_id_7_hwtcl=0,vsec_id_hwtcl=4466,vsec_rev_hwtcl=0)(altera_pcie_reconfig_driver:18.0:INTENDED_DEVICE_FAMILY=Cyclone V,enable_cal_busy_hwtcl=0,gen123_lane_rate_mode_hwtcl=Gen1 (2.5 Gbps),number_of_reconfig_interfaces=5)(avalon:18.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:18.0:)(clock:18.0:)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(reset:18.0:)(reset:18.0:)"
   instancePathKey="pcie_phy"
   kind="pcie_phy"
   version="1.0"
   name="pcie_phy">
  <parameter name="AUTO_PLD_CLK_1_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1547107266" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_PLD_CLK_1_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_RECONFIG_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_RECONFIG_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8_H7" />
  <parameter name="AUTO_RECONFIG_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_PLD_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_PLD_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_REFCLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE" value="5CGXFC7D7F31C8" />
  <parameter name="AUTO_PLD_CLK_1_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_REFCLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_REFCLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_PLD_CLK_CLOCK_RATE" value="-1" />
  <generatedFiles>
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/pcie_phy.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xreconf_cif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xreconf_uif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xreconf_basic_acq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_analog.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_analog_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xreconf_analog_datactrl_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xreconf_analog_rmw_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_dfe.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_adce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_dcd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_dcd_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_dcd_control_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_mif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_reconfig_mif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_reconfig_mif_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_reconfig_mif_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_pll.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_reconfig_pll.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_reconfig_pll_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_soc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex"
       type="OTHER"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_direct.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_arbiter_acq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xrbasic_l2p_addr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xrbasic_l2p_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xrbasic_l2p_rom.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xrbasic_lif_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xrbasic_lif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_reconfig_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_reconfig.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_m2s.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_wait_generate.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_csr_selector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/sv_reconfig_bundle_to_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_reconfig_bundle_to_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif"
       type="OTHER"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif"
       type="OTHER"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_reset_controller.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/qencrypt_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altpcie_rs_serdes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altpcie_rs_hip.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altpcie_av_hip_128bit_atom.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/sv_reconfig_bundle_to_ip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/sv_reconfig_bundle_merger.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_avmm_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_tx_pma_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_tx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_rx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_pcs_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_pcs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_native.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_plls.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_data_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_reconfig_bundle_to_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_reset_ctrl_lego.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_csr_common_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_csr_common.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_csr_pcs8g.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_csr_selector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_mgmt2dec.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_wait_generate.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_emsip_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_pipe_native_hip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altpcie_reconfig_driver.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/alt_xcvr_reconfig/alt_xcvr_reconfig/alt_xcvr_reconfig_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/altera_pcie/altera_pcie_cv_hip_ast/altera_pcie_cv_hip_ast_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/altera_pcie/altera_pcie_hip_ast_ed/altera_pcie_reconfig_driver_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="pcie_phy">queue size: 0 starting:pcie_phy "pcie_phy"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>9</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug" culprit="pcie_phy"><![CDATA["<b>pcie_phy</b>" reuses <b>alt_xcvr_reconfig</b> "<b>submodules/alt_xcvr_reconfig</b>"]]></message>
   <message level="Debug" culprit="pcie_phy"><![CDATA["<b>pcie_phy</b>" reuses <b>altera_pcie_cv_hip_ast</b> "<b>submodules/altpcie_cv_hip_ast_hwtcl</b>"]]></message>
   <message level="Debug" culprit="pcie_phy"><![CDATA["<b>pcie_phy</b>" reuses <b>altera_pcie_reconfig_driver</b> "<b>submodules/altpcie_reconfig_driver</b>"]]></message>
   <message level="Debug" culprit="pcie_phy"><![CDATA["<b>pcie_phy</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="pcie_phy">queue size: 3 starting:alt_xcvr_reconfig "submodules/alt_xcvr_reconfig"</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_analog_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_analog_datactrl_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_analog_rmw_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_cal_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_control_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif_ctrl.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif_avmm.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/av_xcvr_reconfig_pll.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/av_xcvr_reconfig_pll_ctrl.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig_av/mem_init/alt_xcvr_reconfig_cpu_ram.hex</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_addr.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_ch.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_rom.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_lif_csr.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_lif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xcvr_reconfig_basic.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig.sdc OTHER PATH .//av_xcvr_reconfig.sdc</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/alt_xcvr_reconfig_cpu.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_synchronizer.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.sdc</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_translator.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_translator.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_agent.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_agent.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_burst_uncompressor.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_avalon_sc_fifo.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0"><![CDATA["<b>pcie_phy</b>" instantiated <b>alt_xcvr_reconfig</b> "<b>alt_xcvr_reconfig_0</b>"]]></message>
   <message level="Debug" culprit="pcie_phy">queue size: 2 starting:altera_pcie_cv_hip_ast "submodules/altpcie_cv_hip_ast_hwtcl"</message>
   <message level="Info" culprit="pcie">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm_csr.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma_ch.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_rx_pma.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pma.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs_ch.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_native.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_plls.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_data_adapter.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_rx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_tx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_pipe_gen1_2_rbc.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./alt_reset_ctrl_lego.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_lego.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./alt_reset_ctrl_tgx_cdrauto.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_tgx_cdrauto.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common_h.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g_h.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_mgmt2dec.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_emsip_adapter.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_xcvr_pipe_native_hip.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_pipe_native_hip.sv</message>
   <message level="Info" culprit="pcie"><![CDATA["<b>pcie_phy</b>" instantiated <b>altera_pcie_cv_hip_ast</b> "<b>pcie</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_xcvr_functions.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_h.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_reconfig_bundle_to_basic.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_resync.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_csr_selector.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_wait_generate.v</b>]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/plain_files.txt</b>]]></message>
   <message level="Debug" culprit="pcie_phy">queue size: 1 starting:altera_pcie_reconfig_driver "submodules/altpcie_reconfig_driver"</message>
   <message level="Info" culprit="pcie_reconfig_driver_0"><![CDATA["<b>pcie_phy</b>" instantiated <b>altera_pcie_reconfig_driver</b> "<b>pcie_reconfig_driver_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_h.sv</b>]]></message>
   <message level="Debug" culprit="pcie_phy">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>pcie_phy</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_reset_controller.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_reset_controller.sdc</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="alt_xcvr_reconfig:18.0:ber_en=0,device_family=Cyclone V,enable_adce=0,enable_analog=0,enable_ber=0,enable_dcd=0,enable_dcd_power_up=1,enable_dfe=0,enable_eyemon=0,enable_lc=0,enable_mif=0,enable_offset=1,enable_pll=0,gui_cal_status_port=false,gui_enable_pll=0,gui_split_sizes=,number_of_reconfig_interfaces=5"
   instancePathKey="pcie_phy:.:alt_xcvr_reconfig_0"
   kind="alt_xcvr_reconfig"
   version="18.0"
   name="alt_xcvr_reconfig">
  <parameter name="gui_cal_status_port" value="false" />
  <parameter name="ber_en" value="0" />
  <parameter name="enable_offset" value="1" />
  <parameter name="device_family" value="Cyclone V" />
  <parameter name="enable_pll" value="0" />
  <parameter name="enable_lc" value="0" />
  <parameter name="enable_adce" value="0" />
  <parameter name="enable_ber" value="0" />
  <parameter name="gui_enable_pll" value="0" />
  <parameter name="enable_dcd_power_up" value="1" />
  <parameter name="enable_mif" value="0" />
  <parameter name="enable_dcd" value="0" />
  <parameter name="enable_eyemon" value="0" />
  <parameter name="gui_split_sizes" value="" />
  <parameter name="number_of_reconfig_interfaces" value="5" />
  <parameter name="enable_dfe" value="0" />
  <parameter name="enable_analog" value="0" />
  <generatedFiles>
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xreconf_cif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xreconf_uif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xreconf_basic_acq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_analog.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_analog_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xreconf_analog_datactrl_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xreconf_analog_rmw_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_dfe.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_adce.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_dcd.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_dcd_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_dcd_control_av.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_mif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_reconfig_mif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_reconfig_mif_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_reconfig_mif_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_pll.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_reconfig_pll.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_reconfig_pll_ctrl.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_soc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex"
       type="OTHER"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_direct.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_arbiter_acq.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xrbasic_l2p_addr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xrbasic_l2p_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xrbasic_l2p_rom.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xrbasic_lif_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xrbasic_lif.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_reconfig_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_reconfig.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_arbiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_m2s.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_wait_generate.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_csr_selector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/sv_reconfig_bundle_to_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_reconfig_bundle_to_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif"
       type="OTHER"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif"
       type="OTHER"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_reset_controller.sdc"
       type="OTHER"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/qencrypt_files.txt"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/alt_xcvr_reconfig/alt_xcvr_reconfig/alt_xcvr_reconfig_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie_phy" as="alt_xcvr_reconfig_0" />
  <messages>
   <message level="Debug" culprit="pcie_phy">queue size: 3 starting:alt_xcvr_reconfig "submodules/alt_xcvr_reconfig"</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_analog_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_analog_datactrl_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_analog_rmw_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_cal_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_dcd_control_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control_av.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif_ctrl.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif_avmm.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/av_xcvr_reconfig_pll.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/av_xcvr_reconfig_pll_ctrl.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig_av/mem_init/alt_xcvr_reconfig_cpu_ram.hex</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_addr.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_ch.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_rom.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_lif_csr.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_lif.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xcvr_reconfig_basic.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_xcvr_reconfig.sdc OTHER PATH .//av_xcvr_reconfig.sdc</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/alt_xcvr_reconfig_cpu.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_synchronizer.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.sdc</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_translator.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_translator.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_agent.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_agent.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_burst_uncompressor.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_avalon_sc_fifo.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0">add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../Users/VYTAUT~1/AppData/Local/Temp/alt7906_543213142472662798.dir/0002_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv</message>
   <message level="Info" culprit="alt_xcvr_reconfig_0"><![CDATA["<b>pcie_phy</b>" instantiated <b>alt_xcvr_reconfig</b> "<b>alt_xcvr_reconfig_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_cv_hip_ast:18.0:ACDS_VERSION_HWTCL=15.0,INTENDED_DEVICE_FAMILY=Cyclone V,advanced_default_parameter_override=0,altpcie_avmm_hwtcl=0,aspm_optionality_hwtcl=true,ast_width_hwtcl=Avalon-ST 64-bit,bar0_64bit_mem_space_0_hwtcl=Enabled,bar0_64bit_mem_space_1_hwtcl=Enabled,bar0_64bit_mem_space_2_hwtcl=Enabled,bar0_64bit_mem_space_3_hwtcl=Enabled,bar0_64bit_mem_space_4_hwtcl=Enabled,bar0_64bit_mem_space_5_hwtcl=Enabled,bar0_64bit_mem_space_6_hwtcl=Enabled,bar0_64bit_mem_space_7_hwtcl=Enabled,bar0_io_space_0_hwtcl=Disabled,bar0_io_space_1_hwtcl=Disabled,bar0_io_space_2_hwtcl=Disabled,bar0_io_space_3_hwtcl=Disabled,bar0_io_space_4_hwtcl=Disabled,bar0_io_space_5_hwtcl=Disabled,bar0_io_space_6_hwtcl=Disabled,bar0_io_space_7_hwtcl=Disabled,bar0_prefetchable_0_hwtcl=Enabled,bar0_prefetchable_1_hwtcl=Enabled,bar0_prefetchable_2_hwtcl=Enabled,bar0_prefetchable_3_hwtcl=Enabled,bar0_prefetchable_4_hwtcl=Enabled,bar0_prefetchable_5_hwtcl=Enabled,bar0_prefetchable_6_hwtcl=Enabled,bar0_prefetchable_7_hwtcl=Enabled,bar0_size_mask_0_hwtcl=7,bar0_size_mask_1_hwtcl=28,bar0_size_mask_2_hwtcl=28,bar0_size_mask_3_hwtcl=28,bar0_size_mask_4_hwtcl=28,bar0_size_mask_5_hwtcl=28,bar0_size_mask_6_hwtcl=28,bar0_size_mask_7_hwtcl=28,bar0_type_0_hwtcl=1,bar0_type_1_hwtcl=1,bar0_type_2_hwtcl=1,bar0_type_3_hwtcl=1,bar0_type_4_hwtcl=1,bar0_type_5_hwtcl=1,bar0_type_6_hwtcl=1,bar0_type_7_hwtcl=1,bar1_io_space_0_hwtcl=Disabled,bar1_io_space_1_hwtcl=Disabled,bar1_io_space_2_hwtcl=Disabled,bar1_io_space_3_hwtcl=Disabled,bar1_io_space_4_hwtcl=Disabled,bar1_io_space_5_hwtcl=Disabled,bar1_io_space_6_hwtcl=Disabled,bar1_io_space_7_hwtcl=Disabled,bar1_prefetchable_0_hwtcl=Disabled,bar1_prefetchable_1_hwtcl=Disabled,bar1_prefetchable_2_hwtcl=Disabled,bar1_prefetchable_3_hwtcl=Disabled,bar1_prefetchable_4_hwtcl=Disabled,bar1_prefetchable_5_hwtcl=Disabled,bar1_prefetchable_6_hwtcl=Disabled,bar1_prefetchable_7_hwtcl=Disabled,bar1_size_mask_0_hwtcl=0,bar1_size_mask_1_hwtcl=0,bar1_size_mask_2_hwtcl=0,bar1_size_mask_3_hwtcl=0,bar1_size_mask_4_hwtcl=0,bar1_size_mask_5_hwtcl=0,bar1_size_mask_6_hwtcl=0,bar1_size_mask_7_hwtcl=0,bar1_type_0_hwtcl=0,bar1_type_1_hwtcl=0,bar1_type_2_hwtcl=0,bar1_type_3_hwtcl=0,bar1_type_4_hwtcl=0,bar1_type_5_hwtcl=0,bar1_type_6_hwtcl=0,bar1_type_7_hwtcl=0,bar2_64bit_mem_space_0_hwtcl=Disabled,bar2_64bit_mem_space_1_hwtcl=Disabled,bar2_64bit_mem_space_2_hwtcl=Disabled,bar2_64bit_mem_space_3_hwtcl=Disabled,bar2_64bit_mem_space_4_hwtcl=Disabled,bar2_64bit_mem_space_5_hwtcl=Disabled,bar2_64bit_mem_space_6_hwtcl=Disabled,bar2_64bit_mem_space_7_hwtcl=Disabled,bar2_io_space_0_hwtcl=Disabled,bar2_io_space_1_hwtcl=Disabled,bar2_io_space_2_hwtcl=Disabled,bar2_io_space_3_hwtcl=Disabled,bar2_io_space_4_hwtcl=Disabled,bar2_io_space_5_hwtcl=Disabled,bar2_io_space_6_hwtcl=Disabled,bar2_io_space_7_hwtcl=Disabled,bar2_prefetchable_0_hwtcl=Disabled,bar2_prefetchable_1_hwtcl=Disabled,bar2_prefetchable_2_hwtcl=Disabled,bar2_prefetchable_3_hwtcl=Disabled,bar2_prefetchable_4_hwtcl=Disabled,bar2_prefetchable_5_hwtcl=Disabled,bar2_prefetchable_6_hwtcl=Disabled,bar2_prefetchable_7_hwtcl=Disabled,bar2_size_mask_0_hwtcl=0,bar2_size_mask_1_hwtcl=0,bar2_size_mask_2_hwtcl=0,bar2_size_mask_3_hwtcl=0,bar2_size_mask_4_hwtcl=0,bar2_size_mask_5_hwtcl=0,bar2_size_mask_6_hwtcl=0,bar2_size_mask_7_hwtcl=0,bar2_type_0_hwtcl=0,bar2_type_1_hwtcl=0,bar2_type_2_hwtcl=0,bar2_type_3_hwtcl=0,bar2_type_4_hwtcl=0,bar2_type_5_hwtcl=0,bar2_type_6_hwtcl=0,bar2_type_7_hwtcl=0,bar3_io_space_0_hwtcl=Disabled,bar3_io_space_1_hwtcl=Disabled,bar3_io_space_2_hwtcl=Disabled,bar3_io_space_3_hwtcl=Disabled,bar3_io_space_4_hwtcl=Disabled,bar3_io_space_5_hwtcl=Disabled,bar3_io_space_6_hwtcl=Disabled,bar3_io_space_7_hwtcl=Disabled,bar3_prefetchable_0_hwtcl=Disabled,bar3_prefetchable_1_hwtcl=Disabled,bar3_prefetchable_2_hwtcl=Disabled,bar3_prefetchable_3_hwtcl=Disabled,bar3_prefetchable_4_hwtcl=Disabled,bar3_prefetchable_5_hwtcl=Disabled,bar3_prefetchable_6_hwtcl=Disabled,bar3_prefetchable_7_hwtcl=Disabled,bar3_size_mask_0_hwtcl=0,bar3_size_mask_1_hwtcl=0,bar3_size_mask_2_hwtcl=0,bar3_size_mask_3_hwtcl=0,bar3_size_mask_4_hwtcl=0,bar3_size_mask_5_hwtcl=0,bar3_size_mask_6_hwtcl=0,bar3_size_mask_7_hwtcl=0,bar3_type_0_hwtcl=0,bar3_type_1_hwtcl=0,bar3_type_2_hwtcl=0,bar3_type_3_hwtcl=0,bar3_type_4_hwtcl=0,bar3_type_5_hwtcl=0,bar3_type_6_hwtcl=0,bar3_type_7_hwtcl=0,bar4_64bit_mem_space_0_hwtcl=Disabled,bar4_64bit_mem_space_1_hwtcl=Disabled,bar4_64bit_mem_space_2_hwtcl=Disabled,bar4_64bit_mem_space_3_hwtcl=Disabled,bar4_64bit_mem_space_4_hwtcl=Disabled,bar4_64bit_mem_space_5_hwtcl=Disabled,bar4_64bit_mem_space_6_hwtcl=Disabled,bar4_64bit_mem_space_7_hwtcl=Disabled,bar4_io_space_0_hwtcl=Disabled,bar4_io_space_1_hwtcl=Disabled,bar4_io_space_2_hwtcl=Disabled,bar4_io_space_3_hwtcl=Disabled,bar4_io_space_4_hwtcl=Disabled,bar4_io_space_5_hwtcl=Disabled,bar4_io_space_6_hwtcl=Disabled,bar4_io_space_7_hwtcl=Disabled,bar4_prefetchable_0_hwtcl=Disabled,bar4_prefetchable_1_hwtcl=Disabled,bar4_prefetchable_2_hwtcl=Disabled,bar4_prefetchable_3_hwtcl=Disabled,bar4_prefetchable_4_hwtcl=Disabled,bar4_prefetchable_5_hwtcl=Disabled,bar4_prefetchable_6_hwtcl=Disabled,bar4_prefetchable_7_hwtcl=Disabled,bar4_size_mask_0_hwtcl=0,bar4_size_mask_1_hwtcl=0,bar4_size_mask_2_hwtcl=0,bar4_size_mask_3_hwtcl=0,bar4_size_mask_4_hwtcl=0,bar4_size_mask_5_hwtcl=0,bar4_size_mask_6_hwtcl=0,bar4_size_mask_7_hwtcl=0,bar4_type_0_hwtcl=0,bar4_type_1_hwtcl=0,bar4_type_2_hwtcl=0,bar4_type_3_hwtcl=0,bar4_type_4_hwtcl=0,bar4_type_5_hwtcl=0,bar4_type_6_hwtcl=0,bar4_type_7_hwtcl=0,bar5_io_space_0_hwtcl=Disabled,bar5_io_space_1_hwtcl=Disabled,bar5_io_space_2_hwtcl=Disabled,bar5_io_space_3_hwtcl=Disabled,bar5_io_space_4_hwtcl=Disabled,bar5_io_space_5_hwtcl=Disabled,bar5_io_space_6_hwtcl=Disabled,bar5_io_space_7_hwtcl=Disabled,bar5_prefetchable_0_hwtcl=Disabled,bar5_prefetchable_1_hwtcl=Disabled,bar5_prefetchable_2_hwtcl=Disabled,bar5_prefetchable_3_hwtcl=Disabled,bar5_prefetchable_4_hwtcl=Disabled,bar5_prefetchable_5_hwtcl=Disabled,bar5_prefetchable_6_hwtcl=Disabled,bar5_prefetchable_7_hwtcl=Disabled,bar5_size_mask_0_hwtcl=0,bar5_size_mask_1_hwtcl=0,bar5_size_mask_2_hwtcl=0,bar5_size_mask_3_hwtcl=0,bar5_size_mask_4_hwtcl=0,bar5_size_mask_5_hwtcl=0,bar5_size_mask_6_hwtcl=0,bar5_size_mask_7_hwtcl=0,bar5_type_0_hwtcl=0,bar5_type_1_hwtcl=0,bar5_type_2_hwtcl=0,bar5_type_3_hwtcl=0,bar5_type_4_hwtcl=0,bar5_type_5_hwtcl=0,bar5_type_6_hwtcl=0,bar5_type_7_hwtcl=0,bridge_port_ssid_support_0_hwtcl=false,bridge_port_ssid_support_1_hwtcl=false,bridge_port_ssid_support_2_hwtcl=false,bridge_port_ssid_support_3_hwtcl=false,bridge_port_ssid_support_4_hwtcl=false,bridge_port_ssid_support_5_hwtcl=false,bridge_port_ssid_support_6_hwtcl=false,bridge_port_ssid_support_7_hwtcl=false,bridge_port_vga_enable_0_hwtcl=false,bridge_port_vga_enable_1_hwtcl=false,bridge_port_vga_enable_2_hwtcl=false,bridge_port_vga_enable_3_hwtcl=false,bridge_port_vga_enable_4_hwtcl=false,bridge_port_vga_enable_5_hwtcl=false,bridge_port_vga_enable_6_hwtcl=false,bridge_port_vga_enable_7_hwtcl=false,bypass_clk_switch_hwtcl=disable,cdc_dummy_insert_limit_advanced_default_hwtcl=11,cdc_dummy_insert_limit_hwtcl=11,class_code_0_hwtcl=0,class_code_1_hwtcl=0,class_code_2_hwtcl=0,class_code_3_hwtcl=0,class_code_4_hwtcl=0,class_code_5_hwtcl=0,class_code_6_hwtcl=0,class_code_7_hwtcl=0,completion_timeout_0_hwtcl=ABCD,completion_timeout_1_hwtcl=ABCD,completion_timeout_2_hwtcl=ABCD,completion_timeout_3_hwtcl=ABCD,completion_timeout_4_hwtcl=ABCD,completion_timeout_5_hwtcl=ABCD,completion_timeout_6_hwtcl=ABCD,completion_timeout_7_hwtcl=ABCD,completion_timeout_hwtcl=ABCD,core_clk_sel_hwtcl=pld_clk,cpl_spc_data_hwtcl=196,cpl_spc_header_hwtcl=44,credit_buffer_allocation_aux_hwtcl=absolute,cvp_clk_reset_hwtcl=false,cvp_data_compressed_hwtcl=false,cvp_data_encrypted_hwtcl=false,cvp_mode_reset_hwtcl=false,cvp_rate_sel_hwtcl=full_rate,d0_pme_advanced_default_hwtcl=false,d0_pme_hwtcl=false,d1_pme_advanced_default_hwtcl=false,d1_pme_hwtcl=false,d1_support_advanced_default_hwtcl=false,d1_support_hwtcl=false,d2_pme_advanced_default_hwtcl=false,d2_pme_hwtcl=false,d2_support_advanced_default_hwtcl=false,d2_support_hwtcl=false,d3_cold_pme_advanced_default_hwtcl=false,d3_cold_pme_hwtcl=false,d3_hot_pme_advanced_default_hwtcl=false,d3_hot_pme_hwtcl=false,deemphasis_enable_advanced_default_hwtcl=false,deemphasis_enable_hwtcl=false,device_id_0_hwtcl=57345,device_id_1_hwtcl=1,device_id_2_hwtcl=1,device_id_3_hwtcl=1,device_id_4_hwtcl=1,device_id_5_hwtcl=1,device_id_6_hwtcl=1,device_id_7_hwtcl=1,device_number_advanced_default_hwtcl=0,device_number_hwtcl=0,diffclock_nfts_count_advanced_default_hwtcl=255,diffclock_nfts_count_hwtcl=255,disable_link_x2_support_advanced_default_hwtcl=false,disable_link_x2_support_hwtcl=false,disable_snoop_packet_0_hwtcl=false,disable_snoop_packet_1_hwtcl=false,disable_snoop_packet_2_hwtcl=false,disable_snoop_packet_3_hwtcl=false,disable_snoop_packet_4_hwtcl=false,disable_snoop_packet_5_hwtcl=false,disable_snoop_packet_6_hwtcl=false,disable_snoop_packet_7_hwtcl=false,dll_active_report_support_0_hwtcl=0,dll_active_report_support_1_hwtcl=0,dll_active_report_support_2_hwtcl=0,dll_active_report_support_3_hwtcl=0,dll_active_report_support_4_hwtcl=0,dll_active_report_support_5_hwtcl=0,dll_active_report_support_6_hwtcl=0,dll_active_report_support_7_hwtcl=0,ecrc_check_capable_0_hwtcl=0,ecrc_check_capable_1_hwtcl=0,ecrc_check_capable_2_hwtcl=0,ecrc_check_capable_3_hwtcl=0,ecrc_check_capable_4_hwtcl=0,ecrc_check_capable_5_hwtcl=0,ecrc_check_capable_6_hwtcl=0,ecrc_check_capable_7_hwtcl=0,ecrc_check_capable_hwtcl=0,ecrc_gen_capable_0_hwtcl=0,ecrc_gen_capable_1_hwtcl=0,ecrc_gen_capable_2_hwtcl=0,ecrc_gen_capable_3_hwtcl=0,ecrc_gen_capable_4_hwtcl=0,ecrc_gen_capable_5_hwtcl=0,ecrc_gen_capable_6_hwtcl=0,ecrc_gen_capable_7_hwtcl=0,ecrc_gen_capable_hwtcl=0,ei_delay_powerdown_count_advanced_default_hwtcl=10,ei_delay_powerdown_count_hwtcl=10,eie_before_nfts_count_advanced_default_hwtcl=4,eie_before_nfts_count_hwtcl=4,enable_adapter_half_rate_mode_hwtcl=false,enable_completion_timeout_disable_0_hwtcl=1,enable_completion_timeout_disable_1_hwtcl=1,enable_completion_timeout_disable_2_hwtcl=1,enable_completion_timeout_disable_3_hwtcl=1,enable_completion_timeout_disable_4_hwtcl=1,enable_completion_timeout_disable_5_hwtcl=1,enable_completion_timeout_disable_6_hwtcl=1,enable_completion_timeout_disable_7_hwtcl=1,enable_completion_timeout_disable_hwtcl=1,enable_function_msix_support_0_hwtcl=0,enable_function_msix_support_1_hwtcl=0,enable_function_msix_support_2_hwtcl=0,enable_function_msix_support_3_hwtcl=0,enable_function_msix_support_4_hwtcl=0,enable_function_msix_support_5_hwtcl=0,enable_function_msix_support_6_hwtcl=0,enable_function_msix_support_7_hwtcl=0,enable_l0s_aspm_hwtcl=false,enable_l1_aspm_advanced_default_hwtcl=false,enable_l1_aspm_hwtcl=false,enable_rx_buffer_checking_advanced_default_hwtcl=false,enable_rx_buffer_checking_hwtcl=false,enable_slot_register_hwtcl=0,endpoint_l0_latency_0_hwtcl=0,endpoint_l0_latency_1_hwtcl=0,endpoint_l0_latency_2_hwtcl=0,endpoint_l0_latency_3_hwtcl=0,endpoint_l0_latency_4_hwtcl=0,endpoint_l0_latency_5_hwtcl=0,endpoint_l0_latency_6_hwtcl=0,endpoint_l0_latency_7_hwtcl=0,endpoint_l0_latency_hwtcl=0,endpoint_l1_latency_0_hwtcl=0,endpoint_l1_latency_1_hwtcl=0,endpoint_l1_latency_2_hwtcl=0,endpoint_l1_latency_3_hwtcl=0,endpoint_l1_latency_4_hwtcl=0,endpoint_l1_latency_5_hwtcl=0,endpoint_l1_latency_6_hwtcl=0,endpoint_l1_latency_7_hwtcl=0,endpoint_l1_latency_hwtcl=0,expansion_base_address_register_0_hwtcl=0,expansion_base_address_register_1_hwtcl=0,expansion_base_address_register_2_hwtcl=0,expansion_base_address_register_3_hwtcl=0,expansion_base_address_register_4_hwtcl=0,expansion_base_address_register_5_hwtcl=0,expansion_base_address_register_6_hwtcl=0,expansion_base_address_register_7_hwtcl=0,extend_tag_field_0_hwtcl=32,extend_tag_field_1_hwtcl=32,extend_tag_field_2_hwtcl=32,extend_tag_field_3_hwtcl=32,extend_tag_field_4_hwtcl=32,extend_tag_field_5_hwtcl=32,extend_tag_field_6_hwtcl=32,extend_tag_field_7_hwtcl=32,extend_tag_field_hwtcl=32,fc_init_timer_advanced_default_hwtcl=1024,fc_init_timer_hwtcl=1024,flow_control_timeout_count_advanced_default_hwtcl=200,flow_control_timeout_count_hwtcl=200,flow_control_update_count_advanced_default_hwtcl=30,flow_control_update_count_hwtcl=30,flr_capability_0_hwtcl=0,flr_capability_1_hwtcl=0,flr_capability_2_hwtcl=0,flr_capability_3_hwtcl=0,flr_capability_4_hwtcl=0,flr_capability_5_hwtcl=0,flr_capability_6_hwtcl=0,flr_capability_7_hwtcl=0,force_hrc=0,force_src=0,func0_en_hwtcl=1,func1_en_hwtcl=0,func2_en_hwtcl=0,func3_en_hwtcl=0,func4_en_hwtcl=0,func5_en_hwtcl=0,func6_en_hwtcl=0,func7_en_hwtcl=0,gen12_lane_rate_mode_hwtcl=Gen1 (2.5 Gbps),gen2_diffclock_nfts_count_advanced_default_hwtcl=255,gen2_diffclock_nfts_count_hwtcl=255,gen2_sameclock_nfts_count_advanced_default_hwtcl=255,gen2_sameclock_nfts_count_hwtcl=255,hip_hard_reset_hwtcl=1,hip_reconfig_hwtcl=0,hot_plug_support_advanced_default_hwtcl=0,hot_plug_support_hwtcl=0,in_cvp_mode_hwtcl=0,indicator_advanced_default_hwtcl=0,indicator_hwtcl=0,interrupt_pin_0_hwtcl=inta,interrupt_pin_1_hwtcl=inta,interrupt_pin_2_hwtcl=inta,interrupt_pin_3_hwtcl=inta,interrupt_pin_4_hwtcl=inta,interrupt_pin_5_hwtcl=inta,interrupt_pin_6_hwtcl=inta,interrupt_pin_7_hwtcl=inta,io_window_addr_width_hwtcl=0,l01_entry_latency_advanced_default_hwtcl=31,l01_entry_latency_hwtcl=31,l0_exit_latency_diffclock_advanced_default_hwtcl=6,l0_exit_latency_diffclock_hwtcl=6,l0_exit_latency_sameclock_advanced_default_hwtcl=6,l0_exit_latency_sameclock_hwtcl=6,l1_exit_latency_diffclock_advanced_default_hwtcl=0,l1_exit_latency_diffclock_hwtcl=0,l1_exit_latency_sameclock_advanced_default_hwtcl=0,l1_exit_latency_sameclock_hwtcl=0,l2_async_logic_advanced_default_hwtcl=disable,l2_async_logic_hwtcl=disable,lane_mask_hwtcl=x4,low_priority_vc_advanced_default_hwtcl=single_vc,low_priority_vc_hwtcl=single_vc,max_payload_size_0_hwtcl=128,max_payload_size_1_hwtcl=128,max_payload_size_2_hwtcl=128,max_payload_size_3_hwtcl=128,max_payload_size_4_hwtcl=128,max_payload_size_5_hwtcl=128,max_payload_size_6_hwtcl=128,max_payload_size_7_hwtcl=128,max_payload_size_hwtcl=128,maximum_current_0_hwtcl=0,maximum_current_1_hwtcl=0,maximum_current_2_hwtcl=0,maximum_current_3_hwtcl=0,maximum_current_4_hwtcl=0,maximum_current_5_hwtcl=0,maximum_current_6_hwtcl=0,maximum_current_7_hwtcl=0,millisecond_cycle_count_hwtcl=124250,msi_64bit_addressing_capable_0_hwtcl=true,msi_64bit_addressing_capable_1_hwtcl=true,msi_64bit_addressing_capable_2_hwtcl=true,msi_64bit_addressing_capable_3_hwtcl=true,msi_64bit_addressing_capable_4_hwtcl=true,msi_64bit_addressing_capable_5_hwtcl=true,msi_64bit_addressing_capable_6_hwtcl=true,msi_64bit_addressing_capable_7_hwtcl=true,msi_masking_capable_0_hwtcl=false,msi_masking_capable_1_hwtcl=false,msi_masking_capable_2_hwtcl=false,msi_masking_capable_3_hwtcl=false,msi_masking_capable_4_hwtcl=false,msi_masking_capable_5_hwtcl=false,msi_masking_capable_6_hwtcl=false,msi_masking_capable_7_hwtcl=false,msi_multi_message_capable_0_hwtcl=1,msi_multi_message_capable_1_hwtcl=4,msi_multi_message_capable_2_hwtcl=4,msi_multi_message_capable_3_hwtcl=4,msi_multi_message_capable_4_hwtcl=4,msi_multi_message_capable_5_hwtcl=4,msi_multi_message_capable_6_hwtcl=4,msi_multi_message_capable_7_hwtcl=4,msi_support_0_hwtcl=true,msi_support_1_hwtcl=true,msi_support_2_hwtcl=true,msi_support_3_hwtcl=true,msi_support_4_hwtcl=true,msi_support_5_hwtcl=true,msi_support_6_hwtcl=true,msi_support_7_hwtcl=true,msix_pba_bir_0_hwtcl=0,msix_pba_bir_1_hwtcl=0,msix_pba_bir_2_hwtcl=0,msix_pba_bir_3_hwtcl=0,msix_pba_bir_4_hwtcl=0,msix_pba_bir_5_hwtcl=0,msix_pba_bir_6_hwtcl=0,msix_pba_bir_7_hwtcl=0,msix_pba_offset_0_hwtcl=0,msix_pba_offset_1_hwtcl=0,msix_pba_offset_2_hwtcl=0,msix_pba_offset_3_hwtcl=0,msix_pba_offset_4_hwtcl=0,msix_pba_offset_5_hwtcl=0,msix_pba_offset_6_hwtcl=0,msix_pba_offset_7_hwtcl=0,msix_table_bir_0_hwtcl=0,msix_table_bir_1_hwtcl=0,msix_table_bir_2_hwtcl=0,msix_table_bir_3_hwtcl=0,msix_table_bir_4_hwtcl=0,msix_table_bir_5_hwtcl=0,msix_table_bir_6_hwtcl=0,msix_table_bir_7_hwtcl=0,msix_table_offset_0_hwtcl=0,msix_table_offset_1_hwtcl=0,msix_table_offset_2_hwtcl=0,msix_table_offset_3_hwtcl=0,msix_table_offset_4_hwtcl=0,msix_table_offset_5_hwtcl=0,msix_table_offset_6_hwtcl=0,msix_table_offset_7_hwtcl=0,msix_table_size_0_hwtcl=0,msix_table_size_1_hwtcl=0,msix_table_size_2_hwtcl=0,msix_table_size_3_hwtcl=0,msix_table_size_4_hwtcl=0,msix_table_size_5_hwtcl=0,msix_table_size_6_hwtcl=0,msix_table_size_7_hwtcl=0,no_command_completed_advanced_default_hwtcl=false,no_command_completed_hwtcl=false,no_soft_reset_advanced_default_hwtcl=false,no_soft_reset_hwtcl=false,num_of_func_hwtcl=1,override_rxbuffer_cred_preset=0,override_tbpartner_driver_setting_hwtcl=0,pcie_qsys=1,pcie_spec_version_hwtcl=2.1,pclk_out_sel_advanced_default_hwtcl=pclk,pclk_out_sel_hwtcl=pclk,pipex1_debug_sel_advanced_default_hwtcl=disable,pipex1_debug_sel_hwtcl=disable,pld_clk_MHz=1250,pll_refclk_freq_hwtcl=100 MHz,port_link_number_hwtcl=1,port_width_data_hwtcl=64,porttype_func0_hwtcl=Native endpoint,porttype_func1_hwtcl=Native endpoint,porttype_func2_hwtcl=Native endpoint,porttype_func3_hwtcl=Native endpoint,porttype_func4_hwtcl=Native endpoint,porttype_func5_hwtcl=Native endpoint,porttype_func6_hwtcl=Native endpoint,porttype_func7_hwtcl=Native endpoint,porttype_func_hwtcl=Native endpoint,prefetchable_mem_window_addr_width_hwtcl=0,reconfig_from_xcvr_width=230,reconfig_to_xcvr_width=350,register_pipe_signals_advanced_default_hwtcl=true,register_pipe_signals_hwtcl=true,reserved_debug_advanced_default_hwtcl=0,reserved_debug_hwtcl=0,retry_buffer_last_active_address_advanced_default_hwtcl=255,retry_buffer_last_active_address_hwtcl=255,revision_id_0_hwtcl=1,revision_id_1_hwtcl=1,revision_id_2_hwtcl=1,revision_id_3_hwtcl=1,revision_id_4_hwtcl=1,revision_id_5_hwtcl=1,revision_id_6_hwtcl=1,revision_id_7_hwtcl=1,rpre_emph_a_val_hwtcl=11,rpre_emph_b_val_hwtcl=0,rpre_emph_c_val_hwtcl=22,rpre_emph_d_val_hwtcl=12,rpre_emph_e_val_hwtcl=21,rvod_sel_a_val_hwtcl=50,rvod_sel_b_val_hwtcl=34,rvod_sel_c_val_hwtcl=50,rvod_sel_d_val_hwtcl=50,rvod_sel_e_val_hwtcl=9,rx_cdc_almost_full_advanced_default_hwtcl=12,rx_cdc_almost_full_hwtcl=12,rx_ei_l0s_0_hwtcl=0,rx_ei_l0s_1_hwtcl=0,rx_ei_l0s_2_hwtcl=0,rx_ei_l0s_3_hwtcl=0,rx_ei_l0s_4_hwtcl=0,rx_ei_l0s_5_hwtcl=0,rx_ei_l0s_6_hwtcl=0,rx_ei_l0s_7_hwtcl=0,rx_ei_l0s_hwtcl=0,rx_l0s_count_idl_advanced_default_hwtcl=0,rx_l0s_count_idl_hwtcl=0,rxbuffer_rxreq_hwtcl=Balanced,sameclock_nfts_count_advanced_default_hwtcl=255,sameclock_nfts_count_hwtcl=255,serial_sim_hwtcl=0,set_l0s_hwtcl=0,set_pld_clk_x1_625MHz_hwtcl=0,single_rx_detect_hwtcl=4,skp_os_schedule_count_advanced_default_hwtcl=0,skp_os_schedule_count_hwtcl=0,slot_number_0_hwtcl=0,slot_number_1_hwtcl=0,slot_number_2_hwtcl=0,slot_number_3_hwtcl=0,slot_number_4_hwtcl=0,slot_number_5_hwtcl=0,slot_number_6_hwtcl=0,slot_number_7_hwtcl=0,slot_number_hwtcl=0,slot_power_limit_0_hwtcl=0,slot_power_limit_1_hwtcl=0,slot_power_limit_2_hwtcl=0,slot_power_limit_3_hwtcl=0,slot_power_limit_4_hwtcl=0,slot_power_limit_5_hwtcl=0,slot_power_limit_6_hwtcl=0,slot_power_limit_7_hwtcl=0,slot_power_limit_hwtcl=0,slot_power_scale_0_hwtcl=0,slot_power_scale_1_hwtcl=0,slot_power_scale_2_hwtcl=0,slot_power_scale_3_hwtcl=0,slot_power_scale_4_hwtcl=0,slot_power_scale_5_hwtcl=0,slot_power_scale_6_hwtcl=0,slot_power_scale_7_hwtcl=0,slot_power_scale_hwtcl=0,slotclkcfg_hwtcl=1,ssid_0_hwtcl=0,ssid_1_hwtcl=0,ssid_2_hwtcl=0,ssid_3_hwtcl=0,ssid_4_hwtcl=0,ssid_5_hwtcl=0,ssid_6_hwtcl=0,ssid_7_hwtcl=0,ssvid_0_hwtcl=0,ssvid_1_hwtcl=0,ssvid_2_hwtcl=0,ssvid_3_hwtcl=0,ssvid_4_hwtcl=0,ssvid_5_hwtcl=0,ssvid_6_hwtcl=0,ssvid_7_hwtcl=0,subsystem_device_id_0_hwtcl=4464,subsystem_device_id_1_hwtcl=0,subsystem_device_id_2_hwtcl=0,subsystem_device_id_3_hwtcl=0,subsystem_device_id_4_hwtcl=0,subsystem_device_id_5_hwtcl=0,subsystem_device_id_6_hwtcl=0,subsystem_device_id_7_hwtcl=0,subsystem_vendor_id_0_hwtcl=171,subsystem_vendor_id_1_hwtcl=0,subsystem_vendor_id_2_hwtcl=0,subsystem_vendor_id_3_hwtcl=0,subsystem_vendor_id_4_hwtcl=0,subsystem_vendor_id_5_hwtcl=0,subsystem_vendor_id_6_hwtcl=0,subsystem_vendor_id_7_hwtcl=0,surprise_down_error_support_0_hwtcl=0,surprise_down_error_support_1_hwtcl=0,surprise_down_error_support_2_hwtcl=0,surprise_down_error_support_3_hwtcl=0,surprise_down_error_support_4_hwtcl=0,surprise_down_error_support_5_hwtcl=0,surprise_down_error_support_6_hwtcl=0,surprise_down_error_support_7_hwtcl=0,tx_cdc_almost_empty_advanced_default_hwtcl=5,tx_cdc_almost_empty_hwtcl=5,tx_cdc_almost_full_advanced_default_hwtcl=11,tx_cdc_almost_full_hwtcl=11,use_aer_0_hwtcl=0,use_aer_1_hwtcl=0,use_aer_2_hwtcl=0,use_aer_3_hwtcl=0,use_aer_4_hwtcl=0,use_aer_5_hwtcl=0,use_aer_6_hwtcl=0,use_aer_7_hwtcl=0,use_aer_hwtcl=0,use_crc_forwarding_hwtcl=0,use_rx_st_be_hwtcl=0,use_tl_cfg_sync_advanced_default_hwtcl=1,use_tl_cfg_sync_hwtcl=1,user_id_hwtcl=0,vc0_clk_enable_advanced_default_hwtcl=true,vc0_clk_enable_hwtcl=true,vc0_rx_flow_ctrl_compl_data_hwtcl=0,vc0_rx_flow_ctrl_compl_header_hwtcl=0,vc0_rx_flow_ctrl_nonposted_data_hwtcl=0,vc0_rx_flow_ctrl_nonposted_header_hwtcl=32,vc0_rx_flow_ctrl_posted_data_hwtcl=94,vc0_rx_flow_ctrl_posted_header_hwtcl=18,vendor_id_0_hwtcl=4466,vendor_id_1_hwtcl=0,vendor_id_2_hwtcl=0,vendor_id_3_hwtcl=0,vendor_id_4_hwtcl=0,vendor_id_5_hwtcl=0,vendor_id_6_hwtcl=0,vendor_id_7_hwtcl=0,vsec_id_hwtcl=4466,vsec_rev_hwtcl=0"
   instancePathKey="pcie_phy:.:pcie"
   kind="altera_pcie_cv_hip_ast"
   version="18.0"
   name="altpcie_cv_hip_ast_hwtcl">
  <parameter name="tx_cdc_almost_empty_hwtcl" value="5" />
  <parameter name="bridge_port_ssid_support_6_hwtcl" value="false" />
  <parameter name="porttype_func6_hwtcl" value="Native endpoint" />
  <parameter name="completion_timeout_6_hwtcl" value="ABCD" />
  <parameter name="interrupt_pin_7_hwtcl" value="inta" />
  <parameter name="extend_tag_field_3_hwtcl" value="32" />
  <parameter name="bar5_prefetchable_1_hwtcl" value="Disabled" />
  <parameter name="bar5_io_space_7_hwtcl" value="Disabled" />
  <parameter name="slot_power_scale_3_hwtcl" value="0" />
  <parameter name="ssvid_2_hwtcl" value="0" />
  <parameter name="use_tl_cfg_sync_hwtcl" value="1" />
  <parameter name="bar4_io_space_6_hwtcl" value="Disabled" />
  <parameter name="dll_active_report_support_0_hwtcl" value="0" />
  <parameter name="flr_capability_4_hwtcl" value="0" />
  <parameter name="slot_power_limit_0_hwtcl" value="0" />
  <parameter name="ssid_4_hwtcl" value="0" />
  <parameter name="use_aer_0_hwtcl" value="0" />
  <parameter name="bridge_port_vga_enable_6_hwtcl" value="false" />
  <parameter name="bar2_size_mask_3_hwtcl" value="0" />
  <parameter name="enable_completion_timeout_disable_6_hwtcl" value="1" />
  <parameter name="vendor_id_4_hwtcl" value="0" />
  <parameter name="low_priority_vc_hwtcl" value="single_vc" />
  <parameter name="slot_number_2_hwtcl" value="0" />
  <parameter name="bridge_port_vga_enable_1_hwtcl" value="false" />
  <parameter name="bar1_size_mask_3_hwtcl" value="0" />
  <parameter name="disable_snoop_packet_7_hwtcl" value="false" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_header_hwtcl" value="32" />
  <parameter name="surprise_down_error_support_1_hwtcl" value="0" />
  <parameter
     name="retry_buffer_last_active_address_advanced_default_hwtcl"
     value="255" />
  <parameter name="d1_support_advanced_default_hwtcl" value="false" />
  <parameter name="bar3_prefetchable_1_hwtcl" value="Disabled" />
  <parameter name="msi_masking_capable_4_hwtcl" value="false" />
  <parameter name="l2_async_logic_hwtcl" value="disable" />
  <parameter name="ecrc_gen_capable_0_hwtcl" value="0" />
  <parameter name="bar0_size_mask_3_hwtcl" value="28" />
  <parameter name="bar1_type_3_hwtcl" value="0" />
  <parameter name="bar3_io_space_5_hwtcl" value="Disabled" />
  <parameter name="ecrc_check_capable_6_hwtcl" value="0" />
  <parameter name="bar5_type_0_hwtcl" value="0" />
  <parameter name="bar2_type_3_hwtcl" value="0" />
  <parameter name="bar0_prefetchable_3_hwtcl" value="Enabled" />
  <parameter name="bar2_io_space_4_hwtcl" value="Disabled" />
  <parameter name="bar2_prefetchable_1_hwtcl" value="Disabled" />
  <parameter name="bridge_port_ssid_support_1_hwtcl" value="false" />
  <parameter name="bar0_io_space_7_hwtcl" value="Disabled" />
  <parameter name="bar4_prefetchable_6_hwtcl" value="Disabled" />
  <parameter name="maximum_current_1_hwtcl" value="0" />
  <parameter name="bar4_io_space_1_hwtcl" value="Disabled" />
  <parameter name="revision_id_3_hwtcl" value="1" />
  <parameter name="enable_l0s_aspm_hwtcl" value="false" />
  <parameter name="use_aer_5_hwtcl" value="0" />
  <parameter name="bar4_64bit_mem_space_3_hwtcl" value="Disabled" />
  <parameter name="dll_active_report_support_5_hwtcl" value="0" />
  <parameter name="d2_support_advanced_default_hwtcl" value="false" />
  <parameter name="bar0_io_space_0_hwtcl" value="Disabled" />
  <parameter name="rx_ei_l0s_hwtcl" value="0" />
  <parameter name="msix_pba_offset_4_hwtcl" value="0" />
  <parameter name="surprise_down_error_support_6_hwtcl" value="0" />
  <parameter name="slot_power_limit_7_hwtcl" value="0" />
  <parameter name="bar3_io_space_0_hwtcl" value="Disabled" />
  <parameter name="bar4_size_mask_3_hwtcl" value="0" />
  <parameter name="l1_exit_latency_sameclock_advanced_default_hwtcl" value="0" />
  <parameter name="bar1_io_space_3_hwtcl" value="Disabled" />
  <parameter name="d3_cold_pme_hwtcl" value="false" />
  <parameter name="msi_support_4_hwtcl" value="true" />
  <parameter name="override_rxbuffer_cred_preset" value="0" />
  <parameter name="bar2_64bit_mem_space_7_hwtcl" value="Disabled" />
  <parameter name="bar3_prefetchable_6_hwtcl" value="Disabled" />
  <parameter name="maximum_current_6_hwtcl" value="0" />
  <parameter name="ACDS_VERSION_HWTCL" value="15.0" />
  <parameter name="flow_control_update_count_hwtcl" value="30" />
  <parameter name="bar4_type_5_hwtcl" value="0" />
  <parameter name="low_priority_vc_advanced_default_hwtcl" value="single_vc" />
  <parameter name="func3_en_hwtcl" value="0" />
  <parameter name="subsystem_device_id_5_hwtcl" value="0" />
  <parameter name="class_code_2_hwtcl" value="0" />
  <parameter name="pcie_spec_version_hwtcl" value="2.1" />
  <parameter name="bar1_prefetchable_1_hwtcl" value="Disabled" />
  <parameter name="bar2_64bit_mem_space_0_hwtcl" value="Disabled" />
  <parameter name="millisecond_cycle_count_hwtcl" value="124250" />
  <parameter name="d0_pme_hwtcl" value="false" />
  <parameter name="tx_cdc_almost_full_hwtcl" value="11" />
  <parameter name="interrupt_pin_0_hwtcl" value="inta" />
  <parameter name="bar2_prefetchable_6_hwtcl" value="Disabled" />
  <parameter name="bar5_io_space_0_hwtcl" value="Disabled" />
  <parameter name="bar0_size_mask_5_hwtcl" value="28" />
  <parameter name="endpoint_l0_latency_6_hwtcl" value="0" />
  <parameter name="msi_multi_message_capable_6_hwtcl" value="4" />
  <parameter name="bar2_io_space_2_hwtcl" value="Disabled" />
  <parameter name="ecrc_gen_capable_hwtcl" value="0" />
  <parameter name="msix_table_size_7_hwtcl" value="0" />
  <parameter name="reserved_debug_advanced_default_hwtcl" value="0" />
  <parameter name="revision_id_5_hwtcl" value="1" />
  <parameter name="num_of_func_hwtcl" value="1" />
  <parameter name="msix_table_offset_4_hwtcl" value="0" />
  <parameter name="enable_function_msix_support_6_hwtcl" value="0" />
  <parameter name="msix_pba_bir_0_hwtcl" value="0" />
  <parameter name="tx_cdc_almost_full_advanced_default_hwtcl" value="11" />
  <parameter name="class_code_4_hwtcl" value="0" />
  <parameter name="bar2_64bit_mem_space_5_hwtcl" value="Disabled" />
  <parameter name="disable_snoop_packet_0_hwtcl" value="false" />
  <parameter name="ssid_2_hwtcl" value="0" />
  <parameter name="bar0_64bit_mem_space_4_hwtcl" value="Enabled" />
  <parameter name="bar5_type_7_hwtcl" value="0" />
  <parameter name="ssvid_0_hwtcl" value="0" />
  <parameter name="bar3_type_0_hwtcl" value="0" />
  <parameter name="serial_sim_hwtcl" value="0" />
  <parameter name="vendor_id_2_hwtcl" value="0" />
  <parameter name="l0_exit_latency_diffclock_hwtcl" value="6" />
  <parameter name="bar2_64bit_mem_space_2_hwtcl" value="Disabled" />
  <parameter name="class_code_7_hwtcl" value="0" />
  <parameter name="l01_entry_latency_hwtcl" value="31" />
  <parameter name="msi_64bit_addressing_capable_1_hwtcl" value="true" />
  <parameter name="bar0_type_3_hwtcl" value="1" />
  <parameter name="bar4_type_0_hwtcl" value="0" />
  <parameter name="endpoint_l1_latency_2_hwtcl" value="0" />
  <parameter name="flr_capability_6_hwtcl" value="0" />
  <parameter name="altpcie_avmm_hwtcl" value="0" />
  <parameter name="bar4_type_3_hwtcl" value="0" />
  <parameter name="expansion_base_address_register_3_hwtcl" value="0" />
  <parameter name="bar1_type_6_hwtcl" value="0" />
  <parameter name="bar4_io_space_4_hwtcl" value="Disabled" />
  <parameter name="bar3_size_mask_1_hwtcl" value="0" />
  <parameter name="max_payload_size_6_hwtcl" value="128" />
  <parameter name="bar4_prefetchable_3_hwtcl" value="Disabled" />
  <parameter name="max_payload_size_hwtcl" value="128" />
  <parameter name="d3_hot_pme_hwtcl" value="false" />
  <parameter name="bar0_type_1_hwtcl" value="1" />
  <parameter name="porttype_func1_hwtcl" value="Native endpoint" />
  <parameter name="expansion_base_address_register_1_hwtcl" value="0" />
  <parameter name="rvod_sel_e_val_hwtcl" value="9" />
  <parameter name="bar4_size_mask_6_hwtcl" value="0" />
  <parameter name="register_pipe_signals_advanced_default_hwtcl" value="true" />
  <parameter name="use_aer_2_hwtcl" value="0" />
  <parameter name="msix_table_offset_6_hwtcl" value="0" />
  <parameter name="slot_number_0_hwtcl" value="0" />
  <parameter name="core_clk_sel_hwtcl" value="pld_clk" />
  <parameter name="bar0_prefetchable_6_hwtcl" value="Enabled" />
  <parameter name="bar5_prefetchable_6_hwtcl" value="Disabled" />
  <parameter name="endpoint_l1_latency_0_hwtcl" value="0" />
  <parameter name="l1_exit_latency_diffclock_hwtcl" value="0" />
  <parameter name="bar5_io_space_2_hwtcl" value="Disabled" />
  <parameter name="surprise_down_error_support_3_hwtcl" value="0" />
  <parameter name="cvp_rate_sel_hwtcl" value="full_rate" />
  <parameter name="endpoint_l0_latency_4_hwtcl" value="0" />
  <parameter name="bridge_port_ssid_support_4_hwtcl" value="false" />
  <parameter name="dll_active_report_support_2_hwtcl" value="0" />
  <parameter name="use_crc_forwarding_hwtcl" value="0" />
  <parameter name="enable_completion_timeout_disable_1_hwtcl" value="1" />
  <parameter name="enable_l1_aspm_advanced_default_hwtcl" value="false" />
  <parameter name="bar0_64bit_mem_space_6_hwtcl" value="Enabled" />
  <parameter name="use_tl_cfg_sync_advanced_default_hwtcl" value="1" />
  <parameter name="func4_en_hwtcl" value="0" />
  <parameter name="fc_init_timer_advanced_default_hwtcl" value="1024" />
  <parameter name="bar4_prefetchable_1_hwtcl" value="Disabled" />
  <parameter name="bar3_size_mask_3_hwtcl" value="0" />
  <parameter name="vsec_rev_hwtcl" value="0" />
  <parameter name="extend_tag_field_5_hwtcl" value="32" />
  <parameter name="msix_pba_offset_1_hwtcl" value="0" />
  <parameter name="interrupt_pin_2_hwtcl" value="inta" />
  <parameter name="max_payload_size_4_hwtcl" value="128" />
  <parameter name="ecrc_check_capable_1_hwtcl" value="0" />
  <parameter name="rpre_emph_e_val_hwtcl" value="21" />
  <parameter name="prefetchable_mem_window_addr_width_hwtcl" value="0" />
  <parameter name="bar2_prefetchable_3_hwtcl" value="Disabled" />
  <parameter name="msi_support_7_hwtcl" value="true" />
  <parameter name="bar4_64bit_mem_space_1_hwtcl" value="Disabled" />
  <parameter name="bar5_type_5_hwtcl" value="0" />
  <parameter name="bar0_prefetchable_5_hwtcl" value="Enabled" />
  <parameter name="l01_entry_latency_advanced_default_hwtcl" value="31" />
  <parameter name="completion_timeout_1_hwtcl" value="ABCD" />
  <parameter name="disable_snoop_packet_2_hwtcl" value="false" />
  <parameter name="no_command_completed_advanced_default_hwtcl" value="false" />
  <parameter name="flow_control_update_count_advanced_default_hwtcl" value="30" />
  <parameter name="bridge_port_ssid_support_3_hwtcl" value="false" />
  <parameter name="bar1_io_space_6_hwtcl" value="Disabled" />
  <parameter name="revision_id_1_hwtcl" value="1" />
  <parameter name="bar4_io_space_3_hwtcl" value="Disabled" />
  <parameter name="vendor_id_1_hwtcl" value="0" />
  <parameter name="class_code_5_hwtcl" value="0" />
  <parameter name="rpre_emph_d_val_hwtcl" value="12" />
  <parameter name="bar3_type_1_hwtcl" value="0" />
  <parameter name="bar0_64bit_mem_space_3_hwtcl" value="Enabled" />
  <parameter name="bar2_io_space_6_hwtcl" value="Disabled" />
  <parameter name="msi_support_6_hwtcl" value="true" />
  <parameter name="bar1_size_mask_6_hwtcl" value="0" />
  <parameter name="rvod_sel_d_val_hwtcl" value="50" />
  <parameter name="register_pipe_signals_hwtcl" value="true" />
  <parameter name="msix_table_bir_1_hwtcl" value="0" />
  <parameter name="bar2_size_mask_6_hwtcl" value="0" />
  <parameter name="bar1_io_space_5_hwtcl" value="Disabled" />
  <parameter name="bar2_64bit_mem_space_4_hwtcl" value="Disabled" />
  <parameter name="func2_en_hwtcl" value="0" />
  <parameter name="extend_tag_field_hwtcl" value="32" />
  <parameter name="flr_capability_7_hwtcl" value="0" />
  <parameter name="gen2_sameclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="device_id_6_hwtcl" value="1" />
  <parameter name="func7_en_hwtcl" value="0" />
  <parameter name="ecrc_gen_capable_3_hwtcl" value="0" />
  <parameter name="enable_completion_timeout_disable_3_hwtcl" value="1" />
  <parameter name="use_aer_3_hwtcl" value="0" />
  <parameter name="device_number_advanced_default_hwtcl" value="0" />
  <parameter name="bar4_type_7_hwtcl" value="0" />
  <parameter name="bar2_type_0_hwtcl" value="0" />
  <parameter name="bar2_size_mask_0_hwtcl" value="0" />
  <parameter name="cpl_spc_header_hwtcl" value="44" />
  <parameter name="rpre_emph_c_val_hwtcl" value="22" />
  <parameter name="pclk_out_sel_advanced_default_hwtcl" value="pclk" />
  <parameter name="bar1_type_0_hwtcl" value="0" />
  <parameter name="endpoint_l0_latency_7_hwtcl" value="0" />
  <parameter name="bar0_prefetchable_0_hwtcl" value="Enabled" />
  <parameter name="retry_buffer_last_active_address_hwtcl" value="255" />
  <parameter name="porttype_func3_hwtcl" value="Native endpoint" />
  <parameter name="rvod_sel_c_val_hwtcl" value="50" />
  <parameter name="extend_tag_field_0_hwtcl" value="32" />
  <parameter name="cdc_dummy_insert_limit_advanced_default_hwtcl" value="11" />
  <parameter name="bar2_type_6_hwtcl" value="0" />
  <parameter name="bar3_prefetchable_4_hwtcl" value="Disabled" />
  <parameter name="vc0_clk_enable_hwtcl" value="true" />
  <parameter name="bar2_prefetchable_5_hwtcl" value="Disabled" />
  <parameter name="no_soft_reset_hwtcl" value="false" />
  <parameter name="bar1_size_mask_0_hwtcl" value="0" />
  <parameter name="use_rx_st_be_hwtcl" value="0" />
  <parameter name="device_id_0_hwtcl" value="57345" />
  <parameter name="slot_power_limit_hwtcl" value="0" />
  <parameter name="msi_64bit_addressing_capable_3_hwtcl" value="true" />
  <parameter name="bar5_io_space_5_hwtcl" value="Disabled" />
  <parameter name="bar0_size_mask_0_hwtcl" value="7" />
  <parameter name="ecrc_gen_capable_2_hwtcl" value="0" />
  <parameter name="msi_multi_message_capable_4_hwtcl" value="4" />
  <parameter name="bar3_prefetchable_5_hwtcl" value="Disabled" />
  <parameter name="enable_completion_timeout_disable_hwtcl" value="1" />
  <parameter name="bar2_size_mask_1_hwtcl" value="0" />
  <parameter name="bar1_io_space_4_hwtcl" value="Disabled" />
  <parameter name="enable_completion_timeout_disable_4_hwtcl" value="1" />
  <parameter name="slot_number_hwtcl" value="0" />
  <parameter name="gen2_diffclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="msix_table_bir_6_hwtcl" value="0" />
  <parameter name="bar0_64bit_mem_space_2_hwtcl" value="Enabled" />
  <parameter name="hip_hard_reset_hwtcl" value="1" />
  <parameter name="expansion_base_address_register_5_hwtcl" value="0" />
  <parameter name="porttype_func4_hwtcl" value="Native endpoint" />
  <parameter name="cpl_spc_data_hwtcl" value="196" />
  <parameter name="d1_support_hwtcl" value="false" />
  <parameter name="max_payload_size_2_hwtcl" value="128" />
  <parameter name="bar3_size_mask_5_hwtcl" value="0" />
  <parameter name="device_id_7_hwtcl" value="1" />
  <parameter name="bar3_type_7_hwtcl" value="0" />
  <parameter name="d3_cold_pme_advanced_default_hwtcl" value="false" />
  <parameter name="extend_tag_field_1_hwtcl" value="32" />
  <parameter name="rx_cdc_almost_full_advanced_default_hwtcl" value="12" />
  <parameter name="max_payload_size_1_hwtcl" value="128" />
  <parameter name="bar3_size_mask_6_hwtcl" value="0" />
  <parameter name="bar2_io_space_5_hwtcl" value="Disabled" />
  <parameter name="bar3_type_2_hwtcl" value="0" />
  <parameter name="revision_id_2_hwtcl" value="1" />
  <parameter name="bar4_io_space_2_hwtcl" value="Disabled" />
  <parameter name="msi_64bit_addressing_capable_2_hwtcl" value="true" />
  <parameter name="bar5_io_space_4_hwtcl" value="Disabled" />
  <parameter name="expansion_base_address_register_4_hwtcl" value="0" />
  <parameter name="bar2_type_5_hwtcl" value="0" />
  <parameter name="device_id_1_hwtcl" value="1" />
  <parameter name="msi_multi_message_capable_5_hwtcl" value="4" />
  <parameter name="msix_table_bir_0_hwtcl" value="0" />
  <parameter name="gen2_diffclock_nfts_count_hwtcl" value="255" />
  <parameter name="rvod_sel_a_val_hwtcl" value="50" />
  <parameter name="use_aer_4_hwtcl" value="0" />
  <parameter name="msix_table_bir_7_hwtcl" value="0" />
  <parameter name="bar0_size_mask_1_hwtcl" value="28" />
  <parameter name="bar1_size_mask_5_hwtcl" value="0" />
  <parameter name="credit_buffer_allocation_aux_hwtcl" value="absolute" />
  <parameter name="pclk_out_sel_hwtcl" value="pclk" />
  <parameter name="vsec_id_hwtcl" value="4466" />
  <parameter name="d2_support_hwtcl" value="false" />
  <parameter name="bar3_prefetchable_0_hwtcl" value="Disabled" />
  <parameter name="max_payload_size_0_hwtcl" value="128" />
  <parameter name="d1_pme_advanced_default_hwtcl" value="false" />
  <parameter name="bar3_size_mask_7_hwtcl" value="0" />
  <parameter name="use_aer_hwtcl" value="0" />
  <parameter name="ecrc_gen_capable_4_hwtcl" value="0" />
  <parameter name="bar1_type_1_hwtcl" value="0" />
  <parameter name="flr_capability_0_hwtcl" value="0" />
  <parameter name="bar1_size_mask_2_hwtcl" value="0" />
  <parameter name="force_src" value="0" />
  <parameter name="cvp_clk_reset_hwtcl" value="false" />
  <parameter name="bar4_type_6_hwtcl" value="0" />
  <parameter name="use_aer_7_hwtcl" value="0" />
  <parameter name="device_id_5_hwtcl" value="1" />
  <parameter name="vc0_rx_flow_ctrl_compl_data_hwtcl" value="0" />
  <parameter name="class_code_1_hwtcl" value="0" />
  <parameter name="tx_cdc_almost_empty_advanced_default_hwtcl" value="5" />
  <parameter name="bar3_prefetchable_3_hwtcl" value="Disabled" />
  <parameter name="func5_en_hwtcl" value="0" />
  <parameter name="device_id_2_hwtcl" value="1" />
  <parameter name="bar0_prefetchable_1_hwtcl" value="Enabled" />
  <parameter name="ecrc_gen_capable_7_hwtcl" value="0" />
  <parameter name="rpre_emph_a_val_hwtcl" value="11" />
  <parameter name="ast_width_hwtcl" value="Avalon-ST 64-bit" />
  <parameter name="bar5_io_space_6_hwtcl" value="Disabled" />
  <parameter name="bar1_io_space_1_hwtcl" value="Disabled" />
  <parameter name="msi_64bit_addressing_capable_4_hwtcl" value="true" />
  <parameter name="skp_os_schedule_count_hwtcl" value="0" />
  <parameter name="msi_multi_message_capable_0_hwtcl" value="1" />
  <parameter name="bypass_clk_switch_hwtcl" value="disable" />
  <parameter name="ecrc_check_capable_hwtcl" value="0" />
  <parameter name="endpoint_l0_latency_hwtcl" value="0" />
  <parameter name="msi_64bit_addressing_capable_7_hwtcl" value="true" />
  <parameter name="slotclkcfg_hwtcl" value="1" />
  <parameter name="bar2_size_mask_4_hwtcl" value="0" />
  <parameter name="msix_table_bir_5_hwtcl" value="0" />
  <parameter name="enable_completion_timeout_disable_7_hwtcl" value="1" />
  <parameter name="flr_capability_3_hwtcl" value="0" />
  <parameter name="msi_multi_message_capable_3_hwtcl" value="4" />
  <parameter name="vendor_id_5_hwtcl" value="0" />
  <parameter name="msi_support_2_hwtcl" value="true" />
  <parameter name="expansion_base_address_register_6_hwtcl" value="0" />
  <parameter name="bar0_64bit_mem_space_1_hwtcl" value="Enabled" />
  <parameter name="bar2_size_mask_7_hwtcl" value="0" />
  <parameter name="hot_plug_support_hwtcl" value="0" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="msix_table_bir_2_hwtcl" value="0" />
  <parameter name="bar3_type_3_hwtcl" value="0" />
  <parameter name="rpre_emph_b_val_hwtcl" value="0" />
  <parameter name="d2_pme_hwtcl" value="false" />
  <parameter name="bar2_type_1_hwtcl" value="0" />
  <parameter name="msix_table_bir_3_hwtcl" value="0" />
  <parameter name="ei_delay_powerdown_count_hwtcl" value="10" />
  <parameter name="bar3_type_6_hwtcl" value="0" />
  <parameter name="bar1_io_space_0_hwtcl" value="Disabled" />
  <parameter name="class_code_0_hwtcl" value="0" />
  <parameter name="vendor_id_6_hwtcl" value="0" />
  <parameter name="eie_before_nfts_count_hwtcl" value="4" />
  <parameter name="endpoint_l1_latency_hwtcl" value="0" />
  <parameter name="aspm_optionality_hwtcl" value="true" />
  <parameter name="rx_l0s_count_idl_advanced_default_hwtcl" value="0" />
  <parameter name="device_id_4_hwtcl" value="1" />
  <parameter name="bar2_io_space_7_hwtcl" value="Disabled" />
  <parameter name="bar1_size_mask_1_hwtcl" value="0" />
  <parameter name="msi_support_1_hwtcl" value="true" />
  <parameter name="flr_capability_2_hwtcl" value="0" />
  <parameter name="rvod_sel_b_val_hwtcl" value="34" />
  <parameter name="porttype_func7_hwtcl" value="Native endpoint" />
  <parameter name="revision_id_0_hwtcl" value="1" />
  <parameter name="vendor_id_7_hwtcl" value="0" />
  <parameter name="bar2_type_2_hwtcl" value="0" />
  <parameter name="flr_capability_1_hwtcl" value="0" />
  <parameter name="indicator_hwtcl" value="0" />
  <parameter name="ecrc_gen_capable_5_hwtcl" value="0" />
  <parameter name="msix_table_bir_4_hwtcl" value="0" />
  <parameter name="bar3_type_5_hwtcl" value="0" />
  <parameter name="bar2_size_mask_5_hwtcl" value="0" />
  <parameter name="msi_support_0_hwtcl" value="true" />
  <parameter name="msi_64bit_addressing_capable_6_hwtcl" value="true" />
  <parameter name="msi_multi_message_capable_1_hwtcl" value="4" />
  <parameter name="bar3_prefetchable_2_hwtcl" value="Disabled" />
  <parameter name="flow_control_timeout_count_hwtcl" value="200" />
  <parameter name="diffclock_nfts_count_hwtcl" value="255" />
  <parameter name="d0_pme_advanced_default_hwtcl" value="false" />
  <parameter name="vc0_rx_flow_ctrl_posted_data_hwtcl" value="94" />
  <parameter name="msi_support_3_hwtcl" value="true" />
  <parameter name="bar1_io_space_2_hwtcl" value="Disabled" />
  <parameter name="bar1_prefetchable_2_hwtcl" value="Disabled" />
  <parameter name="msix_table_size_3_hwtcl" value="0" />
  <parameter name="ecrc_check_capable_0_hwtcl" value="0" />
  <parameter name="skp_os_schedule_count_advanced_default_hwtcl" value="0" />
  <parameter name="bar4_64bit_mem_space_2_hwtcl" value="Disabled" />
  <parameter name="endpoint_l1_latency_1_hwtcl" value="0" />
  <parameter name="bar4_io_space_0_hwtcl" value="Disabled" />
  <parameter name="subsystem_device_id_4_hwtcl" value="0" />
  <parameter name="d2_pme_advanced_default_hwtcl" value="false" />
  <parameter name="msi_multi_message_capable_2_hwtcl" value="4" />
  <parameter name="bar4_prefetchable_7_hwtcl" value="Disabled" />
  <parameter name="bar2_64bit_mem_space_1_hwtcl" value="Disabled" />
  <parameter name="subsystem_vendor_id_4_hwtcl" value="0" />
  <parameter name="bar3_type_4_hwtcl" value="0" />
  <parameter name="msi_64bit_addressing_capable_5_hwtcl" value="true" />
  <parameter name="d1_pme_hwtcl" value="false" />
  <parameter name="bar0_type_2_hwtcl" value="1" />
  <parameter name="bar0_64bit_mem_space_0_hwtcl" value="Enabled" />
  <parameter name="expansion_base_address_register_7_hwtcl" value="0" />
  <parameter name="in_cvp_mode_hwtcl" value="0" />
  <parameter name="porttype_func0_hwtcl" value="Native endpoint" />
  <parameter name="completion_timeout_0_hwtcl" value="ABCD" />
  <parameter name="bar5_size_mask_2_hwtcl" value="0" />
  <parameter name="func1_en_hwtcl" value="0" />
  <parameter name="bar2_prefetchable_2_hwtcl" value="Disabled" />
  <parameter name="d3_hot_pme_advanced_default_hwtcl" value="false" />
  <parameter name="endpoint_l1_latency_6_hwtcl" value="0" />
  <parameter name="deemphasis_enable_hwtcl" value="false" />
  <parameter name="bar0_io_space_6_hwtcl" value="Disabled" />
  <parameter name="enable_completion_timeout_disable_0_hwtcl" value="1" />
  <parameter name="use_aer_6_hwtcl" value="0" />
  <parameter name="override_tbpartner_driver_setting_hwtcl" value="0" />
  <parameter name="revision_id_4_hwtcl" value="1" />
  <parameter name="ecrc_gen_capable_6_hwtcl" value="0" />
  <parameter name="bar3_prefetchable_7_hwtcl" value="Disabled" />
  <parameter name="gen2_sameclock_nfts_count_hwtcl" value="255" />
  <parameter name="slot_power_limit_6_hwtcl" value="0" />
  <parameter name="bar2_io_space_3_hwtcl" value="Disabled" />
  <parameter name="enable_function_msix_support_7_hwtcl" value="0" />
  <parameter name="enable_slot_register_hwtcl" value="0" />
  <parameter name="msix_table_offset_0_hwtcl" value="0" />
  <parameter name="rx_cdc_almost_full_hwtcl" value="12" />
  <parameter name="device_id_3_hwtcl" value="1" />
  <parameter name="dll_active_report_support_6_hwtcl" value="0" />
  <parameter name="cvp_data_compressed_hwtcl" value="false" />
  <parameter name="ssid_3_hwtcl" value="0" />
  <parameter name="ecrc_check_capable_5_hwtcl" value="0" />
  <parameter name="msi_masking_capable_5_hwtcl" value="false" />
  <parameter name="bar1_size_mask_4_hwtcl" value="0" />
  <parameter name="surprise_down_error_support_7_hwtcl" value="0" />
  <parameter name="bridge_port_vga_enable_7_hwtcl" value="false" />
  <parameter name="slot_number_3_hwtcl" value="0" />
  <parameter name="msix_pba_offset_5_hwtcl" value="0" />
  <parameter name="class_code_3_hwtcl" value="0" />
  <parameter name="bar2_64bit_mem_space_6_hwtcl" value="Disabled" />
  <parameter name="enable_l1_aspm_hwtcl" value="false" />
  <parameter name="bar4_size_mask_2_hwtcl" value="0" />
  <parameter name="bar1_prefetchable_7_hwtcl" value="Disabled" />
  <parameter name="reserved_debug_hwtcl" value="0" />
  <parameter name="bar2_type_4_hwtcl" value="0" />
  <parameter name="flr_capability_5_hwtcl" value="0" />
  <parameter name="port_width_data_hwtcl" value="64" />
  <parameter name="bar4_type_4_hwtcl" value="0" />
  <parameter name="bridge_port_ssid_support_7_hwtcl" value="false" />
  <parameter name="gen12_lane_rate_mode_hwtcl" value="Gen1 (2.5 Gbps)" />
  <parameter name="force_hrc" value="0" />
  <parameter name="surprise_down_error_support_0_hwtcl" value="0" />
  <parameter name="bar1_type_2_hwtcl" value="0" />
  <parameter name="completion_timeout_5_hwtcl" value="ABCD" />
  <parameter name="ei_delay_powerdown_count_advanced_default_hwtcl" value="10" />
  <parameter name="bar2_size_mask_2_hwtcl" value="0" />
  <parameter name="bar2_prefetchable_7_hwtcl" value="Disabled" />
  <parameter name="bar1_type_7_hwtcl" value="0" />
  <parameter name="user_id_hwtcl" value="0" />
  <parameter name="bridge_port_ssid_support_0_hwtcl" value="false" />
  <parameter name="extend_tag_field_2_hwtcl" value="32" />
  <parameter name="bar0_io_space_1_hwtcl" value="Disabled" />
  <parameter name="porttype_func5_hwtcl" value="Native endpoint" />
  <parameter name="rx_l0s_count_idl_hwtcl" value="0" />
  <parameter name="ecrc_gen_capable_1_hwtcl" value="0" />
  <parameter name="maximum_current_0_hwtcl" value="0" />
  <parameter name="vendor_id_3_hwtcl" value="0" />
  <parameter name="bridge_port_vga_enable_2_hwtcl" value="false" />
  <parameter name="enable_completion_timeout_disable_5_hwtcl" value="1" />
  <parameter name="bar0_prefetchable_2_hwtcl" value="Enabled" />
  <parameter name="slot_power_limit_1_hwtcl" value="0" />
  <parameter name="bar5_size_mask_7_hwtcl" value="0" />
  <parameter name="reconfig_from_xcvr_width" value="230" />
  <parameter name="surprise_down_error_support_2_hwtcl" value="0" />
  <parameter name="bridge_port_vga_enable_5_hwtcl" value="false" />
  <parameter name="slot_number_1_hwtcl" value="0" />
  <parameter name="bar5_prefetchable_5_hwtcl" value="Disabled" />
  <parameter name="bar0_64bit_mem_space_7_hwtcl" value="Enabled" />
  <parameter name="cvp_data_encrypted_hwtcl" value="false" />
  <parameter name="pcie_qsys" value="1" />
  <parameter name="disable_snoop_packet_3_hwtcl" value="false" />
  <parameter name="bar1_type_4_hwtcl" value="0" />
  <parameter name="bar0_size_mask_2_hwtcl" value="28" />
  <parameter name="interrupt_pin_3_hwtcl" value="inta" />
  <parameter name="bar4_size_mask_7_hwtcl" value="0" />
  <parameter name="msix_table_offset_7_hwtcl" value="0" />
  <parameter name="bridge_port_ssid_support_2_hwtcl" value="false" />
  <parameter name="maximum_current_7_hwtcl" value="0" />
  <parameter name="surprise_down_error_support_5_hwtcl" value="0" />
  <parameter name="l0_exit_latency_sameclock_hwtcl" value="6" />
  <parameter name="set_pld_clk_x1_625MHz_hwtcl" value="0" />
  <parameter name="msix_pba_offset_0_hwtcl" value="0" />
  <parameter name="l1_exit_latency_sameclock_hwtcl" value="0" />
  <parameter name="msix_pba_offset_3_hwtcl" value="0" />
  <parameter name="porttype_func2_hwtcl" value="Native endpoint" />
  <parameter name="bar4_size_mask_4_hwtcl" value="0" />
  <parameter name="bar5_type_4_hwtcl" value="0" />
  <parameter name="bar2_type_7_hwtcl" value="0" />
  <parameter name="extend_tag_field_7_hwtcl" value="32" />
  <parameter name="completion_timeout_2_hwtcl" value="ABCD" />
  <parameter name="bar0_type_0_hwtcl" value="1" />
  <parameter name="bar0_prefetchable_4_hwtcl" value="Enabled" />
  <parameter name="bar3_size_mask_4_hwtcl" value="0" />
  <parameter name="max_payload_size_3_hwtcl" value="128" />
  <parameter name="bridge_port_ssid_support_5_hwtcl" value="false" />
  <parameter name="expansion_base_address_register_0_hwtcl" value="0" />
  <parameter name="bar5_io_space_3_hwtcl" value="Disabled" />
  <parameter name="endpoint_l0_latency_3_hwtcl" value="0" />
  <parameter name="bar4_io_space_7_hwtcl" value="Disabled" />
  <parameter name="bar4_prefetchable_0_hwtcl" value="Disabled" />
  <parameter name="bar0_prefetchable_7_hwtcl" value="Enabled" />
  <parameter name="msi_support_5_hwtcl" value="true" />
  <parameter name="ssvid_3_hwtcl" value="0" />
  <parameter name="enable_rx_buffer_checking_hwtcl" value="false" />
  <parameter name="bar1_io_space_7_hwtcl" value="Disabled" />
  <parameter name="porttype_func_hwtcl" value="Native endpoint" />
  <parameter name="revision_id_6_hwtcl" value="1" />
  <parameter name="hip_reconfig_hwtcl" value="0" />
  <parameter name="bar4_io_space_5_hwtcl" value="Disabled" />
  <parameter name="bar4_type_1_hwtcl" value="0" />
  <parameter name="ssvid_1_hwtcl" value="0" />
  <parameter name="bar5_type_6_hwtcl" value="0" />
  <parameter name="msi_64bit_addressing_capable_0_hwtcl" value="true" />
  <parameter name="l2_async_logic_advanced_default_hwtcl" value="disable" />
  <parameter name="bar2_prefetchable_4_hwtcl" value="Disabled" />
  <parameter name="bar1_size_mask_7_hwtcl" value="0" />
  <parameter name="bar2_io_space_1_hwtcl" value="Disabled" />
  <parameter name="extend_tag_field_4_hwtcl" value="32" />
  <parameter name="bar4_prefetchable_2_hwtcl" value="Disabled" />
  <parameter name="interrupt_pin_1_hwtcl" value="inta" />
  <parameter name="pipex1_debug_sel_advanced_default_hwtcl" value="disable" />
  <parameter name="disable_snoop_packet_1_hwtcl" value="false" />
  <parameter name="bar3_size_mask_2_hwtcl" value="0" />
  <parameter name="max_payload_size_5_hwtcl" value="128" />
  <parameter name="bar4_64bit_mem_space_0_hwtcl" value="Disabled" />
  <parameter name="no_soft_reset_advanced_default_hwtcl" value="false" />
  <parameter name="ecrc_check_capable_2_hwtcl" value="0" />
  <parameter name="bar0_64bit_mem_space_5_hwtcl" value="Enabled" />
  <parameter name="class_code_6_hwtcl" value="0" />
  <parameter name="msi_multi_message_capable_7_hwtcl" value="4" />
  <parameter name="bar4_type_2_hwtcl" value="0" />
  <parameter name="expansion_base_address_register_2_hwtcl" value="0" />
  <parameter name="vendor_id_0_hwtcl" value="4466" />
  <parameter name="diffclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="use_aer_1_hwtcl" value="0" />
  <parameter name="msix_table_offset_5_hwtcl" value="0" />
  <parameter name="bar0_size_mask_4_hwtcl" value="28" />
  <parameter name="bar2_64bit_mem_space_3_hwtcl" value="Disabled" />
  <parameter name="lane_mask_hwtcl" value="x4" />
  <parameter name="ssid_0_hwtcl" value="0" />
  <parameter name="bar5_io_space_1_hwtcl" value="Disabled" />
  <parameter name="dll_active_report_support_1_hwtcl" value="0" />
  <parameter name="enable_completion_timeout_disable_2_hwtcl" value="1" />
  <parameter name="endpoint_l0_latency_5_hwtcl" value="0" />
  <parameter name="bar5_prefetchable_7_hwtcl" value="Disabled" />
  <parameter name="bar3_size_mask_0_hwtcl" value="0" />
  <parameter name="subsystem_device_id_1_hwtcl" value="0" />
  <parameter name="maximum_current_3_hwtcl" value="0" />
  <parameter name="bar4_prefetchable_4_hwtcl" value="Disabled" />
  <parameter name="max_payload_size_7_hwtcl" value="128" />
  <parameter name="dll_active_report_support_3_hwtcl" value="0" />
  <parameter name="bar4_64bit_mem_space_5_hwtcl" value="Disabled" />
  <parameter name="msix_pba_bir_7_hwtcl" value="0" />
  <parameter name="rx_ei_l0s_1_hwtcl" value="0" />
  <parameter name="slot_power_limit_3_hwtcl" value="0" />
  <parameter name="single_rx_detect_hwtcl" value="4" />
  <parameter name="sameclock_nfts_count_advanced_default_hwtcl" value="255" />
  <parameter name="subsystem_vendor_id_7_hwtcl" value="0" />
  <parameter name="bar5_size_mask_5_hwtcl" value="0" />
  <parameter name="completion_timeout_3_hwtcl" value="ABCD" />
  <parameter name="ssid_1_hwtcl" value="0" />
  <parameter name="bar1_type_5_hwtcl" value="0" />
  <parameter name="slot_number_5_hwtcl" value="0" />
  <parameter name="msi_masking_capable_7_hwtcl" value="false" />
  <parameter name="extend_tag_field_6_hwtcl" value="32" />
  <parameter name="slot_power_scale_6_hwtcl" value="0" />
  <parameter name="bar1_prefetchable_5_hwtcl" value="Disabled" />
  <parameter name="subsystem_device_id_7_hwtcl" value="0" />
  <parameter name="subsystem_vendor_id_1_hwtcl" value="0" />
  <parameter name="set_l0s_hwtcl" value="0" />
  <parameter name="cdc_dummy_insert_limit_hwtcl" value="11" />
  <parameter name="bar4_size_mask_5_hwtcl" value="0" />
  <parameter name="advanced_default_parameter_override" value="0" />
  <parameter name="interrupt_pin_4_hwtcl" value="inta" />
  <parameter name="msix_pba_offset_2_hwtcl" value="0" />
  <parameter name="msix_table_size_6_hwtcl" value="0" />
  <parameter name="revision_id_7_hwtcl" value="1" />
  <parameter name="enable_function_msix_support_4_hwtcl" value="0" />
  <parameter name="bridge_port_vga_enable_4_hwtcl" value="false" />
  <parameter name="surprise_down_error_support_4_hwtcl" value="0" />
  <parameter name="ecrc_check_capable_3_hwtcl" value="0" />
  <parameter name="msix_table_offset_3_hwtcl" value="0" />
  <parameter name="bar2_io_space_0_hwtcl" value="Disabled" />
  <parameter name="msix_table_size_0_hwtcl" value="0" />
  <parameter name="bar3_io_space_2_hwtcl" value="Disabled" />
  <parameter name="vc0_clk_enable_advanced_default_hwtcl" value="true" />
  <parameter name="msi_masking_capable_1_hwtcl" value="false" />
  <parameter name="bar0_size_mask_6_hwtcl" value="28" />
  <parameter name="bar3_io_space_1_hwtcl" value="Disabled" />
  <parameter name="bar5_prefetchable_3_hwtcl" value="Disabled" />
  <parameter name="msix_table_size_5_hwtcl" value="0" />
  <parameter name="bar5_type_3_hwtcl" value="0" />
  <parameter name="interrupt_pin_5_hwtcl" value="inta" />
  <parameter name="msix_pba_bir_2_hwtcl" value="0" />
  <parameter name="func0_en_hwtcl" value="1" />
  <parameter name="deemphasis_enable_advanced_default_hwtcl" value="false" />
  <parameter name="disable_snoop_packet_4_hwtcl" value="false" />
  <parameter name="subsystem_device_id_6_hwtcl" value="0" />
  <parameter name="msix_table_offset_2_hwtcl" value="0" />
  <parameter name="bar5_size_mask_6_hwtcl" value="0" />
  <parameter name="bridge_port_vga_enable_3_hwtcl" value="false" />
  <parameter name="bar0_type_5_hwtcl" value="1" />
  <parameter name="subsystem_vendor_id_6_hwtcl" value="0" />
  <parameter name="bar0_size_mask_7_hwtcl" value="28" />
  <parameter name="endpoint_l0_latency_1_hwtcl" value="0" />
  <parameter name="ssvid_4_hwtcl" value="0" />
  <parameter name="bar1_prefetchable_0_hwtcl" value="Disabled" />
  <parameter name="io_window_addr_width_hwtcl" value="0" />
  <parameter name="rx_ei_l0s_6_hwtcl" value="0" />
  <parameter name="slot_power_scale_1_hwtcl" value="0" />
  <parameter name="endpoint_l1_latency_3_hwtcl" value="0" />
  <parameter name="reconfig_to_xcvr_width" value="350" />
  <parameter name="bar5_type_2_hwtcl" value="0" />
  <parameter name="endpoint_l1_latency_4_hwtcl" value="0" />
  <parameter name="ssvid_5_hwtcl" value="0" />
  <parameter name="msix_pba_bir_1_hwtcl" value="0" />
  <parameter name="disable_snoop_packet_5_hwtcl" value="false" />
  <parameter name="bar3_io_space_7_hwtcl" value="Disabled" />
  <parameter name="slot_power_scale_7_hwtcl" value="0" />
  <parameter name="slot_power_scale_0_hwtcl" value="0" />
  <parameter name="bar5_prefetchable_4_hwtcl" value="Disabled" />
  <parameter name="ecrc_check_capable_4_hwtcl" value="0" />
  <parameter name="dll_active_report_support_4_hwtcl" value="0" />
  <parameter name="bar5_size_mask_0_hwtcl" value="0" />
  <parameter name="bar4_prefetchable_5_hwtcl" value="Disabled" />
  <parameter name="rx_ei_l0s_0_hwtcl" value="0" />
  <parameter name="completion_timeout_hwtcl" value="ABCD" />
  <parameter name="hot_plug_support_advanced_default_hwtcl" value="0" />
  <parameter name="bar0_type_4_hwtcl" value="1" />
  <parameter name="endpoint_l0_latency_2_hwtcl" value="0" />
  <parameter name="enable_function_msix_support_5_hwtcl" value="0" />
  <parameter name="completion_timeout_4_hwtcl" value="ABCD" />
  <parameter name="subsystem_vendor_id_0_hwtcl" value="171" />
  <parameter name="bar4_64bit_mem_space_4_hwtcl" value="Disabled" />
  <parameter name="slot_number_4_hwtcl" value="0" />
  <parameter name="rx_ei_l0s_7_hwtcl" value="0" />
  <parameter name="enable_adapter_half_rate_mode_hwtcl" value="false" />
  <parameter name="msi_masking_capable_6_hwtcl" value="false" />
  <parameter name="bar2_prefetchable_0_hwtcl" value="Disabled" />
  <parameter name="disable_snoop_packet_6_hwtcl" value="false" />
  <parameter name="disable_link_x2_support_hwtcl" value="false" />
  <parameter name="fc_init_timer_hwtcl" value="1024" />
  <parameter name="enable_function_msix_support_3_hwtcl" value="0" />
  <parameter name="bar0_io_space_5_hwtcl" value="Disabled" />
  <parameter name="bar5_size_mask_1_hwtcl" value="0" />
  <parameter name="msi_masking_capable_0_hwtcl" value="false" />
  <parameter name="endpoint_l1_latency_5_hwtcl" value="0" />
  <parameter name="bar5_type_1_hwtcl" value="0" />
  <parameter name="msi_masking_capable_3_hwtcl" value="false" />
  <parameter name="ssvid_6_hwtcl" value="0" />
  <parameter name="ssid_5_hwtcl" value="0" />
  <parameter name="bar0_io_space_2_hwtcl" value="Disabled" />
  <parameter name="l0_exit_latency_sameclock_advanced_default_hwtcl" value="6" />
  <parameter name="bar4_size_mask_1_hwtcl" value="0" />
  <parameter name="msix_table_offset_1_hwtcl" value="0" />
  <parameter name="bar3_io_space_3_hwtcl" value="Disabled" />
  <parameter name="dll_active_report_support_7_hwtcl" value="0" />
  <parameter name="msix_pba_bir_3_hwtcl" value="0" />
  <parameter name="slot_power_scale_hwtcl" value="0" />
  <parameter name="ecrc_check_capable_7_hwtcl" value="0" />
  <parameter name="bar3_io_space_6_hwtcl" value="Disabled" />
  <parameter name="interrupt_pin_6_hwtcl" value="inta" />
  <parameter name="msix_table_size_4_hwtcl" value="0" />
  <parameter name="sameclock_nfts_count_hwtcl" value="255" />
  <parameter name="rx_ei_l0s_2_hwtcl" value="0" />
  <parameter name="slot_power_scale_2_hwtcl" value="0" />
  <parameter name="bar4_64bit_mem_space_6_hwtcl" value="Disabled" />
  <parameter name="msix_pba_bir_6_hwtcl" value="0" />
  <parameter name="slot_power_limit_2_hwtcl" value="0" />
  <parameter name="maximum_current_2_hwtcl" value="0" />
  <parameter name="no_command_completed_hwtcl" value="false" />
  <parameter name="bar1_prefetchable_3_hwtcl" value="Disabled" />
  <parameter name="msix_pba_offset_6_hwtcl" value="0" />
  <parameter name="rx_ei_l0s_5_hwtcl" value="0" />
  <parameter name="slot_power_scale_5_hwtcl" value="0" />
  <parameter name="enable_function_msix_support_0_hwtcl" value="0" />
  <parameter name="rxbuffer_rxreq_hwtcl" value="Balanced" />
  <parameter name="l1_exit_latency_diffclock_advanced_default_hwtcl" value="0" />
  <parameter name="device_number_hwtcl" value="0" />
  <parameter name="subsystem_device_id_3_hwtcl" value="0" />
  <parameter name="maximum_current_5_hwtcl" value="0" />
  <parameter name="bar1_prefetchable_6_hwtcl" value="Disabled" />
  <parameter name="indicator_advanced_default_hwtcl" value="0" />
  <parameter name="subsystem_device_id_0_hwtcl" value="4464" />
  <parameter name="bar5_prefetchable_2_hwtcl" value="Disabled" />
  <parameter name="endpoint_l0_latency_0_hwtcl" value="0" />
  <parameter name="subsystem_vendor_id_5_hwtcl" value="0" />
  <parameter name="func6_en_hwtcl" value="0" />
  <parameter name="bar0_type_6_hwtcl" value="1" />
  <parameter name="bridge_port_vga_enable_0_hwtcl" value="false" />
  <parameter name="subsystem_vendor_id_2_hwtcl" value="0" />
  <parameter name="bar5_size_mask_3_hwtcl" value="0" />
  <parameter name="cvp_mode_reset_hwtcl" value="false" />
  <parameter name="flow_control_timeout_count_advanced_default_hwtcl" value="200" />
  <parameter name="rx_ei_l0s_3_hwtcl" value="0" />
  <parameter name="enable_rx_buffer_checking_advanced_default_hwtcl" value="false" />
  <parameter name="bar4_64bit_mem_space_7_hwtcl" value="Disabled" />
  <parameter name="port_link_number_hwtcl" value="1" />
  <parameter name="slot_number_6_hwtcl" value="0" />
  <parameter name="msix_table_size_1_hwtcl" value="0" />
  <parameter name="bar3_io_space_4_hwtcl" value="Disabled" />
  <parameter name="msi_masking_capable_2_hwtcl" value="false" />
  <parameter name="bar0_io_space_3_hwtcl" value="Disabled" />
  <parameter name="vc0_rx_flow_ctrl_compl_header_hwtcl" value="0" />
  <parameter name="pll_refclk_freq_hwtcl" value="100 MHz" />
  <parameter name="disable_link_x2_support_advanced_default_hwtcl" value="false" />
  <parameter name="enable_function_msix_support_1_hwtcl" value="0" />
  <parameter name="ssvid_7_hwtcl" value="0" />
  <parameter name="ssid_7_hwtcl" value="0" />
  <parameter name="msix_pba_bir_5_hwtcl" value="0" />
  <parameter name="vc0_rx_flow_ctrl_posted_header_hwtcl" value="18" />
  <parameter name="maximum_current_4_hwtcl" value="0" />
  <parameter name="slot_power_limit_5_hwtcl" value="0" />
  <parameter name="bar0_type_7_hwtcl" value="1" />
  <parameter name="vc0_rx_flow_ctrl_nonposted_data_hwtcl" value="0" />
  <parameter name="pipex1_debug_sel_hwtcl" value="disable" />
  <parameter name="eie_before_nfts_count_advanced_default_hwtcl" value="4" />
  <parameter name="bar5_size_mask_4_hwtcl" value="0" />
  <parameter name="subsystem_vendor_id_3_hwtcl" value="0" />
  <parameter name="rx_ei_l0s_4_hwtcl" value="0" />
  <parameter name="subsystem_device_id_2_hwtcl" value="0" />
  <parameter name="msix_table_size_2_hwtcl" value="0" />
  <parameter name="slot_power_scale_4_hwtcl" value="0" />
  <parameter name="completion_timeout_7_hwtcl" value="ABCD" />
  <parameter name="bar5_prefetchable_0_hwtcl" value="Disabled" />
  <parameter name="endpoint_l1_latency_7_hwtcl" value="0" />
  <parameter name="pld_clk_MHz" value="1250" />
  <parameter name="msix_pba_bir_4_hwtcl" value="0" />
  <parameter name="ssid_6_hwtcl" value="0" />
  <parameter name="bar1_prefetchable_4_hwtcl" value="Disabled" />
  <parameter name="slot_power_limit_4_hwtcl" value="0" />
  <parameter name="slot_number_7_hwtcl" value="0" />
  <parameter name="msix_pba_offset_7_hwtcl" value="0" />
  <parameter name="bar4_size_mask_0_hwtcl" value="0" />
  <parameter name="l0_exit_latency_diffclock_advanced_default_hwtcl" value="6" />
  <parameter name="enable_function_msix_support_2_hwtcl" value="0" />
  <parameter name="bar0_io_space_4_hwtcl" value="Disabled" />
  <generatedFiles>
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altpcie_cv_hip_ast_hwtcl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altpcie_rs_serdes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altpcie_rs_hip.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altpcie_av_hip_128bit_atom.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altpcie_av_hip_ast_hwtcl.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_xcvr_functions.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/sv_reconfig_bundle_to_ip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/sv_reconfig_bundle_merger.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_avmm_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_tx_pma_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_tx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_rx_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_pma.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_pcs_ch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_pcs.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_avmm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_native.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_plls.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_data_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_reconfig_bundle_to_basic.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_hssi_8g_rx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_hssi_8g_tx_pcs_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_hssi_common_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_hssi_common_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_hssi_pipe_gen1_2_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_hssi_rx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_hssi_rx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_hssi_tx_pcs_pma_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_hssi_tx_pld_pcs_interface_rbc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_reset_ctrl_lego.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_reset_ctrl_tgx_cdrauto.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_resync.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_csr_common_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_csr_common.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_csr_pcs8g_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_csr_pcs8g.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_csr_selector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_mgmt2dec.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_wait_generate.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_emsip_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_pipe_native_hip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/plain_files.txt"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/altera_pcie/altera_pcie_cv_hip_ast/altera_pcie_cv_hip_ast_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie_phy" as="pcie" />
  <messages>
   <message level="Debug" culprit="pcie_phy">queue size: 2 starting:altera_pcie_cv_hip_ast "submodules/altpcie_cv_hip_ast_hwtcl"</message>
   <message level="Info" culprit="pcie">add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm_csr.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma_ch.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_rx_pma.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pma.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs_ch.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_native.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_plls.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_data_adapter.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_rx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_tx_pcs_rbc.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_pipe_gen1_2_rbc.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pcs_pma_interface_rbc.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pld_pcs_interface_rbc.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./alt_reset_ctrl_lego.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_lego.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./alt_reset_ctrl_tgx_cdrauto.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_tgx_cdrauto.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common_h.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g_h.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_mgmt2dec.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_emsip_adapter.sv</message>
   <message level="Info" culprit="pcie">add_fileset_file ./av_xcvr_pipe_native_hip.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_pipe_native_hip.sv</message>
   <message level="Info" culprit="pcie"><![CDATA["<b>pcie_phy</b>" instantiated <b>altera_pcie_cv_hip_ast</b> "<b>pcie</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_xcvr_functions.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_xcvr_h.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_reconfig_bundle_to_basic.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_resync.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_csr_selector.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_wait_generate.v</b>]]></message>
   <message level="Warning"><![CDATA[Overwriting different file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/plain_files.txt</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_pcie_reconfig_driver:18.0:INTENDED_DEVICE_FAMILY=Cyclone V,enable_cal_busy_hwtcl=0,gen123_lane_rate_mode_hwtcl=Gen1 (2.5 Gbps),number_of_reconfig_interfaces=5"
   instancePathKey="pcie_phy:.:pcie_reconfig_driver_0"
   kind="altera_pcie_reconfig_driver"
   version="18.0"
   name="altpcie_reconfig_driver">
  <parameter name="enable_cal_busy_hwtcl" value="0" />
  <parameter name="number_of_reconfig_interfaces" value="5" />
  <parameter name="gen123_lane_rate_mode_hwtcl" value="Gen1 (2.5 Gbps)" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_h.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altpcie_reconfig_driver.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/altera_pcie/altera_pcie_hip_ast_ed/altera_pcie_reconfig_driver_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie_phy" as="pcie_reconfig_driver_0" />
  <messages>
   <message level="Debug" culprit="pcie_phy">queue size: 1 starting:altera_pcie_reconfig_driver "submodules/altpcie_reconfig_driver"</message>
   <message level="Info" culprit="pcie_reconfig_driver_0"><![CDATA["<b>pcie_phy</b>" instantiated <b>altera_pcie_reconfig_driver</b> "<b>pcie_reconfig_driver_0</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/alt_xcvr_reconfig_h.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.0:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="pcie_phy:.:rst_controller"
   kind="altera_reset_controller"
   version="18.0"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="pcie_phy" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="pcie_phy">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>pcie_phy</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_reset_controller.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>G:/working_dir/altera/LimeSDR-QPCIe/cyclone5_pcie/cyclone5_litepcie/ip/pcie_phy/pcie_phy/synthesis/submodules/altera_reset_controller.sdc</b>]]></message>
  </messages>
 </entity>
</deploy>
