
*** Running vivado
    with args -log swerv_soc_PWM_w_Int_v1_0_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source swerv_soc_PWM_w_Int_v1_0_0_1.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source swerv_soc_PWM_w_Int_v1_0_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/_Code/verilog/interface_lab/PWM_7digit_1.0/PWM_7digit_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/_Code/verilog/interface_lab/PWM_7digit_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/_Code/verilog/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/_Download/vivado/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:PWM_7digit_v1_0:1.0'. The one found in IP location 'd:/_Code/verilog/interface_lab/PWM_7digit_1.0/pwm_7digit_2.0' will take precedence over the same IP in location d:/_Code/verilog/ip_repo/pwm_7digit_2.0
Command: synth_design -top swerv_soc_PWM_w_Int_v1_0_0_1 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3112 
WARNING: [Synth 8-2611] redeclaration of ansi port slv_reg0 is not allowed [d:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/f92d/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:107]
WARNING: [Synth 8-976] slv_reg0 has already been declared [d:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/f92d/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:107]
WARNING: [Synth 8-2654] second declaration of slv_reg0 ignored [d:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/f92d/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:107]
INFO: [Synth 8-994] slv_reg0 is declared here [d:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/f92d/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:18]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 834.648 ; gain = 242.305
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'swerv_soc_PWM_w_Int_v1_0_0_1' [d:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_PWM_w_Int_v1_0_0_1/synth/swerv_soc_PWM_w_Int_v1_0_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'PWM_w_Int_v1_0' [d:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/f92d/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0.v:4]
	Parameter PWM_PERIOD bound to: 20 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PWM_w_Int_v1_0_S00_AXI' [d:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/f92d/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/f92d/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [d:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/f92d/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:372]
INFO: [Synth 8-6155] done synthesizing module 'PWM_w_Int_v1_0_S00_AXI' (1#1) [d:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/f92d/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'PWM_Controller_Int' [d:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/f92d/PWM_Controller_Int.v:23]
	Parameter period bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PWM_Controller_Int' (2#1) [d:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/f92d/PWM_Controller_Int.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PWM_w_Int_v1_0' (3#1) [d:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ipshared/f92d/PWM_w_Int_1.0/hdl/PWM_w_Int_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'swerv_soc_PWM_w_Int_v1_0_0_1' (4#1) [d:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/ip/swerv_soc_PWM_w_Int_v1_0_0_1/synth/swerv_soc_PWM_w_Int_v1_0_0_1.v:58]
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design PWM_w_Int_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 881.715 ; gain = 289.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 881.715 ; gain = 289.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 881.715 ; gain = 289.371
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 881.715 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 975.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 977.711 ; gain = 2.297
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 977.711 ; gain = 385.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 977.711 ; gain = 385.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 977.711 ; gain = 385.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 977.711 ; gain = 385.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PWM_w_Int_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module PWM_Controller_Int 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design swerv_soc_PWM_w_Int_v1_0_0_1 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design swerv_soc_PWM_w_Int_v1_0_0_1 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design swerv_soc_PWM_w_Int_v1_0_0_1 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design swerv_soc_PWM_w_Int_v1_0_0_1 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design swerv_soc_PWM_w_Int_v1_0_0_1 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design swerv_soc_PWM_w_Int_v1_0_0_1 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/PWM_w_Int_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 977.711 ; gain = 385.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 977.711 ; gain = 385.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 977.711 ; gain = 385.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 986.180 ; gain = 393.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1001.969 ; gain = 409.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1001.969 ; gain = 409.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1001.969 ; gain = 409.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1001.969 ; gain = 409.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1001.969 ; gain = 409.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1001.969 ; gain = 409.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT1   |     3|
|3     |LUT2   |    16|
|4     |LUT3   |     2|
|5     |LUT4   |    44|
|6     |LUT6   |    40|
|7     |FDRE   |   192|
|8     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       |   307|
|2     |  inst                          |PWM_w_Int_v1_0         |   307|
|3     |    PWM_inst                    |PWM_Controller_Int     |    41|
|4     |    PWM_w_Int_v1_0_S00_AXI_inst |PWM_w_Int_v1_0_S00_AXI |   266|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1001.969 ; gain = 409.625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1001.969 ; gain = 313.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1001.969 ; gain = 409.625
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1014.027 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1014.078 ; gain = 713.066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.078 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.runs/swerv_soc_PWM_w_Int_v1_0_0_1_synth_1/swerv_soc_PWM_w_Int_v1_0_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP swerv_soc_PWM_w_Int_v1_0_0_1, cache-ID = c1f89a314256152c
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.078 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/_Code/verilog/interface_lab/RVfpga_SoC_lab6_timing/RVfpga_SoC.runs/swerv_soc_PWM_w_Int_v1_0_0_1_synth_1/swerv_soc_PWM_w_Int_v1_0_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file swerv_soc_PWM_w_Int_v1_0_0_1_utilization_synth.rpt -pb swerv_soc_PWM_w_Int_v1_0_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  9 22:27:23 2023...
