
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl



****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:20 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/Keyboard Sample Code/Keyboard Sample Code/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program_Files/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.cache/ip 
Command: synth_design -top TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26012
WARNING: [Synth 8-2611] redeclaration of ansi port state is not allowed [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/new/Lab5_Team10_Musical_Scale_fpga.v:39]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1025.805 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/new/Lab5_Team10_Musical_Scale_fpga.v:23]
	Parameter LEFT_SHIFT_CODES bound to: 9'b000010010 
	Parameter RIGHT_SHIFT_CODES bound to: 9'b001011001 
	Parameter KEY_CODES bound to: 72'b001000101000010110000011110001110000001101001001110010001011010101011010 
	Parameter upOne bound to: 3'b000 
	Parameter upHf bound to: 3'b001 
	Parameter downOne bound to: 3'b010 
	Parameter downHf bound to: 3'b011 
INFO: [Synth 8-6157] synthesizing module 'audioControl' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/new/Lab5_Team10_Musical_Scale_fpga.v:287]
	Parameter upOne bound to: 3'b000 
	Parameter upHf bound to: 3'b001 
	Parameter downOne bound to: 3'b010 
	Parameter downHf bound to: 3'b011 
	Parameter SEC bound to: 300000000 - type: integer 
	Parameter hfSEC bound to: 150000000 - type: integer 
WARNING: [Synth 8-151] case item 3'b000 is unreachable [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/new/Lab5_Team10_Musical_Scale_fpga.v:311]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/new/Lab5_Team10_Musical_Scale_fpga.v:311]
INFO: [Synth 8-6155] done synthesizing module 'audioControl' (1#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/new/Lab5_Team10_Musical_Scale_fpga.v:287]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/imports/Unit9_demo1_piano/Decoder.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (2#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/imports/Unit9_demo1_piano/Decoder.v:6]
INFO: [Synth 8-6157] synthesizing module 'PWM_gen' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/imports/Unit9_demo1_piano/PWM_gen.v:10]
INFO: [Synth 8-6155] done synthesizing module 'PWM_gen' (3#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/imports/Unit9_demo1_piano/PWM_gen.v:10]
INFO: [Synth 8-6157] synthesizing module 'KeyboardDecoder' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/imports/Keyboard Sample Code/KeyboardDecoder.v:1]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl_0' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.runs/synth_1/.Xil/Vivado-37540-LAPTOP-J5R9FCMI/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl_0' (4#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.runs/synth_1/.Xil/Vivado-37540-LAPTOP-J5R9FCMI/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'OnePulse' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/imports/Keyboard Sample Code/OnePulse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'OnePulse' (5#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/imports/Keyboard Sample Code/OnePulse.v:1]
INFO: [Synth 8-226] default block is never used [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/imports/Keyboard Sample Code/KeyboardDecoder.v:64]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardDecoder' (6#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/imports/Keyboard Sample Code/KeyboardDecoder.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/new/Lab5_Team10_Musical_Scale_fpga.v:146]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/new/Lab5_Team10_Musical_Scale_fpga.v:174]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (7#1) [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/new/Lab5_Team10_Musical_Scale_fpga.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.805 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1025.805 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1025.805 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'key_de/inst'
Finished Parsing XDC File [d:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'key_de/inst'
Parsing XDC File [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc]
Finished Parsing XDC File [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/constrs_1/imports/Keyboard Sample Code/KeyboardConstraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1057.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1057.984 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1057.984 ; gain = 32.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1057.984 ; gain = 32.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  d:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  d:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  d:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  d:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for key_de/inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1057.984 ; gain = 32.180
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardDecoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
         WAIT_FOR_SIGNAL |                               01 |                               01
         GET_SIGNAL_DOWN |                               10 |                               10
            WAIT_RELEASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardDecoder'
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.srcs/sources_1/new/Lab5_Team10_Musical_Scale_fpga.v:128]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1057.984 ; gain = 32.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	   9 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 12    
	   4 Input    1 Bit        Muxes := 8     
	   3 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP count_duty0, operation Mode is: A*B.
DSP Report: operator count_duty0 is absorbed into DSP count_duty0.
DSP Report: operator count_duty0 is absorbed into DSP count_duty0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1057.984 ; gain = 32.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|Decoder     | freq       | 32x15         | LUT            | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|PWM_gen     | A*B         | 25     | 11     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1078.992 ; gain = 53.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1100.711 ; gain = 74.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1103.051 ; gain = 77.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1108.863 ; gain = 83.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1108.863 ; gain = 83.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1108.863 ; gain = 83.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1108.863 ; gain = 83.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1108.863 ; gain = 83.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1108.863 ; gain = 83.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |KeyboardCtrl_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |KeyboardCtrl |     1|
|2     |BUFG         |     1|
|3     |CARRY4       |   231|
|4     |DSP48E1      |     1|
|5     |LUT1         |     2|
|6     |LUT2         |   423|
|7     |LUT3         |   342|
|8     |LUT4         |    53|
|9     |LUT5         |    19|
|10    |LUT6         |    49|
|11    |FDRE         |    81|
|12    |IBUF         |     1|
|13    |OBUF         |     6|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1108.863 ; gain = 83.059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1108.863 ; gain = 50.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1108.863 ; gain = 83.059
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1120.906 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 232 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1120.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1120.906 ; gain = 95.102
INFO: [Common 17-1381] The checkpoint 'D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab5/lab5_FPGA_1/lab5_FPGA_1.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 23 23:35:53 2020...
