Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar  5 23:52:55 2023
| Host         : Dylan-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 25 register/latch pins with no clock driven by root clock pin: audio_out_inst/clk_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk190hz/clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk50Mhz/clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.603        0.000                      0                  195        0.261        0.000                      0                  195        4.500        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.603        0.000                      0                  195        0.261        0.000                      0                  195        4.500        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.603ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 clk50Mhz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Mhz/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.704ns (18.031%)  route 3.200ns (81.969%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.618     5.139    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  clk50Mhz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  clk50Mhz/count_reg[26]/Q
                         net (fo=2, routed)           1.279     6.874    clk50Mhz/count_reg[26]
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  clk50Mhz/count[0]_i_8__0/O
                         net (fo=1, routed)           1.100     8.098    clk50Mhz/count[0]_i_8__0_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.222 r  clk50Mhz/count[0]_i_1/O
                         net (fo=33, routed)          0.822     9.043    clk50Mhz/clk0
    SLICE_X63Y80         FDRE                                         r  clk50Mhz/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000    10.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.498    14.839    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  clk50Mhz/count_reg[12]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y80         FDRE (Setup_fdre_C_R)       -0.429    14.647    clk50Mhz/count_reg[12]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 clk50Mhz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Mhz/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.704ns (18.031%)  route 3.200ns (81.969%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.618     5.139    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  clk50Mhz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  clk50Mhz/count_reg[26]/Q
                         net (fo=2, routed)           1.279     6.874    clk50Mhz/count_reg[26]
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  clk50Mhz/count[0]_i_8__0/O
                         net (fo=1, routed)           1.100     8.098    clk50Mhz/count[0]_i_8__0_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.222 r  clk50Mhz/count[0]_i_1/O
                         net (fo=33, routed)          0.822     9.043    clk50Mhz/clk0
    SLICE_X63Y80         FDRE                                         r  clk50Mhz/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000    10.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.498    14.839    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  clk50Mhz/count_reg[13]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y80         FDRE (Setup_fdre_C_R)       -0.429    14.647    clk50Mhz/count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 clk50Mhz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Mhz/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.704ns (18.031%)  route 3.200ns (81.969%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.618     5.139    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  clk50Mhz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  clk50Mhz/count_reg[26]/Q
                         net (fo=2, routed)           1.279     6.874    clk50Mhz/count_reg[26]
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  clk50Mhz/count[0]_i_8__0/O
                         net (fo=1, routed)           1.100     8.098    clk50Mhz/count[0]_i_8__0_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.222 r  clk50Mhz/count[0]_i_1/O
                         net (fo=33, routed)          0.822     9.043    clk50Mhz/clk0
    SLICE_X63Y80         FDRE                                         r  clk50Mhz/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000    10.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.498    14.839    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  clk50Mhz/count_reg[14]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y80         FDRE (Setup_fdre_C_R)       -0.429    14.647    clk50Mhz/count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.603ns  (required time - arrival time)
  Source:                 clk50Mhz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Mhz/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.904ns  (logic 0.704ns (18.031%)  route 3.200ns (81.969%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.618     5.139    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  clk50Mhz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  clk50Mhz/count_reg[26]/Q
                         net (fo=2, routed)           1.279     6.874    clk50Mhz/count_reg[26]
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  clk50Mhz/count[0]_i_8__0/O
                         net (fo=1, routed)           1.100     8.098    clk50Mhz/count[0]_i_8__0_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.222 r  clk50Mhz/count[0]_i_1/O
                         net (fo=33, routed)          0.822     9.043    clk50Mhz/clk0
    SLICE_X63Y80         FDRE                                         r  clk50Mhz/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000    10.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.498    14.839    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y80         FDRE                                         r  clk50Mhz/count_reg[15]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y80         FDRE (Setup_fdre_C_R)       -0.429    14.647    clk50Mhz/count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  5.603    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 clk50Mhz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Mhz/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.704ns (18.073%)  route 3.191ns (81.927%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.618     5.139    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  clk50Mhz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  clk50Mhz/count_reg[26]/Q
                         net (fo=2, routed)           1.279     6.874    clk50Mhz/count_reg[26]
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  clk50Mhz/count[0]_i_8__0/O
                         net (fo=1, routed)           1.100     8.098    clk50Mhz/count[0]_i_8__0_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.222 r  clk50Mhz/count[0]_i_1/O
                         net (fo=33, routed)          0.813     9.034    clk50Mhz/clk0
    SLICE_X63Y84         FDRE                                         r  clk50Mhz/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000    10.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.503    14.844    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  clk50Mhz/count_reg[28]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X63Y84         FDRE (Setup_fdre_C_R)       -0.429    14.652    clk50Mhz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 clk50Mhz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Mhz/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.704ns (18.073%)  route 3.191ns (81.927%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.618     5.139    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  clk50Mhz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  clk50Mhz/count_reg[26]/Q
                         net (fo=2, routed)           1.279     6.874    clk50Mhz/count_reg[26]
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  clk50Mhz/count[0]_i_8__0/O
                         net (fo=1, routed)           1.100     8.098    clk50Mhz/count[0]_i_8__0_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.222 r  clk50Mhz/count[0]_i_1/O
                         net (fo=33, routed)          0.813     9.034    clk50Mhz/clk0
    SLICE_X63Y84         FDRE                                         r  clk50Mhz/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000    10.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.503    14.844    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  clk50Mhz/count_reg[29]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X63Y84         FDRE (Setup_fdre_C_R)       -0.429    14.652    clk50Mhz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 clk50Mhz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Mhz/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.704ns (18.073%)  route 3.191ns (81.927%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.618     5.139    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  clk50Mhz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  clk50Mhz/count_reg[26]/Q
                         net (fo=2, routed)           1.279     6.874    clk50Mhz/count_reg[26]
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  clk50Mhz/count[0]_i_8__0/O
                         net (fo=1, routed)           1.100     8.098    clk50Mhz/count[0]_i_8__0_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.222 r  clk50Mhz/count[0]_i_1/O
                         net (fo=33, routed)          0.813     9.034    clk50Mhz/clk0
    SLICE_X63Y84         FDRE                                         r  clk50Mhz/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000    10.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.503    14.844    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  clk50Mhz/count_reg[30]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X63Y84         FDRE (Setup_fdre_C_R)       -0.429    14.652    clk50Mhz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 clk50Mhz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Mhz/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.895ns  (logic 0.704ns (18.073%)  route 3.191ns (81.927%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.618     5.139    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  clk50Mhz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  clk50Mhz/count_reg[26]/Q
                         net (fo=2, routed)           1.279     6.874    clk50Mhz/count_reg[26]
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  clk50Mhz/count[0]_i_8__0/O
                         net (fo=1, routed)           1.100     8.098    clk50Mhz/count[0]_i_8__0_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.222 r  clk50Mhz/count[0]_i_1/O
                         net (fo=33, routed)          0.813     9.034    clk50Mhz/clk0
    SLICE_X63Y84         FDRE                                         r  clk50Mhz/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000    10.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.503    14.844    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  clk50Mhz/count_reg[31]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X63Y84         FDRE (Setup_fdre_C_R)       -0.429    14.652    clk50Mhz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.652    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 clk50Mhz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Mhz/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.704ns (18.062%)  route 3.194ns (81.938%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.618     5.139    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  clk50Mhz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  clk50Mhz/count_reg[26]/Q
                         net (fo=2, routed)           1.279     6.874    clk50Mhz/count_reg[26]
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  clk50Mhz/count[0]_i_8__0/O
                         net (fo=1, routed)           1.100     8.098    clk50Mhz/count[0]_i_8__0_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.222 r  clk50Mhz/count[0]_i_1/O
                         net (fo=33, routed)          0.815     9.037    clk50Mhz/clk0
    SLICE_X63Y83         FDRE                                         r  clk50Mhz/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000    10.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.502    14.843    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  clk50Mhz/count_reg[24]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X63Y83         FDRE (Setup_fdre_C_R)       -0.429    14.675    clk50Mhz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  5.638    

Slack (MET) :             5.638ns  (required time - arrival time)
  Source:                 clk50Mhz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Mhz/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.704ns (18.062%)  route 3.194ns (81.938%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.618     5.139    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  clk50Mhz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  clk50Mhz/count_reg[26]/Q
                         net (fo=2, routed)           1.279     6.874    clk50Mhz/count_reg[26]
    SLICE_X63Y85         LUT6 (Prop_lut6_I2_O)        0.124     6.998 r  clk50Mhz/count[0]_i_8__0/O
                         net (fo=1, routed)           1.100     8.098    clk50Mhz/count[0]_i_8__0_n_0
    SLICE_X62Y80         LUT6 (Prop_lut6_I5_O)        0.124     8.222 r  clk50Mhz/count[0]_i_1/O
                         net (fo=33, routed)          0.815     9.037    clk50Mhz/clk0
    SLICE_X63Y83         FDRE                                         r  clk50Mhz/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000    10.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.502    14.843    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  clk50Mhz/count_reg[25]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X63Y83         FDRE (Setup_fdre_C_R)       -0.429    14.675    clk50Mhz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.675    
                         arrival time                          -9.037    
  -------------------------------------------------------------------
                         slack                                  5.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk20khz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20khz/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590     1.473    clk20khz/clock_1ns_IBUF_BUFG
    SLICE_X65Y87         FDRE                                         r  clk20khz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y87         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  clk20khz/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.731    clk20khz/count_reg[23]
    SLICE_X65Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  clk20khz/count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.839    clk20khz/count_reg[20]_i_1__0_n_4
    SLICE_X65Y87         FDRE                                         r  clk20khz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.859     1.987    clk20khz/clock_1ns_IBUF_BUFG
    SLICE_X65Y87         FDRE                                         r  clk20khz/count_reg[23]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X65Y87         FDRE (Hold_fdre_C_D)         0.105     1.578    clk20khz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk20khz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20khz/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.589     1.472    clk20khz/clock_1ns_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  clk20khz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  clk20khz/count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.730    clk20khz/count_reg[19]
    SLICE_X65Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  clk20khz/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.838    clk20khz/count_reg[16]_i_1__0_n_4
    SLICE_X65Y86         FDRE                                         r  clk20khz/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.858     1.986    clk20khz/clock_1ns_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  clk20khz/count_reg[19]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X65Y86         FDRE (Hold_fdre_C_D)         0.105     1.577    clk20khz/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk20khz/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20khz/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.591     1.474    clk20khz/clock_1ns_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  clk20khz/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clk20khz/count_reg[31]/Q
                         net (fo=2, routed)           0.117     1.732    clk20khz/count_reg[31]
    SLICE_X65Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  clk20khz/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.840    clk20khz/count_reg[28]_i_1__0_n_4
    SLICE_X65Y89         FDRE                                         r  clk20khz/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.861     1.989    clk20khz/clock_1ns_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  clk20khz/count_reg[31]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X65Y89         FDRE (Hold_fdre_C_D)         0.105     1.579    clk20khz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk50Mhz/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Mhz/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.586     1.469    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  clk50Mhz/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  clk50Mhz/count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.727    clk50Mhz/count_reg[19]
    SLICE_X63Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  clk50Mhz/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    clk50Mhz/count_reg[16]_i_1_n_4
    SLICE_X63Y81         FDRE                                         r  clk50Mhz/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.854     1.982    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  clk50Mhz/count_reg[19]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y81         FDRE (Hold_fdre_C_D)         0.105     1.574    clk50Mhz/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk50Mhz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Mhz/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.583     1.466    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  clk50Mhz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  clk50Mhz/count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.724    clk50Mhz/count_reg[7]
    SLICE_X63Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  clk50Mhz/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    clk50Mhz/count_reg[4]_i_1_n_4
    SLICE_X63Y78         FDRE                                         r  clk50Mhz/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.851     1.979    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y78         FDRE                                         r  clk50Mhz/count_reg[7]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X63Y78         FDRE (Hold_fdre_C_D)         0.105     1.571    clk50Mhz/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk50Mhz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Mhz/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.584     1.467    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  clk50Mhz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  clk50Mhz/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.725    clk50Mhz/count_reg[11]
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  clk50Mhz/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    clk50Mhz/count_reg[8]_i_1_n_4
    SLICE_X63Y79         FDRE                                         r  clk50Mhz/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.852     1.980    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y79         FDRE                                         r  clk50Mhz/count_reg[11]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X63Y79         FDRE (Hold_fdre_C_D)         0.105     1.572    clk50Mhz/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk50Mhz/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Mhz/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.587     1.470    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  clk50Mhz/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  clk50Mhz/count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.728    clk50Mhz/count_reg[23]
    SLICE_X63Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  clk50Mhz/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    clk50Mhz/count_reg[20]_i_1_n_4
    SLICE_X63Y82         FDRE                                         r  clk50Mhz/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.855     1.983    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  clk50Mhz/count_reg[23]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.105     1.575    clk50Mhz/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk190hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk190hz/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.900%)  route 0.158ns (43.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.588     1.471    clk190hz/clock_1ns_IBUF_BUFG
    SLICE_X60Y84         FDRE                                         r  clk190hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  clk190hz/count_reg[0]/Q
                         net (fo=3, routed)           0.158     1.794    clk190hz/count_reg[0]
    SLICE_X61Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.839 r  clk190hz/clk_i_1__1/O
                         net (fo=1, routed)           0.000     1.839    clk190hz/clk_i_1__1_n_0
    SLICE_X61Y85         FDRE                                         r  clk190hz/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.856     1.984    clk190hz/clock_1ns_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  clk190hz/clk_reg/C
                         clock pessimism             -0.498     1.486    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.091     1.577    clk190hz/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk50Mhz/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Mhz/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.584     1.467    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  clk50Mhz/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y80         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  clk50Mhz/clk_reg/Q
                         net (fo=2, routed)           0.168     1.776    clk50Mhz/clk
    SLICE_X61Y80         LUT2 (Prop_lut2_I1_O)        0.045     1.821 r  clk50Mhz/clk_i_1/O
                         net (fo=1, routed)           0.000     1.821    clk50Mhz/clk_i_1_n_0
    SLICE_X61Y80         FDRE                                         r  clk50Mhz/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.851     1.979    clk50Mhz/clock_1ns_IBUF_BUFG
    SLICE_X61Y80         FDRE                                         r  clk50Mhz/clk_reg/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y80         FDRE (Hold_fdre_C_D)         0.091     1.558    clk50Mhz/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk20khz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk20khz/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.588     1.471    clk20khz/clock_1ns_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  clk20khz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  clk20khz/count_reg[7]/Q
                         net (fo=3, routed)           0.119     1.732    clk20khz/count_reg[7]
    SLICE_X65Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  clk20khz/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.840    clk20khz/count_reg[4]_i_1__0_n_4
    SLICE_X65Y83         FDRE                                         r  clk20khz/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_1ns (IN)
                         net (fo=0)                   0.000     0.000    clock_1ns
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_1ns_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_1ns_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_1ns_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.856     1.984    clk20khz/clock_1ns_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  clk20khz/count_reg[7]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y83         FDRE (Hold_fdre_C_D)         0.105     1.576    clk20khz/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_1ns }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_1ns_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y85   clk190hz/clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y84   clk190hz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y86   clk190hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y86   clk190hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y87   clk190hz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y87   clk190hz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y87   clk190hz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y87   clk190hz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y88   clk190hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   clk190hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   clk190hz/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   clk190hz/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   clk190hz/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   clk190hz/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   clk190hz/count_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   clk190hz/count_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   clk190hz/count_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90   clk190hz/count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90   clk190hz/count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y91   clk190hz/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y91   clk190hz/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y91   clk190hz/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y91   clk190hz/count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y80   clk50Mhz/clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y79   clk50Mhz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y79   clk50Mhz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y80   clk50Mhz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y80   clk50Mhz/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y80   clk50Mhz/count_reg[14]/C



