From 62f656ea6c92dcc127692d03b05d1fb516941af1 Mon Sep 17 00:00:00 2001
From: slash <slash@gmail.com>
Date: Sat, 18 Feb 2023 15:03:22 +0800
Subject: [PATCH 23/25]  dsi-panel: fixed mipi-dsi vgg804834-otslwc timing

---
 drivers/gpu/drm/panel/Kconfig                  | 10 ++++++++++
 drivers/gpu/drm/panel/Makefile                 |  2 +-
 drivers/gpu/drm/panel/panel-vgg804834-otslwc.c | 11 ++++-------
 3 files changed, 15 insertions(+), 8 deletions(-)

diff --git a/drivers/gpu/drm/panel/Kconfig b/drivers/gpu/drm/panel/Kconfig
index 6153972e0127..5971025b67bd 100644
--- a/drivers/gpu/drm/panel/Kconfig
+++ b/drivers/gpu/drm/panel/Kconfig
@@ -500,4 +500,14 @@ config DRM_PANEL_XINPENG_XPP055C272
 	  Say Y here if you want to enable support for the Xinpeng
 	  XPP055C272 controller for 720x1280 LCD panels with MIPI/RGB/SPI
 	  system interfaces.
+
+config DRM_PANEL_VGG804834_OTSLWC
+	tristate "VGG804834-0TSLWC panel driver"
+	depends on OF
+	depends on DRM_MIPI_DSI
+	depends on BACKLIGHT_CLASS_DEVICE
+	help
+	  Say Y here if you want to enable support for the
+	  VGG804834-0TSLWC for 800x480 LCD panels with MIPI
+	  system interfaces.
 endmenu
diff --git a/drivers/gpu/drm/panel/Makefile b/drivers/gpu/drm/panel/Makefile
index f8db83155259..6189c475de27 100644
--- a/drivers/gpu/drm/panel/Makefile
+++ b/drivers/gpu/drm/panel/Makefile
@@ -53,4 +53,4 @@ obj-$(CONFIG_DRM_PANEL_TPO_TPG110) += panel-tpo-tpg110.o
 obj-$(CONFIG_DRM_PANEL_TRULY_NT35597_WQXGA) += panel-truly-nt35597.o
 obj-$(CONFIG_DRM_PANEL_VISIONOX_RM69299) += panel-visionox-rm69299.o
 obj-$(CONFIG_DRM_PANEL_XINPENG_XPP055C272) += panel-xinpeng-xpp055c272.o
-obj-y += panel-vgg804834-otslwc.o
+obj-$(CONFIG_DRM_PANEL_VGG804834_OTSLWC) += panel-vgg804834-otslwc.o
diff --git a/drivers/gpu/drm/panel/panel-vgg804834-otslwc.c b/drivers/gpu/drm/panel/panel-vgg804834-otslwc.c
index b6f98db70ced..b6f6343216b0 100644
--- a/drivers/gpu/drm/panel/panel-vgg804834-otslwc.c
+++ b/drivers/gpu/drm/panel/panel-vgg804834-otslwc.c
@@ -20,9 +20,6 @@
 #include <drm/drm_mipi_dsi.h>
 #include <drm/drm_panel.h>
 
-#define H_PRO_OFF 30
-#define H_MULTI 4
-
 static const u32 otslw_bus_formats[] = {
 	MEDIA_BUS_FMT_RGB888_1X24,
 };
@@ -43,11 +40,11 @@ struct otslw_panel {
 };
 
 static const struct drm_display_mode default_mode = {
-	.clock = 30000 * H_MULTI,
+	.clock = 27500,
 	.hdisplay = 800,
-	.hsync_start = 800 * H_MULTI + (40 + H_PRO_OFF),
-	.hsync_end = 800 * H_MULTI + (40 + H_PRO_OFF) + (48 - H_PRO_OFF),
-	.htotal = 800 * H_MULTI + (40 + H_PRO_OFF) + (48 - H_PRO_OFF) + 40,
+	.hsync_start = 800 + (40),
+	.hsync_end = 800 + (40) + (48),
+	.htotal = 800 + (40) + (48) + 40,
 
 	.vdisplay = 480,
 	.vsync_start = 480 + (13),
-- 
2.25.1

