

================================================================
== Vitis HLS Report for 'mont_update_m_temp'
================================================================
* Date:           Thu Dec 12 16:24:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.330 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    543|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     259|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     259|    543|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+-----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+-----+------------+------------+
    |add_ln186_fu_116_p2  |         +|   0|  0|  136|         129|         129|
    |ap_return            |         +|   0|  0|  137|         130|         130|
    |and_ln18_1_fu_76_p2  |       and|   0|  0|    2|           1|           1|
    |and_ln18_2_fu_82_p2  |       and|   0|  0|    2|           1|           1|
    |and_ln18_3_fu_88_p2  |       and|   0|  0|    2|           1|           1|
    |and_ln18_fu_64_p2    |       and|   0|  0|    2|           1|           1|
    |or_ln18_fu_94_p2     |        or|   0|  0|    2|           1|           1|
    |d1_V_fu_46_p3        |    select|   0|  0|  128|           1|         128|
    |d2_V_fu_100_p3       |    select|   0|  0|  128|           1|         128|
    |xor_ln18_fu_70_p2    |       xor|   0|  0|    2|           2|           1|
    |xor_ln901_fu_58_p2   |       xor|   0|  0|    2|           1|           2|
    +---------------------+----------+----+---+-----+------------+------------+
    |Total                |          |   0|  0|  543|         269|         523|
    +---------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------+-----+----+-----+-----------+
    |        Name       |  FF | LUT| Bits| Const Bits|
    +-------------------+-----+----+-----+-----------+
    |add_ln186_reg_135  |  129|   0|  129|          0|
    |m_read_reg_130     |  130|   0|  130|          0|
    +-------------------+-----+----+-----+-----------+
    |Total              |  259|   0|  259|          0|
    +-------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------+-----+-----+------------+--------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  mont_update_m_temp|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  mont_update_m_temp|  return value|
|ap_return  |  out|  130|  ap_ctrl_hs|  mont_update_m_temp|  return value|
|a          |   in|    1|     ap_none|                   a|        scalar|
|b          |   in|  128|     ap_none|                   b|        scalar|
|N          |   in|  128|     ap_none|                   N|        scalar|
|m          |   in|  130|     ap_none|                   m|        scalar|
+-----------+-----+-----+------------+--------------------+--------------+

