# sdc-parser
Standard Design Constraints (or Synopsys Design Constraints) Parser in Rust

# Introduce
SDC is introdued by Synopsys, Inc and its syntax is commonly supported by popular VLSI Synthesis, PnR tools. Generally, timing, power and area constraints of design are provided through the SDC file. 


# Reference
[1.sdc-synopsys-design-constraint-file](https://www.teamvlsi.com/2020/05/sdc-synopsys-design-constraint-file-in.html)
[2.From Actol](http://ebook.pldworld.com/_semiconductors/actel/libero_v70_fusion_webhelp/sdc_files.htm)
