Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sat Jan 10 21:02:20 2026
| Host         : SaigesGamingPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file exp_1q_timing_summary_routed.rpt -pb exp_1q_timing_summary_routed.pb -rpx exp_1q_timing_summary_routed.rpx -warn_on_violation
| Design       : exp_1q
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   71          
LUTAR-1    Warning           LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (71)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (199)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (71)
-------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: CLOCK_DIVIDER/count_reg[25]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: PRIME_CHECKER/count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SEVEN_SEG/CLK_DIV/count_reg[13]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (199)
--------------------------------------------------
 There are 199 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.491        0.000                      0                   44        0.251        0.000                      0                   44        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.491        0.000                      0                   44        0.251        0.000                      0                   44        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.491ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 2.016ns (80.347%)  route 0.493ns (19.653%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572     5.093    CLOCK_DIVIDER/CLK
    SLICE_X57Y1          FDRE                                         r  CLOCK_DIVIDER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_fdre_C_Q)         0.456     5.549 f  CLOCK_DIVIDER/count_reg[0]/Q
                         net (fo=1, routed)           0.493     6.042    CLOCK_DIVIDER/count_reg_n_0_[0]
    SLICE_X57Y1          LUT1 (Prop_lut1_I0_O)        0.124     6.166 r  CLOCK_DIVIDER/count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.166    CLOCK_DIVIDER/count[0]_i_2_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.698 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  CLOCK_DIVIDER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    CLOCK_DIVIDER/count_reg[16]_i_1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  CLOCK_DIVIDER/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    CLOCK_DIVIDER/count_reg[20]_i_1_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.602 r  CLOCK_DIVIDER/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.602    CLOCK_DIVIDER/count_reg[24]_i_1_n_6
    SLICE_X57Y7          FDRE                                         r  CLOCK_DIVIDER/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.452    14.793    CLOCK_DIVIDER/CLK
    SLICE_X57Y7          FDRE                                         r  CLOCK_DIVIDER/count_reg[25]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X57Y7          FDRE (Setup_fdre_C_D)        0.062    15.093    CLOCK_DIVIDER/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  7.491    

Slack (MET) :             7.602ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 1.905ns (79.438%)  route 0.493ns (20.562%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572     5.093    CLOCK_DIVIDER/CLK
    SLICE_X57Y1          FDRE                                         r  CLOCK_DIVIDER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_fdre_C_Q)         0.456     5.549 f  CLOCK_DIVIDER/count_reg[0]/Q
                         net (fo=1, routed)           0.493     6.042    CLOCK_DIVIDER/count_reg_n_0_[0]
    SLICE_X57Y1          LUT1 (Prop_lut1_I0_O)        0.124     6.166 r  CLOCK_DIVIDER/count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.166    CLOCK_DIVIDER/count[0]_i_2_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.698 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  CLOCK_DIVIDER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    CLOCK_DIVIDER/count_reg[16]_i_1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  CLOCK_DIVIDER/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.268    CLOCK_DIVIDER/count_reg[20]_i_1_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.491 r  CLOCK_DIVIDER/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.491    CLOCK_DIVIDER/count_reg[24]_i_1_n_7
    SLICE_X57Y7          FDRE                                         r  CLOCK_DIVIDER/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.452    14.793    CLOCK_DIVIDER/CLK
    SLICE_X57Y7          FDRE                                         r  CLOCK_DIVIDER/count_reg[24]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X57Y7          FDRE (Setup_fdre_C_D)        0.062    15.093    CLOCK_DIVIDER/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  7.602    

Slack (MET) :             7.606ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.395ns  (logic 1.902ns (79.412%)  route 0.493ns (20.588%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572     5.093    CLOCK_DIVIDER/CLK
    SLICE_X57Y1          FDRE                                         r  CLOCK_DIVIDER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_fdre_C_Q)         0.456     5.549 f  CLOCK_DIVIDER/count_reg[0]/Q
                         net (fo=1, routed)           0.493     6.042    CLOCK_DIVIDER/count_reg_n_0_[0]
    SLICE_X57Y1          LUT1 (Prop_lut1_I0_O)        0.124     6.166 r  CLOCK_DIVIDER/count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.166    CLOCK_DIVIDER/count[0]_i_2_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.698 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  CLOCK_DIVIDER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    CLOCK_DIVIDER/count_reg[16]_i_1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.488 r  CLOCK_DIVIDER/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.488    CLOCK_DIVIDER/count_reg[20]_i_1_n_6
    SLICE_X57Y6          FDRE                                         r  CLOCK_DIVIDER/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.453    14.794    CLOCK_DIVIDER/CLK
    SLICE_X57Y6          FDRE                                         r  CLOCK_DIVIDER/count_reg[21]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y6          FDRE (Setup_fdre_C_D)        0.062    15.094    CLOCK_DIVIDER/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -7.488    
  -------------------------------------------------------------------
                         slack                                  7.606    

Slack (MET) :             7.627ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 1.881ns (79.230%)  route 0.493ns (20.770%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572     5.093    CLOCK_DIVIDER/CLK
    SLICE_X57Y1          FDRE                                         r  CLOCK_DIVIDER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_fdre_C_Q)         0.456     5.549 f  CLOCK_DIVIDER/count_reg[0]/Q
                         net (fo=1, routed)           0.493     6.042    CLOCK_DIVIDER/count_reg_n_0_[0]
    SLICE_X57Y1          LUT1 (Prop_lut1_I0_O)        0.124     6.166 r  CLOCK_DIVIDER/count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.166    CLOCK_DIVIDER/count[0]_i_2_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.698 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  CLOCK_DIVIDER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    CLOCK_DIVIDER/count_reg[16]_i_1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.467 r  CLOCK_DIVIDER/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.467    CLOCK_DIVIDER/count_reg[20]_i_1_n_4
    SLICE_X57Y6          FDRE                                         r  CLOCK_DIVIDER/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.453    14.794    CLOCK_DIVIDER/CLK
    SLICE_X57Y6          FDRE                                         r  CLOCK_DIVIDER/count_reg[23]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y6          FDRE (Setup_fdre_C_D)        0.062    15.094    CLOCK_DIVIDER/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -7.467    
  -------------------------------------------------------------------
                         slack                                  7.627    

Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.300ns  (logic 1.807ns (78.562%)  route 0.493ns (21.438%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572     5.093    CLOCK_DIVIDER/CLK
    SLICE_X57Y1          FDRE                                         r  CLOCK_DIVIDER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_fdre_C_Q)         0.456     5.549 f  CLOCK_DIVIDER/count_reg[0]/Q
                         net (fo=1, routed)           0.493     6.042    CLOCK_DIVIDER/count_reg_n_0_[0]
    SLICE_X57Y1          LUT1 (Prop_lut1_I0_O)        0.124     6.166 r  CLOCK_DIVIDER/count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.166    CLOCK_DIVIDER/count[0]_i_2_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.698 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  CLOCK_DIVIDER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    CLOCK_DIVIDER/count_reg[16]_i_1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.393 r  CLOCK_DIVIDER/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.393    CLOCK_DIVIDER/count_reg[20]_i_1_n_5
    SLICE_X57Y6          FDRE                                         r  CLOCK_DIVIDER/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.453    14.794    CLOCK_DIVIDER/CLK
    SLICE_X57Y6          FDRE                                         r  CLOCK_DIVIDER/count_reg[22]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y6          FDRE (Setup_fdre_C_D)        0.062    15.094    CLOCK_DIVIDER/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                  7.701    

Slack (MET) :             7.717ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.284ns  (logic 1.791ns (78.412%)  route 0.493ns (21.589%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572     5.093    CLOCK_DIVIDER/CLK
    SLICE_X57Y1          FDRE                                         r  CLOCK_DIVIDER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_fdre_C_Q)         0.456     5.549 f  CLOCK_DIVIDER/count_reg[0]/Q
                         net (fo=1, routed)           0.493     6.042    CLOCK_DIVIDER/count_reg_n_0_[0]
    SLICE_X57Y1          LUT1 (Prop_lut1_I0_O)        0.124     6.166 r  CLOCK_DIVIDER/count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.166    CLOCK_DIVIDER/count[0]_i_2_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.698 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.154 r  CLOCK_DIVIDER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.154    CLOCK_DIVIDER/count_reg[16]_i_1_n_0
    SLICE_X57Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.377 r  CLOCK_DIVIDER/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.377    CLOCK_DIVIDER/count_reg[20]_i_1_n_7
    SLICE_X57Y6          FDRE                                         r  CLOCK_DIVIDER/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.453    14.794    CLOCK_DIVIDER/CLK
    SLICE_X57Y6          FDRE                                         r  CLOCK_DIVIDER/count_reg[20]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y6          FDRE (Setup_fdre_C_D)        0.062    15.094    CLOCK_DIVIDER/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  7.717    

Slack (MET) :             7.720ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 1.788ns (78.383%)  route 0.493ns (21.617%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572     5.093    CLOCK_DIVIDER/CLK
    SLICE_X57Y1          FDRE                                         r  CLOCK_DIVIDER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_fdre_C_Q)         0.456     5.549 f  CLOCK_DIVIDER/count_reg[0]/Q
                         net (fo=1, routed)           0.493     6.042    CLOCK_DIVIDER/count_reg_n_0_[0]
    SLICE_X57Y1          LUT1 (Prop_lut1_I0_O)        0.124     6.166 r  CLOCK_DIVIDER/count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.166    CLOCK_DIVIDER/count[0]_i_2_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.698 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.374 r  CLOCK_DIVIDER/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.374    CLOCK_DIVIDER/count_reg[16]_i_1_n_6
    SLICE_X57Y5          FDRE                                         r  CLOCK_DIVIDER/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.453    14.794    CLOCK_DIVIDER/CLK
    SLICE_X57Y5          FDRE                                         r  CLOCK_DIVIDER/count_reg[17]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y5          FDRE (Setup_fdre_C_D)        0.062    15.094    CLOCK_DIVIDER/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  7.720    

Slack (MET) :             7.741ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 1.767ns (78.182%)  route 0.493ns (21.818%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572     5.093    CLOCK_DIVIDER/CLK
    SLICE_X57Y1          FDRE                                         r  CLOCK_DIVIDER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_fdre_C_Q)         0.456     5.549 f  CLOCK_DIVIDER/count_reg[0]/Q
                         net (fo=1, routed)           0.493     6.042    CLOCK_DIVIDER/count_reg_n_0_[0]
    SLICE_X57Y1          LUT1 (Prop_lut1_I0_O)        0.124     6.166 r  CLOCK_DIVIDER/count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.166    CLOCK_DIVIDER/count[0]_i_2_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.698 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.353 r  CLOCK_DIVIDER/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.353    CLOCK_DIVIDER/count_reg[16]_i_1_n_4
    SLICE_X57Y5          FDRE                                         r  CLOCK_DIVIDER/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.453    14.794    CLOCK_DIVIDER/CLK
    SLICE_X57Y5          FDRE                                         r  CLOCK_DIVIDER/count_reg[19]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y5          FDRE (Setup_fdre_C_D)        0.062    15.094    CLOCK_DIVIDER/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                  7.741    

Slack (MET) :             7.815ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.186ns  (logic 1.693ns (77.444%)  route 0.493ns (22.556%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572     5.093    CLOCK_DIVIDER/CLK
    SLICE_X57Y1          FDRE                                         r  CLOCK_DIVIDER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_fdre_C_Q)         0.456     5.549 f  CLOCK_DIVIDER/count_reg[0]/Q
                         net (fo=1, routed)           0.493     6.042    CLOCK_DIVIDER/count_reg_n_0_[0]
    SLICE_X57Y1          LUT1 (Prop_lut1_I0_O)        0.124     6.166 r  CLOCK_DIVIDER/count[0]_i_2/O
                         net (fo=1, routed)           0.000     6.166    CLOCK_DIVIDER/count[0]_i_2_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.698 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.698    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.812 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.812    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.926 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.926    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X57Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.040 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.040    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X57Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.279 r  CLOCK_DIVIDER/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.279    CLOCK_DIVIDER/count_reg[16]_i_1_n_5
    SLICE_X57Y5          FDRE                                         r  CLOCK_DIVIDER/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.453    14.794    CLOCK_DIVIDER/CLK
    SLICE_X57Y5          FDRE                                         r  CLOCK_DIVIDER/count_reg[18]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y5          FDRE (Setup_fdre_C_D)        0.062    15.094    CLOCK_DIVIDER/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                  7.815    

Slack (MET) :             7.828ns  (required time - arrival time)
  Source:                 SEVEN_SEG/CLK_DIV/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/CLK_DIV/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.638     5.159    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X63Y4          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  SEVEN_SEG/CLK_DIV/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.096    SEVEN_SEG/CLK_DIV/count_reg_n_0_[1]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.770 r  SEVEN_SEG/CLK_DIV/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.770    SEVEN_SEG/CLK_DIV/count_reg[0]_i_1__0_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.884 r  SEVEN_SEG/CLK_DIV/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.884    SEVEN_SEG/CLK_DIV/count_reg[4]_i_1__0_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.998 r  SEVEN_SEG/CLK_DIV/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.998    SEVEN_SEG/CLK_DIV/count_reg[8]_i_1__0_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.332 r  SEVEN_SEG/CLK_DIV/count_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.332    SEVEN_SEG/CLK_DIV/count_reg[12]_i_1__0_n_6
    SLICE_X63Y7          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.518    14.859    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X63Y7          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[13]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X63Y7          FDRE (Setup_fdre_C_D)        0.062    15.160    SEVEN_SEG/CLK_DIV/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  7.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 PRIME_CHECKER/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRIME_CHECKER/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.446    PRIME_CHECKER/count_reg[0]_0
    SLICE_X36Y46         FDRE                                         r  PRIME_CHECKER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  PRIME_CHECKER/count_reg[0]/Q
                         net (fo=4, routed)           0.174     1.761    PRIME_CHECKER/count_reg_n_0_[0]
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.043     1.804 r  PRIME_CHECKER/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.804    PRIME_CHECKER/p_0_in__0[3]
    SLICE_X36Y46         FDRE                                         r  PRIME_CHECKER/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.832     1.959    PRIME_CHECKER/count_reg[0]_0
    SLICE_X36Y46         FDRE                                         r  PRIME_CHECKER/count_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.107     1.553    PRIME_CHECKER/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.568     1.451    CLOCK_DIVIDER/CLK
    SLICE_X57Y3          FDRE                                         r  CLOCK_DIVIDER/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y3          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  CLOCK_DIVIDER/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.700    CLOCK_DIVIDER/count_reg_n_0_[11]
    SLICE_X57Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  CLOCK_DIVIDER/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    CLOCK_DIVIDER/count_reg[8]_i_1_n_4
    SLICE_X57Y3          FDRE                                         r  CLOCK_DIVIDER/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.837     1.964    CLOCK_DIVIDER/CLK
    SLICE_X57Y3          FDRE                                         r  CLOCK_DIVIDER/count_reg[11]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X57Y3          FDRE (Hold_fdre_C_D)         0.105     1.556    CLOCK_DIVIDER/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.568     1.451    CLOCK_DIVIDER/CLK
    SLICE_X57Y4          FDRE                                         r  CLOCK_DIVIDER/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y4          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  CLOCK_DIVIDER/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.700    CLOCK_DIVIDER/count_reg_n_0_[15]
    SLICE_X57Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  CLOCK_DIVIDER/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    CLOCK_DIVIDER/count_reg[12]_i_1_n_4
    SLICE_X57Y4          FDRE                                         r  CLOCK_DIVIDER/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.837     1.964    CLOCK_DIVIDER/CLK
    SLICE_X57Y4          FDRE                                         r  CLOCK_DIVIDER/count_reg[15]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X57Y4          FDRE (Hold_fdre_C_D)         0.105     1.556    CLOCK_DIVIDER/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.568     1.451    CLOCK_DIVIDER/CLK
    SLICE_X57Y5          FDRE                                         r  CLOCK_DIVIDER/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y5          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  CLOCK_DIVIDER/count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.700    CLOCK_DIVIDER/count_reg_n_0_[19]
    SLICE_X57Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  CLOCK_DIVIDER/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    CLOCK_DIVIDER/count_reg[16]_i_1_n_4
    SLICE_X57Y5          FDRE                                         r  CLOCK_DIVIDER/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.837     1.964    CLOCK_DIVIDER/CLK
    SLICE_X57Y5          FDRE                                         r  CLOCK_DIVIDER/count_reg[19]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X57Y5          FDRE (Hold_fdre_C_D)         0.105     1.556    CLOCK_DIVIDER/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.568     1.451    CLOCK_DIVIDER/CLK
    SLICE_X57Y6          FDRE                                         r  CLOCK_DIVIDER/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  CLOCK_DIVIDER/count_reg[23]/Q
                         net (fo=1, routed)           0.108     1.700    CLOCK_DIVIDER/count_reg_n_0_[23]
    SLICE_X57Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  CLOCK_DIVIDER/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    CLOCK_DIVIDER/count_reg[20]_i_1_n_4
    SLICE_X57Y6          FDRE                                         r  CLOCK_DIVIDER/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.837     1.964    CLOCK_DIVIDER/CLK
    SLICE_X57Y6          FDRE                                         r  CLOCK_DIVIDER/count_reg[23]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X57Y6          FDRE (Hold_fdre_C_D)         0.105     1.556    CLOCK_DIVIDER/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.569     1.452    CLOCK_DIVIDER/CLK
    SLICE_X57Y1          FDRE                                         r  CLOCK_DIVIDER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  CLOCK_DIVIDER/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.701    CLOCK_DIVIDER/count_reg_n_0_[3]
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  CLOCK_DIVIDER/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    CLOCK_DIVIDER/count_reg[0]_i_1_n_4
    SLICE_X57Y1          FDRE                                         r  CLOCK_DIVIDER/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.838     1.965    CLOCK_DIVIDER/CLK
    SLICE_X57Y1          FDRE                                         r  CLOCK_DIVIDER/count_reg[3]/C
                         clock pessimism             -0.513     1.452    
    SLICE_X57Y1          FDRE (Hold_fdre_C_D)         0.105     1.557    CLOCK_DIVIDER/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.569     1.452    CLOCK_DIVIDER/CLK
    SLICE_X57Y2          FDRE                                         r  CLOCK_DIVIDER/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  CLOCK_DIVIDER/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.701    CLOCK_DIVIDER/count_reg_n_0_[7]
    SLICE_X57Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  CLOCK_DIVIDER/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    CLOCK_DIVIDER/count_reg[4]_i_1_n_4
    SLICE_X57Y2          FDRE                                         r  CLOCK_DIVIDER/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.838     1.965    CLOCK_DIVIDER/CLK
    SLICE_X57Y2          FDRE                                         r  CLOCK_DIVIDER/count_reg[7]/C
                         clock pessimism             -0.513     1.452    
    SLICE_X57Y2          FDRE (Hold_fdre_C_D)         0.105     1.557    CLOCK_DIVIDER/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEVEN_SEG/CLK_DIV/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/CLK_DIV/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X63Y6          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y6          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  SEVEN_SEG/CLK_DIV/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.727    SEVEN_SEG/CLK_DIV/count_reg_n_0_[11]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  SEVEN_SEG/CLK_DIV/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.835    SEVEN_SEG/CLK_DIV/count_reg[8]_i_1__0_n_4
    SLICE_X63Y6          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X63Y6          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[11]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y6          FDRE (Hold_fdre_C_D)         0.105     1.583    SEVEN_SEG/CLK_DIV/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEVEN_SEG/CLK_DIV/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/CLK_DIV/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X63Y4          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y4          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  SEVEN_SEG/CLK_DIV/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.727    SEVEN_SEG/CLK_DIV/count_reg_n_0_[3]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  SEVEN_SEG/CLK_DIV/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.835    SEVEN_SEG/CLK_DIV/count_reg[0]_i_1__0_n_4
    SLICE_X63Y4          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X63Y4          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[3]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y4          FDRE (Hold_fdre_C_D)         0.105     1.583    SEVEN_SEG/CLK_DIV/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEVEN_SEG/CLK_DIV/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/CLK_DIV/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.595     1.478    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X63Y5          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  SEVEN_SEG/CLK_DIV/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.727    SEVEN_SEG/CLK_DIV/count_reg_n_0_[7]
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  SEVEN_SEG/CLK_DIV/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.835    SEVEN_SEG/CLK_DIV/count_reg[4]_i_1__0_n_4
    SLICE_X63Y5          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.866     1.993    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X63Y5          FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[7]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y5          FDRE (Hold_fdre_C_D)         0.105     1.583    SEVEN_SEG/CLK_DIV/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y1    CLOCK_DIVIDER/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y3    CLOCK_DIVIDER/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y3    CLOCK_DIVIDER/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y4    CLOCK_DIVIDER/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y4    CLOCK_DIVIDER/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y4    CLOCK_DIVIDER/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y4    CLOCK_DIVIDER/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y5    CLOCK_DIVIDER/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y5    CLOCK_DIVIDER/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y1    CLOCK_DIVIDER/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y1    CLOCK_DIVIDER/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    CLOCK_DIVIDER/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    CLOCK_DIVIDER/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    CLOCK_DIVIDER/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    CLOCK_DIVIDER/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y4    CLOCK_DIVIDER/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y4    CLOCK_DIVIDER/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y4    CLOCK_DIVIDER/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y4    CLOCK_DIVIDER/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y1    CLOCK_DIVIDER/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y1    CLOCK_DIVIDER/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    CLOCK_DIVIDER/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    CLOCK_DIVIDER/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    CLOCK_DIVIDER/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y3    CLOCK_DIVIDER/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y4    CLOCK_DIVIDER/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y4    CLOCK_DIVIDER/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y4    CLOCK_DIVIDER/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y4    CLOCK_DIVIDER/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           211 Endpoints
Min Delay           211 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.256ns  (logic 5.821ns (38.155%)  route 9.435ns (61.845%))
  Logic Levels:           10  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[1]/C
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  RAM_COUNTER/count_reg[1]/Q
                         net (fo=13, routed)          1.202     1.621    PRIME_RAM/memory_reg_0_31_3_3/A1
    SLICE_X56Y7          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.285     1.906 r  PRIME_RAM/memory_reg_0_31_3_3/SP/O
                         net (fo=7, routed)           0.872     2.778    nolabel_line80/seg_OBUF[7]_inst_i_60_2
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124     2.902 r  nolabel_line80/seg_OBUF[7]_inst_i_31/O
                         net (fo=19, routed)          0.785     3.687    SEVEN_SEG/CC_14/cnt_left[1]
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     4.134 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/O[3]
                         net (fo=4, routed)           0.990     5.124    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_4
    SLICE_X62Y8          LUT6 (Prop_lut6_I3_O)        0.307     5.431 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.669     6.100    nolabel_line80/seg_OBUF[7]_inst_i_10_0
    SLICE_X62Y8          LUT5 (Prop_lut5_I2_O)        0.124     6.224 r  nolabel_line80/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.829     7.053    nolabel_line80/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.177 r  nolabel_line80/seg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           1.018     8.194    nolabel_line80/seg_OBUF[7]_inst_i_10_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I4_O)        0.124     8.318 r  nolabel_line80/seg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.944     9.262    nolabel_line80/sel0[3]
    SLICE_X65Y10         LUT4 (Prop_lut4_I0_O)        0.153     9.415 r  nolabel_line80/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.127    11.542    seg_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.714    15.256 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.256    seg[7]
    W7                                                                r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.066ns  (logic 5.841ns (38.770%)  route 9.225ns (61.230%))
  Logic Levels:           10  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[1]/C
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  RAM_COUNTER/count_reg[1]/Q
                         net (fo=13, routed)          1.202     1.621    PRIME_RAM/memory_reg_0_31_3_3/A1
    SLICE_X56Y7          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.285     1.906 r  PRIME_RAM/memory_reg_0_31_3_3/SP/O
                         net (fo=7, routed)           0.872     2.778    nolabel_line80/seg_OBUF[7]_inst_i_60_2
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124     2.902 r  nolabel_line80/seg_OBUF[7]_inst_i_31/O
                         net (fo=19, routed)          0.785     3.687    SEVEN_SEG/CC_14/cnt_left[1]
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     4.134 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/O[3]
                         net (fo=4, routed)           0.990     5.124    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_4
    SLICE_X62Y8          LUT6 (Prop_lut6_I3_O)        0.307     5.431 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.669     6.100    nolabel_line80/seg_OBUF[7]_inst_i_10_0
    SLICE_X62Y8          LUT5 (Prop_lut5_I2_O)        0.124     6.224 r  nolabel_line80/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.829     7.053    nolabel_line80/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.177 r  nolabel_line80/seg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           1.018     8.194    nolabel_line80/seg_OBUF[7]_inst_i_10_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I4_O)        0.124     8.318 r  nolabel_line80/seg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.794     9.113    nolabel_line80/sel0[3]
    SLICE_X65Y10         LUT4 (Prop_lut4_I0_O)        0.150     9.263 r  nolabel_line80/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.066    11.329    seg_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.737    15.066 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.066    seg[5]
    U8                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.001ns  (logic 5.818ns (38.787%)  route 9.183ns (61.213%))
  Logic Levels:           10  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[1]/C
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  RAM_COUNTER/count_reg[1]/Q
                         net (fo=13, routed)          1.202     1.621    PRIME_RAM/memory_reg_0_31_3_3/A1
    SLICE_X56Y7          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.285     1.906 r  PRIME_RAM/memory_reg_0_31_3_3/SP/O
                         net (fo=7, routed)           0.872     2.778    nolabel_line80/seg_OBUF[7]_inst_i_60_2
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124     2.902 r  nolabel_line80/seg_OBUF[7]_inst_i_31/O
                         net (fo=19, routed)          0.785     3.687    SEVEN_SEG/CC_14/cnt_left[1]
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     4.134 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/O[3]
                         net (fo=4, routed)           0.990     5.124    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_4
    SLICE_X62Y8          LUT6 (Prop_lut6_I3_O)        0.307     5.431 f  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.669     6.100    nolabel_line80/seg_OBUF[7]_inst_i_10_0
    SLICE_X62Y8          LUT5 (Prop_lut5_I2_O)        0.124     6.224 f  nolabel_line80/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.829     7.053    nolabel_line80/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.177 f  nolabel_line80/seg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           1.018     8.194    nolabel_line80/seg_OBUF[7]_inst_i_10_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I4_O)        0.124     8.318 f  nolabel_line80/seg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.799     9.118    nolabel_line80/sel0[3]
    SLICE_X65Y10         LUT4 (Prop_lut4_I0_O)        0.152     9.270 r  nolabel_line80/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.019    11.289    seg_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.712    15.001 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.001    seg[2]
    V5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.978ns  (logic 5.607ns (37.435%)  route 9.371ns (62.565%))
  Logic Levels:           10  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[1]/C
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  RAM_COUNTER/count_reg[1]/Q
                         net (fo=13, routed)          1.202     1.621    PRIME_RAM/memory_reg_0_31_3_3/A1
    SLICE_X56Y7          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.285     1.906 r  PRIME_RAM/memory_reg_0_31_3_3/SP/O
                         net (fo=7, routed)           0.872     2.778    nolabel_line80/seg_OBUF[7]_inst_i_60_2
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124     2.902 r  nolabel_line80/seg_OBUF[7]_inst_i_31/O
                         net (fo=19, routed)          0.785     3.687    SEVEN_SEG/CC_14/cnt_left[1]
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     4.134 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/O[3]
                         net (fo=4, routed)           0.990     5.124    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_4
    SLICE_X62Y8          LUT6 (Prop_lut6_I3_O)        0.307     5.431 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.669     6.100    nolabel_line80/seg_OBUF[7]_inst_i_10_0
    SLICE_X62Y8          LUT5 (Prop_lut5_I2_O)        0.124     6.224 r  nolabel_line80/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.829     7.053    nolabel_line80/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.177 r  nolabel_line80/seg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           1.018     8.194    nolabel_line80/seg_OBUF[7]_inst_i_10_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I4_O)        0.124     8.318 r  nolabel_line80/seg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.944     9.262    nolabel_line80/sel0[3]
    SLICE_X65Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.386 r  nolabel_line80/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.063    11.449    seg_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.978 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.978    seg[6]
    W6                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.759ns  (logic 5.598ns (37.930%)  route 9.161ns (62.070%))
  Logic Levels:           10  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[1]/C
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  RAM_COUNTER/count_reg[1]/Q
                         net (fo=13, routed)          1.202     1.621    PRIME_RAM/memory_reg_0_31_3_3/A1
    SLICE_X56Y7          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.285     1.906 r  PRIME_RAM/memory_reg_0_31_3_3/SP/O
                         net (fo=7, routed)           0.872     2.778    nolabel_line80/seg_OBUF[7]_inst_i_60_2
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124     2.902 r  nolabel_line80/seg_OBUF[7]_inst_i_31/O
                         net (fo=19, routed)          0.785     3.687    SEVEN_SEG/CC_14/cnt_left[1]
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     4.134 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/O[3]
                         net (fo=4, routed)           0.990     5.124    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_4
    SLICE_X62Y8          LUT6 (Prop_lut6_I3_O)        0.307     5.431 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.669     6.100    nolabel_line80/seg_OBUF[7]_inst_i_10_0
    SLICE_X62Y8          LUT5 (Prop_lut5_I2_O)        0.124     6.224 r  nolabel_line80/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.829     7.053    nolabel_line80/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.177 r  nolabel_line80/seg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           1.018     8.194    nolabel_line80/seg_OBUF[7]_inst_i_10_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I4_O)        0.124     8.318 r  nolabel_line80/seg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.794     9.113    nolabel_line80/sel0[3]
    SLICE_X65Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.237 r  nolabel_line80/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.002    11.239    seg_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.759 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.759    seg[3]
    U5                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.725ns  (logic 5.609ns (38.094%)  route 9.116ns (61.906%))
  Logic Levels:           10  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[1]/C
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  RAM_COUNTER/count_reg[1]/Q
                         net (fo=13, routed)          1.202     1.621    PRIME_RAM/memory_reg_0_31_3_3/A1
    SLICE_X56Y7          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.285     1.906 r  PRIME_RAM/memory_reg_0_31_3_3/SP/O
                         net (fo=7, routed)           0.872     2.778    nolabel_line80/seg_OBUF[7]_inst_i_60_2
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124     2.902 r  nolabel_line80/seg_OBUF[7]_inst_i_31/O
                         net (fo=19, routed)          0.785     3.687    SEVEN_SEG/CC_14/cnt_left[1]
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     4.134 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/O[3]
                         net (fo=4, routed)           0.990     5.124    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_4
    SLICE_X62Y8          LUT6 (Prop_lut6_I3_O)        0.307     5.431 f  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.669     6.100    nolabel_line80/seg_OBUF[7]_inst_i_10_0
    SLICE_X62Y8          LUT5 (Prop_lut5_I2_O)        0.124     6.224 f  nolabel_line80/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.829     7.053    nolabel_line80/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.177 f  nolabel_line80/seg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           1.018     8.194    nolabel_line80/seg_OBUF[7]_inst_i_10_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I4_O)        0.124     8.318 f  nolabel_line80/seg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.947     9.265    nolabel_line80/sel0[3]
    SLICE_X65Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.389 r  nolabel_line80/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.804    11.194    seg_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.725 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.725    seg[1]
    U7                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.687ns  (logic 5.614ns (38.220%)  route 9.074ns (61.780%))
  Logic Levels:           10  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[1]/C
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  RAM_COUNTER/count_reg[1]/Q
                         net (fo=13, routed)          1.202     1.621    PRIME_RAM/memory_reg_0_31_3_3/A1
    SLICE_X56Y7          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.285     1.906 r  PRIME_RAM/memory_reg_0_31_3_3/SP/O
                         net (fo=7, routed)           0.872     2.778    nolabel_line80/seg_OBUF[7]_inst_i_60_2
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124     2.902 r  nolabel_line80/seg_OBUF[7]_inst_i_31/O
                         net (fo=19, routed)          0.785     3.687    SEVEN_SEG/CC_14/cnt_left[1]
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     4.134 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/O[3]
                         net (fo=4, routed)           0.990     5.124    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_4
    SLICE_X62Y8          LUT6 (Prop_lut6_I3_O)        0.307     5.431 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.669     6.100    nolabel_line80/seg_OBUF[7]_inst_i_10_0
    SLICE_X62Y8          LUT5 (Prop_lut5_I2_O)        0.124     6.224 r  nolabel_line80/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.829     7.053    nolabel_line80/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.177 r  nolabel_line80/seg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           1.018     8.194    nolabel_line80/seg_OBUF[7]_inst_i_10_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I4_O)        0.124     8.318 r  nolabel_line80/seg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.799     9.118    nolabel_line80/sel0[3]
    SLICE_X65Y10         LUT4 (Prop_lut4_I0_O)        0.124     9.242 r  nolabel_line80/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.910    11.152    seg_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.687 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.687    seg[4]
    V8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.570ns  (logic 5.576ns (38.266%)  route 8.995ns (61.734%))
  Logic Levels:           10  (CARRY4=1 FDCE=1 LUT5=1 LUT6=5 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[1]/C
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  RAM_COUNTER/count_reg[1]/Q
                         net (fo=13, routed)          1.202     1.621    PRIME_RAM/memory_reg_0_31_3_3/A1
    SLICE_X56Y7          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.285     1.906 r  PRIME_RAM/memory_reg_0_31_3_3/SP/O
                         net (fo=7, routed)           0.872     2.778    nolabel_line80/seg_OBUF[7]_inst_i_60_2
    SLICE_X60Y8          LUT6 (Prop_lut6_I1_O)        0.124     2.902 r  nolabel_line80/seg_OBUF[7]_inst_i_31/O
                         net (fo=19, routed)          0.785     3.687    SEVEN_SEG/CC_14/cnt_left[1]
    SLICE_X60Y6          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     4.134 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/O[3]
                         net (fo=4, routed)           0.990     5.124    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_4
    SLICE_X62Y8          LUT6 (Prop_lut6_I3_O)        0.307     5.431 f  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_59/O
                         net (fo=1, routed)           0.669     6.100    nolabel_line80/seg_OBUF[7]_inst_i_10_0
    SLICE_X62Y8          LUT5 (Prop_lut5_I2_O)        0.124     6.224 f  nolabel_line80/seg_OBUF[7]_inst_i_33/O
                         net (fo=1, routed)           0.829     7.053    nolabel_line80/seg_OBUF[7]_inst_i_33_n_0
    SLICE_X60Y8          LUT6 (Prop_lut6_I0_O)        0.124     7.177 f  nolabel_line80/seg_OBUF[7]_inst_i_10/O
                         net (fo=1, routed)           1.018     8.194    nolabel_line80/seg_OBUF[7]_inst_i_10_n_0
    SLICE_X59Y9          LUT6 (Prop_lut6_I4_O)        0.124     8.318 f  nolabel_line80/seg_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.963     9.281    nolabel_line80/sel0[3]
    SLICE_X64Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.405 r  nolabel_line80/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.668    11.073    seg_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         3.498    14.570 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.570    seg[0]
    V7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRIME_CHECKER/val_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PRIME_CHECKER/cnt_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.829ns  (logic 1.987ns (25.381%)  route 5.842ns (74.619%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE                         0.000     0.000 r  PRIME_CHECKER/val_reg[5]/C
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PRIME_CHECKER/val_reg[5]/Q
                         net (fo=8, routed)           1.365     1.821    PRIME_CHECKER/val[5]
    SLICE_X55Y11         LUT4 (Prop_lut4_I1_O)        0.124     1.945 r  PRIME_CHECKER/QUIT1_carry_i_6/O
                         net (fo=1, routed)           0.000     1.945    PRIME_CHECKER/QUIT1_carry_i_6_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.343 r  PRIME_CHECKER/QUIT1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.343    PRIME_CHECKER/QUIT1_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.614 f  PRIME_CHECKER/QUIT1_carry__0/CO[0]
                         net (fo=1, routed)           0.835     3.449    PRIME_CHECKER/QUIT1
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.373     3.822 f  PRIME_CHECKER/FSM_sequential_PS[1]_i_4/O
                         net (fo=1, routed)           0.892     4.714    PRIME_CHECKER/QUIT0__7
    SLICE_X58Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.838 f  PRIME_CHECKER/FSM_sequential_PS[1]_i_3/O
                         net (fo=3, routed)           1.093     5.931    PRIME_CHECKER/FSM_sequential_PS[1]_i_3_n_0
    SLICE_X60Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.055 r  PRIME_CHECKER/cnt[9]_i_3/O
                         net (fo=3, routed)           0.483     6.538    PRIME_CHECKER/cnt[9]_i_3_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I0_O)        0.117     6.655 r  PRIME_CHECKER/cnt[9]_i_1/O
                         net (fo=10, routed)          1.174     7.829    PRIME_CHECKER/UP
    SLICE_X54Y11         FDSE                                         r  PRIME_CHECKER/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRIME_CHECKER/val_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PRIME_CHECKER/cnt_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.829ns  (logic 1.987ns (25.381%)  route 5.842ns (74.619%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE                         0.000     0.000 r  PRIME_CHECKER/val_reg[5]/C
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  PRIME_CHECKER/val_reg[5]/Q
                         net (fo=8, routed)           1.365     1.821    PRIME_CHECKER/val[5]
    SLICE_X55Y11         LUT4 (Prop_lut4_I1_O)        0.124     1.945 r  PRIME_CHECKER/QUIT1_carry_i_6/O
                         net (fo=1, routed)           0.000     1.945    PRIME_CHECKER/QUIT1_carry_i_6_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.343 r  PRIME_CHECKER/QUIT1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.343    PRIME_CHECKER/QUIT1_carry_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.614 f  PRIME_CHECKER/QUIT1_carry__0/CO[0]
                         net (fo=1, routed)           0.835     3.449    PRIME_CHECKER/QUIT1
    SLICE_X56Y11         LUT6 (Prop_lut6_I5_O)        0.373     3.822 f  PRIME_CHECKER/FSM_sequential_PS[1]_i_4/O
                         net (fo=1, routed)           0.892     4.714    PRIME_CHECKER/QUIT0__7
    SLICE_X58Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.838 f  PRIME_CHECKER/FSM_sequential_PS[1]_i_3/O
                         net (fo=3, routed)           1.093     5.931    PRIME_CHECKER/FSM_sequential_PS[1]_i_3_n_0
    SLICE_X60Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.055 r  PRIME_CHECKER/cnt[9]_i_3/O
                         net (fo=3, routed)           0.483     6.538    PRIME_CHECKER/cnt[9]_i_3_n_0
    SLICE_X60Y10         LUT5 (Prop_lut5_I0_O)        0.117     6.655 r  PRIME_CHECKER/cnt[9]_i_1/O
                         net (fo=10, routed)          1.174     7.829    PRIME_CHECKER/UP
    SLICE_X54Y11         FDRE                                         r  PRIME_CHECKER/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PRIME_CHECKER/i_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PRIME_CHECKER/i_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE                         0.000     0.000 r  PRIME_CHECKER/i_cnt_reg[4]/C
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  PRIME_CHECKER/i_cnt_reg[4]/Q
                         net (fo=4, routed)           0.100     0.248    PRIME_CHECKER/i_cnt_reg[4]
    SLICE_X60Y13         LUT6 (Prop_lut6_I4_O)        0.098     0.346 r  PRIME_CHECKER/i_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.346    PRIME_CHECKER/p_0_in__2[5]
    SLICE_X60Y13         FDCE                                         r  PRIME_CHECKER/i_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ROM_COUNTER/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PRIME_CHECKER/val_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.209ns (59.763%)  route 0.141ns (40.237%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDCE                         0.000     0.000 r  ROM_COUNTER/count_reg[0]/C
    SLICE_X56Y10         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ROM_COUNTER/count_reg[0]/Q
                         net (fo=14, routed)          0.141     0.305    ROM_COUNTER/Q[0]
    SLICE_X57Y10         LUT5 (Prop_lut5_I3_O)        0.045     0.350 r  ROM_COUNTER/val[0]_i_1/O
                         net (fo=3, routed)           0.000     0.350    PRIME_CHECKER/D[0]
    SLICE_X57Y10         FDRE                                         r  PRIME_CHECKER/val_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ROM_COUNTER/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ROM_COUNTER/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDCE                         0.000     0.000 r  ROM_COUNTER/count_reg[4]/C
    SLICE_X57Y9          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ROM_COUNTER/count_reg[4]/Q
                         net (fo=11, routed)          0.180     0.321    ROM_COUNTER/Q[4]
    SLICE_X57Y9          LUT5 (Prop_lut5_I4_O)        0.042     0.363 r  ROM_COUNTER/count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.363    ROM_COUNTER/count0[4]
    SLICE_X57Y9          FDCE                                         r  ROM_COUNTER/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRIME_CHECKER/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PRIME_CHECKER/FSM_sequential_PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.246ns (67.395%)  route 0.119ns (32.605%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y10         FDRE                         0.000     0.000 r  PRIME_CHECKER/FSM_sequential_PS_reg[1]/C
    SLICE_X60Y10         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  PRIME_CHECKER/FSM_sequential_PS_reg[1]/Q
                         net (fo=9, routed)           0.119     0.267    PRIME_CHECKER/Q[1]
    SLICE_X60Y10         LUT6 (Prop_lut6_I1_O)        0.098     0.365 r  PRIME_CHECKER/FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    PRIME_CHECKER/FSM_sequential_PS[0]_i_1_n_0
    SLICE_X60Y10         FDRE                                         r  PRIME_CHECKER/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRIME_CHECKER/i_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PRIME_CHECKER/i_cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE                         0.000     0.000 r  PRIME_CHECKER/i_cnt_reg[6]/C
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PRIME_CHECKER/i_cnt_reg[6]/Q
                         net (fo=5, routed)           0.185     0.326    PRIME_CHECKER/i_cnt_reg[6]
    SLICE_X58Y13         LUT5 (Prop_lut5_I2_O)        0.043     0.369 r  PRIME_CHECKER/i_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     0.369    PRIME_CHECKER/p_0_in__2[9]
    SLICE_X58Y13         FDCE                                         r  PRIME_CHECKER/i_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PRIME_RAM/memory_reg_0_31_4_4/SP/ADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.148ns (40.055%)  route 0.221ns (59.945%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[3]/C
    SLICE_X56Y9          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  RAM_COUNTER/count_reg[3]/Q
                         net (fo=11, routed)          0.221     0.369    PRIME_RAM/memory_reg_0_31_4_4/A3
    SLICE_X56Y8          RAMS32                                       r  PRIME_RAM/memory_reg_0_31_4_4/SP/ADR3
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PRIME_RAM/memory_reg_0_31_5_5/SP/ADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.148ns (40.055%)  route 0.221ns (59.945%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[3]/C
    SLICE_X56Y9          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  RAM_COUNTER/count_reg[3]/Q
                         net (fo=11, routed)          0.221     0.369    PRIME_RAM/memory_reg_0_31_5_5/A3
    SLICE_X56Y8          RAMS32                                       r  PRIME_RAM/memory_reg_0_31_5_5/SP/ADR3
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PRIME_RAM/memory_reg_0_31_6_6/SP/ADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.148ns (40.055%)  route 0.221ns (59.945%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[3]/C
    SLICE_X56Y9          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  RAM_COUNTER/count_reg[3]/Q
                         net (fo=11, routed)          0.221     0.369    PRIME_RAM/memory_reg_0_31_6_6/A3
    SLICE_X56Y8          RAMS32                                       r  PRIME_RAM/memory_reg_0_31_6_6/SP/ADR3
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRIME_CHECKER/i_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PRIME_CHECKER/i_cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE                         0.000     0.000 r  PRIME_CHECKER/i_cnt_reg[6]/C
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PRIME_CHECKER/i_cnt_reg[6]/Q
                         net (fo=5, routed)           0.185     0.326    PRIME_CHECKER/i_cnt_reg[6]
    SLICE_X58Y13         LUT4 (Prop_lut4_I0_O)        0.045     0.371 r  PRIME_CHECKER/i_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.371    PRIME_CHECKER/p_0_in__2[8]
    SLICE_X58Y13         FDCE                                         r  PRIME_CHECKER/i_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRIME_CHECKER/i_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PRIME_CHECKER/i_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.183ns (48.306%)  route 0.196ns (51.694%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE                         0.000     0.000 r  PRIME_CHECKER/i_cnt_reg[6]/C
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  PRIME_CHECKER/i_cnt_reg[6]/Q
                         net (fo=5, routed)           0.196     0.337    PRIME_CHECKER/i_cnt_reg[6]
    SLICE_X58Y13         LUT3 (Prop_lut3_I1_O)        0.042     0.379 r  PRIME_CHECKER/i_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.379    PRIME_CHECKER/p_0_in__2[7]
    SLICE_X58Y13         FDCE                                         r  PRIME_CHECKER/i_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------





