verilog work "D:/Documents/mojo/MOJO 16 Bit ALU/work/planAhead/MOJO 16 Bit ALU/MOJO 16 Bit ALU.srcs/sources_1/imports/verilog/shift_6.v"
verilog work "D:/Documents/mojo/MOJO 16 Bit ALU/work/planAhead/MOJO 16 Bit ALU/MOJO 16 Bit ALU.srcs/sources_1/imports/verilog/cmp_4.v"
verilog work "D:/Documents/mojo/MOJO 16 Bit ALU/work/planAhead/MOJO 16 Bit ALU/MOJO 16 Bit ALU.srcs/sources_1/imports/verilog/boole_5.v"
verilog work "D:/Documents/mojo/MOJO 16 Bit ALU/work/planAhead/MOJO 16 Bit ALU/MOJO 16 Bit ALU.srcs/sources_1/imports/verilog/add_3.v"
verilog work "D:/Documents/mojo/MOJO 16 Bit ALU/work/planAhead/MOJO 16 Bit ALU/MOJO 16 Bit ALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v"
verilog work "D:/Documents/mojo/MOJO 16 Bit ALU/work/planAhead/MOJO 16 Bit ALU/MOJO 16 Bit ALU.srcs/sources_1/imports/verilog/alu_1.v"
verilog work "D:/Documents/mojo/MOJO 16 Bit ALU/work/planAhead/MOJO 16 Bit ALU/MOJO 16 Bit ALU.srcs/sources_1/imports/verilog/mojo_top_0.v"
