Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Mar 31 13:41:23 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fixed_to_float_top_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             36.818ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        13.129ns  (logic 2.390ns (18.205%)  route 10.739ns (81.795%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X41Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/Q
                         net (fo=106, routed)         1.571     3.000    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41_ap_ready
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.152     3.152 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/flopo[68]_INST_0_i_2/O
                         net (fo=6, routed)           0.361     3.513    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[5]_1
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.332     3.845 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[68]_INST_0_i_1/O
                         net (fo=52, routed)          1.146     4.991    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[68]_INST_0_i_1_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.152     5.143 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[10]_INST_0_i_14/O
                         net (fo=40, routed)          1.904     7.048    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[10]_INST_0_i_14_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.326     7.374 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_18/O
                         net (fo=3, routed)           0.904     8.278    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_18_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I2_O)        0.150     8.428 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[9]_INST_0_i_11/O
                         net (fo=6, routed)           0.703     9.131    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[9]_INST_0_i_11_n_0
    SLICE_X42Y43         LUT5 (Prop_lut5_I2_O)        0.326     9.457 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.633    10.090    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_4_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.124    10.214 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_1/O
                         net (fo=3, routed)           1.013    11.227    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/value_6_reg_143_reg[6][6]
    SLICE_X40Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.351 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_4/O
                         net (fo=1, routed)           0.820    12.171    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_4_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.295 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2/O
                         net (fo=14, routed)          1.683    13.978    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2_n_0
    SLICE_X35Y49         LUT4 (Prop_lut4_I3_O)        0.124    14.102 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_return_preg[69]_i_1/O
                         net (fo=1, routed)           0.000    14.102    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln346_fu_546_p3[5]
    SLICE_X35Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X35Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[69]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X35Y49         FDRE (Setup_fdre_C_D)        0.031    50.920    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[69]
  -------------------------------------------------------------------
                         required time                         50.920    
                         arrival time                         -14.102    
  -------------------------------------------------------------------
                         slack                                 36.818    

Slack (MET) :             37.329ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.616ns  (logic 2.390ns (18.945%)  route 10.226ns (81.055%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X41Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/Q
                         net (fo=106, routed)         1.571     3.000    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41_ap_ready
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.152     3.152 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/flopo[68]_INST_0_i_2/O
                         net (fo=6, routed)           0.361     3.513    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[5]_1
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.332     3.845 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[68]_INST_0_i_1/O
                         net (fo=52, routed)          1.146     4.991    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[68]_INST_0_i_1_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.152     5.143 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[10]_INST_0_i_14/O
                         net (fo=40, routed)          1.904     7.048    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[10]_INST_0_i_14_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.326     7.374 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_18/O
                         net (fo=3, routed)           0.904     8.278    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_18_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I2_O)        0.150     8.428 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[9]_INST_0_i_11/O
                         net (fo=6, routed)           0.703     9.131    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[9]_INST_0_i_11_n_0
    SLICE_X42Y43         LUT5 (Prop_lut5_I2_O)        0.326     9.457 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.633    10.090    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_4_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.124    10.214 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_1/O
                         net (fo=3, routed)           1.013    11.227    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/value_6_reg_143_reg[6][6]
    SLICE_X40Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.351 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_4/O
                         net (fo=1, routed)           0.820    12.171    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_4_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.295 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2/O
                         net (fo=14, routed)          1.170    13.465    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2_n_0
    SLICE_X35Y49         LUT4 (Prop_lut4_I3_O)        0.124    13.589 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_return_preg[64]_i_1/O
                         net (fo=1, routed)           0.000    13.589    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln346_fu_546_p3[0]
    SLICE_X35Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X35Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[64]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X35Y49         FDRE (Setup_fdre_C_D)        0.029    50.918    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[64]
  -------------------------------------------------------------------
                         required time                         50.918    
                         arrival time                         -13.589    
  -------------------------------------------------------------------
                         slack                                 37.329    

Slack (MET) :             37.372ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.573ns  (logic 2.390ns (19.009%)  route 10.183ns (80.991%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X41Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/Q
                         net (fo=106, routed)         1.571     3.000    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41_ap_ready
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.152     3.152 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/flopo[68]_INST_0_i_2/O
                         net (fo=6, routed)           0.361     3.513    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[5]_1
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.332     3.845 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[68]_INST_0_i_1/O
                         net (fo=52, routed)          1.146     4.991    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[68]_INST_0_i_1_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.152     5.143 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[10]_INST_0_i_14/O
                         net (fo=40, routed)          1.904     7.048    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[10]_INST_0_i_14_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.326     7.374 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_18/O
                         net (fo=3, routed)           0.904     8.278    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_18_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I2_O)        0.150     8.428 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[9]_INST_0_i_11/O
                         net (fo=6, routed)           0.703     9.131    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[9]_INST_0_i_11_n_0
    SLICE_X42Y43         LUT5 (Prop_lut5_I2_O)        0.326     9.457 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.633    10.090    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_4_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.124    10.214 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_1/O
                         net (fo=3, routed)           1.013    11.227    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/value_6_reg_143_reg[6][6]
    SLICE_X40Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.351 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_4/O
                         net (fo=1, routed)           0.820    12.171    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_4_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.295 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2/O
                         net (fo=14, routed)          1.128    13.422    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2_n_0
    SLICE_X37Y50         LUT4 (Prop_lut4_I3_O)        0.124    13.546 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_return_preg[67]_i_1/O
                         net (fo=1, routed)           0.000    13.546    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln346_fu_546_p3[3]
    SLICE_X37Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X37Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[67]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.029    50.918    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[67]
  -------------------------------------------------------------------
                         required time                         50.918    
                         arrival time                         -13.546    
  -------------------------------------------------------------------
                         slack                                 37.372    

Slack (MET) :             37.484ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.509ns  (logic 2.390ns (19.106%)  route 10.119ns (80.894%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X41Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/Q
                         net (fo=106, routed)         1.571     3.000    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41_ap_ready
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.152     3.152 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/flopo[68]_INST_0_i_2/O
                         net (fo=6, routed)           0.361     3.513    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[5]_1
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.332     3.845 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[68]_INST_0_i_1/O
                         net (fo=52, routed)          1.146     4.991    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[68]_INST_0_i_1_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.152     5.143 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[10]_INST_0_i_14/O
                         net (fo=40, routed)          1.904     7.048    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[10]_INST_0_i_14_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.326     7.374 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_18/O
                         net (fo=3, routed)           0.904     8.278    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_18_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I2_O)        0.150     8.428 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[9]_INST_0_i_11/O
                         net (fo=6, routed)           0.703     9.131    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[9]_INST_0_i_11_n_0
    SLICE_X42Y43         LUT5 (Prop_lut5_I2_O)        0.326     9.457 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.633    10.090    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_4_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.124    10.214 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_1/O
                         net (fo=3, routed)           1.013    11.227    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/value_6_reg_143_reg[6][6]
    SLICE_X40Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.351 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_4/O
                         net (fo=1, routed)           0.820    12.171    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_4_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.295 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2/O
                         net (fo=14, routed)          1.064    13.358    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I3_O)        0.124    13.482 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_return_preg[66]_i_1/O
                         net (fo=1, routed)           0.000    13.482    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln346_fu_546_p3[2]
    SLICE_X38Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X38Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[66]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[66]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                         -13.482    
  -------------------------------------------------------------------
                         slack                                 37.484    

Slack (MET) :             37.501ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.533ns  (logic 2.414ns (19.261%)  route 10.119ns (80.739%))
  Logic Levels:           10  (LUT2=1 LUT3=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X41Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/Q
                         net (fo=106, routed)         1.571     3.000    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41_ap_ready
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.152     3.152 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/flopo[68]_INST_0_i_2/O
                         net (fo=6, routed)           0.361     3.513    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[5]_1
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.332     3.845 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[68]_INST_0_i_1/O
                         net (fo=52, routed)          1.146     4.991    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[68]_INST_0_i_1_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.152     5.143 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[10]_INST_0_i_14/O
                         net (fo=40, routed)          1.904     7.048    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[10]_INST_0_i_14_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.326     7.374 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_18/O
                         net (fo=3, routed)           0.904     8.278    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_18_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I2_O)        0.150     8.428 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[9]_INST_0_i_11/O
                         net (fo=6, routed)           0.703     9.131    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[9]_INST_0_i_11_n_0
    SLICE_X42Y43         LUT5 (Prop_lut5_I2_O)        0.326     9.457 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.633    10.090    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_4_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.124    10.214 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_1/O
                         net (fo=3, routed)           1.013    11.227    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/value_6_reg_143_reg[6][6]
    SLICE_X40Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.351 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_4/O
                         net (fo=1, routed)           0.820    12.171    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_4_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.295 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2/O
                         net (fo=14, routed)          1.064    13.358    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2_n_0
    SLICE_X38Y50         LUT2 (Prop_lut2_I1_O)        0.148    13.506 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_return_preg[70]_i_1/O
                         net (fo=1, routed)           0.000    13.506    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln346_fu_546_p3[6]
    SLICE_X38Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X38Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[70]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)        0.118    51.007    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[70]
  -------------------------------------------------------------------
                         required time                         51.007    
                         arrival time                         -13.506    
  -------------------------------------------------------------------
                         slack                                 37.501    

Slack (MET) :             37.732ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.261ns  (logic 2.390ns (19.493%)  route 9.871ns (80.507%))
  Logic Levels:           10  (LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X41Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/Q
                         net (fo=106, routed)         1.571     3.000    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41_ap_ready
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.152     3.152 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/flopo[68]_INST_0_i_2/O
                         net (fo=6, routed)           0.361     3.513    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[5]_1
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.332     3.845 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[68]_INST_0_i_1/O
                         net (fo=52, routed)          1.146     4.991    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[68]_INST_0_i_1_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.152     5.143 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[10]_INST_0_i_14/O
                         net (fo=40, routed)          1.904     7.048    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[10]_INST_0_i_14_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.326     7.374 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_18/O
                         net (fo=3, routed)           0.904     8.278    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_18_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I2_O)        0.150     8.428 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[9]_INST_0_i_11/O
                         net (fo=6, routed)           0.703     9.131    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[9]_INST_0_i_11_n_0
    SLICE_X42Y43         LUT5 (Prop_lut5_I2_O)        0.326     9.457 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.633    10.090    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_4_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.124    10.214 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_1/O
                         net (fo=3, routed)           1.013    11.227    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/value_6_reg_143_reg[6][6]
    SLICE_X40Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.351 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_4/O
                         net (fo=1, routed)           0.820    12.171    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_4_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.295 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2/O
                         net (fo=14, routed)          0.815    13.110    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I5_O)        0.124    13.234 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_return_preg[65]_i_1/O
                         net (fo=1, routed)           0.000    13.234    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln346_fu_546_p3[1]
    SLICE_X38Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X38Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[65]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X38Y49         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[65]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                         -13.234    
  -------------------------------------------------------------------
                         slack                                 37.732    

Slack (MET) :             37.913ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.080ns  (logic 2.390ns (19.785%)  route 9.690ns (80.215%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X41Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/Q
                         net (fo=106, routed)         1.571     3.000    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41_ap_ready
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.152     3.152 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/flopo[68]_INST_0_i_2/O
                         net (fo=6, routed)           0.361     3.513    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[5]_1
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.332     3.845 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[68]_INST_0_i_1/O
                         net (fo=52, routed)          1.146     4.991    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[68]_INST_0_i_1_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.152     5.143 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[10]_INST_0_i_14/O
                         net (fo=40, routed)          1.904     7.048    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[10]_INST_0_i_14_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.326     7.374 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_18/O
                         net (fo=3, routed)           0.904     8.278    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_18_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I2_O)        0.150     8.428 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[9]_INST_0_i_11/O
                         net (fo=6, routed)           0.703     9.131    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[9]_INST_0_i_11_n_0
    SLICE_X42Y43         LUT5 (Prop_lut5_I2_O)        0.326     9.457 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.633    10.090    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_4_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I5_O)        0.124    10.214 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[6]_INST_0_i_1/O
                         net (fo=3, routed)           1.013    11.227    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/value_6_reg_143_reg[6][6]
    SLICE_X40Y42         LUT6 (Prop_lut6_I2_O)        0.124    11.351 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_4/O
                         net (fo=1, routed)           0.820    12.171    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_4_n_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.124    12.295 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2/O
                         net (fo=14, routed)          0.634    12.929    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[70]_INST_0_i_2_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I3_O)        0.124    13.053 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/ap_return_preg[68]_i_1/O
                         net (fo=1, routed)           0.000    13.053    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/select_ln346_fu_546_p3[4]
    SLICE_X36Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X36Y49         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[68]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.077    50.966    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[68]
  -------------------------------------------------------------------
                         required time                         50.966    
                         arrival time                         -13.053    
  -------------------------------------------------------------------
                         slack                                 37.913    

Slack (MET) :             39.471ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.387ns  (logic 1.790ns (17.234%)  route 8.597ns (82.766%))
  Logic Levels:           7  (LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X41Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/Q
                         net (fo=106, routed)         1.571     3.000    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41_ap_ready
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.152     3.152 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/flopo[68]_INST_0_i_2/O
                         net (fo=6, routed)           0.361     3.513    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[5]_1
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.332     3.845 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[68]_INST_0_i_1/O
                         net (fo=52, routed)          1.146     4.991    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[68]_INST_0_i_1_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.152     5.143 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[10]_INST_0_i_14/O
                         net (fo=40, routed)          1.867     7.011    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[10]_INST_0_i_14_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I2_O)        0.326     7.337 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[63]_i_18/O
                         net (fo=2, routed)           0.979     8.316    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[63]_i_18_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I0_O)        0.124     8.440 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[22]_INST_0_i_5/O
                         net (fo=1, routed)           0.862     9.301    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[22]_INST_0_i_5_n_0
    SLICE_X40Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.425 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[22]_INST_0_i_2/O
                         net (fo=4, routed)           0.986    10.411    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[22]_INST_0_i_2_n_0
    SLICE_X38Y45         LUT6 (Prop_lut6_I2_O)        0.124    10.535 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[22]_INST_0_i_1/O
                         net (fo=3, routed)           0.825    11.360    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/trunc_ln5_fu_526_p4[22]
    SLICE_X37Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X37Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[22]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X37Y41         FDRE (Setup_fdre_C_D)       -0.058    50.831    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[22]
  -------------------------------------------------------------------
                         required time                         50.831    
                         arrival time                         -11.360    
  -------------------------------------------------------------------
                         slack                                 39.471    

Slack (MET) :             39.598ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/f_m_v_v_reg_134_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.273ns  (logic 2.248ns (21.882%)  route 8.025ns (78.118%))
  Logic Levels:           7  (LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X41Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/Q
                         net (fo=106, routed)         1.571     3.000    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41_ap_ready
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.152     3.152 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/flopo[68]_INST_0_i_2/O
                         net (fo=6, routed)           0.361     3.513    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[5]_1
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.332     3.845 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[68]_INST_0_i_1/O
                         net (fo=52, routed)          1.146     4.991    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[68]_INST_0_i_1_n_0
    SLICE_X43Y47         LUT5 (Prop_lut5_I4_O)        0.152     5.143 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[10]_INST_0_i_14/O
                         net (fo=40, routed)          1.904     7.048    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[10]_INST_0_i_14_n_0
    SLICE_X46Y45         LUT6 (Prop_lut6_I4_O)        0.326     7.374 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_18/O
                         net (fo=3, routed)           0.904     8.278    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[5]_INST_0_i_18_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I2_O)        0.150     8.428 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[9]_INST_0_i_11/O
                         net (fo=6, routed)           0.873     9.302    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[9]_INST_0_i_11_n_0
    SLICE_X39Y43         LUT3 (Prop_lut3_I2_O)        0.354     9.656 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[9]_INST_0_i_5/O
                         net (fo=2, routed)           0.673    10.328    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[9]_INST_0_i_5_n_0
    SLICE_X38Y43         LUT6 (Prop_lut6_I5_O)        0.326    10.654 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[9]_INST_0_i_1/O
                         net (fo=3, routed)           0.592    11.246    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U_n_86
    SLICE_X38Y43         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/f_m_v_v_reg_134_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X38Y43         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/f_m_v_v_reg_134_reg[48]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X38Y43         FDRE (Setup_fdre_C_D)       -0.045    50.844    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/f_m_v_v_reg_134_reg[48]
  -------------------------------------------------------------------
                         required time                         50.844    
                         arrival time                         -11.246    
  -------------------------------------------------------------------
                         slack                                 39.598    

Slack (MET) :             39.621ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (ap_clk rise@50.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        10.228ns  (logic 1.788ns (17.481%)  route 8.440ns (82.519%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 50.924 - 50.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X41Y50         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_CS_fsm_reg[3]/Q
                         net (fo=106, routed)         1.571     3.000    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41_ap_ready
    SLICE_X40Y49         LUT3 (Prop_lut3_I1_O)        0.152     3.152 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/flopo[68]_INST_0_i_2/O
                         net (fo=6, routed)           0.361     3.513    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[5]_1
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.332     3.845 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[68]_INST_0_i_1/O
                         net (fo=52, routed)          1.862     5.707    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[68]_INST_0_i_1_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I0_O)        0.150     5.857 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[1]_INST_0_i_6/O
                         net (fo=9, routed)           1.018     6.875    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[1]_INST_0_i_6_n_0
    SLICE_X47Y45         LUT6 (Prop_lut6_I4_O)        0.326     7.201 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[2]_INST_0_i_6/O
                         net (fo=2, routed)           0.989     8.190    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[2]_INST_0_i_6_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I1_O)        0.124     8.314 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[39]_i_2/O
                         net (fo=1, routed)           0.961     9.276    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[39]_i_2_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.400 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/f_m_v_v_reg_134[39]_i_1/O
                         net (fo=2, routed)           0.969    10.369    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/phi_ln2142_reg_123_reg[0]_4
    SLICE_X38Y42         LUT4 (Prop_lut4_I3_O)        0.124    10.493 r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/tab_U/flopo[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.708    11.201    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/trunc_ln5_fu_526_p4[0]
    SLICE_X40Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    50.000    50.000 r  
                                                      0.000    50.000 r  ap_clk (IN)
                         net (fo=188, unset)          0.924    50.924    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_clk
    SLICE_X40Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[0]/C
                         clock pessimism              0.000    50.924    
                         clock uncertainty           -0.035    50.889    
    SLICE_X40Y40         FDRE (Setup_fdre_C_D)       -0.067    50.822    bd_0_i/hls_inst/inst/grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41/ap_return_preg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.822    
                         arrival time                         -11.201    
  -------------------------------------------------------------------
                         slack                                 39.621    




