--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 494 paths analyzed, 204 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.056ns.
--------------------------------------------------------------------------------
Slack:                  12.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/bit_ctr_q_0 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.588ns (Levels of Logic = 2)
  Clock Path Skew:      0.567ns (1.282 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/bit_ctr_q_0 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AQ      Tcko                  0.430   txBlock/bit_ctr_q[1]
                                                       txBlock/bit_ctr_q_0
    SLICE_X14Y30.C3      net (fanout=5)        1.325   txBlock/bit_ctr_q[0]
    SLICE_X14Y30.CMUX    Tilo                  0.403   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_2_f7
    SLICE_X13Y32.A3      net (fanout=1)        0.873   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
    SLICE_X13Y32.A       Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        3.120   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.588ns (2.270ns logic, 5.318ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  12.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/bit_ctr_q_1 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.564ns (Levels of Logic = 2)
  Clock Path Skew:      0.567ns (1.282 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/bit_ctr_q_1 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.BQ      Tcko                  0.430   txBlock/bit_ctr_q[1]
                                                       txBlock/bit_ctr_q_1
    SLICE_X14Y30.C4      net (fanout=4)        1.301   txBlock/bit_ctr_q[1]
    SLICE_X14Y30.CMUX    Tilo                  0.403   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_2_f7
    SLICE_X13Y32.A3      net (fanout=1)        0.873   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
    SLICE_X13Y32.A       Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        3.120   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.564ns (2.270ns logic, 5.294ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  12.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/bit_ctr_q_0 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.541ns (Levels of Logic = 2)
  Clock Path Skew:      0.567ns (1.282 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/bit_ctr_q_0 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.AQ      Tcko                  0.430   txBlock/bit_ctr_q[1]
                                                       txBlock/bit_ctr_q_0
    SLICE_X14Y30.D3      net (fanout=5)        1.279   txBlock/bit_ctr_q[0]
    SLICE_X14Y30.CMUX    Topdc                 0.402   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_4
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_2_f7
    SLICE_X13Y32.A3      net (fanout=1)        0.873   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
    SLICE_X13Y32.A       Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        3.120   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.541ns (2.269ns logic, 5.272ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  13.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/bit_ctr_q_1 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.474ns (Levels of Logic = 2)
  Clock Path Skew:      0.567ns (1.282 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/bit_ctr_q_1 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.BQ      Tcko                  0.430   txBlock/bit_ctr_q[1]
                                                       txBlock/bit_ctr_q_1
    SLICE_X14Y30.D4      net (fanout=4)        1.212   txBlock/bit_ctr_q[1]
    SLICE_X14Y30.CMUX    Topdc                 0.402   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_4
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_2_f7
    SLICE_X13Y32.A3      net (fanout=1)        0.873   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
    SLICE_X13Y32.A       Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        3.120   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.474ns (2.269ns logic, 5.205ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  13.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/bit_ctr_q_2 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.319ns (Levels of Logic = 2)
  Clock Path Skew:      0.567ns (1.282 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/bit_ctr_q_2 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y18.BMUX    Tshcko                0.518   txBlock/bit_ctr_q[1]
                                                       txBlock/bit_ctr_q_2
    SLICE_X14Y30.CX      net (fanout=3)        1.179   txBlock/bit_ctr_q[2]
    SLICE_X14Y30.CMUX    Tcxc                  0.192   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_2_f7
    SLICE_X13Y32.A3      net (fanout=1)        0.873   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
    SLICE_X13Y32.A       Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        3.120   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.319ns (2.147ns logic, 5.172ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  13.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/state_q_FSM_FFd2 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.508ns (1.282 - 0.774)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/state_q_FSM_FFd2 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y11.CQ      Tcko                  0.430   txBlock/state_q_FSM_FFd2
                                                       txBlock/state_q_FSM_FFd2
    SLICE_X13Y32.A1      net (fanout=9)        2.200   txBlock/state_q_FSM_FFd2
    SLICE_X13Y32.A       Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        3.120   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.187ns (1.867ns logic, 5.320ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  13.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/data_q_3 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.018ns (Levels of Logic = 2)
  Clock Path Skew:      0.566ns (1.282 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/data_q_3 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.DQ      Tcko                  0.430   txBlock/data_q[3]
                                                       txBlock/data_q_3
    SLICE_X14Y30.D2      net (fanout=1)        0.756   txBlock/data_q[3]
    SLICE_X14Y30.CMUX    Topdc                 0.402   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_4
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_2_f7
    SLICE_X13Y32.A3      net (fanout=1)        0.873   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
    SLICE_X13Y32.A       Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        3.120   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      7.018ns (2.269ns logic, 4.749ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  13.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/data_q_5 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.988ns (Levels of Logic = 2)
  Clock Path Skew:      0.567ns (1.282 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/data_q_5 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.BQ      Tcko                  0.430   txBlock/data_q[7]
                                                       txBlock/data_q_5
    SLICE_X14Y30.C1      net (fanout=1)        0.725   txBlock/data_q[5]
    SLICE_X14Y30.CMUX    Tilo                  0.403   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_2_f7
    SLICE_X13Y32.A3      net (fanout=1)        0.873   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
    SLICE_X13Y32.A       Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        3.120   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      6.988ns (2.270ns logic, 4.718ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  13.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/data_q_4 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.946ns (Levels of Logic = 2)
  Clock Path Skew:      0.567ns (1.282 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/data_q_4 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.AQ      Tcko                  0.430   txBlock/data_q[7]
                                                       txBlock/data_q_4
    SLICE_X14Y30.C2      net (fanout=1)        0.683   txBlock/data_q[4]
    SLICE_X14Y30.CMUX    Tilo                  0.403   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_2_f7
    SLICE_X13Y32.A3      net (fanout=1)        0.873   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
    SLICE_X13Y32.A       Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        3.120   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      6.946ns (2.270ns logic, 4.676ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  13.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/data_q_0 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.863ns (Levels of Logic = 2)
  Clock Path Skew:      0.566ns (1.282 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/data_q_0 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.AQ      Tcko                  0.430   txBlock/data_q[3]
                                                       txBlock/data_q_0
    SLICE_X14Y30.D6      net (fanout=1)        0.601   txBlock/data_q[0]
    SLICE_X14Y30.CMUX    Topdc                 0.402   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_4
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_2_f7
    SLICE_X13Y32.A3      net (fanout=1)        0.873   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
    SLICE_X13Y32.A       Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        3.120   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      6.863ns (2.269ns logic, 4.594ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  13.717ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/data_q_1 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.814ns (Levels of Logic = 2)
  Clock Path Skew:      0.566ns (1.282 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/data_q_1 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.BQ      Tcko                  0.430   txBlock/data_q[3]
                                                       txBlock/data_q_1
    SLICE_X14Y30.D1      net (fanout=1)        0.552   txBlock/data_q[1]
    SLICE_X14Y30.CMUX    Topdc                 0.402   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_4
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_2_f7
    SLICE_X13Y32.A3      net (fanout=1)        0.873   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
    SLICE_X13Y32.A       Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        3.120   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      6.814ns (2.269ns logic, 4.545ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  13.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/data_q_6 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.676ns (Levels of Logic = 2)
  Clock Path Skew:      0.567ns (1.282 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/data_q_6 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.CQ      Tcko                  0.430   txBlock/data_q[7]
                                                       txBlock/data_q_6
    SLICE_X14Y30.C5      net (fanout=1)        0.413   txBlock/data_q[6]
    SLICE_X14Y30.CMUX    Tilo                  0.403   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_2_f7
    SLICE_X13Y32.A3      net (fanout=1)        0.873   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
    SLICE_X13Y32.A       Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        3.120   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      6.676ns (2.270ns logic, 4.406ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  13.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/miso_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.964ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (0.821 - 0.934)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/miso_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X15Y1.A4       net (fanout=2)        1.894   avr_interface/spi_slave/sck_q
    SLICE_X15Y1.A        Tilo                  0.259   avr_interface/spi_slave/sck_old_q
                                                       avr_interface/spi_slave/_n0071_inv1
    OLOGIC_X3Y2.OCE      net (fanout=1)        1.024   avr_interface/spi_slave/_n0071_inv
    OLOGIC_X3Y2.CLK0     Tooceck               1.009   miso_q
                                                       avr_interface/spi_slave/miso_q
    -------------------------------------------------  ---------------------------
    Total                                      5.964ns (3.046ns logic, 2.918ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack:                  13.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.428ns (Levels of Logic = 1)
  Clock Path Skew:      -0.645ns (0.663 - 1.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X15Y1.A4       net (fanout=2)        1.894   avr_interface/spi_slave/sck_q
    SLICE_X15Y1.AMUX     Tilo                  0.337   avr_interface/spi_slave/sck_old_q
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_513_o1
    SLICE_X21Y4.CE       net (fanout=2)        1.011   avr_interface/spi_slave/sck_old_q_sck_q_AND_513_o
    SLICE_X21Y4.CLK      Tceck                 0.408   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.428ns (2.523ns logic, 2.905ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  13.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.427ns (Levels of Logic = 1)
  Clock Path Skew:      -0.645ns (0.663 - 1.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X15Y1.A4       net (fanout=2)        1.894   avr_interface/spi_slave/sck_q
    SLICE_X15Y1.AMUX     Tilo                  0.337   avr_interface/spi_slave/sck_old_q
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_513_o1
    SLICE_X21Y4.CE       net (fanout=2)        1.011   avr_interface/spi_slave/sck_old_q_sck_q_AND_513_o
    SLICE_X21Y4.CLK      Tceck                 0.407   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.427ns (2.522ns logic, 2.905ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  13.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.425ns (Levels of Logic = 1)
  Clock Path Skew:      -0.645ns (0.663 - 1.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X15Y1.A4       net (fanout=2)        1.894   avr_interface/spi_slave/sck_q
    SLICE_X15Y1.AMUX     Tilo                  0.337   avr_interface/spi_slave/sck_old_q
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_513_o1
    SLICE_X21Y4.CE       net (fanout=2)        1.011   avr_interface/spi_slave/sck_old_q_sck_q_AND_513_o
    SLICE_X21Y4.CLK      Tceck                 0.405   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.425ns (2.520ns logic, 2.905ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  13.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.425ns (Levels of Logic = 1)
  Clock Path Skew:      -0.645ns (0.663 - 1.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X15Y1.A4       net (fanout=2)        1.894   avr_interface/spi_slave/sck_q
    SLICE_X15Y1.AMUX     Tilo                  0.337   avr_interface/spi_slave/sck_old_q
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_513_o1
    SLICE_X21Y4.CE       net (fanout=2)        1.011   avr_interface/spi_slave/sck_old_q_sck_q_AND_513_o
    SLICE_X21Y4.CLK      Tceck                 0.405   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.425ns (2.520ns logic, 2.905ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack:                  13.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.423ns (Levels of Logic = 1)
  Clock Path Skew:      -0.645ns (0.663 - 1.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X15Y1.A4       net (fanout=2)        1.894   avr_interface/spi_slave/sck_q
    SLICE_X15Y1.AMUX     Tilo                  0.337   avr_interface/spi_slave/sck_old_q
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_513_o1
    SLICE_X21Y4.CE       net (fanout=2)        1.011   avr_interface/spi_slave/sck_old_q_sck_q_AND_513_o
    SLICE_X21Y4.CLK      Tceck                 0.403   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.423ns (2.518ns logic, 2.905ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  13.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.410ns (Levels of Logic = 1)
  Clock Path Skew:      -0.645ns (0.663 - 1.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X15Y1.A4       net (fanout=2)        1.894   avr_interface/spi_slave/sck_q
    SLICE_X15Y1.AMUX     Tilo                  0.337   avr_interface/spi_slave/sck_old_q
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_513_o1
    SLICE_X21Y4.CE       net (fanout=2)        1.011   avr_interface/spi_slave/sck_old_q_sck_q_AND_513_o
    SLICE_X21Y4.CLK      Tceck                 0.390   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.410ns (2.505ns logic, 2.905ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack:                  13.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.408ns (Levels of Logic = 1)
  Clock Path Skew:      -0.643ns (0.665 - 1.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/bit_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X15Y1.A4       net (fanout=2)        1.894   avr_interface/spi_slave/sck_q
    SLICE_X15Y1.AMUX     Tilo                  0.337   avr_interface/spi_slave/sck_old_q
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_513_o1
    SLICE_X21Y3.CE       net (fanout=2)        0.994   avr_interface/spi_slave/sck_old_q_sck_q_AND_513_o
    SLICE_X21Y3.CLK      Tceck                 0.405   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/bit_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.408ns (2.520ns logic, 2.888ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack:                  13.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.402ns (Levels of Logic = 1)
  Clock Path Skew:      -0.645ns (0.663 - 1.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X15Y1.A4       net (fanout=2)        1.894   avr_interface/spi_slave/sck_q
    SLICE_X15Y1.AMUX     Tilo                  0.337   avr_interface/spi_slave/sck_old_q
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_513_o1
    SLICE_X21Y4.CE       net (fanout=2)        1.011   avr_interface/spi_slave/sck_old_q_sck_q_AND_513_o
    SLICE_X21Y4.CLK      Tceck                 0.382   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.402ns (2.497ns logic, 2.905ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  13.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.393ns (Levels of Logic = 1)
  Clock Path Skew:      -0.643ns (0.665 - 1.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X15Y1.A4       net (fanout=2)        1.894   avr_interface/spi_slave/sck_q
    SLICE_X15Y1.AMUX     Tilo                  0.337   avr_interface/spi_slave/sck_old_q
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_513_o1
    SLICE_X21Y3.CE       net (fanout=2)        0.994   avr_interface/spi_slave/sck_old_q_sck_q_AND_513_o
    SLICE_X21Y3.CLK      Tceck                 0.390   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.393ns (2.505ns logic, 2.888ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  13.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/data_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.385ns (Levels of Logic = 1)
  Clock Path Skew:      -0.645ns (0.663 - 1.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/data_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X15Y1.A4       net (fanout=2)        1.894   avr_interface/spi_slave/sck_q
    SLICE_X15Y1.AMUX     Tilo                  0.337   avr_interface/spi_slave/sck_old_q
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_513_o1
    SLICE_X21Y4.CE       net (fanout=2)        1.011   avr_interface/spi_slave/sck_old_q_sck_q_AND_513_o
    SLICE_X21Y4.CLK      Tceck                 0.365   avr_interface/spi_slave/data_q[6]
                                                       avr_interface/spi_slave/data_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.385ns (2.480ns logic, 2.905ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack:                  13.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/state_q_FSM_FFd1 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.594ns (Levels of Logic = 1)
  Clock Path Skew:      0.566ns (1.282 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/state_q_FSM_FFd1 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y17.AMUX    Tshcko                0.518   txBlock/_n0088_inv
                                                       txBlock/state_q_FSM_FFd1
    SLICE_X13Y32.A4      net (fanout=10)       1.519   txBlock/state_q_FSM_FFd1
    SLICE_X13Y32.A       Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        3.120   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      6.594ns (1.955ns logic, 4.639ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  13.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/data_q_7 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.593ns (Levels of Logic = 2)
  Clock Path Skew:      0.567ns (1.282 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/data_q_7 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.DQ      Tcko                  0.430   txBlock/data_q[7]
                                                       txBlock/data_q_7
    SLICE_X14Y30.C6      net (fanout=1)        0.330   txBlock/data_q[7]
    SLICE_X14Y30.CMUX    Tilo                  0.403   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_3
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_2_f7
    SLICE_X13Y32.A3      net (fanout=1)        0.873   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
    SLICE_X13Y32.A       Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        3.120   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      6.593ns (2.270ns logic, 4.323ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  13.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/sck_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.368ns (Levels of Logic = 1)
  Clock Path Skew:      -0.643ns (0.665 - 1.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/sck_q to avr_interface/spi_slave/bit_ct_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X2Y0.Q4       Tickq                 1.778   avr_interface/spi_slave/sck_q
                                                       avr_interface/spi_slave/sck_q
    SLICE_X15Y1.A4       net (fanout=2)        1.894   avr_interface/spi_slave/sck_q
    SLICE_X15Y1.AMUX     Tilo                  0.337   avr_interface/spi_slave/sck_old_q
                                                       avr_interface/spi_slave/sck_old_q_sck_q_AND_513_o1
    SLICE_X21Y3.CE       net (fanout=2)        0.994   avr_interface/spi_slave/sck_old_q_sck_q_AND_513_o
    SLICE_X21Y3.CLK      Tceck                 0.365   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/bit_ct_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.368ns (2.480ns logic, 2.888ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack:                  14.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txBlock/data_q_2 (FF)
  Destination:          txBlock/tx_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.517ns (Levels of Logic = 2)
  Clock Path Skew:      0.566ns (1.282 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txBlock/data_q_2 to txBlock/tx_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y30.CQ      Tcko                  0.430   txBlock/data_q[3]
                                                       txBlock/data_q_2
    SLICE_X14Y30.D5      net (fanout=1)        0.255   txBlock/data_q[2]
    SLICE_X14Y30.CMUX    Topdc                 0.402   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_4
                                                       txBlock/Mmux_bit_ctr_q[2]_data_q[7]_Mux_10_o_2_f7
    SLICE_X13Y32.A3      net (fanout=1)        0.873   txBlock/bit_ctr_q[2]_data_q[7]_Mux_10_o
    SLICE_X13Y32.A       Tilo                  0.259   txBlock/tx_d
                                                       txBlock/tx_d1
    OLOGIC_X2Y60.D1      net (fanout=1)        3.120   txBlock/tx_d
    OLOGIC_X2Y60.CLK0    Todck                 1.178   tx_q
                                                       txBlock/tx_q
    -------------------------------------------------  ---------------------------
    Total                                      6.517ns (2.269ns logic, 4.248ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  14.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/miso_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.358ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (0.684 - 0.784)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/miso_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X15Y1.A3       net (fanout=3)        1.288   avr_interface/spi_slave/ss_q
    SLICE_X15Y1.A        Tilo                  0.259   avr_interface/spi_slave/sck_old_q
                                                       avr_interface/spi_slave/_n0071_inv1
    OLOGIC_X3Y2.OCE      net (fanout=1)        1.024   avr_interface/spi_slave/_n0071_inv
    OLOGIC_X3Y2.CLK0     Tooceck               1.009   miso_q
                                                       avr_interface/spi_slave/miso_q
    -------------------------------------------------  ---------------------------
    Total                                      5.358ns (3.046ns logic, 2.312ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack:                  14.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.785ns (Levels of Logic = 1)
  Clock Path Skew:      -0.636ns (0.665 - 1.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/bit_ct_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X21Y2.A3       net (fanout=3)        1.769   avr_interface/spi_slave/ss_q
    SLICE_X21Y2.A        Tilo                  0.259   avr_interface/spi_slave/Mcount_bit_ct_q_val
                                                       avr_interface/spi_slave/Mcount_bit_ct_q_val1
    SLICE_X21Y3.SR       net (fanout=1)        0.556   avr_interface/spi_slave/Mcount_bit_ct_q_val
    SLICE_X21Y3.CLK      Tsrck                 0.423   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/bit_ct_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.785ns (2.460ns logic, 2.325ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack:                  14.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               avr_interface/spi_slave/ss_q (FF)
  Destination:          avr_interface/spi_slave/bit_ct_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.775ns (Levels of Logic = 1)
  Clock Path Skew:      -0.636ns (0.665 - 1.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: avr_interface/spi_slave/ss_q to avr_interface/spi_slave/bit_ct_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X3Y1.Q4       Tickq                 1.778   spi_ss_IBUF
                                                       avr_interface/spi_slave/ss_q
    SLICE_X21Y2.A3       net (fanout=3)        1.769   avr_interface/spi_slave/ss_q
    SLICE_X21Y2.A        Tilo                  0.259   avr_interface/spi_slave/Mcount_bit_ct_q_val
                                                       avr_interface/spi_slave/Mcount_bit_ct_q_val1
    SLICE_X21Y3.SR       net (fanout=1)        0.556   avr_interface/spi_slave/Mcount_bit_ct_q_val
    SLICE_X21Y3.CLK      Tsrck                 0.413   avr_interface/spi_slave/bit_ct_q[2]
                                                       avr_interface/spi_slave/bit_ct_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.775ns (2.450ns logic, 2.325ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: tx_q/CLK0
  Logical resource: txBlock/tx_q/CK0
  Location pin: OLOGIC_X2Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: miso_q/CLK0
  Logical resource: avr_interface/spi_slave/miso_q/CK0
  Location pin: OLOGIC_X3Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/sck_q/CLK0
  Logical resource: avr_interface/spi_slave/sck_q/CLK0
  Location pin: ILOGIC_X2Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: spi_ss_IBUF/CLK0
  Logical resource: avr_interface/spi_slave/ss_q/CLK0
  Location pin: ILOGIC_X3Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: avr_interface/spi_slave/mosi_q/CLK0
  Logical resource: avr_interface/spi_slave/mosi_q/CLK0
  Location pin: ILOGIC_X2Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: txBlock/ctr_q[5]/CLK
  Logical resource: txBlock/ctr_q_1/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: txBlock/ctr_q[5]/CLK
  Logical resource: txBlock/ctr_q_0/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: txBlock/ctr_q[5]/CLK
  Logical resource: txBlock/ctr_q_2/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: txBlock/ctr_q[5]/CLK
  Logical resource: txBlock/ctr_q_5/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: txBlock/ctr_q[5]/CLK
  Logical resource: txBlock/ctr_q_3/CK
  Location pin: SLICE_X12Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_0/CK
  Location pin: SLICE_X22Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_1/CK
  Location pin: SLICE_X22Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_2/CK
  Location pin: SLICE_X22Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[3]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_3/CK
  Location pin: SLICE_X22Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_4/CK
  Location pin: SLICE_X22Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_5/CK
  Location pin: SLICE_X22Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_6/CK
  Location pin: SLICE_X22Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[7]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_7/CK
  Location pin: SLICE_X22Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[9]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_8/CK
  Location pin: SLICE_X22Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: avr_interface/cclk_detector/ctr_q[9]/CLK
  Logical resource: avr_interface/cclk_detector/ctr_q_9/CK
  Location pin: SLICE_X22Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: txBlock/ctr_q[7]/CLK
  Logical resource: txBlock/ctr_q_6/CK
  Location pin: SLICE_X13Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: txBlock/ctr_q[7]/CLK
  Logical resource: txBlock/ctr_q_4/CK
  Location pin: SLICE_X13Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: txBlock/ctr_q[7]/CLK
  Logical resource: txBlock/ctr_q_7/CK
  Location pin: SLICE_X13Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: txBlock/tx_d/CLK
  Logical resource: txBlock/busy_q/CK
  Location pin: SLICE_X13Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: avr_interface/spi_slave/sck_old_q/CLK
  Logical resource: avr_interface/spi_slave/sck_old_q/CK
  Location pin: SLICE_X15Y1.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: txBlock/state_q_FSM_FFd2/CLK
  Logical resource: txBlock/state_q_FSM_FFd2/CK
  Location pin: SLICE_X15Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: txBlock/_n0088_inv/CLK
  Logical resource: txBlock/state_q_FSM_FFd1/CK
  Location pin: SLICE_X15Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: txBlock/_n0088_inv/SR
  Logical resource: txBlock/state_q_FSM_FFd1/SR
  Location pin: SLICE_X15Y17.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: txBlock/bit_ctr_q[1]/CLK
  Logical resource: txBlock/bit_ctr_q_0/CK
  Location pin: SLICE_X15Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.056|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 494 paths, 0 nets, and 207 connections

Design statistics:
   Minimum period:   7.056ns{1}   (Maximum frequency: 141.723MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 15 22:09:54 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 421 MB



