//Copyright (C)2014-2023 Gowin Semiconductor Corporation.
//All rights reserved.

INTRODUCTION:
The document contains two main sections: Timing Report Directory and Core Timing Report.

============================================================
Note:Timing Report Directory

1. Timing Message
2. Timing Summaries
	2.1 STA Tool Run Summary
	2.2 Clock Summary
	2.3 Max Frequency Summary
	2.4 Total Negative Slack Summary
3. Timing Details
	3.1 Path Slacks Table
		3.1.1 Setup Paths Table
		3.1.2 Hold Paths Table
		3.1.3 Recovery Paths Table
		3.1.4 Removal Paths Table
	3.2 Minimum Pulse Width Table
	3.3 Timing Report By Analysis Type
		3.3.1 Setup Analysis Report
		3.3.2 Hold Analysis Report
		3.3.3 Recovery Analysis Report
		3.3.4 Removal Analysis Report
	3.4 Minimum Pulse Width Report
	3.5 High Fanout Nets Report
	3.6 Route Congestions Report
	3.7 Timing Exceptions Report
		3.7.1 Setup Analysis Report
		3.7.2 Hold Analysis Report
		3.7.3 Recovery Analysis Report
		3.7.4 Recovery Analysis Report
	3.8 Timing Constraints Report

============================================================

Note:Core Timing Report

1. Timing Messages
<Report Title>: Timing Analysis Report
<Design File>: C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_ADC\impl\gwsynthesis\Neo_Acquisition.vg
<Physical Constraints File>: C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_ADC\src\PSRAM_UART_pins.cst
<Timing Constraints File>: C:\Tupao\GowinFPGA\GowinProjects\Neo_Data_acquisition_ADC\src\Neo_Acquisition.sdc
<Tool Version>: V1.9.9 (64-bit)
<Part Number>: GW1NZ-LV1QN48C6/I5
<Device>: GW1NZ-1
<Created Time>: Sun Apr 20 11:44:58 2025


2. Timing Summaries
2.1 STA Tool Run Summary
<Setup Delay Model>:Slow 1.14V 85C C6/I5
<Hold Delay Model>:Fast 1.26V 0C C6/I5
<Numbers of Paths Analyzed>:3002
<Numbers of Endpoints Analyzed>:1425
<Numbers of Falling Endpoints>:118
<Numbers of Setup Violated Endpoints>:0
<Numbers of Hold Violated Endpoints>:0

2.2 Clock Summary
                Clock Name                    Type      Period    Frequency   Rise     Fall        Source       Master            Objects           
 ========================================= =========== ========= =========== ======= ======== ================ ========= ========================== 
  sys_clk                                   Base        37.037    27.000MHz   0.000   18.519                              sys_clk_ibuf/I            
  clk2/rpll_inst/CLKOUT.default_gen_clk     Generated   16.667    60.000MHz   0.000   8.333    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUT     
  clk2/rpll_inst/CLKOUTP.default_gen_clk    Generated   16.667    60.000MHz   0.000   8.333    sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTP    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    Generated   100.000   10.000MHz   0.000   50.000   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   Generated   50.000    20.000MHz   0.000   25.000   sys_clk_ibuf/I   sys_clk   clk2/rpll_inst/CLKOUTD3   

2.3 Max Frequency Summary
  NO.                 Clock Name                 Constraint    Actual Fmax    Level   Entity  
 ===== ======================================== ============= ============== ======= ======== 
  1     clk2/rpll_inst/CLKOUT.default_gen_clk    60.000(MHz)   62.955(MHz)    5       TOP     
  2     clk2/rpll_inst/CLKOUTD.default_gen_clk   10.000(MHz)   189.855(MHz)   3       TOP     
No timing paths to get frequency of sys_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTP.default_gen_clk!
No timing paths to get frequency of clk2/rpll_inst/CLKOUTD3.default_gen_clk!

2.4 Total Negative Slack Summary
                Clock Name                  Analysis Type   EndPoints TNS   Number of EndPoints  
 ========================================= =============== =============== ===================== 
  sys_clk                                   setup           0.000           0                    
  sys_clk                                   hold            0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     setup           0.000           0                    
  clk2/rpll_inst/CLKOUT.default_gen_clk     hold            0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTP.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD.default_gen_clk    hold            0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   setup           0.000           0                    
  clk2/rpll_inst/CLKOUTD3.default_gen_clk   hold            0.000           0                    


3. Timing Details
3.1 Path Slacks Table
3.1.1 Setup Paths Table
<Report Command>:report_timing -setup -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                  From Node                                  To Node                                  From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ========================================= ========================================= =========================================== =========================================== ========== ============ ============ 
  1             0.391        quad_start_mcu_s0/Q                       initialize/PSRAM_com/counter_5_s0/D       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.561       
  2             0.644        quad_start_mcu_s0/Q                       initialize/PSRAM_com/counter_3_s0/D       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.308       
  3             0.737        quad_start_mcu_s0/Q                       initialize/PSRAM_com/ended_s2/CE          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.571       
  4             0.800        quad_start_mcu_s0/Q                       initialize/PSRAM_com/counter_4_s0/D       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.152       
  5             0.824        fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]   address_PP_20_s0/D                        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        15.443      
  6             0.948        quad_start_mcu_s0/Q                       initialize/PSRAM_com/counter_0_s0/D       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.004       
  7             0.948        quad_start_mcu_s0/Q                       initialize/PSRAM_com/counter_2_s0/D       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.004       
  8             0.978        quad_start_mcu_s0/Q                       initialize/PSRAM_com/data_out_2_s0/CE     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.330       
  9             1.012        quad_start_mcu_s0/Q                       initialize/PSRAM_com/data_out_10_s0/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.296       
  10            1.012        quad_start_mcu_s0/Q                       initialize/PSRAM_com/data_out_12_s0/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.296       
  11            1.012        quad_start_mcu_s0/Q                       initialize/PSRAM_com/data_out_13_s0/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.296       
  12            1.012        quad_start_mcu_s0/Q                       initialize/PSRAM_com/data_out_14_s0/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.296       
  13            1.030        quad_start_mcu_s0/Q                       initialize/PSRAM_com/data_out_3_s0/CE     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.279       
  14            1.040        fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]   address_PP_1_s0/CE                        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        15.583      
  15            1.040        fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]   address_PP_4_s0/CE                        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        15.583      
  16            1.063        quad_start_mcu_s0/Q                       initialize/PSRAM_com/data_out_7_s0/CE     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.245       
  17            1.063        quad_start_mcu_s0/Q                       initialize/PSRAM_com/data_out_15_s0/CE    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.245       
  18            1.138        quad_start_mcu_s0/Q                       initialize/PSRAM_com/mem_sio_reg_0_s0/D   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.814       
  19            1.173        fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]   address_PP_19_s0/D                        clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        15.093      
  20            1.242        read_write_1_s1/Q                         initialize/PSRAM_com/n513_s0/CE           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.066       
  21            1.242        read_write_1_s1/Q                         initialize/PSRAM_com/n473_s0/CE           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       7.066       
  22            1.281        quad_start_mcu_s0/Q                       initialize/PSRAM_com/ended_s2/D           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.671       
  23            1.283        read_write_1_s1/Q                         initialize/PSRAM_com/n473_s0/D            clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.669       
  24            1.322        initialize/PSRAM_com/ended_s2/Q           com_start_s0/D                            clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   8.333      0.019        6.592       
  25            1.384        quad_start_mcu_s0/Q                       initialize/PSRAM_com/data_out_4_s0/CE     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   8.333      -0.019       6.924       

3.1.2 Hold Paths Table
<Report Command>:report_timing -hold -max_paths 25 -max_common_paths 1
  Path Number   Path Slack                     From Node                                           To Node                                         From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ =============================================== ====================================================== =========================================== =========================================== ========== ============ ============ 
  1             0.556        debuttonA/sync_button_debounced/resync_2_s0/Q   debuttonA/sync_button_debounced/button_once_s0/RESET   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  2             0.570        debuttonA/sync_button_debounced/resync_3_s0/Q   debuttonA/sync_button_debounced/button_once_s0/D       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  3             0.570        UART1/buffer[7]_1_s0/Q                          UART1/samples_before_17_s0/D                           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  4             0.570        UART1/buffer[7]_2_s0/Q                          UART1/samples_before_18_s0/D                           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  5             0.570        UART1/buffer[7]_3_s0/Q                          UART1/samples_before_19_s0/D                           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.570       
  6             0.571        initialize/PSRAM_com/data_out_4_s0/Q            initialize/PSRAM_com/data_out_8_s0/D                   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.571       
  7             0.571        initialize/PSRAM_com/data_out_10_s0/Q           initialize/PSRAM_com/data_out_14_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.571       
  8             0.571        debuttonA/sync_button_debounced/resync_2_s0/Q   debuttonA/sync_button_debounced/resync_3_s0/D          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  9             0.571        debuttonA/deb_button/shift_5_s0/Q               debuttonA/deb_button/shift_6_s0/D                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  10            0.571        debuttonA/deb_button/shift_2_s0/Q               debuttonA/deb_button/shift_3_s0/D                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  11            0.571        debuttonA/deb_button/shift_4_s0/Q               debuttonA/deb_button/shift_5_s0/D                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  12            0.571        UART1/buffer[3]_3_s0/Q                          UART1/threshold_3_s0/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  13            0.571        UART1/buffer[3]_5_s0/Q                          UART1/threshold_5_s0/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.571       
  14            0.577        debuttonA/deb_button/shift_0_s0/Q               debuttonA/deb_button/shift_1_s0/D                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.577       
  15            0.577        debuttonA/deb_button/shift_1_s0/Q               debuttonA/deb_button/shift_2_s0/D                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.577       
  16            0.582        en_read_PP_s6/Q                                 d_first_pong_s0/D                                      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.582       
  17            0.599        initialize/PSRAM_com/data_out_7_s0/Q            initialize/PSRAM_com/data_out_11_s0/D                  clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   clk2/rpll_inst/CLKOUT.default_gen_clk:[F]   0.000      0.000        0.599       
  18            0.708        UART1/rxCounter_12_s1/Q                         UART1/rxCounter_12_s1/D                                clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  19            0.708        UART1/rxCounter_3_s1/Q                          UART1/rxCounter_3_s1/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  20            0.708        UART1/rxCounter_4_s1/Q                          UART1/rxCounter_4_s1/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  21            0.708        UART1/txByteCounter_0_s2/Q                      UART1/txByteCounter_0_s2/D                             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  22            0.708        UART1/txCounter_2_s2/Q                          UART1/txCounter_2_s2/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  23            0.708        UART1/txCounter_5_s2/Q                          UART1/txCounter_5_s2/D                                 clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  24            0.708        n1806_s1/Q                                      n1806_s1/D                                             clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       
  25            0.708        led_rgb_2_s3/Q                                  led_rgb_2_s3/D                                         clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.708       

3.1.3 Recovery Paths Table
<Report Command>:report_timing -recovery -max_paths 25 -max_common_paths 1
  Path Number   Path Slack    From Node                    To Node                                   From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ============= ========================================== =========================================== =========================================== ========== ============ ============ 
  1             13.700       rst_PP_s0/Q   PP_post_process/stop_PP_s0/CLEAR           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.923       
  2             13.838       rst_PP_s0/Q   PP_post_process/read_pointer_6_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.786       
  3             13.838       rst_PP_s0/Q   PP_post_process/write_pointer_1_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.786       
  4             13.838       rst_PP_s0/Q   PP_post_process/write_pointer_2_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.786       
  5             13.838       rst_PP_s0/Q   PP_post_process/last_switch_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.786       
  6             14.331       rst_PP_s0/Q   PP_post_process/buffer_select_s2/CLEAR     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.292       
  7             14.331       rst_PP_s0/Q   PP_post_process/write_pointer_0_s7/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.292       
  8             14.331       rst_PP_s0/Q   PP_post_process/read_pointer_4_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.292       
  9             14.331       rst_PP_s0/Q   PP_post_process/d_flag_write_s0/CLEAR      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.292       
  10            14.505       rst_PP_s0/Q   PP_post_process/read_pointer_0_s7/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.118       
  11            14.505       rst_PP_s0/Q   PP_post_process/read_pointer_1_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.118       
  12            14.505       rst_PP_s0/Q   PP_post_process/read_pointer_2_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.118       
  13            14.505       rst_PP_s0/Q   PP_post_process/read_pointer_3_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.118       
  14            14.505       rst_PP_s0/Q   PP_post_process/read_pointer_5_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.118       
  15            14.511       rst_PP_s0/Q   PP_post_process/write_pointer_6_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.112       
  16            14.511       rst_PP_s0/Q   PP_post_process/write_pointer_3_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.112       
  17            14.511       rst_PP_s0/Q   PP_post_process/write_pointer_4_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.112       
  18            14.511       rst_PP_s0/Q   PP_post_process/write_pointer_5_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        2.112       
  19            15.000       rst_PP_s0/Q   PP_post_process/read_cmp_s0/CLEAR          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.623       
  20            15.000       rst_PP_s0/Q   PP_post_process/d_flag_read_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   16.667     0.000        1.623       

3.1.4 Removal Paths Table
<Report Command>:report_timing -removal -max_paths 25 -max_common_paths 1
  Path Number   Path Slack    From Node                    To Node                                   From Clock                                   To Clock                    Relation   Clock Skew   Data Delay  
 ============= ============ ============= ========================================== =========================================== =========================================== ========== ============ ============ 
  1             0.877        rst_PP_s0/Q   PP_post_process/read_cmp_s0/CLEAR          clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.892       
  2             0.877        rst_PP_s0/Q   PP_post_process/d_flag_read_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        0.892       
  3             1.145        rst_PP_s0/Q   PP_post_process/write_pointer_6_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.160       
  4             1.145        rst_PP_s0/Q   PP_post_process/write_pointer_3_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.160       
  5             1.145        rst_PP_s0/Q   PP_post_process/write_pointer_4_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.160       
  6             1.145        rst_PP_s0/Q   PP_post_process/write_pointer_5_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.160       
  7             1.148        rst_PP_s0/Q   PP_post_process/read_pointer_0_s7/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.163       
  8             1.148        rst_PP_s0/Q   PP_post_process/read_pointer_1_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.163       
  9             1.148        rst_PP_s0/Q   PP_post_process/read_pointer_2_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.163       
  10            1.148        rst_PP_s0/Q   PP_post_process/read_pointer_3_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.163       
  11            1.148        rst_PP_s0/Q   PP_post_process/read_pointer_5_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.163       
  12            1.174        rst_PP_s0/Q   PP_post_process/buffer_select_s2/CLEAR     clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.189       
  13            1.174        rst_PP_s0/Q   PP_post_process/write_pointer_0_s7/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.189       
  14            1.174        rst_PP_s0/Q   PP_post_process/read_pointer_4_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.189       
  15            1.174        rst_PP_s0/Q   PP_post_process/d_flag_write_s0/CLEAR      clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.189       
  16            1.442        rst_PP_s0/Q   PP_post_process/stop_PP_s0/CLEAR           clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.457       
  17            1.446        rst_PP_s0/Q   PP_post_process/read_pointer_6_s1/CLEAR    clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.461       
  18            1.446        rst_PP_s0/Q   PP_post_process/write_pointer_1_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.461       
  19            1.446        rst_PP_s0/Q   PP_post_process/write_pointer_2_s1/CLEAR   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.461       
  20            1.446        rst_PP_s0/Q   PP_post_process/last_switch_s0/CLEAR       clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   clk2/rpll_inst/CLKOUT.default_gen_clk:[R]   0.000      0.000        1.461       

3.2 Minimum Pulse Width Table
Report Command:report_min_pulse_width -nworst 10 -detail
  Number   Slack   Actual Width   Required Width        Type                         Clock                             Objects             
 ======== ======= ============== ================ ================= ======================================= ============================== 
  1        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_com_start_s0                
  2        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   d_flag_acq_s0                 
  3        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1813_s0                      
  4        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   n1821_s0                      
  5        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   read_5_s0                     
  6        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   address_acq_18_s0             
  7        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   samples_after_adjusted_20_s0  
  8        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   initialize/spi_start_s1       
  9        7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   fifo_inst/wr_ptr_2_s0         
  10       7.005   8.255          1.250            Low Pulse Width   clk2/rpll_inst/CLKOUT.default_gen_clk   fifo_inst/wr_ptr_3_s0         

3.3 Timing Report By Analysis Type
3.3.1 Setup Analysis Report
Report Command:report_timing -setup -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.391
Data Arrival Time : 9.361
Data Required Time: 9.752
From              : quad_start_mcu_s0
To                : counter_5_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R3C14[1][A]   quad_start_mcu_s0/CLK                  
  2.258   0.458   tC2Q   RF   3        R3C14[1][A]   quad_start_mcu_s0/Q                    
  3.562   1.303   tNET   FF   1        R5C17[3][B]   initialize/PSRAM_com/mem_ce_d_s/I0     
  4.188   0.626   tINS   FF   7        R5C17[3][B]   initialize/PSRAM_com/mem_ce_d_s/F      
  5.656   1.468   tNET   FF   1        R8C19[1][B]   initialize/PSRAM_com/n412_s4/I0        
  6.282   0.626   tINS   FF   3        R8C19[1][B]   initialize/PSRAM_com/n412_s4/F         
  7.103   0.821   tNET   FF   1        R5C19[2][B]   initialize/PSRAM_com/n410_s2/I2        
  7.925   0.822   tINS   FF   2        R5C19[2][B]   initialize/PSRAM_com/n410_s2/F         
  8.735   0.810   tNET   FF   1        R4C18[2][A]   initialize/PSRAM_com/n410_s1/I1        
  9.361   0.626   tINS   FF   1        R4C18[2][A]   initialize/PSRAM_com/n410_s1/F         
  9.361   0.000   tNET   FF   1        R4C18[2][A]   initialize/PSRAM_com/counter_5_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556    tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.152   0.262    tNET   FF   1        R4C18[2][A]   initialize/PSRAM_com/counter_5_s0/CLK  
  9.752    -0.400   tSu         1        R4C18[2][A]   initialize/PSRAM_com/counter_5_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.700 35.711%, 
                    route: 4.402 58.227%, 
                    tC2Q: 0.458 6.062%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path2						
Path Summary:
Slack             : 0.644
Data Arrival Time : 9.108
Data Required Time: 9.752
From              : quad_start_mcu_s0
To                : counter_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R3C14[1][A]   quad_start_mcu_s0/CLK                  
  2.258   0.458   tC2Q   RF   3        R3C14[1][A]   quad_start_mcu_s0/Q                    
  3.562   1.303   tNET   FF   1        R5C17[2][B]   initialize/PSRAM_com/n392_s2/I0        
  4.188   0.626   tINS   FF   8        R5C17[2][B]   initialize/PSRAM_com/n392_s2/F         
  5.035   0.847   tNET   FF   1        R3C17[3][B]   initialize/PSRAM_com/n409_s6/I3        
  5.660   0.625   tINS   FR   2        R3C17[3][B]   initialize/PSRAM_com/n409_s6/F         
  6.083   0.423   tNET   RR   1        R4C17[1][A]   initialize/PSRAM_com/n409_s7/I2        
  7.182   1.099   tINS   RF   3        R4C17[1][A]   initialize/PSRAM_com/n409_s7/F         
  8.009   0.827   tNET   FF   1        R5C18[0][A]   initialize/PSRAM_com/n412_s1/I2        
  9.108   1.099   tINS   FF   1        R5C18[0][A]   initialize/PSRAM_com/n412_s1/F         
  9.108   0.000   tNET   FF   1        R5C18[0][A]   initialize/PSRAM_com/counter_3_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556    tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.152   0.262    tNET   FF   1        R5C18[0][A]   initialize/PSRAM_com/counter_3_s0/CLK  
  9.752    -0.400   tSu         1        R5C18[0][A]   initialize/PSRAM_com/counter_3_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.449 47.196%, 
                    route: 3.401 46.533%, 
                    tC2Q: 0.458 6.272%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path3						
Path Summary:
Slack             : 0.737
Data Arrival Time : 9.371
Data Required Time: 10.108
From              : quad_start_mcu_s0
To                : ended_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R3C14[1][A]   quad_start_mcu_s0/CLK                  
  2.258   0.458   tC2Q   RF   3        R3C14[1][A]   quad_start_mcu_s0/Q                    
  3.562   1.303   tNET   FF   1        R5C17[2][B]   initialize/PSRAM_com/n392_s2/I0        
  4.188   0.626   tINS   FF   8        R5C17[2][B]   initialize/PSRAM_com/n392_s2/F         
  5.035   0.847   tNET   FF   1        R3C17[3][B]   initialize/PSRAM_com/n409_s6/I3        
  5.660   0.625   tINS   FR   2        R3C17[3][B]   initialize/PSRAM_com/n409_s6/F         
  6.083   0.423   tNET   RR   1        R4C17[1][A]   initialize/PSRAM_com/n409_s7/I2        
  7.182   1.099   tINS   RF   3        R4C17[1][A]   initialize/PSRAM_com/n409_s7/F         
  8.009   0.827   tNET   FF   1        R3C18[1][B]   initialize/PSRAM_com/n409_s3/I2        
  9.035   1.026   tINS   FR   1        R3C18[1][B]   initialize/PSRAM_com/n409_s3/F         
  9.371   0.336   tNET   RR   1        R3C18[0][A]   initialize/PSRAM_com/ended_s2/CE       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556    tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.152   0.262    tNET   FF   1        R3C18[0][A]   initialize/PSRAM_com/ended_s2/CLK      
  10.108   -0.043   tSu         1        R3C18[0][A]   initialize/PSRAM_com/ended_s2          

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.376 44.590%, 
                    route: 3.737 49.356%, 
                    tC2Q: 0.458 6.054%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path4						
Path Summary:
Slack             : 0.800
Data Arrival Time : 8.952
Data Required Time: 9.752
From              : quad_start_mcu_s0
To                : counter_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R3C14[1][A]   quad_start_mcu_s0/CLK                  
  2.258   0.458   tC2Q   RF   3        R3C14[1][A]   quad_start_mcu_s0/Q                    
  3.562   1.303   tNET   FF   1        R5C17[3][B]   initialize/PSRAM_com/mem_ce_d_s/I0     
  4.188   0.626   tINS   FF   7        R5C17[3][B]   initialize/PSRAM_com/mem_ce_d_s/F      
  5.656   1.468   tNET   FF   1        R8C19[1][B]   initialize/PSRAM_com/n412_s4/I0        
  6.282   0.626   tINS   FF   3        R8C19[1][B]   initialize/PSRAM_com/n412_s4/F         
  7.103   0.821   tNET   FF   1        R5C19[2][B]   initialize/PSRAM_com/n410_s2/I2        
  7.905   0.802   tINS   FR   2        R5C19[2][B]   initialize/PSRAM_com/n410_s2/F         
  8.326   0.421   tNET   RR   1        R4C19[1][B]   initialize/PSRAM_com/n411_s1/I1        
  8.952   0.626   tINS   RF   1        R4C19[1][B]   initialize/PSRAM_com/n411_s1/F         
  8.952   0.000   tNET   FF   1        R4C19[1][B]   initialize/PSRAM_com/counter_4_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556    tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.152   0.262    tNET   FF   1        R4C19[1][B]   initialize/PSRAM_com/counter_4_s0/CLK  
  9.752    -0.400   tSu         1        R4C19[1][B]   initialize/PSRAM_com/counter_4_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.680 37.473%, 
                    route: 4.013 56.118%, 
                    tC2Q: 0.458 6.409%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path5						
Path Summary:
Slack             : 0.824
Data Arrival Time : 17.243
Data Required Time: 18.067
From              : fifo_mem_fifo_mem_0_0_s
To                : address_PP_20_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  0.000    0.000                                      active clock edge time                   
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556    1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                    
  1.800    0.244   tNET   RR   16       BSRAM_R6[1]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB   
  5.260    3.460   tC2Q   RF   3        BSRAM_R6[1]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]  
  6.892    1.633   tNET   FF   2        R7C6[1][B]    n427_s29/I1                              
  7.442    0.550   tINS   FR   1        R7C6[1][B]    n427_s29/COUT                            
  7.442    0.000   tNET   RR   2        R7C6[2][A]    n427_s30/CIN                             
  7.499    0.057   tINS   RF   1        R7C6[2][A]    n427_s30/COUT                            
  7.499    0.000   tNET   FF   2        R7C6[2][B]    n427_s31/CIN                             
  7.556    0.057   tINS   FF   1        R7C6[2][B]    n427_s31/COUT                            
  7.556    0.000   tNET   FF   2        R7C7[0][A]    n427_s32/CIN                             
  7.613    0.057   tINS   FF   1        R7C7[0][A]    n427_s32/COUT                            
  7.613    0.000   tNET   FF   2        R7C7[0][B]    n427_s33/CIN                             
  7.670    0.057   tINS   FF   1        R7C7[0][B]    n427_s33/COUT                            
  7.670    0.000   tNET   FF   2        R7C7[1][A]    n427_s34/CIN                             
  7.727    0.057   tINS   FF   1        R7C7[1][A]    n427_s34/COUT                            
  7.727    0.000   tNET   FF   2        R7C7[1][B]    n427_s35/CIN                             
  7.784    0.057   tINS   FF   1        R7C7[1][B]    n427_s35/COUT                            
  7.784    0.000   tNET   FF   2        R7C7[2][A]    n427_s36/CIN                             
  7.841    0.057   tINS   FF   1        R7C7[2][A]    n427_s36/COUT                            
  7.841    0.000   tNET   FF   2        R7C7[2][B]    n427_s37/CIN                             
  7.898    0.057   tINS   FF   1        R7C7[2][B]    n427_s37/COUT                            
  7.898    0.000   tNET   FF   2        R7C8[0][A]    n427_s38/CIN                             
  7.955    0.057   tINS   FF   1        R7C8[0][A]    n427_s38/COUT                            
  9.807    1.852   tNET   FF   1        R4C7[3][B]    address_PP_22_s10/I1                     
  10.432   0.625   tINS   FR   1        R4C7[3][B]    address_PP_22_s10/F                      
  10.851   0.419   tNET   RR   1        R3C7[3][B]    address_PP_22_s9/I0                      
  11.477   0.626   tINS   RF   1        R3C7[3][B]    address_PP_22_s9/F                       
  11.483   0.005   tNET   FF   1        R3C7[3][A]    address_PP_22_s5/I3                      
  12.515   1.032   tINS   FF   4        R3C7[3][A]    address_PP_22_s5/F                       
  13.659   1.145   tNET   FF   1        R4C11[3][B]   n1517_s10/I1                             
  14.285   0.626   tINS   FF   21       R4C11[3][B]   n1517_s10/F                              
  16.617   2.331   tNET   FF   1        R2C12[1][A]   n1521_s9/I0                              
  17.243   0.626   tINS   FF   1        R2C12[1][A]   n1521_s9/F                               
  17.243   0.000   tNET   FF   1        R2C12[1][A]   address_PP_20_s0/D                       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R2C12[1][A]   address_PP_20_s0/CLK                   
  18.067   -0.400   tSu         1        R2C12[1][A]   address_PP_20_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 9
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.598 29.774%, 
                    route: 7.385 47.821%, 
                    tC2Q: 3.460 22.405%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path6						
Path Summary:
Slack             : 0.948
Data Arrival Time : 8.804
Data Required Time: 9.752
From              : quad_start_mcu_s0
To                : counter_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R3C14[1][A]   quad_start_mcu_s0/CLK                  
  2.258   0.458   tC2Q   RF   3        R3C14[1][A]   quad_start_mcu_s0/Q                    
  3.562   1.303   tNET   FF   1        R5C17[2][B]   initialize/PSRAM_com/n392_s2/I0        
  4.188   0.626   tINS   FF   8        R5C17[2][B]   initialize/PSRAM_com/n392_s2/F         
  5.035   0.847   tNET   FF   1        R3C17[3][B]   initialize/PSRAM_com/n409_s6/I3        
  5.660   0.625   tINS   FR   2        R3C17[3][B]   initialize/PSRAM_com/n409_s6/F         
  6.083   0.423   tNET   RR   1        R4C17[2][A]   initialize/PSRAM_com/n411_s2/I2        
  6.709   0.626   tINS   RF   3        R4C17[2][A]   initialize/PSRAM_com/n411_s2/F         
  8.178   1.469   tNET   FF   1        R8C19[2][A]   initialize/PSRAM_com/n415_s1/I2        
  8.804   0.626   tINS   FF   1        R8C19[2][A]   initialize/PSRAM_com/n415_s1/F         
  8.804   0.000   tNET   FF   1        R8C19[2][A]   initialize/PSRAM_com/counter_0_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556    tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.152   0.262    tNET   FF   1        R8C19[2][A]   initialize/PSRAM_com/counter_0_s0/CLK  
  9.752    -0.400   tSu         1        R8C19[2][A]   initialize/PSRAM_com/counter_0_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.503 35.735%, 
                    route: 4.043 57.721%, 
                    tC2Q: 0.458 6.544%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path7						
Path Summary:
Slack             : 0.948
Data Arrival Time : 8.804
Data Required Time: 9.752
From              : quad_start_mcu_s0
To                : counter_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R3C14[1][A]   quad_start_mcu_s0/CLK                  
  2.258   0.458   tC2Q   RF   3        R3C14[1][A]   quad_start_mcu_s0/Q                    
  3.562   1.303   tNET   FF   1        R5C17[2][B]   initialize/PSRAM_com/n392_s2/I0        
  4.188   0.626   tINS   FF   8        R5C17[2][B]   initialize/PSRAM_com/n392_s2/F         
  5.035   0.847   tNET   FF   1        R3C17[3][B]   initialize/PSRAM_com/n409_s6/I3        
  5.660   0.625   tINS   FR   2        R3C17[3][B]   initialize/PSRAM_com/n409_s6/F         
  6.083   0.423   tNET   RR   1        R4C17[2][A]   initialize/PSRAM_com/n411_s2/I2        
  6.709   0.626   tINS   RF   3        R4C17[2][A]   initialize/PSRAM_com/n411_s2/F         
  8.178   1.469   tNET   FF   1        R8C19[2][B]   initialize/PSRAM_com/n413_s1/I2        
  8.804   0.626   tINS   FF   1        R8C19[2][B]   initialize/PSRAM_com/n413_s1/F         
  8.804   0.000   tNET   FF   1        R8C19[2][B]   initialize/PSRAM_com/counter_2_s0/D    

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556    tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.152   0.262    tNET   FF   1        R8C19[2][B]   initialize/PSRAM_com/counter_2_s0/CLK  
  9.752    -0.400   tSu         1        R8C19[2][B]   initialize/PSRAM_com/counter_2_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.503 35.735%, 
                    route: 4.043 57.721%, 
                    tC2Q: 0.458 6.544%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path8						
Path Summary:
Slack             : 0.978
Data Arrival Time : 9.130
Data Required Time: 10.108
From              : quad_start_mcu_s0
To                : data_out_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R3C14[1][A]   quad_start_mcu_s0/CLK                  
  2.258   0.458   tC2Q   RF   3        R3C14[1][A]   quad_start_mcu_s0/Q                    
  3.562   1.303   tNET   FF   1        R5C17[2][B]   initialize/PSRAM_com/n392_s2/I0        
  4.188   0.626   tINS   FF   8        R5C17[2][B]   initialize/PSRAM_com/n392_s2/F         
  7.117   2.929   tNET   FF   1        R3C16[0][A]   initialize/PSRAM_com/n774_s0/I2        
  7.919   0.802   tINS   FR   16       R3C16[0][A]   initialize/PSRAM_com/n774_s0/F         
  9.130   1.212   tNET   RR   1        IOT17[A]      initialize/PSRAM_com/data_out_2_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                       NODE                   
 ======== ======== ====== ==== ======== ========== ======================================== 
  8.333    8.333                                    active clock edge time                  
  8.333    0.000                                    clk2/rpll_inst/CLKOUT.default_gen_clk   
  9.889    1.556    tCL    FF   625      PLL_R      clk2/rpll_inst/CLKOUT                   
  10.152   0.262    tNET   FF   1        IOT17[A]   initialize/PSRAM_com/data_out_2_s0/CLK  
  10.108   -0.043   tSu         1        IOT17[A]   initialize/PSRAM_com/data_out_2_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.428 19.480%, 
                    route: 5.444 74.267%, 
                    tC2Q: 0.458 6.252%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path9						
Path Summary:
Slack             : 1.012
Data Arrival Time : 9.096
Data Required Time: 10.108
From              : quad_start_mcu_s0
To                : data_out_10_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                   
  1.800   0.244   tNET   RR   1        R3C14[1][A]   quad_start_mcu_s0/CLK                   
  2.258   0.458   tC2Q   RF   3        R3C14[1][A]   quad_start_mcu_s0/Q                     
  3.562   1.303   tNET   FF   1        R5C17[2][B]   initialize/PSRAM_com/n392_s2/I0         
  4.188   0.626   tINS   FF   8        R5C17[2][B]   initialize/PSRAM_com/n392_s2/F          
  7.117   2.929   tNET   FF   1        R3C16[0][A]   initialize/PSRAM_com/n774_s0/I2         
  7.919   0.802   tINS   FR   16       R3C16[0][A]   initialize/PSRAM_com/n774_s0/F          
  9.096   1.178   tNET   RR   1        R5C17[1][B]   initialize/PSRAM_com/data_out_10_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======== ====== ==== ======== ============= ========================================= 
  8.333    8.333                                       active clock edge time                   
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  9.889    1.556    tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                    
  10.152   0.262    tNET   FF   1        R5C17[1][B]   initialize/PSRAM_com/data_out_10_s0/CLK  
  10.108   -0.043   tSu         1        R5C17[1][B]   initialize/PSRAM_com/data_out_10_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.428 19.571%, 
                    route: 5.410 74.147%, 
                    tC2Q: 0.458 6.282%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path10						
Path Summary:
Slack             : 1.012
Data Arrival Time : 9.096
Data Required Time: 10.108
From              : quad_start_mcu_s0
To                : data_out_12_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                   
  1.800   0.244   tNET   RR   1        R3C14[1][A]   quad_start_mcu_s0/CLK                   
  2.258   0.458   tC2Q   RF   3        R3C14[1][A]   quad_start_mcu_s0/Q                     
  3.562   1.303   tNET   FF   1        R5C17[2][B]   initialize/PSRAM_com/n392_s2/I0         
  4.188   0.626   tINS   FF   8        R5C17[2][B]   initialize/PSRAM_com/n392_s2/F          
  7.117   2.929   tNET   FF   1        R3C16[0][A]   initialize/PSRAM_com/n774_s0/I2         
  7.919   0.802   tINS   FR   16       R3C16[0][A]   initialize/PSRAM_com/n774_s0/F          
  9.096   1.178   tNET   RR   1        R5C17[1][A]   initialize/PSRAM_com/data_out_12_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======== ====== ==== ======== ============= ========================================= 
  8.333    8.333                                       active clock edge time                   
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  9.889    1.556    tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                    
  10.152   0.262    tNET   FF   1        R5C17[1][A]   initialize/PSRAM_com/data_out_12_s0/CLK  
  10.108   -0.043   tSu         1        R5C17[1][A]   initialize/PSRAM_com/data_out_12_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.428 19.571%, 
                    route: 5.410 74.147%, 
                    tC2Q: 0.458 6.282%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path11						
Path Summary:
Slack             : 1.012
Data Arrival Time : 9.096
Data Required Time: 10.108
From              : quad_start_mcu_s0
To                : data_out_13_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                   
  1.800   0.244   tNET   RR   1        R3C14[1][A]   quad_start_mcu_s0/CLK                   
  2.258   0.458   tC2Q   RF   3        R3C14[1][A]   quad_start_mcu_s0/Q                     
  3.562   1.303   tNET   FF   1        R5C17[2][B]   initialize/PSRAM_com/n392_s2/I0         
  4.188   0.626   tINS   FF   8        R5C17[2][B]   initialize/PSRAM_com/n392_s2/F          
  7.117   2.929   tNET   FF   1        R3C16[0][A]   initialize/PSRAM_com/n774_s0/I2         
  7.919   0.802   tINS   FR   16       R3C16[0][A]   initialize/PSRAM_com/n774_s0/F          
  9.096   1.178   tNET   RR   1        R5C17[2][A]   initialize/PSRAM_com/data_out_13_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======== ====== ==== ======== ============= ========================================= 
  8.333    8.333                                       active clock edge time                   
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  9.889    1.556    tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                    
  10.152   0.262    tNET   FF   1        R5C17[2][A]   initialize/PSRAM_com/data_out_13_s0/CLK  
  10.108   -0.043   tSu         1        R5C17[2][A]   initialize/PSRAM_com/data_out_13_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.428 19.571%, 
                    route: 5.410 74.147%, 
                    tC2Q: 0.458 6.282%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path12						
Path Summary:
Slack             : 1.012
Data Arrival Time : 9.096
Data Required Time: 10.108
From              : quad_start_mcu_s0
To                : data_out_14_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                   
  1.800   0.244   tNET   RR   1        R3C14[1][A]   quad_start_mcu_s0/CLK                   
  2.258   0.458   tC2Q   RF   3        R3C14[1][A]   quad_start_mcu_s0/Q                     
  3.562   1.303   tNET   FF   1        R5C17[2][B]   initialize/PSRAM_com/n392_s2/I0         
  4.188   0.626   tINS   FF   8        R5C17[2][B]   initialize/PSRAM_com/n392_s2/F          
  7.117   2.929   tNET   FF   1        R3C16[0][A]   initialize/PSRAM_com/n774_s0/I2         
  7.919   0.802   tINS   FR   16       R3C16[0][A]   initialize/PSRAM_com/n774_s0/F          
  9.096   1.178   tNET   RR   1        R5C17[2][B]   initialize/PSRAM_com/data_out_14_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======== ====== ==== ======== ============= ========================================= 
  8.333    8.333                                       active clock edge time                   
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  9.889    1.556    tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                    
  10.152   0.262    tNET   FF   1        R5C17[2][B]   initialize/PSRAM_com/data_out_14_s0/CLK  
  10.108   -0.043   tSu         1        R5C17[2][B]   initialize/PSRAM_com/data_out_14_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.428 19.571%, 
                    route: 5.410 74.147%, 
                    tC2Q: 0.458 6.282%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path13						
Path Summary:
Slack             : 1.030
Data Arrival Time : 9.079
Data Required Time: 10.108
From              : quad_start_mcu_s0
To                : data_out_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R3C14[1][A]   quad_start_mcu_s0/CLK                  
  2.258   0.458   tC2Q   RF   3        R3C14[1][A]   quad_start_mcu_s0/Q                    
  3.562   1.303   tNET   FF   1        R5C17[2][B]   initialize/PSRAM_com/n392_s2/I0        
  4.188   0.626   tINS   FF   8        R5C17[2][B]   initialize/PSRAM_com/n392_s2/F         
  7.117   2.929   tNET   FF   1        R3C16[0][A]   initialize/PSRAM_com/n774_s0/I2        
  7.919   0.802   tINS   FR   16       R3C16[0][A]   initialize/PSRAM_com/n774_s0/F         
  9.079   1.160   tNET   RR   1        IOT15[B]      initialize/PSRAM_com/data_out_3_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT     LOC                       NODE                   
 ======== ======== ====== ==== ======== ========== ======================================== 
  8.333    8.333                                    active clock edge time                  
  8.333    0.000                                    clk2/rpll_inst/CLKOUT.default_gen_clk   
  9.889    1.556    tCL    FF   625      PLL_R      clk2/rpll_inst/CLKOUT                   
  10.152   0.262    tNET   FF   1        IOT15[B]   initialize/PSRAM_com/data_out_3_s0/CLK  
  10.108   -0.043   tSu         1        IOT15[B]   initialize/PSRAM_com/data_out_3_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.428 19.619%, 
                    route: 5.392 74.084%, 
                    tC2Q: 0.458 6.297%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path14						
Path Summary:
Slack             : 1.040
Data Arrival Time : 17.383
Data Required Time: 18.423
From              : fifo_mem_fifo_mem_0_0_s
To                : address_PP_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  0.000    0.000                                      active clock edge time                   
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556    1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                    
  1.800    0.244   tNET   RR   16       BSRAM_R6[1]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB   
  5.260    3.460   tC2Q   RF   3        BSRAM_R6[1]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]  
  6.892    1.633   tNET   FF   2        R7C6[1][B]    n427_s29/I1                              
  7.442    0.550   tINS   FR   1        R7C6[1][B]    n427_s29/COUT                            
  7.442    0.000   tNET   RR   2        R7C6[2][A]    n427_s30/CIN                             
  7.499    0.057   tINS   RF   1        R7C6[2][A]    n427_s30/COUT                            
  7.499    0.000   tNET   FF   2        R7C6[2][B]    n427_s31/CIN                             
  7.556    0.057   tINS   FF   1        R7C6[2][B]    n427_s31/COUT                            
  7.556    0.000   tNET   FF   2        R7C7[0][A]    n427_s32/CIN                             
  7.613    0.057   tINS   FF   1        R7C7[0][A]    n427_s32/COUT                            
  7.613    0.000   tNET   FF   2        R7C7[0][B]    n427_s33/CIN                             
  7.670    0.057   tINS   FF   1        R7C7[0][B]    n427_s33/COUT                            
  7.670    0.000   tNET   FF   2        R7C7[1][A]    n427_s34/CIN                             
  7.727    0.057   tINS   FF   1        R7C7[1][A]    n427_s34/COUT                            
  7.727    0.000   tNET   FF   2        R7C7[1][B]    n427_s35/CIN                             
  7.784    0.057   tINS   FF   1        R7C7[1][B]    n427_s35/COUT                            
  7.784    0.000   tNET   FF   2        R7C7[2][A]    n427_s36/CIN                             
  7.841    0.057   tINS   FF   1        R7C7[2][A]    n427_s36/COUT                            
  7.841    0.000   tNET   FF   2        R7C7[2][B]    n427_s37/CIN                             
  7.898    0.057   tINS   FF   1        R7C7[2][B]    n427_s37/COUT                            
  7.898    0.000   tNET   FF   2        R7C8[0][A]    n427_s38/CIN                             
  7.955    0.057   tINS   FF   1        R7C8[0][A]    n427_s38/COUT                            
  9.807    1.852   tNET   FF   1        R4C7[3][B]    address_PP_22_s10/I1                     
  10.432   0.625   tINS   FR   1        R4C7[3][B]    address_PP_22_s10/F                      
  10.851   0.419   tNET   RR   1        R3C7[3][B]    address_PP_22_s9/I0                      
  11.477   0.626   tINS   RF   1        R3C7[3][B]    address_PP_22_s9/F                       
  11.483   0.005   tNET   FF   1        R3C7[3][A]    address_PP_22_s5/I3                      
  12.515   1.032   tINS   FF   4        R3C7[3][A]    address_PP_22_s5/F                       
  14.640   2.125   tNET   FF   1        R8C12[2][A]   address_PP_22_s4/I0                      
  15.442   0.802   tINS   FR   22       R8C12[2][A]   address_PP_22_s4/F                       
  17.383   1.941   tNET   RR   1        R8C12[0][B]   address_PP_1_s0/CE                       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R8C12[0][B]   address_PP_1_s0/CLK                    
  18.423   -0.043   tSu         1        R8C12[0][B]   address_PP_1_s0                        

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 8
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.148 26.618%, 
                    route: 7.975 51.178%, 
                    tC2Q: 3.460 22.203%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path15						
Path Summary:
Slack             : 1.040
Data Arrival Time : 17.383
Data Required Time: 18.423
From              : fifo_mem_fifo_mem_0_0_s
To                : address_PP_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  0.000    0.000                                      active clock edge time                   
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556    1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                    
  1.800    0.244   tNET   RR   16       BSRAM_R6[1]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB   
  5.260    3.460   tC2Q   RF   3        BSRAM_R6[1]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]  
  6.892    1.633   tNET   FF   2        R7C6[1][B]    n427_s29/I1                              
  7.442    0.550   tINS   FR   1        R7C6[1][B]    n427_s29/COUT                            
  7.442    0.000   tNET   RR   2        R7C6[2][A]    n427_s30/CIN                             
  7.499    0.057   tINS   RF   1        R7C6[2][A]    n427_s30/COUT                            
  7.499    0.000   tNET   FF   2        R7C6[2][B]    n427_s31/CIN                             
  7.556    0.057   tINS   FF   1        R7C6[2][B]    n427_s31/COUT                            
  7.556    0.000   tNET   FF   2        R7C7[0][A]    n427_s32/CIN                             
  7.613    0.057   tINS   FF   1        R7C7[0][A]    n427_s32/COUT                            
  7.613    0.000   tNET   FF   2        R7C7[0][B]    n427_s33/CIN                             
  7.670    0.057   tINS   FF   1        R7C7[0][B]    n427_s33/COUT                            
  7.670    0.000   tNET   FF   2        R7C7[1][A]    n427_s34/CIN                             
  7.727    0.057   tINS   FF   1        R7C7[1][A]    n427_s34/COUT                            
  7.727    0.000   tNET   FF   2        R7C7[1][B]    n427_s35/CIN                             
  7.784    0.057   tINS   FF   1        R7C7[1][B]    n427_s35/COUT                            
  7.784    0.000   tNET   FF   2        R7C7[2][A]    n427_s36/CIN                             
  7.841    0.057   tINS   FF   1        R7C7[2][A]    n427_s36/COUT                            
  7.841    0.000   tNET   FF   2        R7C7[2][B]    n427_s37/CIN                             
  7.898    0.057   tINS   FF   1        R7C7[2][B]    n427_s37/COUT                            
  7.898    0.000   tNET   FF   2        R7C8[0][A]    n427_s38/CIN                             
  7.955    0.057   tINS   FF   1        R7C8[0][A]    n427_s38/COUT                            
  9.807    1.852   tNET   FF   1        R4C7[3][B]    address_PP_22_s10/I1                     
  10.432   0.625   tINS   FR   1        R4C7[3][B]    address_PP_22_s10/F                      
  10.851   0.419   tNET   RR   1        R3C7[3][B]    address_PP_22_s9/I0                      
  11.477   0.626   tINS   RF   1        R3C7[3][B]    address_PP_22_s9/F                       
  11.483   0.005   tNET   FF   1        R3C7[3][A]    address_PP_22_s5/I3                      
  12.515   1.032   tINS   FF   4        R3C7[3][A]    address_PP_22_s5/F                       
  14.640   2.125   tNET   FF   1        R8C12[2][A]   address_PP_22_s4/I0                      
  15.442   0.802   tINS   FR   22       R8C12[2][A]   address_PP_22_s4/F                       
  17.383   1.941   tNET   RR   1        R8C12[0][A]   address_PP_4_s0/CE                       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R8C12[0][A]   address_PP_4_s0/CLK                    
  18.423   -0.043   tSu         1        R8C12[0][A]   address_PP_4_s0                        

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 8
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 4.148 26.618%, 
                    route: 7.975 51.178%, 
                    tC2Q: 3.460 22.203%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path16						
Path Summary:
Slack             : 1.063
Data Arrival Time : 9.045
Data Required Time: 10.108
From              : quad_start_mcu_s0
To                : data_out_7_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R3C14[1][A]   quad_start_mcu_s0/CLK                  
  2.258   0.458   tC2Q   RF   3        R3C14[1][A]   quad_start_mcu_s0/Q                    
  3.562   1.303   tNET   FF   1        R5C17[2][B]   initialize/PSRAM_com/n392_s2/I0        
  4.188   0.626   tINS   FF   8        R5C17[2][B]   initialize/PSRAM_com/n392_s2/F         
  7.117   2.929   tNET   FF   1        R3C16[0][A]   initialize/PSRAM_com/n774_s0/I2        
  7.919   0.802   tINS   FR   16       R3C16[0][A]   initialize/PSRAM_com/n774_s0/F         
  9.045   1.127   tNET   RR   1        R4C15[2][A]   initialize/PSRAM_com/data_out_7_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  8.333    8.333                                       active clock edge time                  
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  9.889    1.556    tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                   
  10.152   0.262    tNET   FF   1        R4C15[2][A]   initialize/PSRAM_com/data_out_7_s0/CLK  
  10.108   -0.043   tSu         1        R4C15[2][A]   initialize/PSRAM_com/data_out_7_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.428 19.709%, 
                    route: 5.359 73.965%, 
                    tC2Q: 0.458 6.326%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path17						
Path Summary:
Slack             : 1.063
Data Arrival Time : 9.045
Data Required Time: 10.108
From              : quad_start_mcu_s0
To                : data_out_15_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                   
  1.800   0.244   tNET   RR   1        R3C14[1][A]   quad_start_mcu_s0/CLK                   
  2.258   0.458   tC2Q   RF   3        R3C14[1][A]   quad_start_mcu_s0/Q                     
  3.562   1.303   tNET   FF   1        R5C17[2][B]   initialize/PSRAM_com/n392_s2/I0         
  4.188   0.626   tINS   FF   8        R5C17[2][B]   initialize/PSRAM_com/n392_s2/F          
  7.117   2.929   tNET   FF   1        R3C16[0][A]   initialize/PSRAM_com/n774_s0/I2         
  7.919   0.802   tINS   FR   16       R3C16[0][A]   initialize/PSRAM_com/n774_s0/F          
  9.045   1.127   tNET   RR   1        R4C15[2][B]   initialize/PSRAM_com/data_out_15_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======== ====== ==== ======== ============= ========================================= 
  8.333    8.333                                       active clock edge time                   
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  9.889    1.556    tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                    
  10.152   0.262    tNET   FF   1        R4C15[2][B]   initialize/PSRAM_com/data_out_15_s0/CLK  
  10.108   -0.043   tSu         1        R4C15[2][B]   initialize/PSRAM_com/data_out_15_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.428 19.709%, 
                    route: 5.359 73.965%, 
                    tC2Q: 0.458 6.326%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path18						
Path Summary:
Slack             : 1.138
Data Arrival Time : 8.614
Data Required Time: 9.752
From              : quad_start_mcu_s0
To                : mem_sio_reg_0_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======= ======= ====== ==== ======== ============= ========================================= 
  0.000   0.000                                      active clock edge time                   
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                    
  1.800   0.244   tNET   RR   1        R3C14[1][A]   quad_start_mcu_s0/CLK                    
  2.258   0.458   tC2Q   RF   3        R3C14[1][A]   quad_start_mcu_s0/Q                      
  3.562   1.303   tNET   FF   1        R5C17[2][B]   initialize/PSRAM_com/n392_s2/I0          
  4.188   0.626   tINS   FF   8        R5C17[2][B]   initialize/PSRAM_com/n392_s2/F           
  4.215   0.027   tNET   FF   1        R5C17[1][A]   initialize/PSRAM_com/n416_s1/I1          
  5.247   1.032   tINS   FF   3        R5C17[1][A]   initialize/PSRAM_com/n416_s1/F           
  6.068   0.821   tNET   FF   1        R4C17[2][B]   initialize/PSRAM_com/n389_s3/I0          
  7.167   1.099   tINS   FF   1        R4C17[2][B]   initialize/PSRAM_com/n389_s3/F           
  7.988   0.821   tNET   FF   1        R4C19[1][A]   initialize/PSRAM_com/n389_s0/I3          
  8.614   0.626   tINS   FF   1        R4C19[1][A]   initialize/PSRAM_com/n389_s0/F           
  8.614   0.000   tNET   FF   1        R4C19[1][A]   initialize/PSRAM_com/mem_sio_reg_0_s0/D  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                     
 ======== ======== ====== ==== ======== ============= =========================================== 
  8.333    8.333                                       active clock edge time                     
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk      
  9.889    1.556    tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                      
  10.152   0.262    tNET   FF   1        R4C19[1][A]   initialize/PSRAM_com/mem_sio_reg_0_s0/CLK  
  9.752    -0.400   tSu         1        R4C19[1][A]   initialize/PSRAM_com/mem_sio_reg_0_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.383 49.647%, 
                    route: 2.973 43.627%, 
                    tC2Q: 0.458 6.726%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path19						
Path Summary:
Slack             : 1.173
Data Arrival Time : 16.893
Data Required Time: 18.067
From              : fifo_mem_fifo_mem_0_0_s
To                : address_PP_19_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  0.000    0.000                                      active clock edge time                   
  0.000    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556    1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                    
  1.800    0.244   tNET   RR   16       BSRAM_R6[1]   fifo_inst/fifo_mem_fifo_mem_0_0_s/CLKB   
  5.260    3.460   tC2Q   RF   3        BSRAM_R6[1]   fifo_inst/fifo_mem_fifo_mem_0_0_s/DO[2]  
  6.892    1.633   tNET   FF   2        R7C6[1][B]    n427_s29/I1                              
  7.442    0.550   tINS   FR   1        R7C6[1][B]    n427_s29/COUT                            
  7.442    0.000   tNET   RR   2        R7C6[2][A]    n427_s30/CIN                             
  7.499    0.057   tINS   RF   1        R7C6[2][A]    n427_s30/COUT                            
  7.499    0.000   tNET   FF   2        R7C6[2][B]    n427_s31/CIN                             
  7.556    0.057   tINS   FF   1        R7C6[2][B]    n427_s31/COUT                            
  7.556    0.000   tNET   FF   2        R7C7[0][A]    n427_s32/CIN                             
  7.613    0.057   tINS   FF   1        R7C7[0][A]    n427_s32/COUT                            
  7.613    0.000   tNET   FF   2        R7C7[0][B]    n427_s33/CIN                             
  7.670    0.057   tINS   FF   1        R7C7[0][B]    n427_s33/COUT                            
  7.670    0.000   tNET   FF   2        R7C7[1][A]    n427_s34/CIN                             
  7.727    0.057   tINS   FF   1        R7C7[1][A]    n427_s34/COUT                            
  7.727    0.000   tNET   FF   2        R7C7[1][B]    n427_s35/CIN                             
  7.784    0.057   tINS   FF   1        R7C7[1][B]    n427_s35/COUT                            
  7.784    0.000   tNET   FF   2        R7C7[2][A]    n427_s36/CIN                             
  7.841    0.057   tINS   FF   1        R7C7[2][A]    n427_s36/COUT                            
  7.841    0.000   tNET   FF   2        R7C7[2][B]    n427_s37/CIN                             
  7.898    0.057   tINS   FF   1        R7C7[2][B]    n427_s37/COUT                            
  7.898    0.000   tNET   FF   2        R7C8[0][A]    n427_s38/CIN                             
  7.955    0.057   tINS   FF   1        R7C8[0][A]    n427_s38/COUT                            
  9.807    1.852   tNET   FF   1        R4C7[3][B]    address_PP_22_s10/I1                     
  10.432   0.625   tINS   FR   1        R4C7[3][B]    address_PP_22_s10/F                      
  10.851   0.419   tNET   RR   1        R3C7[3][B]    address_PP_22_s9/I0                      
  11.477   0.626   tINS   RF   1        R3C7[3][B]    address_PP_22_s9/F                       
  11.483   0.005   tNET   FF   1        R3C7[3][A]    address_PP_22_s5/I3                      
  12.515   1.032   tINS   FF   4        R3C7[3][A]    address_PP_22_s5/F                       
  14.640   2.125   tNET   FF   1        R5C12[3][B]   n1523_s11/I2                             
  15.442   0.802   tINS   FR   1        R5C12[3][B]   n1523_s11/F                              
  15.861   0.419   tNET   RR   1        R5C13[2][A]   n1523_s9/I2                              
  16.893   1.032   tINS   RF   1        R5C13[2][A]   n1523_s9/F                               
  16.893   0.000   tNET   FF   1        R5C13[2][A]   address_PP_19_s0/D                       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R5C13[2][A]   address_PP_19_s0/CLK                   
  18.067   -0.400   tSu         1        R5C13[2][A]   address_PP_19_s0                       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 9
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 5.180 34.320%, 
                    route: 6.453 42.756%, 
                    tC2Q: 3.460 22.924%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path20						
Path Summary:
Slack             : 1.242
Data Arrival Time : 8.866
Data Required Time: 10.108
From              : read_write_1_s1
To                : n513_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R8C15[1][A]   read_write_1_s1/CLK                    
  2.258   0.458   tC2Q   RF   4        R8C15[1][A]   read_write_1_s1/Q                      
  4.212   1.953   tNET   FF   1        R5C18[2][B]   initialize/PSRAM_com/n500_s11/I1       
  5.238   1.026   tINS   FR   4        R5C18[2][B]   initialize/PSRAM_com/n500_s11/F        
  5.664   0.427   tNET   RR   1        R4C18[3][A]   initialize/PSRAM_com/n512_s2/I3        
  6.290   0.626   tINS   RF   1        R4C18[3][A]   initialize/PSRAM_com/n512_s2/F         
  6.296   0.005   tNET   FF   1        R4C18[2][B]   initialize/PSRAM_com/n512_s0/I2        
  7.118   0.822   tINS   FF   3        R4C18[2][B]   initialize/PSRAM_com/n512_s0/F         
  7.134   0.016   tNET   FF   1        R4C18[1][B]   initialize/PSRAM_com/n495_s0/I3        
  8.160   1.026   tINS   FR   4        R4C18[1][B]   initialize/PSRAM_com/n495_s0/F         
  8.866   0.706   tNET   RR   1        R4C19[2][B]   initialize/PSRAM_com/n513_s0/CE        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556    tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.152   0.262    tNET   FF   1        R4C19[2][B]   initialize/PSRAM_com/n513_s0/CLK       
  10.108   -0.043   tSu         1        R4C19[2][B]   initialize/PSRAM_com/n513_s0           

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.500 49.532%, 
                    route: 3.108 43.982%, 
                    tC2Q: 0.458 6.486%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path21						
Path Summary:
Slack             : 1.242
Data Arrival Time : 8.866
Data Required Time: 10.108
From              : read_write_1_s1
To                : n473_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R8C15[1][A]   read_write_1_s1/CLK                    
  2.258   0.458   tC2Q   RF   4        R8C15[1][A]   read_write_1_s1/Q                      
  4.212   1.953   tNET   FF   1        R5C18[2][B]   initialize/PSRAM_com/n500_s11/I1       
  5.238   1.026   tINS   FR   4        R5C18[2][B]   initialize/PSRAM_com/n500_s11/F        
  5.664   0.427   tNET   RR   1        R4C18[3][A]   initialize/PSRAM_com/n512_s2/I3        
  6.290   0.626   tINS   RF   1        R4C18[3][A]   initialize/PSRAM_com/n512_s2/F         
  6.296   0.005   tNET   FF   1        R4C18[2][B]   initialize/PSRAM_com/n512_s0/I2        
  7.118   0.822   tINS   FF   3        R4C18[2][B]   initialize/PSRAM_com/n512_s0/F         
  7.134   0.016   tNET   FF   1        R4C18[1][B]   initialize/PSRAM_com/n495_s0/I3        
  8.160   1.026   tINS   FR   4        R4C18[1][B]   initialize/PSRAM_com/n495_s0/F         
  8.866   0.706   tNET   RR   1        R4C19[2][A]   initialize/PSRAM_com/n473_s0/CE        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556    tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.152   0.262    tNET   FF   1        R4C19[2][A]   initialize/PSRAM_com/n473_s0/CLK       
  10.108   -0.043   tSu         1        R4C19[2][A]   initialize/PSRAM_com/n473_s0           

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.500 49.532%, 
                    route: 3.108 43.982%, 
                    tC2Q: 0.458 6.486%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path22						
Path Summary:
Slack             : 1.281
Data Arrival Time : 8.471
Data Required Time: 9.752
From              : quad_start_mcu_s0
To                : ended_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R3C14[1][A]   quad_start_mcu_s0/CLK                  
  2.258   0.458   tC2Q   RF   3        R3C14[1][A]   quad_start_mcu_s0/Q                    
  3.562   1.303   tNET   FF   1        R5C17[2][B]   initialize/PSRAM_com/n392_s2/I0        
  4.188   0.626   tINS   FF   8        R5C17[2][B]   initialize/PSRAM_com/n392_s2/F         
  5.035   0.847   tNET   FF   1        R3C17[3][B]   initialize/PSRAM_com/n409_s6/I3        
  5.660   0.625   tINS   FR   2        R3C17[3][B]   initialize/PSRAM_com/n409_s6/F         
  6.083   0.423   tNET   RR   1        R4C17[1][A]   initialize/PSRAM_com/n409_s7/I2        
  7.182   1.099   tINS   RF   3        R4C17[1][A]   initialize/PSRAM_com/n409_s7/F         
  8.471   1.289   tNET   FF   1        R3C18[0][A]   initialize/PSRAM_com/ended_s2/D        

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556    tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.152   0.262    tNET   FF   1        R3C18[0][A]   initialize/PSRAM_com/ended_s2/CLK      
  9.752    -0.400   tSu         1        R3C18[0][A]   initialize/PSRAM_com/ended_s2          

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 2.350 35.228%, 
                    route: 3.862 57.901%, 
                    tC2Q: 0.458 6.871%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path23						
Path Summary:
Slack             : 1.283
Data Arrival Time : 8.469
Data Required Time: 9.752
From              : read_write_1_s1
To                : n473_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R8C15[1][A]   read_write_1_s1/CLK                    
  2.258   0.458   tC2Q   RF   4        R8C15[1][A]   read_write_1_s1/Q                      
  4.212   1.953   tNET   FF   1        R5C18[2][B]   initialize/PSRAM_com/n500_s11/I1       
  5.244   1.032   tINS   FF   4        R5C18[2][B]   initialize/PSRAM_com/n500_s11/F        
  5.260   0.016   tNET   FF   1        R5C18[1][A]   initialize/PSRAM_com/n500_s15/I2       
  6.292   1.032   tINS   FF   2        R5C18[1][A]   initialize/PSRAM_com/n500_s15/F        
  7.437   1.145   tNET   FF   1        R4C19[2][A]   initialize/PSRAM_com/n500_s12/I1       
  8.469   1.032   tINS   FF   1        R4C19[2][A]   initialize/PSRAM_com/n500_s12/F        
  8.469   0.000   tNET   FF   1        R4C19[2][A]   initialize/PSRAM_com/n473_s0/D         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  8.333    8.333                                       active clock edge time                 
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556    tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.152   0.262    tNET   FF   1        R4C19[2][A]   initialize/PSRAM_com/n473_s0/CLK       
  9.752    -0.400   tSu         1        R4C19[2][A]   initialize/PSRAM_com/n473_s0           

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 4
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 3.096 46.425%, 
                    route: 3.114 46.702%, 
                    tC2Q: 0.458 6.873%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

						Path24						
Path Summary:
Slack             : 1.322
Data Arrival Time : 16.744
Data Required Time: 18.067
From              : ended_s2
To                : com_start_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======= ====== ==== ======== ============= ======================================= 
  8.333    8.333                                      active clock edge time                 
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556   tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  10.152   0.262   tNET   FF   1        R3C18[0][A]   initialize/PSRAM_com/ended_s2/CLK      
  10.610   0.458   tC2Q   FF   6        R3C18[0][A]   initialize/PSRAM_com/ended_s2/Q        
  12.415   1.805   tNET   FF   1        R7C14[3][B]   n1181_s22/I1                           
  13.041   0.626   tINS   FF   1        R7C14[3][B]   n1181_s22/F                            
  13.846   0.804   tNET   FF   1        R8C12[3][B]   n1181_s21/I1                           
  14.872   1.026   tINS   FR   1        R8C12[3][B]   n1181_s21/F                            
  15.291   0.419   tNET   RR   1        R9C12[3][A]   n1181_s19/I1                           
  15.917   0.626   tINS   RF   1        R9C12[3][A]   n1181_s19/F                            
  15.922   0.005   tNET   FF   1        R9C12[1][A]   n1181_s17/I2                           
  16.744   0.822   tINS   FF   1        R9C12[1][A]   n1181_s17/F                            
  16.744   0.000   tNET   FF   1        R9C12[1][A]   com_start_s0/D                         

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R9C12[1][A]   com_start_s0/CLK                       
  18.067   -0.400   tSu         1        R9C12[1][A]   com_start_s0                           

Path Statistics:
Clock Skew: -0.019
Setup Relationship: 8.333
Logic Level: 5
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)
Arrival Data Path Delay: (cell: 3.100 47.024%, 
                    route: 3.034 46.023%, 
                    tC2Q: 0.458 6.953%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path25						
Path Summary:
Slack             : 1.384
Data Arrival Time : 8.724
Data Required Time: 10.108
From              : quad_start_mcu_s0
To                : data_out_4_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R3C14[1][A]   quad_start_mcu_s0/CLK                  
  2.258   0.458   tC2Q   RF   3        R3C14[1][A]   quad_start_mcu_s0/Q                    
  3.562   1.303   tNET   FF   1        R5C17[2][B]   initialize/PSRAM_com/n392_s2/I0        
  4.188   0.626   tINS   FF   8        R5C17[2][B]   initialize/PSRAM_com/n392_s2/F         
  7.117   2.929   tNET   FF   1        R3C16[0][A]   initialize/PSRAM_com/n774_s0/I2        
  7.919   0.802   tINS   FR   16       R3C16[0][A]   initialize/PSRAM_com/n774_s0/F         
  8.724   0.805   tNET   RR   1        R5C16[0][A]   initialize/PSRAM_com/data_out_4_s0/CE  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  8.333    8.333                                       active clock edge time                  
  8.333    0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  9.889    1.556    tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                   
  10.152   0.262    tNET   FF   1        R5C16[0][A]   initialize/PSRAM_com/data_out_4_s0/CLK  
  10.108   -0.043   tSu         1        R5C16[0][A]   initialize/PSRAM_com/data_out_4_s0      

Path Statistics:
Clock Skew: 0.019
Setup Relationship: 8.333
Logic Level: 3
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 1.428 20.623%, 
                    route: 5.038 72.757%, 
                    tC2Q: 0.458 6.619%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.262 100.000%)

3.3.2 Hold Analysis Report
Report Command:report_timing -hold -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.556
Data Arrival Time : 2.312
Data Required Time: 1.756
From              : resync_2_s0
To                : button_once_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                               NODE                          
 ======= ======= ====== ==== ======== ============= ====================================================== 
  0.000   0.000                                      active clock edge time                                
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk                 
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                                 
  1.741   0.185   tNET   RR   1        R3C10[2][A]   debuttonA/sync_button_debounced/resync_2_s0/CLK       
  2.074   0.333   tC2Q   RR   2        R3C10[2][A]   debuttonA/sync_button_debounced/resync_2_s0/Q         
  2.312   0.238   tNET   RR   1        R3C10[1][A]   debuttonA/sync_button_debounced/button_once_s0/RESET  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============= ==================================================== 
  0.000   0.000                                      active clock edge time                              
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk               
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                               
  1.741   0.185   tNET   RR   1        R3C10[1][A]   debuttonA/sync_button_debounced/button_once_s0/CLK  
  1.756   0.015   tHld        1        R3C10[1][A]   debuttonA/sync_button_debounced/button_once_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path2						
Path Summary:
Slack             : 0.570
Data Arrival Time : 2.310
Data Required Time: 1.741
From              : resync_3_s0
To                : button_once_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                             NODE                        
 ======= ======= ====== ==== ======== ============= ================================================== 
  0.000   0.000                                      active clock edge time                            
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk             
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                             
  1.741   0.185   tNET   RR   1        R3C10[0][B]   debuttonA/sync_button_debounced/resync_3_s0/CLK   
  2.074   0.333   tC2Q   RR   1        R3C10[0][B]   debuttonA/sync_button_debounced/resync_3_s0/Q     
  2.310   0.236   tNET   RR   1        R3C10[1][A]   debuttonA/sync_button_debounced/button_once_s0/D  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                              NODE                         
 ======= ======= ====== ==== ======== ============= ==================================================== 
  0.000   0.000                                      active clock edge time                              
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk               
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                               
  1.741   0.185   tNET   RR   1        R3C10[1][A]   debuttonA/sync_button_debounced/button_once_s0/CLK  
  1.741   0.000   tHld        1        R3C10[1][A]   debuttonA/sync_button_debounced/button_once_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 0.570
Data Arrival Time : 2.310
Data Required Time: 1.741
From              : buffer[7]_1_s0
To                : samples_before_17_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R4C6[2][B]   UART1/buffer[7]_1_s0/CLK               
  2.074   0.333   tC2Q   RR   1        R4C6[2][B]   UART1/buffer[7]_1_s0/Q                 
  2.310   0.236   tNET   RR   1        R4C6[1][A]   UART1/samples_before_17_s0/D           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R4C6[1][A]   UART1/samples_before_17_s0/CLK         
  1.741   0.000   tHld        1        R4C6[1][A]   UART1/samples_before_17_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path4						
Path Summary:
Slack             : 0.570
Data Arrival Time : 2.310
Data Required Time: 1.741
From              : buffer[7]_2_s0
To                : samples_before_18_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R4C6[2][A]   UART1/buffer[7]_2_s0/CLK               
  2.074   0.333   tC2Q   RR   1        R4C6[2][A]   UART1/buffer[7]_2_s0/Q                 
  2.310   0.236   tNET   RR   1        R4C6[0][A]   UART1/samples_before_18_s0/D           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R4C6[0][A]   UART1/samples_before_18_s0/CLK         
  1.741   0.000   tHld        1        R4C6[0][A]   UART1/samples_before_18_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 0.570
Data Arrival Time : 2.310
Data Required Time: 1.741
From              : buffer[7]_3_s0
To                : samples_before_19_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R7C7[2][A]   UART1/buffer[7]_3_s0/CLK               
  2.074   0.333   tC2Q   RR   1        R7C7[2][A]   UART1/buffer[7]_3_s0/Q                 
  2.310   0.236   tNET   RR   1        R7C7[0][B]   UART1/samples_before_19_s0/D           

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R7C7[0][B]   UART1/samples_before_19_s0/CLK         
  1.741   0.000   tHld        1        R7C7[0][B]   UART1/samples_before_19_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.236 41.492%, 
                    tC2Q: 0.333 58.508%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 0.571
Data Arrival Time : 10.656
Data Required Time: 10.085
From              : data_out_4_s0
To                : data_out_8_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============= ======================================== 
  8.333    8.333                                      active clock edge time                  
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  9.889    1.556   tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                   
  10.085   0.195   tNET   FF   1        R5C16[0][A]   initialize/PSRAM_com/data_out_4_s0/CLK  
  10.418   0.333   tC2Q   FR   4        R5C16[0][A]   initialize/PSRAM_com/data_out_4_s0/Q    
  10.656   0.238   tNET   RR   1        R5C16[0][B]   initialize/PSRAM_com/data_out_8_s0/D    

Data Required Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============= ======================================== 
  8.333    8.333                                      active clock edge time                  
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  9.889    1.556   tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                   
  10.085   0.195   tNET   FF   1        R5C16[0][B]   initialize/PSRAM_com/data_out_8_s0/CLK  
  10.085   0.000   tHld        1        R5C16[0][B]   initialize/PSRAM_com/data_out_8_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path7						
Path Summary:
Slack             : 0.571
Data Arrival Time : 10.656
Data Required Time: 10.085
From              : data_out_10_s0
To                : data_out_14_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  8.333    8.333                                      active clock edge time                   
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  9.889    1.556   tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                    
  10.085   0.195   tNET   FF   1        R5C17[1][B]   initialize/PSRAM_com/data_out_10_s0/CLK  
  10.418   0.333   tC2Q   FR   4        R5C17[1][B]   initialize/PSRAM_com/data_out_10_s0/Q    
  10.656   0.238   tNET   RR   1        R5C17[2][B]   initialize/PSRAM_com/data_out_14_s0/D    

Data Required Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  8.333    8.333                                      active clock edge time                   
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  9.889    1.556   tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                    
  10.085   0.195   tNET   FF   1        R5C17[2][B]   initialize/PSRAM_com/data_out_14_s0/CLK  
  10.085   0.000   tHld        1        R5C17[2][B]   initialize/PSRAM_com/data_out_14_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path8						
Path Summary:
Slack             : 0.571
Data Arrival Time : 2.312
Data Required Time: 1.741
From              : resync_2_s0
To                : resync_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                        
 ======= ======= ====== ==== ======== ============= ================================================= 
  0.000   0.000                                      active clock edge time                           
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk            
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                            
  1.741   0.185   tNET   RR   1        R3C10[2][A]   debuttonA/sync_button_debounced/resync_2_s0/CLK  
  2.074   0.333   tC2Q   RR   2        R3C10[2][A]   debuttonA/sync_button_debounced/resync_2_s0/Q    
  2.312   0.238   tNET   RR   1        R3C10[0][B]   debuttonA/sync_button_debounced/resync_3_s0/D    

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                            NODE                        
 ======= ======= ====== ==== ======== ============= ================================================= 
  0.000   0.000                                      active clock edge time                           
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk            
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                            
  1.741   0.185   tNET   RR   1        R3C10[0][B]   debuttonA/sync_button_debounced/resync_3_s0/CLK  
  1.741   0.000   tHld        1        R3C10[0][B]   debuttonA/sync_button_debounced/resync_3_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path9						
Path Summary:
Slack             : 0.571
Data Arrival Time : 2.312
Data Required Time: 1.741
From              : shift_5_s0
To                : shift_6_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C13[0][A]   debuttonA/deb_button/shift_5_s0/CLK    
  2.074   0.333   tC2Q   RR   3        R2C13[0][A]   debuttonA/deb_button/shift_5_s0/Q      
  2.312   0.238   tNET   RR   1        R2C13[0][B]   debuttonA/deb_button/shift_6_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C13[0][B]   debuttonA/deb_button/shift_6_s0/CLK    
  1.741   0.000   tHld        1        R2C13[0][B]   debuttonA/deb_button/shift_6_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path10						
Path Summary:
Slack             : 0.571
Data Arrival Time : 2.312
Data Required Time: 1.741
From              : shift_2_s0
To                : shift_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C12[2][B]   debuttonA/deb_button/shift_2_s0/CLK    
  2.074   0.333   tC2Q   RR   3        R2C12[2][B]   debuttonA/deb_button/shift_2_s0/Q      
  2.312   0.238   tNET   RR   1        R2C12[0][B]   debuttonA/deb_button/shift_3_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C12[0][B]   debuttonA/deb_button/shift_3_s0/CLK    
  1.741   0.000   tHld        1        R2C12[0][B]   debuttonA/deb_button/shift_3_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path11						
Path Summary:
Slack             : 0.571
Data Arrival Time : 2.312
Data Required Time: 1.741
From              : shift_4_s0
To                : shift_5_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C13[2][A]   debuttonA/deb_button/shift_4_s0/CLK    
  2.074   0.333   tC2Q   RR   3        R2C13[2][A]   debuttonA/deb_button/shift_4_s0/Q      
  2.312   0.238   tNET   RR   1        R2C13[0][A]   debuttonA/deb_button/shift_5_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C13[0][A]   debuttonA/deb_button/shift_5_s0/CLK    
  1.741   0.000   tHld        1        R2C13[0][A]   debuttonA/deb_button/shift_5_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path12						
Path Summary:
Slack             : 0.571
Data Arrival Time : 2.312
Data Required Time: 1.741
From              : buffer[3]_3_s0
To                : threshold_3_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R7C6[1][B]   UART1/buffer[3]_3_s0/CLK               
  2.074   0.333   tC2Q   RR   2        R7C6[1][B]   UART1/buffer[3]_3_s0/Q                 
  2.312   0.238   tNET   RR   1        R7C6[2][A]   UART1/threshold_3_s0/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R7C6[2][A]   UART1/threshold_3_s0/CLK               
  1.741   0.000   tHld        1        R7C6[2][A]   UART1/threshold_3_s0                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path13						
Path Summary:
Slack             : 0.571
Data Arrival Time : 2.312
Data Required Time: 1.741
From              : buffer[3]_5_s0
To                : threshold_5_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R7C6[1][A]   UART1/buffer[3]_5_s0/CLK               
  2.074   0.333   tC2Q   RR   2        R7C6[1][A]   UART1/buffer[3]_5_s0/Q                 
  2.312   0.238   tNET   RR   1        R7C6[0][B]   UART1/threshold_5_s0/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT      LOC                       NODE                   
 ======= ======= ====== ==== ======== ============ ======================================= 
  0.000   0.000                                     active clock edge time                 
  0.000   0.000                                     clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R        clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R7C6[0][B]   UART1/threshold_5_s0/CLK               
  1.741   0.000   tHld        1        R7C6[0][B]   UART1/threshold_5_s0                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.238 41.613%, 
                    tC2Q: 0.333 58.387%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path14						
Path Summary:
Slack             : 0.577
Data Arrival Time : 2.318
Data Required Time: 1.741
From              : shift_0_s0
To                : shift_1_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C12[0][A]   debuttonA/deb_button/shift_0_s0/CLK    
  2.074   0.333   tC2Q   RR   3        R2C12[0][A]   debuttonA/deb_button/shift_0_s0/Q      
  2.318   0.244   tNET   RR   1        R2C12[2][A]   debuttonA/deb_button/shift_1_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C12[2][A]   debuttonA/deb_button/shift_1_s0/CLK    
  1.741   0.000   tHld        1        R2C12[2][A]   debuttonA/deb_button/shift_1_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.244 42.242%, 
                    tC2Q: 0.333 57.758%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path15						
Path Summary:
Slack             : 0.577
Data Arrival Time : 2.318
Data Required Time: 1.741
From              : shift_1_s0
To                : shift_2_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C12[2][A]   debuttonA/deb_button/shift_1_s0/CLK    
  2.074   0.333   tC2Q   RR   3        R2C12[2][A]   debuttonA/deb_button/shift_1_s0/Q      
  2.318   0.244   tNET   RR   1        R2C12[2][B]   debuttonA/deb_button/shift_2_s0/D      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R2C12[2][B]   debuttonA/deb_button/shift_2_s0/CLK    
  1.741   0.000   tHld        1        R2C12[2][B]   debuttonA/deb_button/shift_2_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.244 42.242%, 
                    tC2Q: 0.333 57.758%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path16						
Path Summary:
Slack             : 0.582
Data Arrival Time : 2.322
Data Required Time: 1.741
From              : en_read_PP_s6
To                : d_first_pong_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C15[0][A]   en_read_PP_s6/CLK                      
  2.074   0.333   tC2Q   RR   11       R10C15[0][A]   en_read_PP_s6/Q                        
  2.322   0.249   tNET   RR   1        R10C15[2][A]   d_first_pong_s0/D                      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C15[2][A]   d_first_pong_s0/CLK                    
  1.741   0.000   tHld        1        R10C15[2][A]   d_first_pong_s0                        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.249 42.711%, 
                    tC2Q: 0.333 57.289%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path17						
Path Summary:
Slack             : 0.599
Data Arrival Time : 10.684
Data Required Time: 10.085
From              : data_out_7_s0
To                : data_out_11_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[F]

Data Arrival Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======= ====== ==== ======== ============= ======================================== 
  8.333    8.333                                      active clock edge time                  
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  9.889    1.556   tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                   
  10.085   0.195   tNET   FF   1        R4C15[2][A]   initialize/PSRAM_com/data_out_7_s0/CLK  
  10.418   0.333   tC2Q   FR   4        R4C15[2][A]   initialize/PSRAM_com/data_out_7_s0/Q    
  10.684   0.266   tNET   RR   1        R4C16[1][B]   initialize/PSRAM_com/data_out_11_s0/D   

Data Required Path:
    AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                    
 ======== ======= ====== ==== ======== ============= ========================================= 
  8.333    8.333                                      active clock edge time                   
  8.333    0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk    
  9.889    1.556   tCL    FF   625      PLL_R         clk2/rpll_inst/CLKOUT                    
  10.085   0.195   tNET   FF   1        R4C16[1][B]   initialize/PSRAM_com/data_out_11_s0/CLK  
  10.085   0.000   tHld        1        R4C16[1][B]   initialize/PSRAM_com/data_out_11_s0      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.266 44.393%, 
                    tC2Q: 0.333 55.607%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.195 100.000%)

						Path18						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : rxCounter_12_s1
To                : rxCounter_12_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C6[0][A]   UART1/rxCounter_12_s1/CLK              
  2.074   0.333   tC2Q   RR   2        R10C6[0][A]   UART1/rxCounter_12_s1/Q                
  2.076   0.002   tNET   RR   1        R10C6[0][A]   UART1/n152_s12/I2                      
  2.448   0.372   tINS   RF   1        R10C6[0][A]   UART1/n152_s12/F                       
  2.448   0.000   tNET   FF   1        R10C6[0][A]   UART1/rxCounter_12_s1/D                

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C6[0][A]   UART1/rxCounter_12_s1/CLK              
  1.741   0.000   tHld        1        R10C6[0][A]   UART1/rxCounter_12_s1                  

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : rxCounter_3_s1
To                : rxCounter_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C4[0][A]   UART1/rxCounter_3_s1/CLK               
  2.074   0.333   tC2Q   RR   3        R10C4[0][A]   UART1/rxCounter_3_s1/Q                 
  2.076   0.002   tNET   RR   1        R10C4[0][A]   UART1/n161_s11/I2                      
  2.448   0.372   tINS   RF   1        R10C4[0][A]   UART1/n161_s11/F                       
  2.448   0.000   tNET   FF   1        R10C4[0][A]   UART1/rxCounter_3_s1/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C4[0][A]   UART1/rxCounter_3_s1/CLK               
  1.741   0.000   tHld        1        R10C4[0][A]   UART1/rxCounter_3_s1                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path20						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : rxCounter_4_s1
To                : rxCounter_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C5[1][A]   UART1/rxCounter_4_s1/CLK               
  2.074   0.333   tC2Q   RR   5        R10C5[1][A]   UART1/rxCounter_4_s1/Q                 
  2.076   0.002   tNET   RR   1        R10C5[1][A]   UART1/n160_s11/I1                      
  2.448   0.372   tINS   RF   1        R10C5[1][A]   UART1/n160_s11/F                       
  2.448   0.000   tNET   FF   1        R10C5[1][A]   UART1/rxCounter_4_s1/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C5[1][A]   UART1/rxCounter_4_s1/CLK               
  1.741   0.000   tHld        1        R10C5[1][A]   UART1/rxCounter_4_s1                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path21						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : txByteCounter_0_s2
To                : txByteCounter_0_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C2[0][A]   UART1/txByteCounter_0_s2/CLK           
  2.074   0.333   tC2Q   RR   22       R10C2[0][A]   UART1/txByteCounter_0_s2/Q             
  2.076   0.002   tNET   RR   1        R10C2[0][A]   UART1/n989_s10/I0                      
  2.448   0.372   tINS   RF   1        R10C2[0][A]   UART1/n989_s10/F                       
  2.448   0.000   tNET   FF   1        R10C2[0][A]   UART1/txByteCounter_0_s2/D             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C2[0][A]   UART1/txByteCounter_0_s2/CLK           
  1.741   0.000   tHld        1        R10C2[0][A]   UART1/txByteCounter_0_s2               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path22						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : txCounter_2_s2
To                : txCounter_2_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C2[1][A]   UART1/txCounter_2_s2/CLK               
  2.074   0.333   tC2Q   RR   4        R10C2[1][A]   UART1/txCounter_2_s2/Q                 
  2.076   0.002   tNET   RR   1        R10C2[1][A]   UART1/n983_s18/I3                      
  2.448   0.372   tINS   RF   1        R10C2[1][A]   UART1/n983_s18/F                       
  2.448   0.000   tNET   FF   1        R10C2[1][A]   UART1/txCounter_2_s2/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C2[1][A]   UART1/txCounter_2_s2/CLK               
  1.741   0.000   tHld        1        R10C2[1][A]   UART1/txCounter_2_s2                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path23						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : txCounter_5_s2
To                : txCounter_5_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C3[0][A]   UART1/txCounter_5_s2/CLK               
  2.074   0.333   tC2Q   RR   4        R10C3[0][A]   UART1/txCounter_5_s2/Q                 
  2.076   0.002   tNET   RR   1        R10C3[0][A]   UART1/n980_s18/I3                      
  2.448   0.372   tINS   RF   1        R10C3[0][A]   UART1/n980_s18/F                       
  2.448   0.000   tNET   FF   1        R10C3[0][A]   UART1/txCounter_5_s2/D                 

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C3[0][A]   UART1/txCounter_5_s2/CLK               
  1.741   0.000   tHld        1        R10C3[0][A]   UART1/txCounter_5_s2                   

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path24						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : n1806_s1
To                : n1806_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R3C15[1][A]   n1806_s1/CLK                           
  2.074   0.333   tC2Q   RR   2        R3C15[1][A]   n1806_s1/Q                             
  2.076   0.002   tNET   RR   1        R3C15[1][A]   n1174_s5/I0                            
  2.448   0.372   tINS   RF   1        R3C15[1][A]   n1174_s5/F                             
  2.448   0.000   tNET   FF   1        R3C15[1][A]   n1806_s1/D                             

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R3C15[1][A]   n1806_s1/CLK                           
  1.741   0.000   tHld        1        R3C15[1][A]   n1806_s1                               

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path25						
Path Summary:
Slack             : 0.708
Data Arrival Time : 2.448
Data Required Time: 1.741
From              : led_rgb_2_s3
To                : led_rgb_2_s3
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R3C15[0][A]   led_rgb_2_s3/CLK                       
  2.074   0.333   tC2Q   RR   2        R3C15[0][A]   led_rgb_2_s3/Q                         
  2.076   0.002   tNET   RR   1        R3C15[0][A]   n1221_s11/I1                           
  2.448   0.372   tINS   RF   1        R3C15[0][A]   n1221_s11/F                            
  2.448   0.000   tNET   FF   1        R3C15[0][A]   led_rgb_2_s3/D                         

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R3C15[0][A]   led_rgb_2_s3/CLK                       
  1.741   0.000   tHld        1        R3C15[0][A]   led_rgb_2_s3                           

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 2
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.372 52.565%, 
                    route: 0.002 0.334%, 
                    tC2Q: 0.333 47.101%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

3.3.3 Recovery Analysis Report
Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 13.700
Data Arrival Time : 4.723
Data Required Time: 18.423
From              : rst_PP_s0
To                : stop_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                          
  2.258   0.458   tC2Q   RF   32       R9C13[1][A]    rst_PP_s0/Q                            
  4.723   2.465   tNET   FF   1        R10C15[1][A]   PP_post_process/stop_PP_s0/CLEAR       

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C15[1][A]   PP_post_process/stop_PP_s0/CLK         
  18.423   -0.043   tSu         1        R10C15[1][A]   PP_post_process/stop_PP_s0             

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.465 84.319%, 
                    tC2Q: 0.458 15.681%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path2						
Path Summary:
Slack             : 13.838
Data Arrival Time : 4.586
Data Required Time: 18.423
From              : rst_PP_s0
To                : read_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.800   0.244   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                            
  2.258   0.458   tC2Q   RF   32       R9C13[1][A]    rst_PP_s0/Q                              
  4.586   2.327   tNET   FF   1        R10C17[1][A]   PP_post_process/read_pointer_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C17[1][A]   PP_post_process/read_pointer_6_s1/CLK  
  18.423   -0.043   tSu         1        R10C17[1][A]   PP_post_process/read_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.327 83.547%, 
                    tC2Q: 0.458 16.453%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path3						
Path Summary:
Slack             : 13.838
Data Arrival Time : 4.586
Data Required Time: 18.423
From              : rst_PP_s0
To                : write_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.800   0.244   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                             
  2.258   0.458   tC2Q   RF   32       R9C13[1][A]    rst_PP_s0/Q                               
  4.586   2.327   tNET   FF   1        R10C17[0][B]   PP_post_process/write_pointer_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  16.667   16.667                                       active clock edge time                  
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk   
  18.223   1.556    tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                   
  18.467   0.244    tNET   RR   1        R10C17[0][B]   PP_post_process/write_pointer_1_s1/CLK  
  18.423   -0.043   tSu         1        R10C17[0][B]   PP_post_process/write_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.327 83.547%, 
                    tC2Q: 0.458 16.453%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path4						
Path Summary:
Slack             : 13.838
Data Arrival Time : 4.586
Data Required Time: 18.423
From              : rst_PP_s0
To                : write_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.800   0.244   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                             
  2.258   0.458   tC2Q   RF   32       R9C13[1][A]    rst_PP_s0/Q                               
  4.586   2.327   tNET   FF   1        R10C17[0][A]   PP_post_process/write_pointer_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  16.667   16.667                                       active clock edge time                  
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk   
  18.223   1.556    tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                   
  18.467   0.244    tNET   RR   1        R10C17[0][A]   PP_post_process/write_pointer_2_s1/CLK  
  18.423   -0.043   tSu         1        R10C17[0][A]   PP_post_process/write_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.327 83.547%, 
                    tC2Q: 0.458 16.453%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path5						
Path Summary:
Slack             : 13.838
Data Arrival Time : 4.586
Data Required Time: 18.423
From              : rst_PP_s0
To                : last_switch_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                          
  2.258   0.458   tC2Q   RF   32       R9C13[1][A]    rst_PP_s0/Q                            
  4.586   2.327   tNET   FF   1        R10C17[2][A]   PP_post_process/last_switch_s0/CLEAR   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C17[2][A]   PP_post_process/last_switch_s0/CLK     
  18.423   -0.043   tSu         1        R10C17[2][A]   PP_post_process/last_switch_s0         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 2.327 83.547%, 
                    tC2Q: 0.458 16.453%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path6						
Path Summary:
Slack             : 14.331
Data Arrival Time : 4.092
Data Required Time: 18.423
From              : rst_PP_s0
To                : buffer_select_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======= ====== ==== ======== ============== ======================================== 
  0.000   0.000                                       active clock edge time                  
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                   
  1.800   0.244   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                           
  2.258   0.458   tC2Q   RF   32       R9C13[1][A]    rst_PP_s0/Q                             
  4.092   1.834   tNET   FF   1        R10C16[2][B]   PP_post_process/buffer_select_s2/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C16[2][B]   PP_post_process/buffer_select_s2/CLK   
  18.423   -0.043   tSu         1        R10C16[2][B]   PP_post_process/buffer_select_s2       

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.834 80.003%, 
                    tC2Q: 0.458 19.997%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path7						
Path Summary:
Slack             : 14.331
Data Arrival Time : 4.092
Data Required Time: 18.423
From              : rst_PP_s0
To                : write_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.800   0.244   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                             
  2.258   0.458   tC2Q   RF   32       R9C13[1][A]    rst_PP_s0/Q                               
  4.092   1.834   tNET   FF   1        R10C16[2][A]   PP_post_process/write_pointer_0_s7/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                         NODE                   
 ======== ======== ====== ==== ======== ============== ======================================== 
  16.667   16.667                                       active clock edge time                  
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk   
  18.223   1.556    tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                   
  18.467   0.244    tNET   RR   1        R10C16[2][A]   PP_post_process/write_pointer_0_s7/CLK  
  18.423   -0.043   tSu         1        R10C16[2][A]   PP_post_process/write_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.834 80.003%, 
                    tC2Q: 0.458 19.997%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path8						
Path Summary:
Slack             : 14.331
Data Arrival Time : 4.092
Data Required Time: 18.423
From              : rst_PP_s0
To                : read_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.800   0.244   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                            
  2.258   0.458   tC2Q   RF   32       R9C13[1][A]    rst_PP_s0/Q                              
  4.092   1.834   tNET   FF   1        R10C16[1][A]   PP_post_process/read_pointer_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C16[1][A]   PP_post_process/read_pointer_4_s1/CLK  
  18.423   -0.043   tSu         1        R10C16[1][A]   PP_post_process/read_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.834 80.003%, 
                    tC2Q: 0.458 19.997%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path9						
Path Summary:
Slack             : 14.331
Data Arrival Time : 4.092
Data Required Time: 18.423
From              : rst_PP_s0
To                : d_flag_write_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                          
  2.258   0.458   tC2Q   RF   32       R9C13[1][A]    rst_PP_s0/Q                            
  4.092   1.834   tNET   FF   1        R10C16[0][A]   PP_post_process/d_flag_write_s0/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C16[0][A]   PP_post_process/d_flag_write_s0/CLK    
  18.423   -0.043   tSu         1        R10C16[0][A]   PP_post_process/d_flag_write_s0        

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.834 80.003%, 
                    tC2Q: 0.458 19.997%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path10						
Path Summary:
Slack             : 14.505
Data Arrival Time : 3.918
Data Required Time: 18.423
From              : rst_PP_s0
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.800   0.244   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                            
  2.258   0.458   tC2Q   RF   32       R9C13[1][A]    rst_PP_s0/Q                              
  3.918   1.660   tNET   FF   1        R10C19[1][A]   PP_post_process/read_pointer_0_s7/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C19[1][A]   PP_post_process/read_pointer_0_s7/CLK  
  18.423   -0.043   tSu         1        R10C19[1][A]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.660 78.364%, 
                    tC2Q: 0.458 21.636%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path11						
Path Summary:
Slack             : 14.505
Data Arrival Time : 3.918
Data Required Time: 18.423
From              : rst_PP_s0
To                : read_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.800   0.244   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                            
  2.258   0.458   tC2Q   RF   32       R9C13[1][A]    rst_PP_s0/Q                              
  3.918   1.660   tNET   FF   1        R10C19[2][B]   PP_post_process/read_pointer_1_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C19[2][B]   PP_post_process/read_pointer_1_s1/CLK  
  18.423   -0.043   tSu         1        R10C19[2][B]   PP_post_process/read_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.660 78.364%, 
                    tC2Q: 0.458 21.636%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path12						
Path Summary:
Slack             : 14.505
Data Arrival Time : 3.918
Data Required Time: 18.423
From              : rst_PP_s0
To                : read_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.800   0.244   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                            
  2.258   0.458   tC2Q   RF   32       R9C13[1][A]    rst_PP_s0/Q                              
  3.918   1.660   tNET   FF   1        R10C19[2][A]   PP_post_process/read_pointer_2_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C19[2][A]   PP_post_process/read_pointer_2_s1/CLK  
  18.423   -0.043   tSu         1        R10C19[2][A]   PP_post_process/read_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.660 78.364%, 
                    tC2Q: 0.458 21.636%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path13						
Path Summary:
Slack             : 14.505
Data Arrival Time : 3.918
Data Required Time: 18.423
From              : rst_PP_s0
To                : read_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.800   0.244   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                            
  2.258   0.458   tC2Q   RF   32       R9C13[1][A]    rst_PP_s0/Q                              
  3.918   1.660   tNET   FF   1        R10C19[0][B]   PP_post_process/read_pointer_3_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C19[0][B]   PP_post_process/read_pointer_3_s1/CLK  
  18.423   -0.043   tSu         1        R10C19[0][B]   PP_post_process/read_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.660 78.364%, 
                    tC2Q: 0.458 21.636%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path14						
Path Summary:
Slack             : 14.505
Data Arrival Time : 3.918
Data Required Time: 18.423
From              : rst_PP_s0
To                : read_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.800   0.244   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                            
  2.258   0.458   tC2Q   RF   32       R9C13[1][A]    rst_PP_s0/Q                              
  3.918   1.660   tNET   FF   1        R10C19[0][A]   PP_post_process/read_pointer_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============== ======================================= 
  16.667   16.667                                       active clock edge time                 
  16.667   0.000                                        clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R10C19[0][A]   PP_post_process/read_pointer_5_s1/CLK  
  18.423   -0.043   tSu         1        R10C19[0][A]   PP_post_process/read_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.660 78.364%, 
                    tC2Q: 0.458 21.636%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path15						
Path Summary:
Slack             : 14.511
Data Arrival Time : 3.912
Data Required Time: 18.423
From              : rst_PP_s0
To                : write_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                     
  1.800   0.244   tNET   RR   1        R9C13[1][A]   rst_PP_s0/CLK                             
  2.258   0.458   tC2Q   RF   32       R9C13[1][A]   rst_PP_s0/Q                               
  3.912   1.654   tNET   FF   1        R9C17[1][A]   PP_post_process/write_pointer_6_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  18.223   1.556    tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                   
  18.467   0.244    tNET   RR   1        R9C17[1][A]   PP_post_process/write_pointer_6_s1/CLK  
  18.423   -0.043   tSu         1        R9C17[1][A]   PP_post_process/write_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.654 78.301%, 
                    tC2Q: 0.458 21.699%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path16						
Path Summary:
Slack             : 14.511
Data Arrival Time : 3.912
Data Required Time: 18.423
From              : rst_PP_s0
To                : write_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                     
  1.800   0.244   tNET   RR   1        R9C13[1][A]   rst_PP_s0/CLK                             
  2.258   0.458   tC2Q   RF   32       R9C13[1][A]   rst_PP_s0/Q                               
  3.912   1.654   tNET   FF   1        R9C17[0][A]   PP_post_process/write_pointer_3_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  18.223   1.556    tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                   
  18.467   0.244    tNET   RR   1        R9C17[0][A]   PP_post_process/write_pointer_3_s1/CLK  
  18.423   -0.043   tSu         1        R9C17[0][A]   PP_post_process/write_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.654 78.301%, 
                    tC2Q: 0.458 21.699%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path17						
Path Summary:
Slack             : 14.511
Data Arrival Time : 3.912
Data Required Time: 18.423
From              : rst_PP_s0
To                : write_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                     
  1.800   0.244   tNET   RR   1        R9C13[1][A]   rst_PP_s0/CLK                             
  2.258   0.458   tC2Q   RF   32       R9C13[1][A]   rst_PP_s0/Q                               
  3.912   1.654   tNET   FF   1        R9C17[0][B]   PP_post_process/write_pointer_4_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  18.223   1.556    tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                   
  18.467   0.244    tNET   RR   1        R9C17[0][B]   PP_post_process/write_pointer_4_s1/CLK  
  18.423   -0.043   tSu         1        R9C17[0][B]   PP_post_process/write_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.654 78.301%, 
                    tC2Q: 0.458 21.699%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path18						
Path Summary:
Slack             : 14.511
Data Arrival Time : 3.912
Data Required Time: 18.423
From              : rst_PP_s0
To                : write_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                     
  1.800   0.244   tNET   RR   1        R9C13[1][A]   rst_PP_s0/CLK                             
  2.258   0.458   tC2Q   RF   32       R9C13[1][A]   rst_PP_s0/Q                               
  3.912   1.654   tNET   FF   1        R9C17[1][B]   PP_post_process/write_pointer_5_s1/CLEAR  

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                        NODE                   
 ======== ======== ====== ==== ======== ============= ======================================== 
  16.667   16.667                                      active clock edge time                  
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  18.223   1.556    tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                   
  18.467   0.244    tNET   RR   1        R9C17[1][B]   PP_post_process/write_pointer_5_s1/CLK  
  18.423   -0.043   tSu         1        R9C17[1][B]   PP_post_process/write_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.654 78.301%, 
                    tC2Q: 0.458 21.699%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path19						
Path Summary:
Slack             : 15.000
Data Arrival Time : 3.423
Data Required Time: 18.423
From              : rst_PP_s0
To                : read_cmp_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R9C13[1][A]   rst_PP_s0/CLK                          
  2.258   0.458   tC2Q   RF   32       R9C13[1][A]   rst_PP_s0/Q                            
  3.423   1.165   tNET   FF   1        R9C19[0][A]   PP_post_process/read_cmp_s0/CLEAR      

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R9C19[0][A]   PP_post_process/read_cmp_s0/CLK        
  18.423   -0.043   tSu         1        R9C19[0][A]   PP_post_process/read_cmp_s0            

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.165 71.763%, 
                    tC2Q: 0.458 28.237%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

						Path20						
Path Summary:
Slack             : 15.000
Data Arrival Time : 3.423
Data Required Time: 18.423
From              : rst_PP_s0
To                : d_flag_read_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.800   0.244   tNET   RR   1        R9C13[1][A]   rst_PP_s0/CLK                          
  2.258   0.458   tC2Q   RF   32       R9C13[1][A]   rst_PP_s0/Q                            
  3.423   1.165   tNET   FF   1        R9C19[0][B]   PP_post_process/d_flag_read_s0/CLEAR   

Data Required Path:
    AT     DELAY    TYPE   RF   FANOUT       LOC                       NODE                   
 ======== ======== ====== ==== ======== ============= ======================================= 
  16.667   16.667                                      active clock edge time                 
  16.667   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556    tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  18.467   0.244    tNET   RR   1        R9C19[0][B]   PP_post_process/d_flag_read_s0/CLK     
  18.423   -0.043   tSu         1        R9C19[0][B]   PP_post_process/d_flag_read_s0         

Path Statistics:
Clock Skew: 0.000
Setup Relationship: 16.667
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.165 71.763%, 
                    tC2Q: 0.458 28.237%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.244 100.000%)

3.3.4 Removal Analysis Report
Report Command:report_timing -removal -max_paths 25 -max_common_paths 1
						Path1						
Path Summary:
Slack             : 0.877
Data Arrival Time : 2.633
Data Required Time: 1.756
From              : rst_PP_s0
To                : read_cmp_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C13[1][A]   rst_PP_s0/CLK                          
  2.074   0.333   tC2Q   RR   32       R9C13[1][A]   rst_PP_s0/Q                            
  2.633   0.559   tNET   RR   1        R9C19[0][A]   PP_post_process/read_cmp_s0/CLEAR      

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C19[0][A]   PP_post_process/read_cmp_s0/CLK        
  1.756   0.015   tHld        1        R9C19[0][A]   PP_post_process/read_cmp_s0            

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.559 62.646%, 
                    tC2Q: 0.333 37.354%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path2						
Path Summary:
Slack             : 0.877
Data Arrival Time : 2.633
Data Required Time: 1.756
From              : rst_PP_s0
To                : d_flag_read_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C13[1][A]   rst_PP_s0/CLK                          
  2.074   0.333   tC2Q   RR   32       R9C13[1][A]   rst_PP_s0/Q                            
  2.633   0.559   tNET   RR   1        R9C19[0][B]   PP_post_process/d_flag_read_s0/CLEAR   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                       NODE                   
 ======= ======= ====== ==== ======== ============= ======================================= 
  0.000   0.000                                      active clock edge time                 
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C19[0][B]   PP_post_process/d_flag_read_s0/CLK     
  1.756   0.015   tHld        1        R9C19[0][B]   PP_post_process/d_flag_read_s0         

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.559 62.646%, 
                    tC2Q: 0.333 37.354%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path3						
Path Summary:
Slack             : 1.145
Data Arrival Time : 2.900
Data Required Time: 1.756
From              : rst_PP_s0
To                : write_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                     
  1.741   0.185   tNET   RR   1        R9C13[1][A]   rst_PP_s0/CLK                             
  2.074   0.333   tC2Q   RR   32       R9C13[1][A]   rst_PP_s0/Q                               
  2.900   0.827   tNET   RR   1        R9C17[1][A]   PP_post_process/write_pointer_6_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                   
  1.741   0.185   tNET   RR   1        R9C17[1][A]   PP_post_process/write_pointer_6_s1/CLK  
  1.756   0.015   tHld        1        R9C17[1][A]   PP_post_process/write_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.827 71.261%, 
                    tC2Q: 0.333 28.739%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path4						
Path Summary:
Slack             : 1.145
Data Arrival Time : 2.900
Data Required Time: 1.756
From              : rst_PP_s0
To                : write_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                     
  1.741   0.185   tNET   RR   1        R9C13[1][A]   rst_PP_s0/CLK                             
  2.074   0.333   tC2Q   RR   32       R9C13[1][A]   rst_PP_s0/Q                               
  2.900   0.827   tNET   RR   1        R9C17[0][A]   PP_post_process/write_pointer_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                   
  1.741   0.185   tNET   RR   1        R9C17[0][A]   PP_post_process/write_pointer_3_s1/CLK  
  1.756   0.015   tHld        1        R9C17[0][A]   PP_post_process/write_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.827 71.261%, 
                    tC2Q: 0.333 28.739%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path5						
Path Summary:
Slack             : 1.145
Data Arrival Time : 2.900
Data Required Time: 1.756
From              : rst_PP_s0
To                : write_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                     
  1.741   0.185   tNET   RR   1        R9C13[1][A]   rst_PP_s0/CLK                             
  2.074   0.333   tC2Q   RR   32       R9C13[1][A]   rst_PP_s0/Q                               
  2.900   0.827   tNET   RR   1        R9C17[0][B]   PP_post_process/write_pointer_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                   
  1.741   0.185   tNET   RR   1        R9C17[0][B]   PP_post_process/write_pointer_4_s1/CLK  
  1.756   0.015   tHld        1        R9C17[0][B]   PP_post_process/write_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.827 71.261%, 
                    tC2Q: 0.333 28.739%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path6						
Path Summary:
Slack             : 1.145
Data Arrival Time : 2.900
Data Required Time: 1.756
From              : rst_PP_s0
To                : write_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============= ========================================== 
  0.000   0.000                                      active clock edge time                    
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                     
  1.741   0.185   tNET   RR   1        R9C13[1][A]   rst_PP_s0/CLK                             
  2.074   0.333   tC2Q   RR   32       R9C13[1][A]   rst_PP_s0/Q                               
  2.900   0.827   tNET   RR   1        R9C17[1][B]   PP_post_process/write_pointer_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============= ======================================== 
  0.000   0.000                                      active clock edge time                  
  0.000   0.000                                      clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   625      PLL_R         clk2/rpll_inst/CLKOUT                   
  1.741   0.185   tNET   RR   1        R9C17[1][B]   PP_post_process/write_pointer_5_s1/CLK  
  1.756   0.015   tHld        1        R9C17[1][B]   PP_post_process/write_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.827 71.261%, 
                    tC2Q: 0.333 28.739%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path7						
Path Summary:
Slack             : 1.148
Data Arrival Time : 2.903
Data Required Time: 1.756
From              : rst_PP_s0
To                : read_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.741   0.185   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                            
  2.074   0.333   tC2Q   RR   32       R9C13[1][A]    rst_PP_s0/Q                              
  2.903   0.829   tNET   RR   1        R10C19[1][A]   PP_post_process/read_pointer_0_s7/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C19[1][A]   PP_post_process/read_pointer_0_s7/CLK  
  1.756   0.015   tHld        1        R10C19[1][A]   PP_post_process/read_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.829 71.331%, 
                    tC2Q: 0.333 28.669%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path8						
Path Summary:
Slack             : 1.148
Data Arrival Time : 2.903
Data Required Time: 1.756
From              : rst_PP_s0
To                : read_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.741   0.185   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                            
  2.074   0.333   tC2Q   RR   32       R9C13[1][A]    rst_PP_s0/Q                              
  2.903   0.829   tNET   RR   1        R10C19[2][B]   PP_post_process/read_pointer_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C19[2][B]   PP_post_process/read_pointer_1_s1/CLK  
  1.756   0.015   tHld        1        R10C19[2][B]   PP_post_process/read_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.829 71.331%, 
                    tC2Q: 0.333 28.669%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path9						
Path Summary:
Slack             : 1.148
Data Arrival Time : 2.903
Data Required Time: 1.756
From              : rst_PP_s0
To                : read_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.741   0.185   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                            
  2.074   0.333   tC2Q   RR   32       R9C13[1][A]    rst_PP_s0/Q                              
  2.903   0.829   tNET   RR   1        R10C19[2][A]   PP_post_process/read_pointer_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C19[2][A]   PP_post_process/read_pointer_2_s1/CLK  
  1.756   0.015   tHld        1        R10C19[2][A]   PP_post_process/read_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.829 71.331%, 
                    tC2Q: 0.333 28.669%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path10						
Path Summary:
Slack             : 1.148
Data Arrival Time : 2.903
Data Required Time: 1.756
From              : rst_PP_s0
To                : read_pointer_3_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.741   0.185   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                            
  2.074   0.333   tC2Q   RR   32       R9C13[1][A]    rst_PP_s0/Q                              
  2.903   0.829   tNET   RR   1        R10C19[0][B]   PP_post_process/read_pointer_3_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C19[0][B]   PP_post_process/read_pointer_3_s1/CLK  
  1.756   0.015   tHld        1        R10C19[0][B]   PP_post_process/read_pointer_3_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.829 71.331%, 
                    tC2Q: 0.333 28.669%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path11						
Path Summary:
Slack             : 1.148
Data Arrival Time : 2.903
Data Required Time: 1.756
From              : rst_PP_s0
To                : read_pointer_5_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.741   0.185   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                            
  2.074   0.333   tC2Q   RR   32       R9C13[1][A]    rst_PP_s0/Q                              
  2.903   0.829   tNET   RR   1        R10C19[0][A]   PP_post_process/read_pointer_5_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C19[0][A]   PP_post_process/read_pointer_5_s1/CLK  
  1.756   0.015   tHld        1        R10C19[0][A]   PP_post_process/read_pointer_5_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.829 71.331%, 
                    tC2Q: 0.333 28.669%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path12						
Path Summary:
Slack             : 1.174
Data Arrival Time : 2.930
Data Required Time: 1.756
From              : rst_PP_s0
To                : buffer_select_s2
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======= ====== ==== ======== ============== ======================================== 
  0.000   0.000                                       active clock edge time                  
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                   
  1.741   0.185   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                           
  2.074   0.333   tC2Q   RR   32       R9C13[1][A]    rst_PP_s0/Q                             
  2.930   0.856   tNET   RR   1        R10C16[2][B]   PP_post_process/buffer_select_s2/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C16[2][B]   PP_post_process/buffer_select_s2/CLK   
  1.756   0.015   tHld        1        R10C16[2][B]   PP_post_process/buffer_select_s2       

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.856 71.971%, 
                    tC2Q: 0.333 28.029%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path13						
Path Summary:
Slack             : 1.174
Data Arrival Time : 2.930
Data Required Time: 1.756
From              : rst_PP_s0
To                : write_pointer_0_s7
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.741   0.185   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                             
  2.074   0.333   tC2Q   RR   32       R9C13[1][A]    rst_PP_s0/Q                               
  2.930   0.856   tNET   RR   1        R10C16[2][A]   PP_post_process/write_pointer_0_s7/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======= ====== ==== ======== ============== ======================================== 
  0.000   0.000                                       active clock edge time                  
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                   
  1.741   0.185   tNET   RR   1        R10C16[2][A]   PP_post_process/write_pointer_0_s7/CLK  
  1.756   0.015   tHld        1        R10C16[2][A]   PP_post_process/write_pointer_0_s7      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.856 71.971%, 
                    tC2Q: 0.333 28.029%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path14						
Path Summary:
Slack             : 1.174
Data Arrival Time : 2.930
Data Required Time: 1.756
From              : rst_PP_s0
To                : read_pointer_4_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.741   0.185   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                            
  2.074   0.333   tC2Q   RR   32       R9C13[1][A]    rst_PP_s0/Q                              
  2.930   0.856   tNET   RR   1        R10C16[1][A]   PP_post_process/read_pointer_4_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C16[1][A]   PP_post_process/read_pointer_4_s1/CLK  
  1.756   0.015   tHld        1        R10C16[1][A]   PP_post_process/read_pointer_4_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.856 71.971%, 
                    tC2Q: 0.333 28.029%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path15						
Path Summary:
Slack             : 1.174
Data Arrival Time : 2.930
Data Required Time: 1.756
From              : rst_PP_s0
To                : d_flag_write_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                          
  2.074   0.333   tC2Q   RR   32       R9C13[1][A]    rst_PP_s0/Q                            
  2.930   0.856   tNET   RR   1        R10C16[0][A]   PP_post_process/d_flag_write_s0/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C16[0][A]   PP_post_process/d_flag_write_s0/CLK    
  1.756   0.015   tHld        1        R10C16[0][A]   PP_post_process/d_flag_write_s0        

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 0.856 71.971%, 
                    tC2Q: 0.333 28.029%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path16						
Path Summary:
Slack             : 1.442
Data Arrival Time : 3.198
Data Required Time: 1.756
From              : rst_PP_s0
To                : stop_PP_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                          
  2.074   0.333   tC2Q   RR   32       R9C13[1][A]    rst_PP_s0/Q                            
  3.198   1.124   tNET   RR   1        R10C15[1][A]   PP_post_process/stop_PP_s0/CLEAR       

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C15[1][A]   PP_post_process/stop_PP_s0/CLK         
  1.756   0.015   tHld        1        R10C15[1][A]   PP_post_process/stop_PP_s0             

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.124 77.123%, 
                    tC2Q: 0.333 22.877%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path17						
Path Summary:
Slack             : 1.446
Data Arrival Time : 3.201
Data Required Time: 1.756
From              : rst_PP_s0
To                : read_pointer_6_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                    
 ======= ======= ====== ==== ======== ============== ========================================= 
  0.000   0.000                                       active clock edge time                   
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk    
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                    
  1.741   0.185   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                            
  2.074   0.333   tC2Q   RR   32       R9C13[1][A]    rst_PP_s0/Q                              
  3.201   1.127   tNET   RR   1        R10C17[1][A]   PP_post_process/read_pointer_6_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C17[1][A]   PP_post_process/read_pointer_6_s1/CLK  
  1.756   0.015   tHld        1        R10C17[1][A]   PP_post_process/read_pointer_6_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.127 77.177%, 
                    tC2Q: 0.333 22.823%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path18						
Path Summary:
Slack             : 1.446
Data Arrival Time : 3.201
Data Required Time: 1.756
From              : rst_PP_s0
To                : write_pointer_1_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.741   0.185   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                             
  2.074   0.333   tC2Q   RR   32       R9C13[1][A]    rst_PP_s0/Q                               
  3.201   1.127   tNET   RR   1        R10C17[0][B]   PP_post_process/write_pointer_1_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======= ====== ==== ======== ============== ======================================== 
  0.000   0.000                                       active clock edge time                  
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                   
  1.741   0.185   tNET   RR   1        R10C17[0][B]   PP_post_process/write_pointer_1_s1/CLK  
  1.756   0.015   tHld        1        R10C17[0][B]   PP_post_process/write_pointer_1_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.127 77.177%, 
                    tC2Q: 0.333 22.823%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path19						
Path Summary:
Slack             : 1.446
Data Arrival Time : 3.201
Data Required Time: 1.756
From              : rst_PP_s0
To                : write_pointer_2_s1
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                          NODE                    
 ======= ======= ====== ==== ======== ============== ========================================== 
  0.000   0.000                                       active clock edge time                    
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk     
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                     
  1.741   0.185   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                             
  2.074   0.333   tC2Q   RR   32       R9C13[1][A]    rst_PP_s0/Q                               
  3.201   1.127   tNET   RR   1        R10C17[0][A]   PP_post_process/write_pointer_2_s1/CLEAR  

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                         NODE                   
 ======= ======= ====== ==== ======== ============== ======================================== 
  0.000   0.000                                       active clock edge time                  
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk   
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                   
  1.741   0.185   tNET   RR   1        R10C17[0][A]   PP_post_process/write_pointer_2_s1/CLK  
  1.756   0.015   tHld        1        R10C17[0][A]   PP_post_process/write_pointer_2_s1      

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.127 77.177%, 
                    tC2Q: 0.333 22.823%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

						Path20						
Path Summary:
Slack             : 1.446
Data Arrival Time : 3.201
Data Required Time: 1.756
From              : rst_PP_s0
To                : last_switch_s0
Launch Clk        : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]
Latch Clk         : clk2/rpll_inst/CLKOUT.default_gen_clk:[R]

Data Arrival Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R9C13[1][A]    rst_PP_s0/CLK                          
  2.074   0.333   tC2Q   RR   32       R9C13[1][A]    rst_PP_s0/Q                            
  3.201   1.127   tNET   RR   1        R10C17[2][A]   PP_post_process/last_switch_s0/CLEAR   

Data Required Path:
   AT     DELAY   TYPE   RF   FANOUT       LOC                        NODE                   
 ======= ======= ====== ==== ======== ============== ======================================= 
  0.000   0.000                                       active clock edge time                 
  0.000   0.000                                       clk2/rpll_inst/CLKOUT.default_gen_clk  
  1.556   1.556   tCL    RR   625      PLL_R          clk2/rpll_inst/CLKOUT                  
  1.741   0.185   tNET   RR   1        R10C17[2][A]   PP_post_process/last_switch_s0/CLK     
  1.756   0.015   tHld        1        R10C17[2][A]   PP_post_process/last_switch_s0         

Path Statistics:
Clock Skew: 0.000
Hold Relationship: 0.000
Logic Level: 1
Arrival Clock Path delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)
Arrival Data Path Delay: (cell: 0.000 0.000%, 
                    route: 1.127 77.177%, 
                    tC2Q: 0.333 22.823%)
Required Clock Path Delay: (cell: 0.000 0.000%, 
                     route: 0.185 100.000%)

3.4 Minimum Pulse Width Report
Report Command:report_min_pulse_width -nworst 10 -detail

								MPW1
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_com_start_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.152   0.262   tNET   FF   d_com_start_s0/CLK                     

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  18.407   0.185   tNET   RR   d_com_start_s0/CLK                     

								MPW2
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        d_flag_acq_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.152   0.262   tNET   FF   d_flag_acq_s0/CLK                      

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  18.407   0.185   tNET   RR   d_flag_acq_s0/CLK                      

								MPW3
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1813_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.152   0.262   tNET   FF   n1813_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  18.407   0.185   tNET   RR   n1813_s0/CLK                           

								MPW4
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        n1821_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.152   0.262   tNET   FF   n1821_s0/CLK                           

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  18.407   0.185   tNET   RR   n1821_s0/CLK                           

								MPW5
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        read_5_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.152   0.262   tNET   FF   read_5_s0/CLK                          

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  18.407   0.185   tNET   RR   read_5_s0/CLK                          

								MPW6
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        address_acq_18_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.152   0.262   tNET   FF   address_acq_18_s0/CLK                  

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  18.407   0.185   tNET   RR   address_acq_18_s0/CLK                  

								MPW7
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        samples_after_adjusted_20_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.152   0.262   tNET   FF   samples_after_adjusted_20_s0/CLK       

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  18.407   0.185   tNET   RR   samples_after_adjusted_20_s0/CLK       

								MPW8
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        initialize/spi_start_s1

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.152   0.262   tNET   FF   initialize/spi_start_s1/CLK            

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  18.407   0.185   tNET   RR   initialize/spi_start_s1/CLK            

								MPW9
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        fifo_inst/wr_ptr_2_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.152   0.262   tNET   FF   fifo_inst/wr_ptr_2_s0/CLK              

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  18.407   0.185   tNET   RR   fifo_inst/wr_ptr_2_s0/CLK              

								MPW10
MPW Summary:
Slack:          7.005
Actual Width:   8.255
Required Width: 1.250
Type:           Low Pulse Width
Clock:          clk2/rpll_inst/CLKOUT.default_gen_clk
Objects:        fifo_inst/wr_ptr_3_s0

Late clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  8.333    0.000               active clock edge time                 
  8.333    0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  9.889    1.556   tCL    FF   clk2/rpll_inst/CLKOUT                  
  10.152   0.262   tNET   FF   fifo_inst/wr_ptr_3_s0/CLK              

Early clock Path:
    AT     DELAY   TYPE   RF                   NODE                   
 ======== ======= ====== ==== ======================================= 
  16.667   0.000               active clock edge time                 
  16.667   0.000               clk2/rpll_inst/CLKOUT.default_gen_clk  
  18.223   1.556   tCL    RR   clk2/rpll_inst/CLKOUT                  
  18.407   0.185   tNET   RR   fifo_inst/wr_ptr_3_s0/CLK              

3.5 High Fanout Nets Report
Report Command:report_high_fanout_nets -max_nets 10
  FANOUT        NET NAME        WORST SLACK   MAX DELAY  
 ======== ==================== ============= =========== 
  625      clk_PSRAM            0.391         0.661      
  145      n1174_16             6.701         2.622      
  65       n1765_9              8.106         2.127      
  53       process[1]           6.701         2.829      
  48       stop_acquisition_8   7.651         3.285      
  37       i_21_10              3.111         2.614      
  32       rst_PP               4.048         2.465      
  32       read_PP_0_12         10.878        2.645      
  29       process[0]           7.181         2.953      
  29       counter[0]           3.155         2.301      

3.6 Route Congestions Report
Report Command:report_route_congestion -max_grids 10
  GRID LOC   ROUTE CONGESTIONS  
 ========== =================== 
  R2C7       1.000              
  R2C12      1.000              
  R3C11      1.000              
  R2C17      1.000              
  R3C9       1.000              
  R10C7      1.000              
  R5C7       1.000              
  R7C15      1.000              
  R8C8       1.000              
  R8C9       1.000              

3.7 Timing Exceptions Report
3.7.1 Setup Analysis Report
Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.2 Hold Analysis Report
Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.3 Recovery Analysis Report
Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.7.4 Removal Analysis Report
Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1
No timing exceptions to report!

3.8 Timing Constraints Report
  SDC Command Type   State   Detail Command  
 ================== ======= ================ 

