A51 MACRO ASSEMBLER  X                                                                    04/18/2021 23:57:52 PAGE     1


MACRO ASSEMBLER A51 V8.00d
OBJECT MODULE PLACED IN x.OBJ
ASSEMBLER INVOKED BY: C:\SiLabs\MCU\IDEfiles\C51\BIN\a51.exe x.asm XR GEN DB EP NOMOD51

LOC  OBJ            LINE     SOURCE

                       1     $nomod51         ;to suppress the pre-defined addresses by keil
                       2     ;$include (C8051F020.INC) ; to declare the device peripherals with it's addresses
                +1     3     ;-----------------------------------------------------------------------------
                +1     4     ;       
                +1     5     ;       
                +1     6     ;
                +1     7     ;
                +1     8     ;       FILE NAME       : C8051F020.INC 
                +1     9     ;       TARGET MCUs     : C8051F020, 'F021, 'F022, 'F023 
                +1    10     ;       DESCRIPTION     : Register/bit definitions for the C8051F02x product family.  
                +1    11     ;
                +1    12     ;       REVISION 1.0    
                +1    13     ;
                +1    14     ;-----------------------------------------------------------------------------
                +1    15     ;REGISTER DEFINITIONS
                +1    16     ;
  0080          +1    17     P0       DATA  080H   ; PORT 0
  0081          +1    18     SP       DATA  081H   ; STACK POINTER
  0082          +1    19     DPL      DATA  082H   ; DATA POINTER - LOW BYTE
  0083          +1    20     DPH      DATA  083H   ; DATA POINTER - HIGH BYTE
  0084          +1    21     P4       DATA  084H   ; PORT 4
  0085          +1    22     P5       DATA  085H   ; PORT 5
  0086          +1    23     P6       DATA  086H   ; PORT 6
  0087          +1    24     PCON     DATA  087H   ; POWER CONTROL
  0088          +1    25     TCON     DATA  088H   ; TIMER CONTROL
  0089          +1    26     TMOD     DATA  089H   ; TIMER MODE
  008A          +1    27     TL0      DATA  08AH   ; TIMER 0 - LOW BYTE
  008B          +1    28     TL1      DATA  08BH   ; TIMER 1 - LOW BYTE
  008C          +1    29     TH0      DATA  08CH   ; TIMER 0 - HIGH BYTE
  008D          +1    30     TH1      DATA  08DH   ; TIMER 1 - HIGH BYTE
  008E          +1    31     CKCON    DATA  08EH   ; CLOCK CONTROL
  008F          +1    32     PSCTL    DATA  08FH   ; PROGRAM STORE R/W CONTROL
  0090          +1    33     P1       DATA  090H   ; PORT 1
  0091          +1    34     TMR3CN   DATA  091H   ; TIMER 3 CONTROL
  0092          +1    35     TMR3RLL  DATA  092H   ; TIMER 3 RELOAD REGISTER - LOW BYTE
  0093          +1    36     TMR3RLH  DATA  093H   ; TIMER 3 RELOAD REGISTER - HIGH BYTE
  0094          +1    37     TMR3L    DATA  094H   ; TIMER 3 - LOW BYTE
  0095          +1    38     TMR3H    DATA  095H   ; TIMER 3 - HIGH BYTE
  0096          +1    39     P7       DATA  096H   ; PORT 7
  0098          +1    40     SCON0    DATA  098H   ; SERIAL PORT 0 CONTROL
  0099          +1    41     SBUF0    DATA  099H   ; SERIAL PORT 0 BUFFER
  009A          +1    42     SPI0CFG  DATA  09AH   ; SERIAL PERIPHERAL INTERFACE 0 CONFIGURATION
  009B          +1    43     SPI0DAT  DATA  09BH   ; SERIAL PERIPHERAL INTERFACE 0 DATA
  009C          +1    44     ADC1     DATA  09CH   ; ADC 1 DATA
  009D          +1    45     SPI0CKR  DATA  09DH   ; SERIAL PERIPHERAL INTERFACE 0 CLOCK RATE CONTROL
  009E          +1    46     CPT0CN   DATA  09EH   ; COMPARATOR 0 CONTROL
  009F          +1    47     CPT1CN   DATA  09FH   ; COMPARATOR 1 CONTROL 
  00A0          +1    48     P2       DATA  0A0H   ; PORT 2
  00A1          +1    49     EMI0TC   DATA  0A1H   ; EMIF TIMING CONTROL
  00A3          +1    50     EMI0CF   DATA  0A3H   ; EXTERNAL MEMORY INTERFACE (EMIF) CONFIGURATION
  00A4          +1    51     P0MDOUT  DATA  0A4H   ; PORT 0 OUTPUT MODE CONFIGURATION
  00A5          +1    52     P1MDOUT  DATA  0A5H   ; PORT 1 OUTPUT MODE CONFIGURATION
  00A6          +1    53     P2MDOUT  DATA  0A6H   ; PORT 2 OUTPUT MODE CONFIGURATION
  00A7          +1    54     P3MDOUT  DATA  0A7H   ; PORT 3 OUTPUT MODE CONFIGURATION
  00A8          +1    55     IE       DATA  0A8H   ; INTERRUPT ENABLE
  00A9          +1    56     SADDR0   DATA  0A9H   ; SERIAL PORT 0 SLAVE ADDRESS
  00AA          +1    57     ADC1CN  DATA  0AAH   ; ADC 1 CONTROL
  00AB          +1    58     ADC1CF   DATA  0ABH   ; ADC 1 ANALOG MUX CONFIGURATION
A51 MACRO ASSEMBLER  X                                                                    04/18/2021 23:57:52 PAGE     2

  00AC          +1    59     AMX1SL   DATA  0ACH   ; ADC 1 ANALOG MUX CHANNEL SELECT
  00AD          +1    60     P3IF     DATA  0ADH   ; PORT 3 EXTERNAL INTERRUPT FLAGS
  00AE          +1    61     SADEN1   DATA  0AEH   ; SERIAL PORT 1 SLAVE ADDRESS MASK
  00AF          +1    62     EMI0CN   DATA  0AFH   ; EXTERNAL MEMORY INTERFACE CONTROL
  00B0          +1    63     P3       DATA  0B0H   ; PORT 3
  00B1          +1    64     OSCXCN   DATA  0B1H   ; EXTERNAL OSCILLATOR CONTROL
  00B2          +1    65     OSCICN   DATA  0B2H   ; INTERNAL OSCILLATOR CONTROL
  00B5          +1    66     P74OUT   DATA  0B5H   ; PORTS 4 - 7 OUTPUT MODE
  00B6          +1    67     FLSCL    DATA  0B6H   ; FLASH MEMORY TIMING PRESCALER
  00B7          +1    68     FLACL    DATA  0B7H   ; FLASH ACESS LIMIT 
  00B8          +1    69     IP       DATA  0B8H   ; INTERRUPT PRIORITY
  00B9          +1    70     SADEN0   DATA  0B9H   ; SERIAL PORT 0 SLAVE ADDRESS MASK
  00BA          +1    71     AMX0CF   DATA  0BAH   ; ADC 0 MUX CONFIGURATION
  00BB          +1    72     AMX0SL   DATA  0BBH   ; ADC 0 MUX CHANNEL SELECTION
  00BC          +1    73     ADC0CF   DATA  0BCH   ; ADC 0 CONFIGURATION
  00BD          +1    74     P1MDIN   DATA  0BDH   ; PORT 1 INPUT MODE
  00BE          +1    75     ADC0L    DATA  0BEH   ; ADC 0 DATA - LOW BYTE
  00BF          +1    76     ADC0H    DATA  0BFH   ; ADC 0 DATA - HIGH BYTE 
  00C0          +1    77     SMB0CN   DATA  0C0H   ; SMBUS 0 CONTROL
  00C1          +1    78     SMB0STA  DATA  0C1H   ; SMBUS 0 STATUS
  00C2          +1    79     SMB0DAT  DATA  0C2H   ; SMBUS 0 DATA 
  00C3          +1    80     SMB0ADR  DATA  0C3H   ; SMBUS 0 SLAVE ADDRESS
  00C4          +1    81     ADC0GTL  DATA  0C4H   ; ADC 0 GREATER-THAN REGISTER - LOW BYTE
  00C5          +1    82     ADC0GTH  DATA  0C5H   ; ADC 0 GREATER-THAN REGISTER - HIGH BYTE
  00C6          +1    83     ADC0LTL  DATA  0C6H   ; ADC 0 LESS-THAN REGISTER - LOW BYTE
  00C7          +1    84     ADC0LTH  DATA  0C7H   ; ADC 0 LESS-THAN REGISTER - HIGH BYTE
  00C8          +1    85     T2CON    DATA  0C8H   ; TIMER 2 CONTROL
  00C9          +1    86     T4CON    DATA  0C9H   ; TIMER 4 CONTROL
  00CA          +1    87     RCAP2L   DATA  0CAH   ; TIMER 2 CAPTURE REGISTER - LOW BYTE
  00CB          +1    88     RCAP2H   DATA  0CBH   ; TIMER 2 CAPTURE REGISTER - HIGH BYTE
  00CC          +1    89     TL2      DATA  0CCH   ; TIMER 2 - LOW BYTE
  00CD          +1    90     TH2      DATA  0CDH   ; TIMER 2 - HIGH BYTE
  00CF          +1    91     SMB0CR   DATA  0CFH   ; SMBUS 0 CLOCK RATE
  00D0          +1    92     PSW      DATA  0D0H   ; PROGRAM STATUS WORD
  00D1          +1    93     REF0CN   DATA  0D1H   ; VOLTAGE REFERENCE 0 CONTROL
  00D2          +1    94     DAC0L    DATA  0D2H   ; DAC 0 REGISTER - LOW BYTE
  00D3          +1    95     DAC0H    DATA  0D3H   ; DAC 0 REGISTER - HIGH BYTE
  00D4          +1    96     DAC0CN   DATA  0D4H   ; DAC 0 CONTROL
  00D5          +1    97     DAC1L    DATA  0D5H   ; DAC 1 REGISTER - LOW BYTE
  00D6          +1    98     DAC1H    DATA  0D6H   ; DAC 1 REGISTER - HIGH BYTE
  00D7          +1    99     DAC1CN   DATA  0D7H   ; DAC 1 CONTROL
  00D8          +1   100     PCA0CN   DATA  0D8H   ; PCA 0 COUNTER CONTROL
  00D9          +1   101     PCA0MD   DATA  0D9H   ; PCA 0 COUNTER MODE
  00DA          +1   102     PCA0CPM0 DATA  0DAH   ; CONTROL REGISTER FOR PCA 0 MODULE 0
  00DB          +1   103     PCA0CPM1 DATA  0DBH   ; CONTROL REGISTER FOR PCA 0 MODULE 1
  00DC          +1   104     PCA0CPM2 DATA  0DCH   ; CONTROL REGISTER FOR PCA 0 MODULE 2
  00DD          +1   105     PCA0CPM3 DATA  0DDH   ; CONTROL REGISTER FOR PCA 0 MODULE 3
  00DE          +1   106     PCA0CPM4 DATA  0DEH   ; CONTROL REGISTER FOR PCA 0 MODULE 4
  00E0          +1   107     ACC      DATA  0E0H   ; ACCUMULATOR
  00E1          +1   108     XBR0     DATA  0E1H   ; DIGITAL CROSSBAR CONFIGURATION REGISTER 0
  00E2          +1   109     XBR1     DATA  0E2H   ; DIGITAL CROSSBAR CONFIGURATION REGISTER 1
  00E3          +1   110     XBR2     DATA  0E3H   ; DIGITAL CROSSBAR CONFIGURATION REGISTER 2
  00E4          +1   111     RCAP4L   DATA  0E4H   ; TIMER 4 CAPTURE REGISTER - LOW BYTE
  00E5          +1   112     RCAP4H   DATA  0E5H   ; TIMER 4 CAPTURE REGISTER - HIGH BYTE
  00E6          +1   113     EIE1     DATA  0E6H   ; EXTERNAL INTERRUPT ENABLE 1
  00E7          +1   114     EIE2     DATA  0E7H   ; EXTERNAL INTERRUPT ENABLE 2
  00E8          +1   115     ADC0CN   DATA  0E8H   ; ADC 0 CONTROL
  00E9          +1   116     PCA0L    DATA  0E9H   ; PCA 0 TIMER - LOW BYTE
  00EA          +1   117     PCA0CPL0 DATA  0EAH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 0 - LOW BYTE
  00EB          +1   118     PCA0CPL1 DATA  0EBH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 1 - LOW BYTE
  00EC          +1   119     PCA0CPL2 DATA  0ECH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 2 - LOW BYTE
  00ED          +1   120     PCA0CPL3 DATA  0EDH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 3 - LOW BYTE
  00EE          +1   121     PCA0CPL4 DATA  0EEH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 4 - LOW BYTE
  00EF          +1   122     RSTSRC   DATA  0EFH   ; RESET SOURCE 
  00F0          +1   123     B        DATA  0F0H   ; B REGISTER
  00F1          +1   124     SCON1    DATA  0F1H   ; SERIAL PORT 1 CONTROL
A51 MACRO ASSEMBLER  X                                                                    04/18/2021 23:57:52 PAGE     3

  00F2          +1   125     SBUF1    DATA  0F2H   ; SERAIL PORT 1 DATA
  00F3          +1   126     SADDR1   DATA  0F3H   ; SERAIL PORT 1 
  00F4          +1   127     TL4      DATA  0F4H   ; TIMER 4 DATA - LOW BYTE
  00F5          +1   128     TH4      DATA  0F5H   ; TIMER 4 DATA - HIGH BYTE
  00F6          +1   129     EIP1     DATA  0F6H   ; EXTERNAL INTERRUPT PRIORITY REGISTER 1
  00F7          +1   130     EIP2     DATA  0F7H   ; EXTERNAL INTERRUPT PRIORITY REGISTER 2
  00F8          +1   131     SPI0CN   DATA  0F8H   ; SERIAL PERIPHERAL INTERFACE 0 CONTROL 
  00F9          +1   132     PCA0H    DATA  0F9H   ; PCA 0 TIMER - HIGH BYTE
  00FA          +1   133     PCA0CPH0 DATA  0FAH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 0 - HIGH BYTE
  00FB          +1   134     PCA0CPH1 DATA  0FBH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 1 - HIGH BYTE
  00FC          +1   135     PCA0CPH2 DATA  0FCH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 2 - HIGH BYTE
  00FD          +1   136     PCA0CPH3 DATA  0FDH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 3 - HIGH BYTE
  00FE          +1   137     PCA0CPH4 DATA  0FEH   ; CAPTURE/COMPARE REGISTER FOR PCA 0 MODULE 4 - HIGH BYTE
  00FF          +1   138     WDTCN    DATA  0FFH   ; WATCHDOG TIMER CONTROL 
                +1   139     ;
                +1   140     ;------------------------------------------------------------------------------
                +1   141     ;BIT DEFINITIONS
                +1   142     ;
                +1   143     ; TCON 88H
  0088          +1   144     IT0      BIT   TCON.0 ; EXT. INTERRUPT 0 TYPE
  0089          +1   145     IE0      BIT   TCON.1 ; EXT. INTERRUPT 0 EDGE FLAG
  008A          +1   146     IT1      BIT   TCON.2 ; EXT. INTERRUPT 1 TYPE
  008B          +1   147     IE1      BIT   TCON.3 ; EXT. INTERRUPT 1 EDGE FLAG
  008C          +1   148     TR0      BIT   TCON.4 ; TIMER 0 ON/OFF CONTROL
  008D          +1   149     TF0      BIT   TCON.5 ; TIMER 0 OVERFLOW FLAG
  008E          +1   150     TR1      BIT   TCON.6 ; TIMER 1 ON/OFF CONTROL
  008F          +1   151     TF1      BIT   TCON.7 ; TIMER 1 OVERFLOW FLAG
                +1   152     ;
                +1   153     ; SCON0 98H
  0098          +1   154     RI       BIT   SCON0.0 ; RECEIVE INTERRUPT FLAG
  0099          +1   155     TI       BIT   SCON0.1 ; TRANSMIT INTERRUPT FLAG
  009A          +1   156     RB8      BIT   SCON0.2 ; RECEIVE BIT 8
  009B          +1   157     TB8      BIT   SCON0.3 ; TRANSMIT BIT 8
  009C          +1   158     REN      BIT   SCON0.4 ; RECEIVE ENABLE
  009D          +1   159     SM2      BIT   SCON0.5 ; MULTIPROCESSOR COMMUNICATION ENABLE
  009E          +1   160     SM1      BIT   SCON0.6 ; SERIAL MODE CONTROL BIT 1
  009F          +1   161     SM0      BIT   SCON0.7 ; SERIAL MODE CONTROL BIT 0
                +1   162     ; 
                +1   163     ; IE A8H
  00A8          +1   164     EX0      BIT   IE.0   ; EXTERNAL INTERRUPT 0 ENABLE
  00A9          +1   165     ET0      BIT   IE.1   ; TIMER 0 INTERRUPT ENABLE
  00AA          +1   166     EX1      BIT   IE.2   ; EXTERNAL INTERRUPT 1 ENABLE
  00AB          +1   167     ET1      BIT   IE.3   ; TIMER 1 INTERRUPT ENABLE
  00AC          +1   168     ES       BIT   IE.4   ; SERIAL PORT INTERRUPT ENABLE
  00AD          +1   169     ET2      BIT   IE.5   ; TIMER 2 INTERRUPT ENABLE
  00AF          +1   170     EA       BIT   IE.7   ; GLOBAL INTERRUPT ENABLE
                +1   171     ;
                +1   172     ; IP B8H
  00B8          +1   173     PX0      BIT   IP.0   ; EXTERNAL INTERRUPT 0 PRIORITY
  00B9          +1   174     PT0      BIT   IP.1   ; TIMER 0 PRIORITY
  00BA          +1   175     PX1      BIT   IP.2   ; EXTERNAL INTERRUPT 1 PRIORITY
  00BB          +1   176     PT1      BIT   IP.3   ; TIMER 1 PRIORITY
  00BC          +1   177     PS       BIT   IP.4   ; SERIAL PORT PRIORITY
  00BD          +1   178     PT2      BIT   IP.5   ; TIMER 2 PRIORITY
                +1   179     ;
                +1   180     ; SMB0CN C0H
  00C0          +1   181     SMBTOE   BIT   SMB0CN.0 ; SMBUS 0 TIMEOUT ENABLE
  00C1          +1   182     SMBFTE   BIT   SMB0CN.1 ; SMBUS 0 FREE TIMER ENABLE
  00C2          +1   183     AA       BIT   SMB0CN.2 ; SMBUS 0 ASSERT/ACKNOWLEDGE FLAG
  00C3          +1   184     SI       BIT   SMB0CN.3 ; SMBUS 0 INTERRUPT PENDING FLAG
  00C4          +1   185     STO      BIT   SMB0CN.4 ; SMBUS 0 STOP FLAG
  00C5          +1   186     STA      BIT   SMB0CN.5 ; SMBUS 0 START FLAG
  00C6          +1   187     ENSMB    BIT   SMB0CN.6 ; SMBUS 0 ENABLE 
                +1   188     ;
                +1   189     ; T2CON C8H
  00C8          +1   190     CPRL2    BIT   T2CON.0 ; CAPTURE OR RELOAD SELECT
A51 MACRO ASSEMBLER  X                                                                    04/18/2021 23:57:52 PAGE     4

  00C9          +1   191     CT2      BIT   T2CON.1 ; TIMER OR COUNTER SELECT
  00CA          +1   192     TR2      BIT   T2CON.2 ; TIMER 2 ON/OFF CONTROL
  00CB          +1   193     EXEN2    BIT   T2CON.3 ; TIMER 2 EXTERNAL ENABLE FLAG
  00CC          +1   194     TCLK     BIT   T2CON.4 ; TRANSMIT CLOCK FLAG
  00CD          +1   195     RCLK     BIT   T2CON.5 ; RECEIVE CLOCK FLAG
  00CE          +1   196     EXF2     BIT   T2CON.6 ; EXTERNAL FLAG
  00CF          +1   197     TF2      BIT   T2CON.7 ; TIMER 2 OVERFLOW FLAG
                +1   198     ;
                +1   199     ; PSW D0H
  00D0          +1   200     P        BIT   PSW.0  ; ACCUMULATOR PARITY FLAG
  00D1          +1   201     F1       BIT   PSW.1  ; USER FLAG 1
  00D2          +1   202     OV       BIT   PSW.2  ; OVERFLOW FLAG
  00D3          +1   203     RS0      BIT   PSW.3  ; REGISTER BANK SELECT 0
  00D4          +1   204     RS1      BIT   PSW.4  ; REGISTER BANK SELECT 1
  00D5          +1   205     F0       BIT   PSW.5  ; USER FLAG 0
  00D6          +1   206     AC       BIT   PSW.6  ; AUXILIARY CARRY FLAG
  00D7          +1   207     CY       BIT   PSW.7  ; CARRY FLAG
                +1   208     ;
                +1   209     ; PCA0CN D8H
  00D8          +1   210     CCF0     BIT   PCA0CN.0 ; PCA 0 MODULE 0 INTERRUPT FLAG
  00D9          +1   211     CCF1     BIT   PCA0CN.1 ; PCA 0 MODULE 1 INTERRUPT FLAG
  00DA          +1   212     CCF2     BIT   PCA0CN.2 ; PCA 0 MODULE 2 INTERRUPT FLAG
  00DB          +1   213     CCF3     BIT   PCA0CN.3 ; PCA 0 MODULE 3 INTERRUPT FLAG
  00DC          +1   214     CCF4     BIT   PCA0CN.4 ; PCA 0 MODULE 4 INTERRUPT FLAG
  00DE          +1   215     CR       BIT   PCA0CN.6 ; PCA 0 COUNTER RUN CONTROL BIT
  00DF          +1   216     CF       BIT   PCA0CN.7 ; PCA 0 COUNTER OVERFLOW FLAG
                +1   217     ;
                +1   218     ; ADC0CN E8H
  00E8          +1   219     AD0LJST  BIT   ADC0CN.0 ; ADC 0 RIGHT JUSTIFY DATA BIT
  00E9          +1   220     AD0WINT  BIT   ADC0CN.1 ; ADC 0 WINDOW COMPARE INTERRUPT FLAG
  00EA          +1   221     AD0STM0  BIT   ADC0CN.2 ; ADC 0 START OF CONVERSION MODE BIT 0
  00EB          +1   222     AD0STM1  BIT   ADC0CN.3 ; ADC 0 START OF CONVERSION MODE BIT 1
  00EC          +1   223     AD0BUSY  BIT   ADC0CN.4 ; ADC 0 BUSY FLAG
  00ED          +1   224     AD0INT   BIT   ADC0CN.5 ; ADC 0 CONVERISION COMPLETE INTERRUPT FLAG 
  00EE          +1   225     AD0TM    BIT   ADC0CN.6 ; ADC 0 TRACK MODE
  00EF          +1   226     AD0EN    BIT   ADC0CN.7 ; ADC 0 ENABLE
                +1   227     ;
                +1   228     ; SPI0CN F8H
  00F8          +1   229     SPIEN    BIT   SPI0CN.0 ; SPI 0 SPI ENABLE
  00F9          +1   230     MSTEN    BIT   SPI0CN.1 ; SPI 0 MASTER ENABLE
  00FA          +1   231     SLVSEL   BIT   SPI0CN.2 ; SPI 0 SLAVE SELECT
  00FB          +1   232     TXBSY    BIT   SPI0CN.3 ; SPI 0 TX BUSY FLAG
  00FC          +1   233     RXOVRN   BIT   SPI0CN.4 ; SPI 0 RX OVERRUN FLAG
  00FD          +1   234     MODF     BIT   SPI0CN.5 ; SPI 0 MODE FAULT FLAG
  00FE          +1   235     WCOL     BIT   SPI0CN.6 ; SPI 0 WRITE COLLISION FLAG
  00FF          +1   236     SPIF     BIT   SPI0CN.7 ; SPI 0 INTERRUPT FLAG
0000                 237     ORG 0H                                     ; to start writing the code from the base 0
                     238     
                     239     
                     240     ;diable the watch dog
0000 75FFDE          241     MOV WDTCN,#11011110B ;0DEH
0003 75FFAD          242     MOV WDTCN,#10101101B ;0ADH
                     243     
                     244     ; config of clock
0006 75B214          245     MOV OSCICN , #14H ; 2MH clock
                     246     ;config cross bar
0009 75E100          247     MOV XBR0 , #00H
000C 75E200          248     MOV XBR1 , #00H
000F 75E340          249     MOV XBR2 , #040H  ; Cross bar enabled , weak Pull-up enabled 
                     250     
                     251     ;config,setup
0012 75A400          252     MOV P0MDOUT, #00h
0015 75A601          253     MOV P2MDOUT, #01h
0018 75A5FF          254     MOV P1MDOUT, #0FFh
001B 75A7FF          255     MOV P3MDOUT, #0FFh
                     256     
A51 MACRO ASSEMBLER  X                                                                    04/18/2021 23:57:52 PAGE     5

001E                 257     MAIN:
001E 900400          258       MOV DPTR, #400h
                     259     
0021                 260             LOOP10:
0021 7E00            261         MOV R6, #0
0023                 262       LOOP20:
0023 7C00            263                     MOV R4, #0
                     264     
0025 E4              265         CLR A
0026 93              266         MOVC A, @A+DPTR
0027 2C              267         ADD A, R4
0028 F590            268         MOV P1, A
                     269     
002A 1139            270         ACALL DELAY
002C 0C              271         INC R4
                     272     
002D BC0AF3          273         CJNE R4, #10, LOOP20
0030 0E              274         INC R6
                     275     
0031 E4              276         CLR A
0032 93              277         MOVC A, @A+DPTR
0033 2E              278         ADD A, R6
0034 F5B0            279         MOV P3, A
                     280     
0036 BE0AE8          281         CJNE R6, #10, LOOP10
                     282     
                     283     
0039                 284     DELAY :
0039 7A05            285             MOV R2,#5
003B 79C8            286             LOOP3:MOV R1,#200
003D 78C6            287             LOOP2:MOV R0,#198
003F D8FE            288             LOOP1:DJNZ R0,LOOP1
0041 D9FA            289             DJNZ R1,LOOP2
0043 DAF6            290             DJNZ R2,LOOP3
0045 22              291             RET
                     292     
0400                 293     ORG 400H
0400 3F065B4F        294     DB 3FH,06H,5BH,4FH,66H,6DH,7DH,07H,7FH,6FH
0404 666D7D07                
0408 7F6F                    
                     295     END
A51 MACRO ASSEMBLER  X                                                                    04/18/2021 23:57:52 PAGE     6

XREF SYMBOL TABLE LISTING
---- ------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES / REFERENCES

AA . . . . . . . .  B ADDR   00C0H.2 A      183#
AC . . . . . . . .  B ADDR   00D0H.6 A      206#
ACC. . . . . . . .  D ADDR   00E0H   A      107#
AD0BUSY. . . . . .  B ADDR   00E8H.4 A      223#
AD0EN. . . . . . .  B ADDR   00E8H.7 A      226#
AD0INT . . . . . .  B ADDR   00E8H.5 A      224#
AD0LJST. . . . . .  B ADDR   00E8H.0 A      219#
AD0STM0. . . . . .  B ADDR   00E8H.2 A      221#
AD0STM1. . . . . .  B ADDR   00E8H.3 A      222#
AD0TM. . . . . . .  B ADDR   00E8H.6 A      225#
AD0WINT. . . . . .  B ADDR   00E8H.1 A      220#
ADC0CF . . . . . .  D ADDR   00BCH   A      73#
ADC0CN . . . . . .  D ADDR   00E8H   A      115# 219 220 221 222 223 224 225 226
ADC0GTH. . . . . .  D ADDR   00C5H   A      82#
ADC0GTL. . . . . .  D ADDR   00C4H   A      81#
ADC0H. . . . . . .  D ADDR   00BFH   A      76#
ADC0L. . . . . . .  D ADDR   00BEH   A      75#
ADC0LTH. . . . . .  D ADDR   00C7H   A      84#
ADC0LTL. . . . . .  D ADDR   00C6H   A      83#
ADC1 . . . . . . .  D ADDR   009CH   A      44#
ADC1CF . . . . . .  D ADDR   00ABH   A      58#
ADC1CN . . . . . .  D ADDR   00AAH   A      57#
AMX0CF . . . . . .  D ADDR   00BAH   A      71#
AMX0SL . . . . . .  D ADDR   00BBH   A      72#
AMX1SL . . . . . .  D ADDR   00ACH   A      59#
B. . . . . . . . .  D ADDR   00F0H   A      123#
CCF0 . . . . . . .  B ADDR   00D8H.0 A      210#
CCF1 . . . . . . .  B ADDR   00D8H.1 A      211#
CCF2 . . . . . . .  B ADDR   00D8H.2 A      212#
CCF3 . . . . . . .  B ADDR   00D8H.3 A      213#
CCF4 . . . . . . .  B ADDR   00D8H.4 A      214#
CF . . . . . . . .  B ADDR   00D8H.7 A      216#
CKCON. . . . . . .  D ADDR   008EH   A      31#
CPRL2. . . . . . .  B ADDR   00C8H.0 A      190#
CPT0CN . . . . . .  D ADDR   009EH   A      46#
CPT1CN . . . . . .  D ADDR   009FH   A      47#
CR . . . . . . . .  B ADDR   00D8H.6 A      215#
CT2. . . . . . . .  B ADDR   00C8H.1 A      191#
CY . . . . . . . .  B ADDR   00D0H.7 A      207#
DAC0CN . . . . . .  D ADDR   00D4H   A      96#
DAC0H. . . . . . .  D ADDR   00D3H   A      95#
DAC0L. . . . . . .  D ADDR   00D2H   A      94#
DAC1CN . . . . . .  D ADDR   00D7H   A      99#
DAC1H. . . . . . .  D ADDR   00D6H   A      98#
DAC1L. . . . . . .  D ADDR   00D5H   A      97#
DELAY. . . . . . .  C ADDR   0039H   A      270 284#
DPH. . . . . . . .  D ADDR   0083H   A      20#
DPL. . . . . . . .  D ADDR   0082H   A      19#
EA . . . . . . . .  B ADDR   00A8H.7 A      170#
EIE1 . . . . . . .  D ADDR   00E6H   A      113#
EIE2 . . . . . . .  D ADDR   00E7H   A      114#
EIP1 . . . . . . .  D ADDR   00F6H   A      129#
EIP2 . . . . . . .  D ADDR   00F7H   A      130#
EMI0CF . . . . . .  D ADDR   00A3H   A      50#
EMI0CN . . . . . .  D ADDR   00AFH   A      62#
EMI0TC . . . . . .  D ADDR   00A1H   A      49#
ENSMB. . . . . . .  B ADDR   00C0H.6 A      187#
ES . . . . . . . .  B ADDR   00A8H.4 A      168#
ET0. . . . . . . .  B ADDR   00A8H.1 A      165#
ET1. . . . . . . .  B ADDR   00A8H.3 A      167#
A51 MACRO ASSEMBLER  X                                                                    04/18/2021 23:57:52 PAGE     7

ET2. . . . . . . .  B ADDR   00A8H.5 A      169#
EX0. . . . . . . .  B ADDR   00A8H.0 A      164#
EX1. . . . . . . .  B ADDR   00A8H.2 A      166#
EXEN2. . . . . . .  B ADDR   00C8H.3 A      193#
EXF2 . . . . . . .  B ADDR   00C8H.6 A      196#
F0 . . . . . . . .  B ADDR   00D0H.5 A      205#
F1 . . . . . . . .  B ADDR   00D0H.1 A      201#
FLACL. . . . . . .  D ADDR   00B7H   A      68#
FLSCL. . . . . . .  D ADDR   00B6H   A      67#
IE . . . . . . . .  D ADDR   00A8H   A      55# 164 165 166 167 168 169 170
IE0. . . . . . . .  B ADDR   0088H.1 A      145#
IE1. . . . . . . .  B ADDR   0088H.3 A      147#
IP . . . . . . . .  D ADDR   00B8H   A      69# 173 174 175 176 177 178
IT0. . . . . . . .  B ADDR   0088H.0 A      144#
IT1. . . . . . . .  B ADDR   0088H.2 A      146#
LOOP1. . . . . . .  C ADDR   003FH   A      288# 288
LOOP10 . . . . . .  C ADDR   0021H   A      260# 281
LOOP2. . . . . . .  C ADDR   003DH   A      287# 289
LOOP20 . . . . . .  C ADDR   0023H   A      262# 273
LOOP3. . . . . . .  C ADDR   003BH   A      286# 290
MAIN . . . . . . .  C ADDR   001EH   A      257#
MODF . . . . . . .  B ADDR   00F8H.5 A      234#
MSTEN. . . . . . .  B ADDR   00F8H.1 A      230#
OSCICN . . . . . .  D ADDR   00B2H   A      65# 245
OSCXCN . . . . . .  D ADDR   00B1H   A      64#
OV . . . . . . . .  B ADDR   00D0H.2 A      202#
P. . . . . . . . .  B ADDR   00D0H.0 A      200#
P0 . . . . . . . .  D ADDR   0080H   A      17#
P0MDOUT. . . . . .  D ADDR   00A4H   A      51# 252
P1 . . . . . . . .  D ADDR   0090H   A      33# 268
P1MDIN . . . . . .  D ADDR   00BDH   A      74#
P1MDOUT. . . . . .  D ADDR   00A5H   A      52# 254
P2 . . . . . . . .  D ADDR   00A0H   A      48#
P2MDOUT. . . . . .  D ADDR   00A6H   A      53# 253
P3 . . . . . . . .  D ADDR   00B0H   A      63# 279
P3IF . . . . . . .  D ADDR   00ADH   A      60#
P3MDOUT. . . . . .  D ADDR   00A7H   A      54# 255
P4 . . . . . . . .  D ADDR   0084H   A      21#
P5 . . . . . . . .  D ADDR   0085H   A      22#
P6 . . . . . . . .  D ADDR   0086H   A      23#
P7 . . . . . . . .  D ADDR   0096H   A      39#
P74OUT . . . . . .  D ADDR   00B5H   A      66#
PCA0CN . . . . . .  D ADDR   00D8H   A      100# 210 211 212 213 214 215 216
PCA0CPH0 . . . . .  D ADDR   00FAH   A      133#
PCA0CPH1 . . . . .  D ADDR   00FBH   A      134#
PCA0CPH2 . . . . .  D ADDR   00FCH   A      135#
PCA0CPH3 . . . . .  D ADDR   00FDH   A      136#
PCA0CPH4 . . . . .  D ADDR   00FEH   A      137#
PCA0CPL0 . . . . .  D ADDR   00EAH   A      117#
PCA0CPL1 . . . . .  D ADDR   00EBH   A      118#
PCA0CPL2 . . . . .  D ADDR   00ECH   A      119#
PCA0CPL3 . . . . .  D ADDR   00EDH   A      120#
PCA0CPL4 . . . . .  D ADDR   00EEH   A      121#
PCA0CPM0 . . . . .  D ADDR   00DAH   A      102#
PCA0CPM1 . . . . .  D ADDR   00DBH   A      103#
PCA0CPM2 . . . . .  D ADDR   00DCH   A      104#
PCA0CPM3 . . . . .  D ADDR   00DDH   A      105#
PCA0CPM4 . . . . .  D ADDR   00DEH   A      106#
PCA0H. . . . . . .  D ADDR   00F9H   A      132#
PCA0L. . . . . . .  D ADDR   00E9H   A      116#
PCA0MD . . . . . .  D ADDR   00D9H   A      101#
PCON . . . . . . .  D ADDR   0087H   A      24#
PS . . . . . . . .  B ADDR   00B8H.4 A      177#
PSCTL. . . . . . .  D ADDR   008FH   A      32#
PSW. . . . . . . .  D ADDR   00D0H   A      92# 200 201 202 203 204 205 206 207
PT0. . . . . . . .  B ADDR   00B8H.1 A      174#
A51 MACRO ASSEMBLER  X                                                                    04/18/2021 23:57:52 PAGE     8

PT1. . . . . . . .  B ADDR   00B8H.3 A      176#
PT2. . . . . . . .  B ADDR   00B8H.5 A      178#
PX0. . . . . . . .  B ADDR   00B8H.0 A      173#
PX1. . . . . . . .  B ADDR   00B8H.2 A      175#
RB8. . . . . . . .  B ADDR   0098H.2 A      156#
RCAP2H . . . . . .  D ADDR   00CBH   A      88#
RCAP2L . . . . . .  D ADDR   00CAH   A      87#
RCAP4H . . . . . .  D ADDR   00E5H   A      112#
RCAP4L . . . . . .  D ADDR   00E4H   A      111#
RCLK . . . . . . .  B ADDR   00C8H.5 A      195#
REF0CN . . . . . .  D ADDR   00D1H   A      93#
REN. . . . . . . .  B ADDR   0098H.4 A      158#
RI . . . . . . . .  B ADDR   0098H.0 A      154#
RS0. . . . . . . .  B ADDR   00D0H.3 A      203#
RS1. . . . . . . .  B ADDR   00D0H.4 A      204#
RSTSRC . . . . . .  D ADDR   00EFH   A      122#
RXOVRN . . . . . .  B ADDR   00F8H.4 A      233#
SADDR0 . . . . . .  D ADDR   00A9H   A      56#
SADDR1 . . . . . .  D ADDR   00F3H   A      126#
SADEN0 . . . . . .  D ADDR   00B9H   A      70#
SADEN1 . . . . . .  D ADDR   00AEH   A      61#
SBUF0. . . . . . .  D ADDR   0099H   A      41#
SBUF1. . . . . . .  D ADDR   00F2H   A      125#
SCON0. . . . . . .  D ADDR   0098H   A      40# 154 155 156 157 158 159 160 161
SCON1. . . . . . .  D ADDR   00F1H   A      124#
SI . . . . . . . .  B ADDR   00C0H.3 A      184#
SLVSEL . . . . . .  B ADDR   00F8H.2 A      231#
SM0. . . . . . . .  B ADDR   0098H.7 A      161#
SM1. . . . . . . .  B ADDR   0098H.6 A      160#
SM2. . . . . . . .  B ADDR   0098H.5 A      159#
SMB0ADR. . . . . .  D ADDR   00C3H   A      80#
SMB0CN . . . . . .  D ADDR   00C0H   A      77# 181 182 183 184 185 186 187
SMB0CR . . . . . .  D ADDR   00CFH   A      91#
SMB0DAT. . . . . .  D ADDR   00C2H   A      79#
SMB0STA. . . . . .  D ADDR   00C1H   A      78#
SMBFTE . . . . . .  B ADDR   00C0H.1 A      182#
SMBTOE . . . . . .  B ADDR   00C0H.0 A      181#
SP . . . . . . . .  D ADDR   0081H   A      18#
SPI0CFG. . . . . .  D ADDR   009AH   A      42#
SPI0CKR. . . . . .  D ADDR   009DH   A      45#
SPI0CN . . . . . .  D ADDR   00F8H   A      131# 229 230 231 232 233 234 235 236
SPI0DAT. . . . . .  D ADDR   009BH   A      43#
SPIEN. . . . . . .  B ADDR   00F8H.0 A      229#
SPIF . . . . . . .  B ADDR   00F8H.7 A      236#
STA. . . . . . . .  B ADDR   00C0H.5 A      186#
STO. . . . . . . .  B ADDR   00C0H.4 A      185#
T2CON. . . . . . .  D ADDR   00C8H   A      85# 190 191 192 193 194 195 196 197
T4CON. . . . . . .  D ADDR   00C9H   A      86#
TB8. . . . . . . .  B ADDR   0098H.3 A      157#
TCLK . . . . . . .  B ADDR   00C8H.4 A      194#
TCON . . . . . . .  D ADDR   0088H   A      25# 144 145 146 147 148 149 150 151
TF0. . . . . . . .  B ADDR   0088H.5 A      149#
TF1. . . . . . . .  B ADDR   0088H.7 A      151#
TF2. . . . . . . .  B ADDR   00C8H.7 A      197#
TH0. . . . . . . .  D ADDR   008CH   A      29#
TH1. . . . . . . .  D ADDR   008DH   A      30#
TH2. . . . . . . .  D ADDR   00CDH   A      90#
TH4. . . . . . . .  D ADDR   00F5H   A      128#
TI . . . . . . . .  B ADDR   0098H.1 A      155#
TL0. . . . . . . .  D ADDR   008AH   A      27#
TL1. . . . . . . .  D ADDR   008BH   A      28#
TL2. . . . . . . .  D ADDR   00CCH   A      89#
TL4. . . . . . . .  D ADDR   00F4H   A      127#
TMOD . . . . . . .  D ADDR   0089H   A      26#
TMR3CN . . . . . .  D ADDR   0091H   A      34#
TMR3H. . . . . . .  D ADDR   0095H   A      38#
A51 MACRO ASSEMBLER  X                                                                    04/18/2021 23:57:52 PAGE     9

TMR3L. . . . . . .  D ADDR   0094H   A      37#
TMR3RLH. . . . . .  D ADDR   0093H   A      36#
TMR3RLL. . . . . .  D ADDR   0092H   A      35#
TR0. . . . . . . .  B ADDR   0088H.4 A      148#
TR1. . . . . . . .  B ADDR   0088H.6 A      150#
TR2. . . . . . . .  B ADDR   00C8H.2 A      192#
TXBSY. . . . . . .  B ADDR   00F8H.3 A      232#
WCOL . . . . . . .  B ADDR   00F8H.6 A      235#
WDTCN. . . . . . .  D ADDR   00FFH   A      138# 241 242
XBR0 . . . . . . .  D ADDR   00E1H   A      108# 247
XBR1 . . . . . . .  D ADDR   00E2H   A      109# 248
XBR2 . . . . . . .  D ADDR   00E3H   A      110# 249


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
