INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 00:39:04 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 buffer17/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer16/outs_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.900ns (23.682%)  route 2.900ns (76.318%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=536, unset)          0.508     0.508    buffer17/clk
    SLICE_X5Y117         FDRE                                         r  buffer17/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer17/outs_reg[2]/Q
                         net (fo=3, routed)           0.306     1.030    buffer17/buffer17_outs[2]
    SLICE_X6Y117         LUT2 (Prop_lut2_I0_O)        0.043     1.073 r  buffer17/result0_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.073    cmpi1/S[0]
    SLICE_X6Y117         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.261     1.334 r  cmpi1/result0_carry/CO[2]
                         net (fo=12, routed)          0.476     1.809    init0/control/dataReg_reg[0]_0[0]
    SLICE_X5Y123         LUT3 (Prop_lut3_I2_O)        0.122     1.931 r  init0/control/transmitValue_i_4__5/O
                         net (fo=2, routed)           0.364     2.295    init0/control/transmitValue_i_4__5_n_0
    SLICE_X2Y124         LUT5 (Prop_lut5_I0_O)        0.043     2.338 f  init0/control/transmitValue_i_2__10/O
                         net (fo=4, routed)           0.325     2.663    init0/control/transmitValue_i_2__10_n_0
    SLICE_X2Y125         LUT6 (Prop_lut6_I5_O)        0.043     2.706 f  init0/control/transmitValue_i_2__8/O
                         net (fo=3, routed)           0.271     2.977    init0/control/transmitValue_reg_2
    SLICE_X4Y124         LUT4 (Prop_lut4_I0_O)        0.043     3.020 f  init0/control/transmitValue_i_11/O
                         net (fo=2, routed)           0.335     3.355    fork16/control/generateBlocks[5].regblock/transmitValue_i_3__1
    SLICE_X4Y121         LUT6 (Prop_lut6_I0_O)        0.043     3.398 f  fork16/control/generateBlocks[5].regblock/transmitValue_i_6/O
                         net (fo=2, routed)           0.195     3.593    fork15/control/generateBlocks[1].regblock/transmitValue_reg_10
    SLICE_X5Y121         LUT6 (Prop_lut6_I3_O)        0.043     3.636 r  fork15/control/generateBlocks[1].regblock/transmitValue_i_3__1/O
                         net (fo=13, routed)          0.293     3.930    fork15/control/generateBlocks[1].regblock/transmitValue_reg_3
    SLICE_X5Y123         LUT4 (Prop_lut4_I3_O)        0.043     3.973 r  fork15/control/generateBlocks[1].regblock/outs[5]_i_1/O
                         net (fo=7, routed)           0.336     4.308    buffer16/outs_reg[5]_2[0]
    SLICE_X5Y123         FDRE                                         r  buffer16/outs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=536, unset)          0.483     5.183    buffer16/clk
    SLICE_X5Y123         FDRE                                         r  buffer16/outs_reg[4]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X5Y123         FDRE (Setup_fdre_C_CE)      -0.194     4.953    buffer16/outs_reg[4]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  0.645    




