\doxysubsubsubsection{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}
\hypertarget{group___configuration__section__for___c_m_s_i_s}{}\label{group___configuration__section__for___c_m_s_i_s}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~0x0001
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~0x0001
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~0x0001
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~0x0001
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~0x0001
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~0x0001
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~0x0001
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~0x0001
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~0x0001
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~0x0001
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~0x0001
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~0x0001
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~0x0001
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~0x0001
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~1
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}\label{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_CM4\_REV@{\_\_CM4\_REV}}
\index{\_\_CM4\_REV@{\_\_CM4\_REV}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_CM4\_REV}{\_\_CM4\_REV}\hspace{0.1cm}{\footnotesize\ttfamily [1/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM4\+\_\+\+REV~0x0001}



Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. 

Core revision r0p1 ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}\label{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_CM4\_REV@{\_\_CM4\_REV}}
\index{\_\_CM4\_REV@{\_\_CM4\_REV}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_CM4\_REV}{\_\_CM4\_REV}\hspace{0.1cm}{\footnotesize\ttfamily [2/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM4\+\_\+\+REV~0x0001}



Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. 

Core revision r0p1 ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}\label{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_CM4\_REV@{\_\_CM4\_REV}}
\index{\_\_CM4\_REV@{\_\_CM4\_REV}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_CM4\_REV}{\_\_CM4\_REV}\hspace{0.1cm}{\footnotesize\ttfamily [3/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM4\+\_\+\+REV~0x0001}



Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. 

Core revision r0p1 ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}\label{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_CM4\_REV@{\_\_CM4\_REV}}
\index{\_\_CM4\_REV@{\_\_CM4\_REV}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_CM4\_REV}{\_\_CM4\_REV}\hspace{0.1cm}{\footnotesize\ttfamily [4/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM4\+\_\+\+REV~0x0001}



Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. 

Core revision r0p1 ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}\label{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_CM4\_REV@{\_\_CM4\_REV}}
\index{\_\_CM4\_REV@{\_\_CM4\_REV}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_CM4\_REV}{\_\_CM4\_REV}\hspace{0.1cm}{\footnotesize\ttfamily [5/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM4\+\_\+\+REV~0x0001}



Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. 

Core revision r0p1 ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}\label{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_CM4\_REV@{\_\_CM4\_REV}}
\index{\_\_CM4\_REV@{\_\_CM4\_REV}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_CM4\_REV}{\_\_CM4\_REV}\hspace{0.1cm}{\footnotesize\ttfamily [6/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM4\+\_\+\+REV~0x0001}



Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. 

Core revision r0p1 ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}\label{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_CM4\_REV@{\_\_CM4\_REV}}
\index{\_\_CM4\_REV@{\_\_CM4\_REV}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_CM4\_REV}{\_\_CM4\_REV}\hspace{0.1cm}{\footnotesize\ttfamily [7/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM4\+\_\+\+REV~0x0001}



Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. 

Core revision r0p1 ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}\label{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_CM4\_REV@{\_\_CM4\_REV}}
\index{\_\_CM4\_REV@{\_\_CM4\_REV}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_CM4\_REV}{\_\_CM4\_REV}\hspace{0.1cm}{\footnotesize\ttfamily [8/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM4\+\_\+\+REV~0x0001}



Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. 

Core revision r0p1 ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}\label{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_CM4\_REV@{\_\_CM4\_REV}}
\index{\_\_CM4\_REV@{\_\_CM4\_REV}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_CM4\_REV}{\_\_CM4\_REV}\hspace{0.1cm}{\footnotesize\ttfamily [9/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM4\+\_\+\+REV~0x0001}



Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. 

Core revision r0p1 ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}\label{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_CM4\_REV@{\_\_CM4\_REV}}
\index{\_\_CM4\_REV@{\_\_CM4\_REV}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_CM4\_REV}{\_\_CM4\_REV}\hspace{0.1cm}{\footnotesize\ttfamily [10/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM4\+\_\+\+REV~0x0001}



Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. 

Core revision r0p1 ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}\label{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_CM4\_REV@{\_\_CM4\_REV}}
\index{\_\_CM4\_REV@{\_\_CM4\_REV}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_CM4\_REV}{\_\_CM4\_REV}\hspace{0.1cm}{\footnotesize\ttfamily [11/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM4\+\_\+\+REV~0x0001}



Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. 

Core revision r0p1 ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}\label{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_CM4\_REV@{\_\_CM4\_REV}}
\index{\_\_CM4\_REV@{\_\_CM4\_REV}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_CM4\_REV}{\_\_CM4\_REV}\hspace{0.1cm}{\footnotesize\ttfamily [12/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM4\+\_\+\+REV~0x0001}



Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. 

Core revision r0p1 ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}\label{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_CM4\_REV@{\_\_CM4\_REV}}
\index{\_\_CM4\_REV@{\_\_CM4\_REV}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_CM4\_REV}{\_\_CM4\_REV}\hspace{0.1cm}{\footnotesize\ttfamily [13/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM4\+\_\+\+REV~0x0001}



Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. 

Core revision r0p1 ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}\label{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_CM4\_REV@{\_\_CM4\_REV}}
\index{\_\_CM4\_REV@{\_\_CM4\_REV}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_CM4\_REV}{\_\_CM4\_REV}\hspace{0.1cm}{\footnotesize\ttfamily [14/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CM4\+\_\+\+REV~0x0001}



Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. 

Core revision r0p1 ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}\label{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}}
\index{\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_FPU\_PRESENT}{\_\_FPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [1/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT~1}

STM32\+F301x6/\+STM32\+F301x8 devices provide an FPU

STM32\+F302x6/\+STM32\+F302x8 devices provide an FPU

STM32\+F302x\+B/\+STM32\+F302xC devices provide an FPU

STM32\+F302xE devices provide an FPU

STM32\+F303x6/\+STM32\+F303x8 devices provide an FPU

STM32\+F303x\+B/\+STM32\+F303xC devices provide an FPU

STM32\+F303xE devices provide an FPU

STM32\+F318xx devices provide an FPU

STM32\+F328xx devices provide an FPU

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices provide an FPU

STM32\+F358xx devices provide an FPU ~\newline


STM32\+F373x\+B/\+STM32\+F373xC devices provide an FPU

STM32\+F378xx devices provide an FPU

STM32\+F398xx devices provide an FPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}\label{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}}
\index{\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_FPU\_PRESENT}{\_\_FPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [2/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT~1}

STM32\+F302x6/\+STM32\+F302x8 devices provide an FPU

STM32\+F302x\+B/\+STM32\+F302xC devices provide an FPU

STM32\+F302xE devices provide an FPU

STM32\+F303x6/\+STM32\+F303x8 devices provide an FPU

STM32\+F303x\+B/\+STM32\+F303xC devices provide an FPU

STM32\+F303xE devices provide an FPU

STM32\+F318xx devices provide an FPU

STM32\+F328xx devices provide an FPU

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices provide an FPU

STM32\+F358xx devices provide an FPU ~\newline


STM32\+F373x\+B/\+STM32\+F373xC devices provide an FPU

STM32\+F378xx devices provide an FPU

STM32\+F398xx devices provide an FPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}\label{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}}
\index{\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_FPU\_PRESENT}{\_\_FPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [3/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT~1}

STM32\+F302x\+B/\+STM32\+F302xC devices provide an FPU

STM32\+F302xE devices provide an FPU

STM32\+F303x6/\+STM32\+F303x8 devices provide an FPU

STM32\+F303x\+B/\+STM32\+F303xC devices provide an FPU

STM32\+F303xE devices provide an FPU

STM32\+F318xx devices provide an FPU

STM32\+F328xx devices provide an FPU

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices provide an FPU

STM32\+F358xx devices provide an FPU ~\newline


STM32\+F373x\+B/\+STM32\+F373xC devices provide an FPU

STM32\+F378xx devices provide an FPU

STM32\+F398xx devices provide an FPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}\label{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}}
\index{\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_FPU\_PRESENT}{\_\_FPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [4/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT~1}

STM32\+F302xE devices provide an FPU

STM32\+F303x6/\+STM32\+F303x8 devices provide an FPU

STM32\+F303x\+B/\+STM32\+F303xC devices provide an FPU

STM32\+F303xE devices provide an FPU

STM32\+F318xx devices provide an FPU

STM32\+F328xx devices provide an FPU

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices provide an FPU

STM32\+F358xx devices provide an FPU ~\newline


STM32\+F373x\+B/\+STM32\+F373xC devices provide an FPU

STM32\+F378xx devices provide an FPU

STM32\+F398xx devices provide an FPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}\label{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}}
\index{\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_FPU\_PRESENT}{\_\_FPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [5/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT~1}

STM32\+F303x6/\+STM32\+F303x8 devices provide an FPU

STM32\+F303x\+B/\+STM32\+F303xC devices provide an FPU

STM32\+F303xE devices provide an FPU

STM32\+F318xx devices provide an FPU

STM32\+F328xx devices provide an FPU

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices provide an FPU

STM32\+F358xx devices provide an FPU ~\newline


STM32\+F373x\+B/\+STM32\+F373xC devices provide an FPU

STM32\+F378xx devices provide an FPU

STM32\+F398xx devices provide an FPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}\label{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}}
\index{\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_FPU\_PRESENT}{\_\_FPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [6/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT~1}

STM32\+F303x\+B/\+STM32\+F303xC devices provide an FPU

STM32\+F303xE devices provide an FPU

STM32\+F318xx devices provide an FPU

STM32\+F328xx devices provide an FPU

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices provide an FPU

STM32\+F358xx devices provide an FPU ~\newline


STM32\+F373x\+B/\+STM32\+F373xC devices provide an FPU

STM32\+F378xx devices provide an FPU

STM32\+F398xx devices provide an FPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}\label{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}}
\index{\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_FPU\_PRESENT}{\_\_FPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [7/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT~1}

STM32\+F303xE devices provide an FPU

STM32\+F318xx devices provide an FPU

STM32\+F328xx devices provide an FPU

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices provide an FPU

STM32\+F358xx devices provide an FPU ~\newline


STM32\+F373x\+B/\+STM32\+F373xC devices provide an FPU

STM32\+F378xx devices provide an FPU

STM32\+F398xx devices provide an FPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}\label{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}}
\index{\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_FPU\_PRESENT}{\_\_FPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [8/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT~1}

STM32\+F318xx devices provide an FPU

STM32\+F328xx devices provide an FPU

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices provide an FPU

STM32\+F358xx devices provide an FPU ~\newline


STM32\+F373x\+B/\+STM32\+F373xC devices provide an FPU

STM32\+F378xx devices provide an FPU

STM32\+F398xx devices provide an FPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}\label{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}}
\index{\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_FPU\_PRESENT}{\_\_FPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [9/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT~1}

STM32\+F328xx devices provide an FPU

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices provide an FPU

STM32\+F358xx devices provide an FPU ~\newline


STM32\+F373x\+B/\+STM32\+F373xC devices provide an FPU

STM32\+F378xx devices provide an FPU

STM32\+F398xx devices provide an FPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}\label{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}}
\index{\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_FPU\_PRESENT}{\_\_FPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [10/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT~1}

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices provide an FPU

STM32\+F358xx devices provide an FPU ~\newline


STM32\+F373x\+B/\+STM32\+F373xC devices provide an FPU

STM32\+F378xx devices provide an FPU

STM32\+F398xx devices provide an FPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}\label{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}}
\index{\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_FPU\_PRESENT}{\_\_FPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [11/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT~1}

STM32\+F358xx devices provide an FPU ~\newline


STM32\+F373x\+B/\+STM32\+F373xC devices provide an FPU

STM32\+F378xx devices provide an FPU

STM32\+F398xx devices provide an FPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}\label{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}}
\index{\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_FPU\_PRESENT}{\_\_FPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [12/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT~1}

STM32\+F373x\+B/\+STM32\+F373xC devices provide an FPU

STM32\+F378xx devices provide an FPU

STM32\+F398xx devices provide an FPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}\label{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}}
\index{\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_FPU\_PRESENT}{\_\_FPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [13/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT~1}

STM32\+F378xx devices provide an FPU

STM32\+F398xx devices provide an FPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}\label{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}}
\index{\_\_FPU\_PRESENT@{\_\_FPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_FPU\_PRESENT}{\_\_FPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [14/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FPU\+\_\+\+PRESENT~1}

STM32\+F398xx devices provide an FPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}\label{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_MPU\_PRESENT}{\_\_MPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [1/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT~0}

STM32\+F301x6/\+STM32\+F301x8 devices do not provide an MPU

STM32\+F302x6/\+STM32\+F302x8 devices do not provide an MPU

STM32\+F302x\+B/\+STM32\+F302xC devices provide an MPU

STM32\+F302xE devices provide an MPU

STM32\+F303x6/\+STM32\+F303x8 devices do not provide an MPU ~\newline


STM32\+F303x\+B/\+STM32\+F303xC devices provide an MPU

STM32\+F303xE devices provide an MPU

STM32\+F318xx devices do not provide an MPU

STM32\+F328xx devices do not provide an MPU

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices do not provide an MPU

STM32\+F358xx devices provide an MPU ~\newline


STM32\+F373x\+B/\+STM32\+F373xC devices provide an MPU

STM32\+F378xx devices provide an MPU

STM32\+F398xx devices provide an MPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}\label{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_MPU\_PRESENT}{\_\_MPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [2/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT~0}

STM32\+F302x6/\+STM32\+F302x8 devices do not provide an MPU

STM32\+F302x\+B/\+STM32\+F302xC devices provide an MPU

STM32\+F302xE devices provide an MPU

STM32\+F303x6/\+STM32\+F303x8 devices do not provide an MPU ~\newline


STM32\+F303x\+B/\+STM32\+F303xC devices provide an MPU

STM32\+F303xE devices provide an MPU

STM32\+F318xx devices do not provide an MPU

STM32\+F328xx devices do not provide an MPU

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices do not provide an MPU

STM32\+F358xx devices provide an MPU ~\newline


STM32\+F373x\+B/\+STM32\+F373xC devices provide an MPU

STM32\+F378xx devices provide an MPU

STM32\+F398xx devices provide an MPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}\label{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_MPU\_PRESENT}{\_\_MPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [3/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT~1}

STM32\+F302x\+B/\+STM32\+F302xC devices provide an MPU

STM32\+F302xE devices provide an MPU

STM32\+F303x6/\+STM32\+F303x8 devices do not provide an MPU ~\newline


STM32\+F303x\+B/\+STM32\+F303xC devices provide an MPU

STM32\+F303xE devices provide an MPU

STM32\+F318xx devices do not provide an MPU

STM32\+F328xx devices do not provide an MPU

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices do not provide an MPU

STM32\+F358xx devices provide an MPU ~\newline


STM32\+F373x\+B/\+STM32\+F373xC devices provide an MPU

STM32\+F378xx devices provide an MPU

STM32\+F398xx devices provide an MPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}\label{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_MPU\_PRESENT}{\_\_MPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [4/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT~1}

STM32\+F302xE devices provide an MPU

STM32\+F303x6/\+STM32\+F303x8 devices do not provide an MPU ~\newline


STM32\+F303x\+B/\+STM32\+F303xC devices provide an MPU

STM32\+F303xE devices provide an MPU

STM32\+F318xx devices do not provide an MPU

STM32\+F328xx devices do not provide an MPU

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices do not provide an MPU

STM32\+F358xx devices provide an MPU ~\newline


STM32\+F373x\+B/\+STM32\+F373xC devices provide an MPU

STM32\+F378xx devices provide an MPU

STM32\+F398xx devices provide an MPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}\label{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_MPU\_PRESENT}{\_\_MPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [5/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT~0}

STM32\+F303x6/\+STM32\+F303x8 devices do not provide an MPU ~\newline


STM32\+F303x\+B/\+STM32\+F303xC devices provide an MPU

STM32\+F303xE devices provide an MPU

STM32\+F318xx devices do not provide an MPU

STM32\+F328xx devices do not provide an MPU

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices do not provide an MPU

STM32\+F358xx devices provide an MPU ~\newline


STM32\+F373x\+B/\+STM32\+F373xC devices provide an MPU

STM32\+F378xx devices provide an MPU

STM32\+F398xx devices provide an MPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}\label{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_MPU\_PRESENT}{\_\_MPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [6/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT~1}

STM32\+F303x\+B/\+STM32\+F303xC devices provide an MPU

STM32\+F303xE devices provide an MPU

STM32\+F318xx devices do not provide an MPU

STM32\+F328xx devices do not provide an MPU

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices do not provide an MPU

STM32\+F358xx devices provide an MPU ~\newline


STM32\+F373x\+B/\+STM32\+F373xC devices provide an MPU

STM32\+F378xx devices provide an MPU

STM32\+F398xx devices provide an MPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}\label{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_MPU\_PRESENT}{\_\_MPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [7/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT~1}

STM32\+F303xE devices provide an MPU

STM32\+F318xx devices do not provide an MPU

STM32\+F328xx devices do not provide an MPU

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices do not provide an MPU

STM32\+F358xx devices provide an MPU ~\newline


STM32\+F373x\+B/\+STM32\+F373xC devices provide an MPU

STM32\+F378xx devices provide an MPU

STM32\+F398xx devices provide an MPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}\label{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_MPU\_PRESENT}{\_\_MPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [8/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT~0}

STM32\+F318xx devices do not provide an MPU

STM32\+F328xx devices do not provide an MPU

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices do not provide an MPU

STM32\+F358xx devices provide an MPU ~\newline


STM32\+F373x\+B/\+STM32\+F373xC devices provide an MPU

STM32\+F378xx devices provide an MPU

STM32\+F398xx devices provide an MPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}\label{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_MPU\_PRESENT}{\_\_MPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [9/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT~0}

STM32\+F328xx devices do not provide an MPU

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices do not provide an MPU

STM32\+F358xx devices provide an MPU ~\newline


STM32\+F373x\+B/\+STM32\+F373xC devices provide an MPU

STM32\+F378xx devices provide an MPU

STM32\+F398xx devices provide an MPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}\label{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_MPU\_PRESENT}{\_\_MPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [10/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT~0}

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices do not provide an MPU

STM32\+F358xx devices provide an MPU ~\newline


STM32\+F373x\+B/\+STM32\+F373xC devices provide an MPU

STM32\+F378xx devices provide an MPU

STM32\+F398xx devices provide an MPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}\label{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_MPU\_PRESENT}{\_\_MPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [11/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT~1}

STM32\+F358xx devices provide an MPU ~\newline


STM32\+F373x\+B/\+STM32\+F373xC devices provide an MPU

STM32\+F378xx devices provide an MPU

STM32\+F398xx devices provide an MPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}\label{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_MPU\_PRESENT}{\_\_MPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [12/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT~1}

STM32\+F373x\+B/\+STM32\+F373xC devices provide an MPU

STM32\+F378xx devices provide an MPU

STM32\+F398xx devices provide an MPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}\label{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_MPU\_PRESENT}{\_\_MPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [13/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT~1}

STM32\+F378xx devices provide an MPU

STM32\+F398xx devices provide an MPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}\label{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_MPU\_PRESENT}{\_\_MPU\_PRESENT}\hspace{0.1cm}{\footnotesize\ttfamily [14/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+MPU\+\_\+\+PRESENT~1}

STM32\+F398xx devices provide an MPU ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}\label{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_NVIC\_PRIO\_BITS}{\_\_NVIC\_PRIO\_BITS}\hspace{0.1cm}{\footnotesize\ttfamily [1/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS~4}

STM32\+F301x6/\+STM32\+F301x8 devices use 4 Bits for the Priority Levels

STM32\+F302x6/\+STM32\+F302x8 devices use 4 Bits for the Priority Levels

STM32\+F302x\+B/\+STM32\+F302xC devices use 4 Bits for the Priority Levels

STM32\+F302xE devices use 4 Bits for the Priority Levels

STM32\+F303x6/\+STM32\+F303x8 devices use 4 Bits for the Priority Levels

STM32\+F303x\+B/\+STM32\+F303xC devices use 4 Bits for the Priority Levels

STM32\+F303xE devices use 4 Bits for the Priority Levels

STM32\+F318xx devices use 4 Bits for the Priority Levels

STM32\+F328xx devices use 4 Bits for the Priority Levels

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices use 4 Bits for the Priority Levels

STM32\+F358xx devices use 4 Bits for the Priority Levels

STM32\+F373x\+B/\+STM32\+F373xC devices use 4 Bits for the Priority Levels

STM32\+F378xx devices use 4 Bits for the Priority Levels

STM32\+F398xx devices use 4 Bits for the Priority Levels \Hypertarget{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}\label{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_NVIC\_PRIO\_BITS}{\_\_NVIC\_PRIO\_BITS}\hspace{0.1cm}{\footnotesize\ttfamily [2/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS~4}

STM32\+F302x6/\+STM32\+F302x8 devices use 4 Bits for the Priority Levels

STM32\+F302x\+B/\+STM32\+F302xC devices use 4 Bits for the Priority Levels

STM32\+F302xE devices use 4 Bits for the Priority Levels

STM32\+F303x6/\+STM32\+F303x8 devices use 4 Bits for the Priority Levels

STM32\+F303x\+B/\+STM32\+F303xC devices use 4 Bits for the Priority Levels

STM32\+F303xE devices use 4 Bits for the Priority Levels

STM32\+F318xx devices use 4 Bits for the Priority Levels

STM32\+F328xx devices use 4 Bits for the Priority Levels

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices use 4 Bits for the Priority Levels

STM32\+F358xx devices use 4 Bits for the Priority Levels

STM32\+F373x\+B/\+STM32\+F373xC devices use 4 Bits for the Priority Levels

STM32\+F378xx devices use 4 Bits for the Priority Levels

STM32\+F398xx devices use 4 Bits for the Priority Levels \Hypertarget{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}\label{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_NVIC\_PRIO\_BITS}{\_\_NVIC\_PRIO\_BITS}\hspace{0.1cm}{\footnotesize\ttfamily [3/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS~4}

STM32\+F302x\+B/\+STM32\+F302xC devices use 4 Bits for the Priority Levels

STM32\+F302xE devices use 4 Bits for the Priority Levels

STM32\+F303x6/\+STM32\+F303x8 devices use 4 Bits for the Priority Levels

STM32\+F303x\+B/\+STM32\+F303xC devices use 4 Bits for the Priority Levels

STM32\+F303xE devices use 4 Bits for the Priority Levels

STM32\+F318xx devices use 4 Bits for the Priority Levels

STM32\+F328xx devices use 4 Bits for the Priority Levels

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices use 4 Bits for the Priority Levels

STM32\+F358xx devices use 4 Bits for the Priority Levels

STM32\+F373x\+B/\+STM32\+F373xC devices use 4 Bits for the Priority Levels

STM32\+F378xx devices use 4 Bits for the Priority Levels

STM32\+F398xx devices use 4 Bits for the Priority Levels \Hypertarget{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}\label{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_NVIC\_PRIO\_BITS}{\_\_NVIC\_PRIO\_BITS}\hspace{0.1cm}{\footnotesize\ttfamily [4/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS~4}

STM32\+F302xE devices use 4 Bits for the Priority Levels

STM32\+F303x6/\+STM32\+F303x8 devices use 4 Bits for the Priority Levels

STM32\+F303x\+B/\+STM32\+F303xC devices use 4 Bits for the Priority Levels

STM32\+F303xE devices use 4 Bits for the Priority Levels

STM32\+F318xx devices use 4 Bits for the Priority Levels

STM32\+F328xx devices use 4 Bits for the Priority Levels

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices use 4 Bits for the Priority Levels

STM32\+F358xx devices use 4 Bits for the Priority Levels

STM32\+F373x\+B/\+STM32\+F373xC devices use 4 Bits for the Priority Levels

STM32\+F378xx devices use 4 Bits for the Priority Levels

STM32\+F398xx devices use 4 Bits for the Priority Levels \Hypertarget{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}\label{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_NVIC\_PRIO\_BITS}{\_\_NVIC\_PRIO\_BITS}\hspace{0.1cm}{\footnotesize\ttfamily [5/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS~4}

STM32\+F303x6/\+STM32\+F303x8 devices use 4 Bits for the Priority Levels

STM32\+F303x\+B/\+STM32\+F303xC devices use 4 Bits for the Priority Levels

STM32\+F303xE devices use 4 Bits for the Priority Levels

STM32\+F318xx devices use 4 Bits for the Priority Levels

STM32\+F328xx devices use 4 Bits for the Priority Levels

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices use 4 Bits for the Priority Levels

STM32\+F358xx devices use 4 Bits for the Priority Levels

STM32\+F373x\+B/\+STM32\+F373xC devices use 4 Bits for the Priority Levels

STM32\+F378xx devices use 4 Bits for the Priority Levels

STM32\+F398xx devices use 4 Bits for the Priority Levels \Hypertarget{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}\label{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_NVIC\_PRIO\_BITS}{\_\_NVIC\_PRIO\_BITS}\hspace{0.1cm}{\footnotesize\ttfamily [6/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS~4}

STM32\+F303x\+B/\+STM32\+F303xC devices use 4 Bits for the Priority Levels

STM32\+F303xE devices use 4 Bits for the Priority Levels

STM32\+F318xx devices use 4 Bits for the Priority Levels

STM32\+F328xx devices use 4 Bits for the Priority Levels

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices use 4 Bits for the Priority Levels

STM32\+F358xx devices use 4 Bits for the Priority Levels

STM32\+F373x\+B/\+STM32\+F373xC devices use 4 Bits for the Priority Levels

STM32\+F378xx devices use 4 Bits for the Priority Levels

STM32\+F398xx devices use 4 Bits for the Priority Levels \Hypertarget{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}\label{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_NVIC\_PRIO\_BITS}{\_\_NVIC\_PRIO\_BITS}\hspace{0.1cm}{\footnotesize\ttfamily [7/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS~4}

STM32\+F303xE devices use 4 Bits for the Priority Levels

STM32\+F318xx devices use 4 Bits for the Priority Levels

STM32\+F328xx devices use 4 Bits for the Priority Levels

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices use 4 Bits for the Priority Levels

STM32\+F358xx devices use 4 Bits for the Priority Levels

STM32\+F373x\+B/\+STM32\+F373xC devices use 4 Bits for the Priority Levels

STM32\+F378xx devices use 4 Bits for the Priority Levels

STM32\+F398xx devices use 4 Bits for the Priority Levels \Hypertarget{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}\label{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_NVIC\_PRIO\_BITS}{\_\_NVIC\_PRIO\_BITS}\hspace{0.1cm}{\footnotesize\ttfamily [8/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS~4}

STM32\+F318xx devices use 4 Bits for the Priority Levels

STM32\+F328xx devices use 4 Bits for the Priority Levels

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices use 4 Bits for the Priority Levels

STM32\+F358xx devices use 4 Bits for the Priority Levels

STM32\+F373x\+B/\+STM32\+F373xC devices use 4 Bits for the Priority Levels

STM32\+F378xx devices use 4 Bits for the Priority Levels

STM32\+F398xx devices use 4 Bits for the Priority Levels \Hypertarget{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}\label{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_NVIC\_PRIO\_BITS}{\_\_NVIC\_PRIO\_BITS}\hspace{0.1cm}{\footnotesize\ttfamily [9/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS~4}

STM32\+F328xx devices use 4 Bits for the Priority Levels

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices use 4 Bits for the Priority Levels

STM32\+F358xx devices use 4 Bits for the Priority Levels

STM32\+F373x\+B/\+STM32\+F373xC devices use 4 Bits for the Priority Levels

STM32\+F378xx devices use 4 Bits for the Priority Levels

STM32\+F398xx devices use 4 Bits for the Priority Levels \Hypertarget{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}\label{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_NVIC\_PRIO\_BITS}{\_\_NVIC\_PRIO\_BITS}\hspace{0.1cm}{\footnotesize\ttfamily [10/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS~4}

STM32\+F334x4/\+STM32\+F334x6/\+STM32\+F334x8 devices use 4 Bits for the Priority Levels

STM32\+F358xx devices use 4 Bits for the Priority Levels

STM32\+F373x\+B/\+STM32\+F373xC devices use 4 Bits for the Priority Levels

STM32\+F378xx devices use 4 Bits for the Priority Levels

STM32\+F398xx devices use 4 Bits for the Priority Levels \Hypertarget{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}\label{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_NVIC\_PRIO\_BITS}{\_\_NVIC\_PRIO\_BITS}\hspace{0.1cm}{\footnotesize\ttfamily [11/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS~4}

STM32\+F358xx devices use 4 Bits for the Priority Levels

STM32\+F373x\+B/\+STM32\+F373xC devices use 4 Bits for the Priority Levels

STM32\+F378xx devices use 4 Bits for the Priority Levels

STM32\+F398xx devices use 4 Bits for the Priority Levels \Hypertarget{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}\label{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_NVIC\_PRIO\_BITS}{\_\_NVIC\_PRIO\_BITS}\hspace{0.1cm}{\footnotesize\ttfamily [12/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS~4}

STM32\+F373x\+B/\+STM32\+F373xC devices use 4 Bits for the Priority Levels

STM32\+F378xx devices use 4 Bits for the Priority Levels

STM32\+F398xx devices use 4 Bits for the Priority Levels \Hypertarget{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}\label{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_NVIC\_PRIO\_BITS}{\_\_NVIC\_PRIO\_BITS}\hspace{0.1cm}{\footnotesize\ttfamily [13/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS~4}

STM32\+F378xx devices use 4 Bits for the Priority Levels

STM32\+F398xx devices use 4 Bits for the Priority Levels \Hypertarget{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}\label{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_NVIC\_PRIO\_BITS}{\_\_NVIC\_PRIO\_BITS}\hspace{0.1cm}{\footnotesize\ttfamily [14/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS~4}

STM32\+F398xx devices use 4 Bits for the Priority Levels \Hypertarget{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}\label{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_Vendor\_SysTickConfig}{\_\_Vendor\_SysTickConfig}\hspace{0.1cm}{\footnotesize\ttfamily [1/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}

Set to 1 if different Sys\+Tick Config is used

Set to 1 if different Sys\+Tick Config is used ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}\label{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_Vendor\_SysTickConfig}{\_\_Vendor\_SysTickConfig}\hspace{0.1cm}{\footnotesize\ttfamily [2/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}

Set to 1 if different Sys\+Tick Config is used

Set to 1 if different Sys\+Tick Config is used ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}\label{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_Vendor\_SysTickConfig}{\_\_Vendor\_SysTickConfig}\hspace{0.1cm}{\footnotesize\ttfamily [3/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}

Set to 1 if different Sys\+Tick Config is used

Set to 1 if different Sys\+Tick Config is used ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}\label{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_Vendor\_SysTickConfig}{\_\_Vendor\_SysTickConfig}\hspace{0.1cm}{\footnotesize\ttfamily [4/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}

Set to 1 if different Sys\+Tick Config is used

Set to 1 if different Sys\+Tick Config is used ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}\label{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_Vendor\_SysTickConfig}{\_\_Vendor\_SysTickConfig}\hspace{0.1cm}{\footnotesize\ttfamily [5/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}

Set to 1 if different Sys\+Tick Config is used

Set to 1 if different Sys\+Tick Config is used ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}\label{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_Vendor\_SysTickConfig}{\_\_Vendor\_SysTickConfig}\hspace{0.1cm}{\footnotesize\ttfamily [6/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}

Set to 1 if different Sys\+Tick Config is used

Set to 1 if different Sys\+Tick Config is used ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}\label{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_Vendor\_SysTickConfig}{\_\_Vendor\_SysTickConfig}\hspace{0.1cm}{\footnotesize\ttfamily [7/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}

Set to 1 if different Sys\+Tick Config is used

Set to 1 if different Sys\+Tick Config is used ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}\label{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_Vendor\_SysTickConfig}{\_\_Vendor\_SysTickConfig}\hspace{0.1cm}{\footnotesize\ttfamily [8/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}

Set to 1 if different Sys\+Tick Config is used

Set to 1 if different Sys\+Tick Config is used ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}\label{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_Vendor\_SysTickConfig}{\_\_Vendor\_SysTickConfig}\hspace{0.1cm}{\footnotesize\ttfamily [9/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}

Set to 1 if different Sys\+Tick Config is used

Set to 1 if different Sys\+Tick Config is used ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}\label{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_Vendor\_SysTickConfig}{\_\_Vendor\_SysTickConfig}\hspace{0.1cm}{\footnotesize\ttfamily [10/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}

Set to 1 if different Sys\+Tick Config is used

Set to 1 if different Sys\+Tick Config is used ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}\label{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_Vendor\_SysTickConfig}{\_\_Vendor\_SysTickConfig}\hspace{0.1cm}{\footnotesize\ttfamily [11/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}

Set to 1 if different Sys\+Tick Config is used ~\newline


Set to 1 if different Sys\+Tick Config is used \Hypertarget{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}\label{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_Vendor\_SysTickConfig}{\_\_Vendor\_SysTickConfig}\hspace{0.1cm}{\footnotesize\ttfamily [12/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}

Set to 1 if different Sys\+Tick Config is used

Set to 1 if different Sys\+Tick Config is used ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}\label{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_Vendor\_SysTickConfig}{\_\_Vendor\_SysTickConfig}\hspace{0.1cm}{\footnotesize\ttfamily [13/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}

Set to 1 if different Sys\+Tick Config is used

Set to 1 if different Sys\+Tick Config is used ~\newline
 \Hypertarget{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}\label{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxyparagraph{\texorpdfstring{\_\_Vendor\_SysTickConfig}{\_\_Vendor\_SysTickConfig}\hspace{0.1cm}{\footnotesize\ttfamily [14/14]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}

Set to 1 if different Sys\+Tick Config is used ~\newline
 