[3]lsu_valid_i	[3]id_wb_fsm_ns
[3]lsu_valid_i	[3]stall_jump
[3]lsu_valid_i	[3]stall_multdiv
[3]lsu_valid_i	[3]stall_lsu
[3]lsu_valid_i	[3]stall_branch
[2]ex_valid_i	[2]stall_multdiv
[2]ex_valid_i	[2]stall_jump
[2]ex_valid_i	[2]stall_lsu
[2]ex_valid_i	[2]stall_branch
[2]controller_i.instr_valid_i	[2]controller_i.ecall_insn
[2]controller_i.instr_valid_i	[2]controller_i.ctrl_fsm_ns
[2]controller_i.instr_valid_i	[2]controller_i.halt_if
[2]controller_i.instr_valid_i	[2]controller_i.ebrk_insn
[2]controller_i.instr_valid_i	[2]controller_i.csr_pipe_flush
[2]controller_i.instr_valid_i	[2]controller_i.dret_insn
[2]controller_i.instr_valid_i	[2]controller_i.instr_fetch_err
[2]controller_i.instr_valid_i	[2]controller_i.enter_debug_mode
[2]controller_i.instr_valid_i	[2]controller_i.mret_insn
[2]controller_i.instr_valid_i	[2]controller_i.wfi_insn
[3]fetch_enable_i	[3]controller_i.fetch_enable_i
[2]csr_pipe_flush	[2]controller_i.csr_pipe_flush_i
[3]decoder_i.CSR_DCSR	[3]decoder_i.csr_pipe_flush_o
[2]controller_i.dret_insn_i	[2]controller_i.dret_insn
[2]controller_i.stall_jump_i	[2]controller_i.stall
[2]controller_i.stall	[2]controller_i.id_in_ready_o
[2]controller_i.stall	[2]controller_i.halt_if
[2]controller_i.stall	[2]controller_i.ctrl_fsm_ns
[3]controller_i.FLUSH	[3]controller_i.ctrl_fsm_ns
[3]controller_i.FLUSH	[3]controller_i.exc_req_d
[3]controller_i.FLUSH	[3]controller_i.illegal_insn_d
[2]controller_i.irq_nm_i	[2]controller_i.handle_irq
[2]controller_i.irq_nm_i	[2]controller_i.ctrl_fsm_ns
[2]instr_rdata_i	[2]decoder_i.instr_rdata_i
[2]debug_req_i	[2]controller_i.debug_req_i
[3]decoder_i.alu_op_a_mux_sel_o	[3]decoder_i.illegal_reg_rv32e
[1]rst_ni	[1]controller_i.rst_ni
[2]controller_i.csr_mstatus_mie_i	[2]controller_i.handle_irq
[3]data_req_dec	[3]id_wb_fsm_ns
[3]data_req_dec	[3]stall_jump
[3]data_req_dec	[3]stall_multdiv
[3]data_req_dec	[3]stall_lsu
[3]data_req_dec	[3]stall_branch
[3]controller_i.ebrk_insn_i	[3]controller_i.ebrk_insn
[3]controller_i.csr_mstatus_tw_i	[3]controller_i.illegal_umode
[2]fetch_enable_i	[2]controller_i.fetch_enable_i
[2]csr_mstatus_mie_i	[2]controller_i.csr_mstatus_mie_i
[3]illegal_insn_o	[3]controller_i.illegal_insn_i
[3]controller_i.dret_insn_i	[3]controller_i.dret_insn
[2]illegal_csr_insn_i	[2]illegal_insn_o
[3]ebrk_insn	[3]controller_i.ebrk_insn_i
[3]decoder_i.CSR_DSCRATCH0	[3]decoder_i.csr_pipe_flush_o
[3]decoder_i.CSR_DSCRATCH1	[3]decoder_i.csr_pipe_flush_o
[3]dret_insn_dec	[3]controller_i.dret_insn_i
[1]decoder_i.dret_insn_o	[1]dret_insn_dec
[2]controller_i.handle_irq	[2]controller_i.halt_if
[2]controller_i.handle_irq	[2]controller_i.ctrl_fsm_ns
[3]controller_i.wfi_insn	[3]controller_i.ctrl_fsm_ns
[3]controller_i.wfi_insn	[3]controller_i.special_req
[3]controller_i.wfi_insn	[3]controller_i.illegal_umode
[2]controller_i.BOOT_SET	[2]controller_i.ctrl_fsm_ns
[3]instr_valid_i	[3]controller_i.instr_valid_i
[3]instr_valid_i	[3]illegal_insn_o
[3]controller_i.IRQ_TAKEN	[3]controller_i.ctrl_fsm_ns
[3]decoder_i.regfile_waddr_o	[3]decoder_i.illegal_reg_rv32e
[3]branch_decision_i	[3]id_wb_fsm_ns
[3]branch_decision_i	[3]stall_branch
[2]controller_i.exc_req_q	[2]controller_i.debug_mode_d
[2]controller_i.exc_req_q	[2]controller_i.ctrl_fsm_ns
[3]controller_i.DBG_TAKEN_ID	[3]controller_i.ctrl_fsm_ns
[3]controller_i.DBG_TAKEN_IF	[3]controller_i.ctrl_fsm_ns
[2]controller_i.exc_req_d	[1]controller_i.exc_req_q
[2]controller_i.exc_req_d	[2]controller_i.special_req
[3]decoder_i.wfi_insn_o	[3]wfi_insn_dec
[3]controller_i.csr_pipe_flush	[3]controller_i.ctrl_fsm_ns
[3]controller_i.csr_pipe_flush	[3]controller_i.special_req
[2]div_en_dec	[2]multdiv_en_dec
[3]rst_ni	[3]controller_i.rst_ni
[3]rst_ni	[2]id_wb_fsm_cs
[2]controller_i.ecall_insn	[2]controller_i.exc_req_d
[2]controller_i.ecall_insn	[2]controller_i.ctrl_fsm_ns
[2]controller_i.illegal_dret	[2]controller_i.illegal_insn_d
[2]controller_i.mret_insn	[2]controller_i.illegal_umode
[2]controller_i.mret_insn	[2]controller_i.special_req
[2]controller_i.mret_insn	[2]controller_i.debug_mode_d
[2]controller_i.mret_insn	[2]controller_i.ctrl_fsm_ns
[3]controller_i.stall_lsu_i	[3]controller_i.stall
[3]decoder_i.csr_op_o	[3]decoder_i.csr_pipe_flush_o
[1]controller_i.load_err_q	[1]controller_i.debug_mode_d
[2]decoder_i.CSR_MSTATUS	[2]decoder_i.csr_pipe_flush_o
[2]decoder_i.sv2v_cast_DB892	[2]decoder_i.opcode
[3]controller_i.exc_req_lsu	[3]controller_i.special_req
[1]decoder_i.opcode	[1]decoder_i.mret_insn_o
[1]decoder_i.opcode	[1]decoder_i.dret_insn_o
[3]decoder_i.OP_A_CURRPC	[3]decoder_i.alu_op_a_mux_sel_o
[2]decoder_i.regfile_raddr_b_o	[2]decoder_i.illegal_reg_rv32e
[1]controller_i.rst_ni	controller_i.debug_mode_q
[3]csr_mstatus_tw_i	[3]controller_i.csr_mstatus_tw_i
[2]controller_i.debug_mode_d	[1]controller_i.debug_mode_q
[3]decoder_i.regfile_raddr_a_o	[3]decoder_i.illegal_reg_rv32e
[2]instr_valid_i	[2]illegal_insn_o
[2]instr_valid_i	[2]controller_i.instr_valid_i
[2]controller_i.debug_mode_q	[2]controller_i.enter_debug_mode
[2]controller_i.debug_mode_q	[2]controller_i.debug_mode_d
[2]controller_i.debug_mode_q	[2]controller_i.handle_irq
[2]controller_i.debug_mode_q	[2]controller_i.illegal_dret
[2]controller_i.debug_mode_q	[2]controller_i.ctrl_fsm_ns
[2]dret_insn_dec	[2]controller_i.dret_insn_i
[3]mult_en_dec	[3]multdiv_en_dec
[2]csr_mstatus_tw_i	[2]controller_i.csr_mstatus_tw_i
[2]controller_i.RESET	[1]controller_i.ctrl_fsm_cs
[3]decoder_i.illegal_insn_o	[3]illegal_insn_dec
[3]controller_i.debug_single_step_i	[3]controller_i.debug_mode_d
[3]controller_i.debug_single_step_i	[3]controller_i.ctrl_fsm_ns
[3]controller_i.debug_single_step_i	[3]controller_i.enter_debug_mode
[2]decoder_i.OP_B_IMM	[2]decoder_i.alu_op_b_mux_sel_o
[2]decoder_i.CSR_DPC	[2]decoder_i.csr_pipe_flush_o
[3]decoder_i.instr_rdata_i	[3]decoder_i.instr
[3]controller_i.irq_nm_i	[3]controller_i.handle_irq
[3]controller_i.irq_nm_i	[3]controller_i.ctrl_fsm_ns
[3]controller_i.irq_nm_i	[3]controller_i.nmi_mode_d
[3]controller_i.stall_branch_i	[3]controller_i.stall
[1]controller_i.debug_single_step_i	[1]controller_i.debug_mode_d
[3]decoder_i.mult_en_o	[3]mult_en_dec
[2]controller_i.DECODE	[2]controller_i.ctrl_fsm_ns
[3]controller_i.nmi_mode_d	[2]controller_i.nmi_mode_q
[2]controller_i.instr_fetch_err	[2]controller_i.exc_req_d
[2]controller_i.instr_fetch_err	[2]controller_i.ctrl_fsm_ns
[3]controller_i.nmi_mode_q	[3]controller_i.handle_irq
[3]controller_i.nmi_mode_q	[3]controller_i.nmi_mode_d
[2]illegal_c_insn_i	[2]decoder_i.illegal_c_insn_i
[2]decoder_i.mult_en_o	[2]mult_en_dec
[3]div_en_dec	[3]multdiv_en_dec
[2]decoder_i.illegal_reg_rv32e	[2]decoder_i.illegal_insn_o
[3]irq_nm_i	[3]controller_i.irq_nm_i
[2]illegal_insn_dec	[2]illegal_insn_o
[3]decoder_i.CSR_MIE	[3]decoder_i.csr_pipe_flush_o
[2]decoder_i.jump_in_dec_o	[2]jump_in_dec
[3]decoder_i.CSR_OP_WRITE	[3]decoder_i.csr_pipe_flush_o
[3]decoder_i.CSR_OP_WRITE	[3]decoder_i.csr_op
[1]debug_req_i	[1]controller_i.debug_req_i
[3]controller_i.instr_fetch_err	[3]controller_i.ctrl_fsm_ns
[3]controller_i.instr_fetch_err	[3]controller_i.exc_req_d
[1]instr_rdata_i	[1]decoder_i.instr_rdata_i
[2]decoder_i.CSR_OP_SET	[2]decoder_i.csr_pipe_flush_o
[2]decoder_i.CSR_OP_SET	[2]decoder_i.csr_op_o
[2]decoder_i.CSR_OP_SET	[2]decoder_i.csr_op
[3]controller_i.mret_insn	[3]controller_i.debug_mode_d
[3]controller_i.mret_insn	[3]controller_i.ctrl_fsm_ns
[3]controller_i.mret_insn	[3]controller_i.nmi_mode_d
[3]controller_i.mret_insn	[3]controller_i.special_req
[3]controller_i.mret_insn	[3]controller_i.illegal_umode
[2]decoder_i.csr_illegal	[2]decoder_i.illegal_insn
[2]stall_lsu	[2]controller_i.stall_lsu_i
[3]decoder_i.ecall_insn_o	[3]ecall_insn_dec
[2]controller_i.csr_pipe_flush_i	[2]controller_i.csr_pipe_flush
[3]controller_i.instr_fetch_err_i	[3]controller_i.instr_fetch_err
[3]controller_i.ctrl_fsm_cs	[3]controller_i.debug_mode_d
[3]controller_i.ctrl_fsm_cs	[3]controller_i.halt_if
[3]controller_i.ctrl_fsm_cs	[3]controller_i.nmi_mode_d
[3]controller_i.ctrl_fsm_cs	[3]controller_i.illegal_insn_d
[3]controller_i.ctrl_fsm_cs	[3]controller_i.ctrl_fsm_ns
[3]controller_i.ctrl_fsm_cs	[3]controller_i.exc_req_d
[2]controller_i.stall_lsu_i	[2]controller_i.stall
[2]decoder_i.opcode	[2]decoder_i.alu_op_b_mux_sel_o
[2]decoder_i.opcode	[2]decoder_i.wfi_insn_o
[2]decoder_i.opcode	[2]decoder_i.data_req_o
[2]decoder_i.opcode	[2]decoder_i.ecall_insn_o
[2]decoder_i.opcode	[2]decoder_i.csr_op
[2]decoder_i.opcode	[2]decoder_i.jump_in_dec_o
[2]decoder_i.opcode	[2]decoder_i.csr_illegal
[2]decoder_i.opcode	[2]decoder_i.dret_insn_o
[2]decoder_i.opcode	[2]decoder_i.mult_en_o
[2]decoder_i.opcode	[2]decoder_i.alu_op_a_mux_sel_o
[2]decoder_i.opcode	[2]decoder_i.csr_access_o
[2]decoder_i.opcode	[2]decoder_i.ebrk_insn_o
[2]decoder_i.opcode	[2]decoder_i.regfile_we
[2]decoder_i.opcode	[2]decoder_i.mret_insn_o
[2]decoder_i.opcode	[2]decoder_i.div_en_o
[2]decoder_i.opcode	[2]decoder_i.illegal_insn
[2]decoder_i.opcode	[2]decoder_i.branch_in_dec_o
[3]decoder_i.instr_new_i	[3]decoder_i.alu_op_a_mux_sel_o
[3]decoder_i.instr_new_i	[3]decoder_i.regfile_we
[3]decoder_i.instr_new_i	[3]decoder_i.alu_op_b_mux_sel_o
[3]debug_single_step_i	[3]controller_i.debug_single_step_i
[2]decoder_i.instr	[2]decoder_i.ecall_insn_o
[2]decoder_i.instr	[2]decoder_i.csr_op_o
[2]decoder_i.instr	[2]decoder_i.alu_op_b_mux_sel_o
[2]decoder_i.instr	[2]decoder_i.wfi_insn_o
[2]decoder_i.instr	[2]decoder_i.opcode
[2]decoder_i.instr	[2]decoder_i.regfile_raddr_b_o
[2]decoder_i.instr	[2]decoder_i.regfile_waddr_o
[2]decoder_i.instr	[2]decoder_i.regfile_raddr_a_o
[2]decoder_i.instr	[2]decoder_i.csr_illegal
[2]decoder_i.instr	[2]decoder_i.dret_insn_o
[2]decoder_i.instr	[2]decoder_i.csr_op
[2]decoder_i.instr	[2]decoder_i.mult_en_o
[2]decoder_i.instr	[2]decoder_i.alu_op_a_mux_sel_o
[2]decoder_i.instr	[2]decoder_i.csr_access_o
[2]decoder_i.instr	[2]decoder_i.ebrk_insn_o
[2]decoder_i.instr	[2]decoder_i.regfile_we
[2]decoder_i.instr	[2]decoder_i.mret_insn_o
[2]decoder_i.instr	[2]decoder_i.csr_pipe_flush_o
[2]decoder_i.instr	[2]decoder_i.div_en_o
[2]decoder_i.instr	[2]decoder_i.illegal_insn
[2]decoder_i.instr	[2]decoder_i.jump_in_dec_o
[3]decoder_i.alu_op_b_mux_sel_o	[3]decoder_i.illegal_reg_rv32e
[3]controller_i.load_err_i	[3]controller_i.load_err_d
[3]controller_i.load_err_i	[3]controller_i.exc_req_lsu
[3]WAIT_MULTICYCLE	[3]id_wb_fsm_ns
[2]controller_i.DBG_TAKEN_ID	[2]controller_i.ctrl_fsm_ns
[2]controller_i.DBG_TAKEN_IF	[2]controller_i.ctrl_fsm_ns
[3]controller_i.load_err_d	[2]controller_i.load_err_q
[2]decoder_i.csr_op_o	[2]decoder_i.csr_pipe_flush_o
[2]decoder_i.csr_access_o	[2]decoder_i.csr_pipe_flush_o
[3]controller_i.load_err_q	[3]controller_i.debug_mode_d
[3]controller_i.load_err_q	[3]controller_i.ctrl_fsm_ns
[3]controller_i.load_err_q	[3]controller_i.nmi_mode_d
[2]controller_i.wfi_insn	[2]controller_i.illegal_umode
[2]controller_i.wfi_insn	[2]controller_i.special_req
[2]controller_i.wfi_insn	[2]controller_i.ctrl_fsm_ns
[3]stall_branch	[3]controller_i.stall_branch_i
[3]id_wb_fsm_cs	[3]id_wb_fsm_ns
[3]id_wb_fsm_cs	[3]stall_jump
[3]id_wb_fsm_cs	[3]stall_multdiv
[3]id_wb_fsm_cs	[3]stall_lsu
[3]id_wb_fsm_cs	[3]stall_branch
[2]decoder_i.regfile_raddr_a_o	[2]decoder_i.illegal_reg_rv32e
[2]ecall_insn_dec	[2]controller_i.ecall_insn_i
[3]controller_i.debug_ebreakm_i	[3]controller_i.ebreak_into_debug
[3]branch_in_dec	[3]stall_branch
[2]controller_i.ebrk_insn_i	[2]controller_i.ebrk_insn
[3]jump_in_dec	[3]stall_jump
[2]irq_nm_i	[2]controller_i.irq_nm_i
[3]lsu_load_err_i	[3]controller_i.load_err_i
[3]controller_i.stall	[3]controller_i.id_in_ready_o
[3]controller_i.stall	[3]controller_i.ctrl_fsm_ns
[3]controller_i.stall	[3]controller_i.halt_if
[2]decoder_i.instr_new_i	[2]decoder_i.alu_op_a_mux_sel_o
[2]decoder_i.instr_new_i	[2]decoder_i.alu_op_b_mux_sel_o
[2]decoder_i.instr_new_i	[2]decoder_i.regfile_we
[3]controller_i.dret_insn	[3]controller_i.debug_mode_d
[3]controller_i.dret_insn	[3]controller_i.illegal_dret
[3]controller_i.dret_insn	[3]controller_i.ctrl_fsm_ns
[3]controller_i.dret_insn	[3]controller_i.special_req
[3]controller_i.stall_multdiv_i	[3]controller_i.stall
[3]debug_ebreakm_i	[3]controller_i.debug_ebreakm_i
[2]id_wb_fsm_cs	[2]stall_multdiv
[2]id_wb_fsm_cs	[2]stall_jump
[2]id_wb_fsm_cs	[2]stall_lsu
[2]id_wb_fsm_cs	[2]stall_branch
[3]decoder_i.OP_B_REG_B	[3]decoder_i.illegal_reg_rv32e
[3]decoder_i.OP_B_REG_B	[3]decoder_i.alu_op_b_mux_sel_o
[3]controller_i.mret_insn_i	[3]controller_i.mret_insn
[2]debug_ebreaku_i	[2]controller_i.debug_ebreaku_i
[3]controller_i.id_in_ready_o	[3]controller_i.ctrl_fsm_ns
[2]lsu_load_err_i	[2]controller_i.load_err_i
[3]controller_i.csr_mstatus_mie_i	[3]controller_i.handle_irq
[3]decoder_i.regfile_raddr_b_o	[3]decoder_i.illegal_reg_rv32e
[3]mret_insn_dec	[3]controller_i.mret_insn_i
[2]decoder_i.regfile_waddr_o	[2]decoder_i.illegal_reg_rv32e
[3]decoder_i.illegal_c_insn_i	[3]decoder_i.illegal_insn
[2]controller_i.special_req	[2]controller_i.halt_if
[2]controller_i.special_req	[2]controller_i.ctrl_fsm_ns
[1]mret_insn_dec	[1]controller_i.mret_insn_i
[3]decoder_i.csr_illegal	[3]decoder_i.illegal_insn
[2]decoder_i.instr_rdata_i	[2]decoder_i.instr
[2]debug_ebreakm_i	[2]controller_i.debug_ebreakm_i
[2]controller_i.exc_req_lsu	[2]controller_i.special_req
[2]debug_single_step_i	[2]controller_i.debug_single_step_i
[3]debug_ebreaku_i	[3]controller_i.debug_ebreaku_i
[3]instr_fetch_err_i	[3]stall_branch
[3]instr_fetch_err_i	[3]stall_lsu
[3]instr_fetch_err_i	[3]stall_multdiv
[3]instr_fetch_err_i	[3]stall_jump
[3]instr_fetch_err_i	[3]id_wb_fsm_ns
[3]instr_fetch_err_i	[3]controller_i.instr_fetch_err_i
[2]data_req_dec	[2]stall_multdiv
[2]data_req_dec	[2]stall_jump
[2]data_req_dec	[2]stall_lsu
[2]data_req_dec	[2]stall_branch
[3]decoder_i.CSR_OP_CLEAR	[3]decoder_i.csr_op
[3]decoder_i.CSR_OP_CLEAR	[3]decoder_i.csr_op_o
[3]IDLE	[2]id_wb_fsm_cs
[3]IDLE	[3]id_wb_fsm_ns
[3]controller_i.exc_req_d	[2]controller_i.exc_req_q
[3]controller_i.exc_req_d	[3]controller_i.special_req
[3]stall_jump	[3]controller_i.stall_jump_i
[3]decoder_i.OP_A_REG_A	[3]decoder_i.alu_op_a_mux_sel_o
[3]decoder_i.OP_A_REG_A	[3]decoder_i.illegal_reg_rv32e
[3]illegal_c_insn_i	[3]decoder_i.illegal_c_insn_i
[2]irq_pending_i	[2]controller_i.irq_pending_i
[3]decoder_i.opcode	[3]decoder_i.data_req_o
[3]decoder_i.opcode	[3]decoder_i.csr_illegal
[3]decoder_i.opcode	[3]decoder_i.wfi_insn_o
[3]decoder_i.opcode	[3]decoder_i.mult_en_o
[3]decoder_i.opcode	[3]decoder_i.csr_access_o
[3]decoder_i.opcode	[3]decoder_i.ecall_insn_o
[3]decoder_i.opcode	[3]decoder_i.branch_in_dec_o
[3]decoder_i.opcode	[3]decoder_i.div_en_o
[3]decoder_i.opcode	[3]decoder_i.dret_insn_o
[3]decoder_i.opcode	[3]decoder_i.jump_in_dec_o
[3]decoder_i.opcode	[3]decoder_i.ebrk_insn_o
[3]decoder_i.opcode	[3]decoder_i.mret_insn_o
[3]decoder_i.opcode	[3]decoder_i.alu_op_b_mux_sel_o
[3]decoder_i.opcode	[3]decoder_i.alu_op_a_mux_sel_o
[3]decoder_i.opcode	[3]decoder_i.csr_op
[3]decoder_i.opcode	[3]decoder_i.illegal_insn
[3]decoder_i.opcode	[3]decoder_i.regfile_we
[3]decoder_i.instr	[3]decoder_i.regfile_raddr_a_o
[3]decoder_i.instr	[3]decoder_i.csr_op_o
[3]decoder_i.instr	[3]decoder_i.wfi_insn_o
[3]decoder_i.instr	[3]decoder_i.regfile_raddr_b_o
[3]decoder_i.instr	[3]decoder_i.csr_access_o
[3]decoder_i.instr	[3]decoder_i.ecall_insn_o
[3]decoder_i.instr	[3]decoder_i.div_en_o
[3]decoder_i.instr	[3]decoder_i.mult_en_o
[3]decoder_i.instr	[3]decoder_i.dret_insn_o
[3]decoder_i.instr	[3]decoder_i.alu_op_a_mux_sel_o
[3]decoder_i.instr	[3]decoder_i.csr_pipe_flush_o
[3]decoder_i.instr	[3]decoder_i.csr_op
[3]decoder_i.instr	[3]decoder_i.mret_insn_o
[3]decoder_i.instr	[3]decoder_i.alu_op_b_mux_sel_o
[3]decoder_i.instr	[3]decoder_i.opcode
[3]decoder_i.instr	[3]decoder_i.csr_illegal
[3]decoder_i.instr	[3]decoder_i.illegal_insn
[3]decoder_i.instr	[3]decoder_i.jump_in_dec_o
[3]decoder_i.instr	[3]decoder_i.regfile_we
[3]decoder_i.instr	[3]decoder_i.ebrk_insn_o
[3]decoder_i.instr	[3]decoder_i.regfile_waddr_o
[1]decoder_i.sv2v_cast_DB892	[1]decoder_i.opcode
[3]controller_i.store_err_i	[3]controller_i.store_err_d
[3]controller_i.store_err_i	[3]controller_i.exc_req_lsu
[3]controller_i.store_err_d	[2]controller_i.store_err_q
[2]controller_i.SLEEP	[2]controller_i.ctrl_fsm_ns
[3]controller_i.illegal_dret	[3]controller_i.illegal_insn_d
[2]decoder_i.OP_B_REG_B	[2]decoder_i.illegal_reg_rv32e
[2]decoder_i.OP_B_REG_B	[2]decoder_i.alu_op_b_mux_sel_o
[2]controller_i.stall_multdiv_i	[2]controller_i.stall
[3]controller_i.store_err_q	[3]controller_i.debug_mode_d
[3]controller_i.store_err_q	[3]controller_i.ctrl_fsm_ns
[3]controller_i.store_err_q	[3]controller_i.nmi_mode_d
[3]decoder_i.data_req_o	[3]data_req_dec
[3]controller_i.halt_if	[3]controller_i.id_in_ready_o
[3]ecall_insn_dec	[3]controller_i.ecall_insn_i
[3]instr_rdata_i	[3]decoder_i.instr_rdata_i
[3]controller_i.debug_ebreaku_i	[3]controller_i.ebreak_into_debug
[3]controller_i.ecall_insn_i	[3]controller_i.ecall_insn
[3]decoder_i.mret_insn_o	[3]mret_insn_dec
[1]controller_i.store_err_q	[1]controller_i.debug_mode_d
[3]decoder_i.CSR_OP_READ	[3]decoder_i.csr_op
[3]decoder_i.CSR_OP_READ	[3]decoder_i.csr_pipe_flush_o
[3]decoder_i.CSR_OP_READ	[3]decoder_i.csr_op_o
[3]decoder_i.regfile_we	[3]decoder_i.illegal_reg_rv32e
[2]controller_i.FIRST_FETCH	[2]controller_i.ctrl_fsm_ns
[1]controller_i.instr_valid_i	[1]controller_i.dret_insn
[1]controller_i.instr_valid_i	[1]controller_i.mret_insn
[2]decoder_i.csr_op	[2]decoder_i.csr_op_o
[2]controller_i.ebrk_insn	[2]controller_i.exc_req_d
[2]controller_i.ebrk_insn	[2]controller_i.ctrl_fsm_ns
[3]controller_i.FIRST_FETCH	[3]controller_i.ctrl_fsm_ns
[2]decoder_i.dret_insn_o	[2]dret_insn_dec
[1]controller_i.mret_insn_i	[1]controller_i.mret_insn
[2]decoder_i.CSR_OP_READ	[2]decoder_i.csr_pipe_flush_o
[2]decoder_i.CSR_OP_READ	[2]decoder_i.csr_op_o
[2]decoder_i.CSR_OP_READ	[2]decoder_i.csr_op
[1]controller_i.debug_req_i	[1]controller_i.debug_mode_d
[3]controller_i.enter_debug_mode	[3]controller_i.ctrl_fsm_ns
[3]controller_i.enter_debug_mode	[3]controller_i.halt_if
[2]decoder_i.wfi_insn_o	[2]wfi_insn_dec
[3]csr_mstatus_mie_i	[3]controller_i.csr_mstatus_mie_i
[1]controller_i.dret_insn_i	[1]controller_i.dret_insn
[2]decoder_i.alu_op_a_mux_sel_o	[2]decoder_i.illegal_reg_rv32e
[3]controller_i.instr_valid_i	[3]controller_i.wfi_insn
[3]controller_i.instr_valid_i	[3]controller_i.halt_if
[3]controller_i.instr_valid_i	[3]controller_i.enter_debug_mode
[3]controller_i.instr_valid_i	[3]controller_i.csr_pipe_flush
[3]controller_i.instr_valid_i	[3]controller_i.ebrk_insn
[3]controller_i.instr_valid_i	[3]controller_i.instr_fetch_err
[3]controller_i.instr_valid_i	[3]controller_i.ctrl_fsm_ns
[3]controller_i.instr_valid_i	[3]controller_i.dret_insn
[3]controller_i.instr_valid_i	[3]controller_i.ecall_insn
[3]controller_i.instr_valid_i	[3]controller_i.mret_insn
[3]priv_mode_i	[3]controller_i.priv_mode_i
[2]instr_fetch_err_i	[2]stall_multdiv
[2]instr_fetch_err_i	[2]stall_jump
[2]instr_fetch_err_i	[2]stall_lsu
[2]instr_fetch_err_i	[2]controller_i.instr_fetch_err_i
[2]instr_fetch_err_i	[2]stall_branch
[3]controller_i.stall_jump_i	[3]controller_i.stall
[3]decoder_i.sv2v_cast_290A1	[3]decoder_i.csr_pipe_flush_o
[3]decoder_i.illegal_reg_rv32e	[3]decoder_i.illegal_insn_o
[2]stall_jump	[2]controller_i.stall_jump_i
[3]irq_pending_i	[3]controller_i.irq_pending_i
[1]instr_valid_i	[1]controller_i.instr_valid_i
[1]controller_i.exc_req_q	[1]controller_i.debug_mode_d
[2]controller_i.ctrl_fsm_cs	[2]controller_i.illegal_insn_d
[2]controller_i.ctrl_fsm_cs	[2]controller_i.halt_if
[2]controller_i.ctrl_fsm_cs	[2]controller_i.exc_req_d
[2]controller_i.ctrl_fsm_cs	[2]controller_i.debug_mode_d
[2]controller_i.ctrl_fsm_cs	[2]controller_i.ctrl_fsm_ns
[2]illegal_insn_o	[2]controller_i.illegal_insn_i
[2]controller_i.fetch_enable_i	[2]controller_i.ctrl_fsm_ns
[1]dret_insn_dec	[1]controller_i.dret_insn_i
[3]decoder_i.CSR_OP_SET	[3]decoder_i.csr_op
[3]decoder_i.CSR_OP_SET	[3]decoder_i.csr_pipe_flush_o
[3]decoder_i.CSR_OP_SET	[3]decoder_i.csr_op_o
[3]controller_i.ebrk_insn	[3]controller_i.ctrl_fsm_ns
[3]controller_i.ebrk_insn	[3]controller_i.exc_req_d
[3]debug_req_i	[3]controller_i.debug_req_i
[3]decoder_i.csr_op	[3]decoder_i.csr_op_o
[3]lsu_store_err_i	[3]controller_i.store_err_i
[3]decoder_i.jump_in_dec_o	[3]jump_in_dec
[2]controller_i.WAIT_SLEEP	[2]controller_i.ctrl_fsm_ns
[3]decoder_i.csr_access_o	[3]decoder_i.csr_pipe_flush_o
[3]decoder_i.dret_insn_o	[3]dret_insn_dec
[2]decoder_i.branch_in_dec_o	[2]branch_in_dec
[2]controller_i.illegal_insn_i	[2]controller_i.illegal_insn_d
[2]controller_i.IRQ_TAKEN	[2]controller_i.ctrl_fsm_ns
[2]controller_i.illegal_insn_d	[2]controller_i.exc_req_d
[2]decoder_i.sv2v_cast_290A1	[2]decoder_i.csr_pipe_flush_o
[3]controller_i.priv_mode_i	[3]controller_i.ebreak_into_debug
[3]controller_i.priv_mode_i	[3]controller_i.illegal_umode
[1]decoder_i.instr_rdata_i	[1]decoder_i.instr
[3]decoder_i.branch_in_dec_o	[3]branch_in_dec
[3]controller_i.BOOT_SET	[3]controller_i.ctrl_fsm_ns
[1]debug_single_step_i	[1]controller_i.debug_single_step_i
[3]controller_i.debug_mode_d	[2]controller_i.debug_mode_q
[3]stall_multdiv	[3]controller_i.stall_multdiv_i
[2]decoder_i.OP_A_REG_A	[2]decoder_i.illegal_reg_rv32e
[2]decoder_i.OP_A_REG_A	[2]decoder_i.alu_op_a_mux_sel_o
[3]decoder_i.csr_pipe_flush_o	[3]csr_pipe_flush
[3]controller_i.debug_mode_q	[3]controller_i.handle_irq
[3]controller_i.debug_mode_q	[3]controller_i.debug_mode_d
[3]controller_i.debug_mode_q	[3]controller_i.illegal_dret
[3]controller_i.debug_mode_q	[3]controller_i.ctrl_fsm_ns
[3]controller_i.debug_mode_q	[3]controller_i.enter_debug_mode
[2]priv_mode_i	[2]controller_i.priv_mode_i
[2]ebrk_insn	[2]controller_i.ebrk_insn_i
[2]decoder_i.ecall_insn_o	[2]ecall_insn_dec
[3]decoder_i.OP_A_IMM	[3]decoder_i.alu_op_a_mux_sel_o
[2]lsu_store_err_i	[2]controller_i.store_err_i
[2]decoder_i.CSR_MIE	[2]decoder_i.csr_pipe_flush_o
[3]wfi_insn_dec	[3]controller_i.wfi_insn_i
[2]wfi_insn_dec	[2]controller_i.wfi_insn_i
[3]controller_i.wfi_insn_i	[3]controller_i.wfi_insn
[2]mret_insn_dec	[2]controller_i.mret_insn_i
[2]decoder_i.OP_A_CURRPC	[2]decoder_i.alu_op_a_mux_sel_o
[2]decoder_i.csr_pipe_flush_o	[2]csr_pipe_flush
[2]controller_i.debug_ebreaku_i	[2]controller_i.ebreak_into_debug
[2]instr_new_i	[2]stall_multdiv
[2]instr_new_i	[2]stall_jump
[2]instr_new_i	[2]stall_lsu
[2]instr_new_i	[2]decoder_i.instr_new_i
[2]instr_new_i	[2]stall_branch
[2]controller_i.dret_insn	[2]controller_i.debug_mode_d
[2]controller_i.dret_insn	[2]controller_i.special_req
[2]controller_i.dret_insn	[2]controller_i.illegal_dret
[2]controller_i.dret_insn	[2]controller_i.ctrl_fsm_ns
[3]controller_i.fetch_enable_i	[3]controller_i.ctrl_fsm_ns
[2]controller_i.illegal_insn_q	[2]controller_i.ctrl_fsm_ns
[2]controller_i.id_in_ready_o	[2]controller_i.ctrl_fsm_ns
[2]mult_en_dec	[2]multdiv_en_dec
[2]decoder_i.regfile_we	[2]decoder_i.illegal_reg_rv32e
[2]branch_decision_i	[2]stall_branch
[3]controller_i.irq_pending_i	[3]controller_i.handle_irq
[3]controller_i.irq_pending_i	[3]controller_i.ctrl_fsm_ns
[2]stall_multdiv	[2]controller_i.stall_multdiv_i
[2]stall_branch	[2]controller_i.stall_branch_i
[2]decoder_i.CSR_OP_CLEAR	[2]decoder_i.csr_op_o
[2]decoder_i.CSR_OP_CLEAR	[2]decoder_i.csr_op
[3]controller_i.PRIV_LVL_U	[3]controller_i.ebreak_into_debug
[2]decoder_i.data_req_o	[2]data_req_dec
[2]controller_i.illegal_umode	[2]controller_i.illegal_insn_d
[2]controller_i.debug_ebreakm_i	[2]controller_i.ebreak_into_debug
[3]controller_i.PRIV_LVL_M	[3]controller_i.ebreak_into_debug
[3]controller_i.PRIV_LVL_M	[3]controller_i.illegal_umode
[3]controller_i.special_req	[3]controller_i.ctrl_fsm_ns
[3]controller_i.special_req	[3]controller_i.halt_if
[2]controller_i.instr_fetch_err_i	[2]controller_i.instr_fetch_err
[1]controller_i.debug_mode_q	[1]controller_i.debug_mode_d
[2]decoder_i.CSR_OP_WRITE	[2]decoder_i.csr_pipe_flush_o
[2]decoder_i.CSR_OP_WRITE	[2]decoder_i.csr_op
[2]rst_ni	[2]controller_i.rst_ni
[1]controller_i.debug_mode_d	controller_i.debug_mode_q
[2]controller_i.nmi_mode_q	[2]controller_i.handle_irq
[2]controller_i.csr_mstatus_tw_i	[2]controller_i.illegal_umode
[3]controller_i.WAIT_SLEEP	[3]controller_i.ctrl_fsm_ns
[2]controller_i.mret_insn_i	[2]controller_i.mret_insn
[1]controller_i.ctrl_fsm_cs	[1]controller_i.debug_mode_d
[2]controller_i.wfi_insn_i	[2]controller_i.wfi_insn
[2]controller_i.FLUSH	[2]controller_i.illegal_insn_d
[2]controller_i.FLUSH	[2]controller_i.exc_req_d
[2]controller_i.FLUSH	[2]controller_i.ctrl_fsm_ns
[2]decoder_i.ebrk_insn_o	[2]ebrk_insn
[3]decoder_i.OP_B_IMM	[3]decoder_i.alu_op_b_mux_sel_o
[2]controller_i.debug_req_i	[2]controller_i.enter_debug_mode
[2]controller_i.debug_req_i	[2]controller_i.debug_mode_d
[2]controller_i.debug_req_i	[2]controller_i.ctrl_fsm_ns
[3]controller_i.exc_req_q	[3]controller_i.debug_mode_d
[3]controller_i.exc_req_q	[3]controller_i.ctrl_fsm_ns
[3]controller_i.exc_req_q	[3]controller_i.nmi_mode_d
[3]stall_lsu	[3]controller_i.stall_lsu_i
[3]controller_i.illegal_umode	[3]controller_i.illegal_insn_d
[2]controller_i.ctrl_fsm_ns	[1]controller_i.ctrl_fsm_cs
controller_i.debug_mode_o	debug_mode_o
[3]controller_i.debug_req_i	[3]controller_i.debug_mode_d
[3]controller_i.debug_req_i	[3]controller_i.ctrl_fsm_ns
[3]controller_i.debug_req_i	[3]controller_i.enter_debug_mode
[2]controller_i.ecall_insn_i	[2]controller_i.ecall_insn
[2]controller_i.rst_ni	[1]controller_i.debug_mode_q
[2]controller_i.rst_ni	[1]controller_i.ctrl_fsm_cs
[2]controller_i.rst_ni	[1]controller_i.store_err_q
[2]controller_i.rst_ni	[1]controller_i.exc_req_q
[2]controller_i.rst_ni	[1]controller_i.load_err_q
controller_i.debug_mode_q	controller_i.debug_mode_o
[3]controller_i.csr_pipe_flush_i	[3]controller_i.csr_pipe_flush
[3]multdiv_en_dec	[3]stall_multdiv
[2]decoder_i.OP_A_IMM	[2]decoder_i.alu_op_a_mux_sel_o
[3]controller_i.SLEEP	[3]controller_i.ctrl_fsm_ns
[2]controller_i.halt_if	[2]controller_i.id_in_ready_o
[3]instr_new_i	[3]stall_branch
[3]instr_new_i	[3]stall_lsu
[3]instr_new_i	[3]decoder_i.instr_new_i
[3]instr_new_i	[3]stall_multdiv
[3]instr_new_i	[3]stall_jump
[3]instr_new_i	[3]id_wb_fsm_ns
[2]lsu_valid_i	[2]stall_multdiv
[2]lsu_valid_i	[2]stall_jump
[2]lsu_valid_i	[2]stall_lsu
[2]lsu_valid_i	[2]stall_branch
[2]controller_i.csr_pipe_flush	[2]controller_i.special_req
[2]controller_i.csr_pipe_flush	[2]controller_i.ctrl_fsm_ns
[3]controller_i.handle_irq	[3]controller_i.ctrl_fsm_ns
[3]controller_i.handle_irq	[3]controller_i.nmi_mode_d
[3]controller_i.handle_irq	[3]controller_i.halt_if
[3]illegal_insn_dec	[3]illegal_insn_o
[3]illegal_csr_insn_i	[3]illegal_insn_o
[3]controller_i.illegal_insn_i	[3]controller_i.illegal_insn_d
[2]controller_i.load_err_q	[2]controller_i.debug_mode_d
[2]controller_i.load_err_q	[2]controller_i.ctrl_fsm_ns
[2]jump_in_dec	[2]stall_jump
[3]controller_i.illegal_insn_d	[3]controller_i.exc_req_d
[3]controller_i.illegal_insn_d	[2]controller_i.illegal_insn_q
[3]id_wb_fsm_ns	[2]id_wb_fsm_cs
[2]controller_i.load_err_d	[1]controller_i.load_err_q
[2]decoder_i.alu_op_b_mux_sel_o	[2]decoder_i.illegal_reg_rv32e
[3]controller_i.illegal_insn_q	[3]controller_i.ctrl_fsm_ns
[2]controller_i.load_err_i	[2]controller_i.load_err_d
[2]controller_i.load_err_i	[2]controller_i.exc_req_lsu
[2]decoder_i.illegal_c_insn_i	[2]decoder_i.illegal_insn
[3]controller_i.RESET	[2]controller_i.ctrl_fsm_cs
[3]decoder_i.div_en_o	[3]div_en_dec
[1]decoder_i.instr	[1]decoder_i.mret_insn_o
[1]decoder_i.instr	[1]decoder_i.dret_insn_o
[1]decoder_i.instr	[1]decoder_i.opcode
[3]decoder_i.ebrk_insn_o	[3]ebrk_insn
[2]controller_i.ebreak_into_debug	[2]controller_i.ctrl_fsm_ns
[3]controller_i.ebreak_into_debug	[3]controller_i.ctrl_fsm_ns
[2]decoder_i.CSR_DSCRATCH1	[2]decoder_i.csr_pipe_flush_o
[2]decoder_i.CSR_DSCRATCH0	[2]decoder_i.csr_pipe_flush_o
[2]controller_i.debug_single_step_i	[2]controller_i.enter_debug_mode
[2]controller_i.debug_single_step_i	[2]controller_i.debug_mode_d
[2]controller_i.debug_single_step_i	[2]controller_i.ctrl_fsm_ns
[2]controller_i.irq_pending_i	[2]controller_i.handle_irq
[2]controller_i.irq_pending_i	[2]controller_i.ctrl_fsm_ns
[2]decoder_i.CSR_DCSR	[2]decoder_i.csr_pipe_flush_o
[2]controller_i.priv_mode_i	[2]controller_i.illegal_umode
[2]controller_i.priv_mode_i	[2]controller_i.ebreak_into_debug
[2]decoder_i.illegal_insn	[2]decoder_i.div_en_o
[2]decoder_i.illegal_insn	[2]decoder_i.data_req_o
[2]decoder_i.illegal_insn	[2]decoder_i.mult_en_o
[2]decoder_i.illegal_insn	[2]decoder_i.branch_in_dec_o
[2]decoder_i.illegal_insn	[2]decoder_i.csr_access_o
[2]decoder_i.illegal_insn	[2]decoder_i.jump_in_dec_o
[2]decoder_i.illegal_insn	[2]decoder_i.regfile_we
[2]decoder_i.illegal_insn	[2]decoder_i.illegal_insn_o
[2]decoder_i.div_en_o	[2]div_en_dec
[2]controller_i.PRIV_LVL_U	[2]controller_i.ebreak_into_debug
[3]ex_valid_i	[3]id_wb_fsm_ns
[3]ex_valid_i	[3]stall_jump
[3]ex_valid_i	[3]stall_multdiv
[3]ex_valid_i	[3]stall_lsu
[3]ex_valid_i	[3]stall_branch
[2]controller_i.PRIV_LVL_M	[2]controller_i.illegal_umode
[2]controller_i.PRIV_LVL_M	[2]controller_i.ebreak_into_debug
[3]controller_i.DECODE	[3]controller_i.ctrl_fsm_ns
[3]decoder_i.sv2v_cast_DB892	[3]decoder_i.opcode
[3]decoder_i.illegal_insn	[3]decoder_i.data_req_o
[3]decoder_i.illegal_insn	[3]decoder_i.mult_en_o
[3]decoder_i.illegal_insn	[3]decoder_i.branch_in_dec_o
[3]decoder_i.illegal_insn	[3]decoder_i.div_en_o
[3]decoder_i.illegal_insn	[3]decoder_i.jump_in_dec_o
[3]decoder_i.illegal_insn	[3]decoder_i.csr_access_o
[3]decoder_i.illegal_insn	[3]decoder_i.regfile_we
[3]decoder_i.illegal_insn	[3]decoder_i.illegal_insn_o
[2]controller_i.stall_branch_i	[2]controller_i.stall
[3]decoder_i.CSR_DPC	[3]decoder_i.csr_pipe_flush_o
[3]decoder_i.CSR_MSTATUS	[3]decoder_i.csr_pipe_flush_o
[2]multdiv_en_dec	[2]stall_multdiv
[2]decoder_i.mret_insn_o	[2]mret_insn_dec
[3]controller_i.rst_ni	[2]controller_i.nmi_mode_q
[3]controller_i.rst_ni	[2]controller_i.load_err_q
[3]controller_i.rst_ni	[2]controller_i.exc_req_q
[3]controller_i.rst_ni	[2]controller_i.illegal_insn_q
[3]controller_i.rst_ni	[2]controller_i.ctrl_fsm_cs
[3]controller_i.rst_ni	[2]controller_i.store_err_q
[3]controller_i.rst_ni	[2]controller_i.debug_mode_q
[1]decoder_i.mret_insn_o	[1]mret_insn_dec
[3]controller_i.ecall_insn	[3]controller_i.ctrl_fsm_ns
[3]controller_i.ecall_insn	[3]controller_i.exc_req_d
[2]controller_i.store_err_d	[1]controller_i.store_err_q
[2]decoder_i.illegal_insn_o	[2]illegal_insn_dec
[1]controller_i.mret_insn	[1]controller_i.debug_mode_d
[2]controller_i.store_err_i	[2]controller_i.exc_req_lsu
[2]controller_i.store_err_i	[2]controller_i.store_err_d
[3]csr_pipe_flush	[3]controller_i.csr_pipe_flush_i
[3]controller_i.ctrl_fsm_ns	[2]controller_i.ctrl_fsm_cs
[2]controller_i.store_err_q	[2]controller_i.debug_mode_d
[2]controller_i.store_err_q	[2]controller_i.ctrl_fsm_ns
[2]branch_in_dec	[2]stall_branch
[2]controller_i.enter_debug_mode	[2]controller_i.halt_if
[2]controller_i.enter_debug_mode	[2]controller_i.ctrl_fsm_ns
[1]controller_i.dret_insn	[1]controller_i.debug_mode_d