--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf Org-Sword.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10184 paths analyzed, 922 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.696ns.
--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_23 (SLICE_X80Y63.A6), 108 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.739ns (Levels of Logic = 7)
  Clock Path Skew:      -0.074ns (0.599 - 0.673)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y12.DOADO22 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X75Y61.C6      net (fanout=1)        0.450   XLXN_14<22>
    SLICE_X75Y61.C       Tilo                  0.043   U7/LED<3>
                                                       U4/Mmux_Cpu_data4bus151
    SLICE_X75Y61.D4      net (fanout=2)        0.242   Data_in<22>
    SLICE_X75Y61.D       Tilo                  0.043   U7/LED<3>
                                                       U5/MUX1_DispData/Mmux_o452
    SLICE_X75Y63.D2      net (fanout=2)        0.520   U5/MUX1_DispData/Mmux_o451
    SLICE_X75Y63.D       Tilo                  0.043   U6/XLXI_1/buffer<5>
                                                       U5/MUX1_DispData/Mmux_o453
    SLICE_X79Y61.D5      net (fanout=11)       0.518   Disp_num<22>
    SLICE_X79Y61.D       Tilo                  0.043   U6/XLXI_1/buffer<18>
                                                       U6/SM1/M5/AD19
    SLICE_X79Y62.D6      net (fanout=2)        0.284   U6/SM1/M5/XLXN_74
    SLICE_X79Y62.D       Tilo                  0.043   U6/XLXI_1/buffer<63>
                                                       U6/SM1/M5/XLXI_45
    SLICE_X80Y63.B5      net (fanout=1)        0.252   U6/XLXN_1<23>
    SLICE_X80Y63.BMUX    Tilo                  0.148   U6/XLXI_1/buffer<23>
                                                       U6/MUXSH2M/Mmux_o161
    SLICE_X80Y63.A6      net (fanout=1)        0.301   U6/XLXN_9<23>
    SLICE_X80Y63.CLK     Tas                   0.009   U6/XLXI_1/buffer<23>
                                                       U6/XLXI_1/buffer_23_rstpot
                                                       U6/XLXI_1/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      4.739ns (2.172ns logic, 2.567ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.728ns (Levels of Logic = 7)
  Clock Path Skew:      -0.074ns (0.599 - 0.673)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y12.DOADO22 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X75Y61.C6      net (fanout=1)        0.450   XLXN_14<22>
    SLICE_X75Y61.C       Tilo                  0.043   U7/LED<3>
                                                       U4/Mmux_Cpu_data4bus151
    SLICE_X75Y61.D4      net (fanout=2)        0.242   Data_in<22>
    SLICE_X75Y61.D       Tilo                  0.043   U7/LED<3>
                                                       U5/MUX1_DispData/Mmux_o452
    SLICE_X75Y63.D2      net (fanout=2)        0.520   U5/MUX1_DispData/Mmux_o451
    SLICE_X75Y63.D       Tilo                  0.043   U6/XLXI_1/buffer<5>
                                                       U5/MUX1_DispData/Mmux_o453
    SLICE_X76Y62.D6      net (fanout=11)       0.387   Disp_num<22>
    SLICE_X76Y62.D       Tilo                  0.043   U6/SM1/M5/XLXN_76
                                                       U6/SM1/M5/AD17
    SLICE_X79Y62.D3      net (fanout=1)        0.404   U6/SM1/M5/XLXN_76
    SLICE_X79Y62.D       Tilo                  0.043   U6/XLXI_1/buffer<63>
                                                       U6/SM1/M5/XLXI_45
    SLICE_X80Y63.B5      net (fanout=1)        0.252   U6/XLXN_1<23>
    SLICE_X80Y63.BMUX    Tilo                  0.148   U6/XLXI_1/buffer<23>
                                                       U6/MUXSH2M/Mmux_o161
    SLICE_X80Y63.A6      net (fanout=1)        0.301   U6/XLXN_9<23>
    SLICE_X80Y63.CLK     Tas                   0.009   U6/XLXI_1/buffer<23>
                                                       U6/XLXI_1/buffer_23_rstpot
                                                       U6/XLXI_1/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      4.728ns (2.172ns logic, 2.556ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.718ns (Levels of Logic = 7)
  Clock Path Skew:      -0.074ns (0.599 - 0.673)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y12.DOADO22 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X75Y61.C6      net (fanout=1)        0.450   XLXN_14<22>
    SLICE_X75Y61.C       Tilo                  0.043   U7/LED<3>
                                                       U4/Mmux_Cpu_data4bus151
    SLICE_X75Y61.D4      net (fanout=2)        0.242   Data_in<22>
    SLICE_X75Y61.D       Tilo                  0.043   U7/LED<3>
                                                       U5/MUX1_DispData/Mmux_o452
    SLICE_X75Y63.D2      net (fanout=2)        0.520   U5/MUX1_DispData/Mmux_o451
    SLICE_X75Y63.D       Tilo                  0.043   U6/XLXI_1/buffer<5>
                                                       U5/MUX1_DispData/Mmux_o453
    SLICE_X77Y62.C6      net (fanout=11)       0.376   Disp_num<22>
    SLICE_X77Y62.C       Tilo                  0.043   U6/XLXN_1<18>
                                                       U6/SM1/M5/AD18
    SLICE_X79Y62.D5      net (fanout=2)        0.405   U6/SM1/M5/XLXN_75
    SLICE_X79Y62.D       Tilo                  0.043   U6/XLXI_1/buffer<63>
                                                       U6/SM1/M5/XLXI_45
    SLICE_X80Y63.B5      net (fanout=1)        0.252   U6/XLXN_1<23>
    SLICE_X80Y63.BMUX    Tilo                  0.148   U6/XLXI_1/buffer<23>
                                                       U6/MUXSH2M/Mmux_o161
    SLICE_X80Y63.A6      net (fanout=1)        0.301   U6/XLXN_9<23>
    SLICE_X80Y63.CLK     Tas                   0.009   U6/XLXI_1/buffer<23>
                                                       U6/XLXI_1/buffer_23_rstpot
                                                       U6/XLXI_1/buffer_23
    -------------------------------------------------  ---------------------------
    Total                                      4.718ns (2.172ns logic, 2.546ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_21 (SLICE_X77Y60.A5), 53 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.657ns (Levels of Logic = 7)
  Clock Path Skew:      -0.121ns (0.552 - 0.673)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y12.DOADO22 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X75Y61.C6      net (fanout=1)        0.450   XLXN_14<22>
    SLICE_X75Y61.C       Tilo                  0.043   U7/LED<3>
                                                       U4/Mmux_Cpu_data4bus151
    SLICE_X75Y61.D4      net (fanout=2)        0.242   Data_in<22>
    SLICE_X75Y61.D       Tilo                  0.043   U7/LED<3>
                                                       U5/MUX1_DispData/Mmux_o452
    SLICE_X75Y63.D2      net (fanout=2)        0.520   U5/MUX1_DispData/Mmux_o451
    SLICE_X75Y63.D       Tilo                  0.043   U6/XLXI_1/buffer<5>
                                                       U5/MUX1_DispData/Mmux_o453
    SLICE_X76Y61.C5      net (fanout=11)       0.370   Disp_num<22>
    SLICE_X76Y61.C       Tilo                  0.043   U6/XLXN_1<21>
                                                       U6/SM1/M5/AD14
    SLICE_X76Y61.D4      net (fanout=2)        0.261   U6/SM1/M5/XLXN_79
    SLICE_X76Y61.D       Tilo                  0.043   U6/XLXN_1<21>
                                                       U6/SM1/M5/XLXI_47
    SLICE_X77Y60.C5      net (fanout=1)        0.505   U6/XLXN_1<21>
    SLICE_X77Y60.CMUX    Tilo                  0.137   U6/XLXI_1/buffer<21>
                                                       U6/MUXSH2M/Mmux_o141
    SLICE_X77Y60.A5      net (fanout=1)        0.148   U6/XLXN_9<21>
    SLICE_X77Y60.CLK     Tas                   0.009   U6/XLXI_1/buffer<21>
                                                       U6/XLXI_1/buffer_21_rstpot
                                                       U6/XLXI_1/buffer_21
    -------------------------------------------------  ---------------------------
    Total                                      4.657ns (2.161ns logic, 2.496ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.577ns (Levels of Logic = 7)
  Clock Path Skew:      -0.121ns (0.552 - 0.673)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y12.DOADO20 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X76Y60.C6      net (fanout=1)        0.367   XLXN_14<20>
    SLICE_X76Y60.C       Tilo                  0.043   U5/MUX1_DispData/Mmux_o391
                                                       U4/Mmux_Cpu_data4bus131
    SLICE_X76Y60.D4      net (fanout=2)        0.261   Data_in<20>
    SLICE_X76Y60.D       Tilo                  0.043   U5/MUX1_DispData/Mmux_o391
                                                       U5/MUX1_DispData/Mmux_o392
    SLICE_X77Y63.C2      net (fanout=2)        0.531   U5/MUX1_DispData/Mmux_o391
    SLICE_X77Y63.C       Tilo                  0.043   U6/XLXI_1/buffer<13>
                                                       U5/MUX1_DispData/Mmux_o393
    SLICE_X76Y61.C6      net (fanout=11)       0.343   Disp_num<20>
    SLICE_X76Y61.C       Tilo                  0.043   U6/XLXN_1<21>
                                                       U6/SM1/M5/AD14
    SLICE_X76Y61.D4      net (fanout=2)        0.261   U6/SM1/M5/XLXN_79
    SLICE_X76Y61.D       Tilo                  0.043   U6/XLXN_1<21>
                                                       U6/SM1/M5/XLXI_47
    SLICE_X77Y60.C5      net (fanout=1)        0.505   U6/XLXN_1<21>
    SLICE_X77Y60.CMUX    Tilo                  0.137   U6/XLXI_1/buffer<21>
                                                       U6/MUXSH2M/Mmux_o141
    SLICE_X77Y60.A5      net (fanout=1)        0.148   U6/XLXN_9<21>
    SLICE_X77Y60.CLK     Tas                   0.009   U6/XLXI_1/buffer<21>
                                                       U6/XLXI_1/buffer_21_rstpot
                                                       U6/XLXI_1/buffer_21
    -------------------------------------------------  ---------------------------
    Total                                      4.577ns (2.161ns logic, 2.416ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_21 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.483ns (Levels of Logic = 7)
  Clock Path Skew:      -0.121ns (0.552 - 0.673)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y12.DOADO23 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X77Y61.A6      net (fanout=1)        0.452   XLXN_14<23>
    SLICE_X77Y61.A       Tilo                  0.043   U7/LED<7>
                                                       U4/Mmux_Cpu_data4bus161
    SLICE_X77Y61.B5      net (fanout=2)        0.155   Data_in<23>
    SLICE_X77Y61.B       Tilo                  0.043   U7/LED<7>
                                                       U5/MUX1_DispData/Mmux_o482
    SLICE_X74Y61.D1      net (fanout=2)        0.453   U5/MUX1_DispData/Mmux_o481
    SLICE_X74Y61.D       Tilo                  0.043   U6/XLXI_1/buffer<3>
                                                       U5/MUX1_DispData/Mmux_o483
    SLICE_X76Y61.C4      net (fanout=11)       0.348   Disp_num<23>
    SLICE_X76Y61.C       Tilo                  0.043   U6/XLXN_1<21>
                                                       U6/SM1/M5/AD14
    SLICE_X76Y61.D4      net (fanout=2)        0.261   U6/SM1/M5/XLXN_79
    SLICE_X76Y61.D       Tilo                  0.043   U6/XLXN_1<21>
                                                       U6/SM1/M5/XLXI_47
    SLICE_X77Y60.C5      net (fanout=1)        0.505   U6/XLXN_1<21>
    SLICE_X77Y60.CMUX    Tilo                  0.137   U6/XLXI_1/buffer<21>
                                                       U6/MUXSH2M/Mmux_o141
    SLICE_X77Y60.A5      net (fanout=1)        0.148   U6/XLXN_9<21>
    SLICE_X77Y60.CLK     Tas                   0.009   U6/XLXI_1/buffer<21>
                                                       U6/XLXI_1/buffer_21_rstpot
                                                       U6/XLXI_1/buffer_21
    -------------------------------------------------  ---------------------------
    Total                                      4.483ns (2.161ns logic, 2.322ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_60 (SLICE_X81Y64.C5), 95 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.697ns (Levels of Logic = 7)
  Clock Path Skew:      -0.075ns (0.598 - 0.673)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y12.DOADO1  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X79Y63.C5      net (fanout=1)        0.370   XLXN_14<1>
    SLICE_X79Y63.C       Tilo                  0.043   U5/disp_data<11>
                                                       U4/Mmux_Cpu_data4bus121
    SLICE_X79Y63.D4      net (fanout=2)        0.243   Data_in<1>
    SLICE_X79Y63.D       Tilo                  0.043   U5/disp_data<11>
                                                       U5/MUX1_DispData/Mmux_o362
    SLICE_X80Y63.B2      net (fanout=2)        0.672   U5/MUX1_DispData/Mmux_o361
    SLICE_X80Y63.B       Tilo                  0.043   U6/XLXI_1/buffer<23>
                                                       U5/MUX1_DispData/Mmux_o363
    SLICE_X82Y63.D3      net (fanout=10)       0.586   Disp_num<1>
    SLICE_X82Y63.D       Tilo                  0.043   U6/XLXI_1/buffer<61>
                                                       U6/SM1/M0/AD19
    SLICE_X80Y62.B5      net (fanout=2)        0.413   U6/SM1/M0/XLXN_74
    SLICE_X80Y62.B       Tilo                  0.043   U6/XLXI_1/buffer<7>
                                                       U6/SM1/M0/XLXI_41
    SLICE_X81Y64.D6      net (fanout=1)        0.196   U6/SM1/M0/XLXN_104
    SLICE_X81Y64.D       Tilo                  0.043   U6/XLXI_1/buffer<60>
                                                       U6/MUXSH2M/Mmux_o571
    SLICE_X81Y64.C5      net (fanout=1)        0.150   U6/XLXN_9<60>
    SLICE_X81Y64.CLK     Tas                   0.009   U6/XLXI_1/buffer<60>
                                                       U6/XLXI_1/buffer_60_rstpot
                                                       U6/XLXI_1/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      4.697ns (2.067ns logic, 2.630ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.580ns (Levels of Logic = 7)
  Clock Path Skew:      -0.075ns (0.598 - 0.673)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y12.DOADO3  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X79Y63.A6      net (fanout=1)        0.394   XLXN_14<3>
    SLICE_X79Y63.A       Tilo                  0.043   U5/disp_data<11>
                                                       U4/Mmux_Cpu_data4bus261
    SLICE_X79Y63.B5      net (fanout=2)        0.156   Data_in<3>
    SLICE_X79Y63.B       Tilo                  0.043   U5/disp_data<11>
                                                       U5/MUX1_DispData/Mmux_o782
    SLICE_X80Y62.C2      net (fanout=2)        0.725   U5/MUX1_DispData/Mmux_o781
    SLICE_X80Y62.C       Tilo                  0.043   U6/XLXI_1/buffer<7>
                                                       U5/MUX1_DispData/Mmux_o783
    SLICE_X80Y61.C2      net (fanout=11)       0.474   Disp_num<3>
    SLICE_X80Y61.C       Tilo                  0.043   U5/disp_data<3>
                                                       U6/SM1/M0/AD20
    SLICE_X80Y62.B6      net (fanout=2)        0.418   U6/SM1/M0/XLXN_73
    SLICE_X80Y62.B       Tilo                  0.043   U6/XLXI_1/buffer<7>
                                                       U6/SM1/M0/XLXI_41
    SLICE_X81Y64.D6      net (fanout=1)        0.196   U6/SM1/M0/XLXN_104
    SLICE_X81Y64.D       Tilo                  0.043   U6/XLXI_1/buffer<60>
                                                       U6/MUXSH2M/Mmux_o571
    SLICE_X81Y64.C5      net (fanout=1)        0.150   U6/XLXN_9<60>
    SLICE_X81Y64.CLK     Tas                   0.009   U6/XLXI_1/buffer<60>
                                                       U6/XLXI_1/buffer_60_rstpot
                                                       U6/XLXI_1/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      4.580ns (2.067ns logic, 2.513ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/XLXI_1/buffer_60 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.499ns (Levels of Logic = 7)
  Clock Path Skew:      -0.075ns (0.598 - 0.673)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/XLXI_1/buffer_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y12.DOADO3  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X79Y63.A6      net (fanout=1)        0.394   XLXN_14<3>
    SLICE_X79Y63.A       Tilo                  0.043   U5/disp_data<11>
                                                       U4/Mmux_Cpu_data4bus261
    SLICE_X79Y63.B5      net (fanout=2)        0.156   Data_in<3>
    SLICE_X79Y63.B       Tilo                  0.043   U5/disp_data<11>
                                                       U5/MUX1_DispData/Mmux_o782
    SLICE_X80Y62.C2      net (fanout=2)        0.725   U5/MUX1_DispData/Mmux_o781
    SLICE_X80Y62.C       Tilo                  0.043   U6/XLXI_1/buffer<7>
                                                       U5/MUX1_DispData/Mmux_o783
    SLICE_X82Y63.D4      net (fanout=11)       0.398   Disp_num<3>
    SLICE_X82Y63.D       Tilo                  0.043   U6/XLXI_1/buffer<61>
                                                       U6/SM1/M0/AD19
    SLICE_X80Y62.B5      net (fanout=2)        0.413   U6/SM1/M0/XLXN_74
    SLICE_X80Y62.B       Tilo                  0.043   U6/XLXI_1/buffer<7>
                                                       U6/SM1/M0/XLXI_41
    SLICE_X81Y64.D6      net (fanout=1)        0.196   U6/SM1/M0/XLXN_104
    SLICE_X81Y64.D       Tilo                  0.043   U6/XLXI_1/buffer<60>
                                                       U6/MUXSH2M/Mmux_o571
    SLICE_X81Y64.C5      net (fanout=1)        0.150   U6/XLXN_9<60>
    SLICE_X81Y64.CLK     Tas                   0.009   U6/XLXI_1/buffer<60>
                                                       U6/XLXI_1/buffer_60_rstpot
                                                       U6/XLXI_1/buffer_60
    -------------------------------------------------  ---------------------------
    Total                                      4.499ns (2.067ns logic, 2.432ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_15 (SLICE_X80Y64.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.160ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_16 (FF)
  Destination:          U6/XLXI_1/buffer_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.173ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.074 - 0.061)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_16 to U6/XLXI_1/buffer_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y65.AQ      Tcko                  0.100   U6/XLXI_1/buffer<16>
                                                       U6/XLXI_1/buffer_16
    SLICE_X80Y64.A6      net (fanout=2)        0.105   U6/XLXI_1/buffer<16>
    SLICE_X80Y64.CLK     Tah         (-Th)     0.032   U6/XLXI_1/buffer<15>
                                                       U6/XLXI_1/buffer_15_rstpot
                                                       U6/XLXI_1/buffer_15
    -------------------------------------------------  ---------------------------
    Total                                      0.173ns (0.068ns logic, 0.105ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_19 (SLICE_X75Y60.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_19 (FF)
  Destination:          U6/XLXI_1/buffer_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_19 to U6/XLXI_1/buffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y60.AQ      Tcko                  0.100   U6/XLXI_1/buffer<19>
                                                       U6/XLXI_1/buffer_19
    SLICE_X75Y60.A6      net (fanout=2)        0.098   U6/XLXI_1/buffer<19>
    SLICE_X75Y60.CLK     Tah         (-Th)     0.032   U6/XLXI_1/buffer<19>
                                                       U6/XLXI_1/buffer_19_rstpot
                                                       U6/XLXI_1/buffer_19
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/XLXI_1/buffer_37 (SLICE_X73Y64.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/XLXI_1/buffer_37 (FF)
  Destination:          U6/XLXI_1/buffer_37 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/XLXI_1/buffer_37 to U6/XLXI_1/buffer_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y64.AQ      Tcko                  0.100   U6/XLXI_1/buffer<37>
                                                       U6/XLXI_1/buffer_37
    SLICE_X73Y64.A6      net (fanout=2)        0.101   U6/XLXI_1/buffer<37>
    SLICE_X73Y64.CLK     Tah         (-Th)     0.032   U6/XLXI_1/buffer<37>
                                                       U6/XLXI_1/buffer_37_rstpot
                                                       U6/XLXI_1/buffer_37
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.068ns logic, 0.101ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X4Y12.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X4Y12.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X4Y12.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    5.641|    4.848|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10184 paths, 0 nets, and 2215 connections

Design statistics:
   Minimum period:   9.696ns{1}   (Maximum frequency: 103.135MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Aug 16 09:52:35 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5121 MB



