[09/02 03:54:40     0s] 
[09/02 03:54:40     0s] Cadence Innovus(TM) Implementation System.
[09/02 03:54:40     0s] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/02 03:54:40     0s] 
[09/02 03:54:40     0s] Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
[09/02 03:54:40     0s] Options:	
[09/02 03:54:40     0s] Date:		Fri Sep  2 03:54:40 2022
[09/02 03:54:40     0s] Host:		IC (x86_64 w/Linux 2.6.32-573.el6.x86_64) (4cores*4cpus*Intel(R) Core(TM) i7-8750H CPU @ 2.20GHz 9216KB)
[09/02 03:54:40     0s] OS:		Red Hat Enterprise Linux Server release 6.7 (Santiago)
[09/02 03:54:40     0s] 
[09/02 03:54:40     0s] License:
[09/02 03:54:40     0s] 		invs	Innovus Implementation System	15.2	Denied
[09/02 03:54:40     0s] 		invsb	Innovus Implementation System Basic	15.2	Denied
[09/02 03:54:40     0s] 		fexl	First Encounter XL	15.2	checkout succeeded
[09/02 03:54:40     0s] 		2 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/02 03:54:45     5s] @(#)CDS: Innovus v15.20-p005_1 (64bit) 11/11/2015 11:16 (Linux 2.6.18-194.el5)
[09/02 03:54:45     5s] @(#)CDS: NanoRoute 15.20-p005_1 NR151028-1715/15_20-UB (database version 2.30, 298.6.1) {superthreading v1.26}
[09/02 03:54:45     5s] @(#)CDS: AAE 15.20-p002 (64bit) 11/11/2015 (Linux 2.6.18-194.el5)
[09/02 03:54:45     5s] @(#)CDS: CTE 15.20-p001_1 () Oct 29 2015 01:50:39 ( )
[09/02 03:54:45     5s] @(#)CDS: SYNTECH 15.20-b002_1 () Oct 20 2015 02:35:29 ( )
[09/02 03:54:45     5s] @(#)CDS: CPE v15.20-p002
[09/02 03:54:45     5s] @(#)CDS: IQRC/TQRC 15.1.2-s269 (64bit) Mon Aug 24 18:22:18 PDT 2015 (Linux 2.6.18-194.el5)
[09/02 03:54:45     5s] @(#)CDS: OA 22.50-p028 Thu Jul 23 14:59:57 2015
[09/02 03:54:45     5s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[09/02 03:54:45     5s] @(#)CDS: RCDB 11.6
[09/02 03:54:45     5s] --- Running on IC (x86_64 w/Linux 2.6.32-573.el6.x86_64) (4cores*4cpus*Intel(R) Core(TM) i7-8750H CPU @ 2.20GHz 9216KB) ---
[09/02 03:54:45     5s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_4378_IC_IC_aGx64I.

[09/02 03:54:45     5s] 
[09/02 03:54:45     5s] **INFO:  MMMC transition support version v31-84 
[09/02 03:54:45     5s] 
[09/02 03:54:45     5s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/02 03:54:45     5s] <CMD> suppressMessage ENCEXT-2799
[09/02 03:54:45     5s] <CMD> getDrawView
[09/02 03:54:45     5s] <CMD> loadWorkspace -name Physical
[09/02 03:54:45     5s] <CMD> win
[09/02 03:55:38    14s] <CMD> set init_gnd_net VSS
[09/02 03:55:38    14s] <CMD> set init_lef_file {std_cells/lef/tsmc13fsg_6lm_tech.lef std_cells/lef/tsmc13_m_macros.lef system_top.lef}
[09/02 03:55:38    14s] <CMD> set init_verilog ../DFT/netlists/system_top.v
[09/02 03:55:38    14s] <CMD> set init_mmmc_file MMC.tcl
[09/02 03:55:38    14s] <CMD> set init_top_cell system_top
[09/02 03:55:38    14s] <CMD> set init_pwr_net VDD
[09/02 03:55:38    14s] <CMD> init_design
[09/02 03:55:38    14s] **ERROR: (TCLCMD-989):	cannot open SDC file '/home/IC/Projects/System/Backend/DFT/sdc/system_top_func.sdc' for mode 'func_constraints'
[09/02 03:57:14    29s] <CMD> set init_gnd_net VSS
[09/02 03:57:14    29s] <CMD> set init_lef_file {std_cells/lef/tsmc13fsg_6lm_tech.lef std_cells/lef/tsmc13_m_macros.lef system_top.lef}
[09/02 03:57:14    29s] <CMD> set init_verilog ../DFT/netlists/system_top.v
[09/02 03:57:14    29s] <CMD> set init_mmmc_file MMC.tcl
[09/02 03:57:14    29s] <CMD> set init_top_cell system_top
[09/02 03:57:14    29s] <CMD> set init_pwr_net VDD
[09/02 03:57:14    29s] <CMD> init_design
[09/02 03:57:14    29s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/02 03:57:14    29s] 
[09/02 03:57:14    29s] Loading LEF file std_cells/lef/tsmc13fsg_6lm_tech.lef ...
[09/02 03:57:14    29s] 
[09/02 03:57:14    29s] Loading LEF file std_cells/lef/tsmc13_m_macros.lef ...
[09/02 03:57:14    29s] Set DBUPerIGU to M2 pitch 820.
[09/02 03:57:14    29s] 
[09/02 03:57:14    29s] Loading LEF file system_top.lef ...
[09/02 03:57:14    29s] **WARN: (IMPLF-246):	The 'UNITS' attribute is only allowed to be set in the first LEF file (technology LEF). The attribute was found in this LEF file, and will be ignored.
[09/02 03:57:14    29s] **ERROR: (IMPLF-40):	Macro 'system_top' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
[09/02 03:57:14    29s] Type 'man IMPLF-40' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-46):	Class CORE macro 'system_top' has no SITE statement defined.
[09/02 03:57:14    29s] Class CORE macros require a SITE statement. The SITE ENC_CORE_0 was
[09/02 03:57:14    29s] created and will be used for this macro, using height 240.6000 that
[09/02 03:57:14    29s] matches the macro SIZE height, and width 0.4100 that matches the
[09/02 03:57:14    29s] m2 routing pitch. Define the site explicitly in the LEF file, to
[09/02 03:57:14    29s] this message in the future.
[09/02 03:57:14    29s] **WARN: (IMPLF-200):	Pin 'SI[0]' in macro 'system_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-200' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-200):	Pin 'SI[1]' in macro 'system_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-200' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-200):	Pin 'SI[2]' in macro 'system_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-200' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-200):	Pin 'SE' in macro 'system_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-200' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-200):	Pin 'test_mode' in macro 'system_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-200' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-200):	Pin 'scan_clk' in macro 'system_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-200' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-200):	Pin 'scan_rst' in macro 'system_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-200' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-200):	Pin 'RST' in macro 'system_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-200' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-200):	Pin 'UART_CLK' in macro 'system_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-200' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-200):	Pin 'REF_CLK' in macro 'system_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-200' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-200):	Pin 'RX_IN' in macro 'system_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-200' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-201):	Pin 'SO[0]' in macro 'system_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-201' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-201):	Pin 'SO[1]' in macro 'system_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-201' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-201):	Pin 'SO[2]' in macro 'system_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-201' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-201):	Pin 'TX_OUT' in macro 'system_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-201' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DXLM' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-200' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DXLM' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-200' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX8M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-200' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX8M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-200' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX4M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-200' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX4M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-200' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX2M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-200' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX2M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-200' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX1M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-200' for more detail.
[09/02 03:57:14    29s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[09/02 03:57:14    29s] To increase the message display limit, refer to the product command reference manual.
[09/02 03:57:14    29s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1M' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/02 03:57:14    29s] Type 'man IMPLF-201' for more detail.
[09/02 03:57:14    29s] 
[09/02 03:57:14    29s] viaInitial starts at Fri Sep  2 03:57:14 2022
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[09/02 03:57:14    29s] Type 'man IMPPP-557' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[09/02 03:57:14    29s] Type 'man IMPPP-557' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[09/02 03:57:14    29s] Type 'man IMPPP-557' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[09/02 03:57:14    29s] Type 'man IMPPP-557' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[09/02 03:57:14    29s] Type 'man IMPPP-557' for more detail.
[09/02 03:57:14    29s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[09/02 03:57:14    29s] Type 'man IMPPP-557' for more detail.
[09/02 03:57:14    29s] viaInitial ends at Fri Sep  2 03:57:14 2022
Loading view definition file from MMC.tcl
[09/02 03:57:14    29s] Reading max_library timing library '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib' ...
[09/02 03:57:15    30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1M' is not defined in the library.
[09/02 03:57:15    30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1M' is not defined in the library.
[09/02 03:57:15    30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2M' is not defined in the library.
[09/02 03:57:15    30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2M' is not defined in the library.
[09/02 03:57:15    30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4M' is not defined in the library.
[09/02 03:57:15    30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4M' is not defined in the library.
[09/02 03:57:15    30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX8M' is not defined in the library.
[09/02 03:57:15    30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX8M' is not defined in the library.
[09/02 03:57:15    30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXLM' is not defined in the library.
[09/02 03:57:15    30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXLM' is not defined in the library.
[09/02 03:57:15    30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1M' is not defined in the library.
[09/02 03:57:15    30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1M' is not defined in the library.
[09/02 03:57:15    30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2M' is not defined in the library.
[09/02 03:57:15    30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2M' is not defined in the library.
[09/02 03:57:15    30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4M' is not defined in the library.
[09/02 03:57:15    30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4M' is not defined in the library.
[09/02 03:57:15    30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX8M' is not defined in the library.
[09/02 03:57:15    30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX8M' is not defined in the library.
[09/02 03:57:15    30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXLM' is not defined in the library.
[09/02 03:57:15    30s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXLM' is not defined in the library.
[09/02 03:57:15    30s] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[09/02 03:57:16    31s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
[09/02 03:57:16    31s] Read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' 
[09/02 03:57:16    31s] Reading min_library timing library '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib' ...
[09/02 03:57:17    32s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
[09/02 03:57:17    32s] Read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' 
[09/02 03:57:17    32s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.54min, fe_real=2.62min, fe_mem=555.3M) ***
[09/02 03:57:17    32s] *** Begin netlist parsing (mem=555.3M) ***
[09/02 03:57:17    32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLM' is defined in LEF but not in the timing library.
[09/02 03:57:17    32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLM' is defined in LEF but not in the timing library.
[09/02 03:57:17    32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X8M' is defined in LEF but not in the timing library.
[09/02 03:57:17    32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X8M' is defined in LEF but not in the timing library.
[09/02 03:57:17    32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4M' is defined in LEF but not in the timing library.
[09/02 03:57:17    32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4M' is defined in LEF but not in the timing library.
[09/02 03:57:17    32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2M' is defined in LEF but not in the timing library.
[09/02 03:57:17    32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2M' is defined in LEF but not in the timing library.
[09/02 03:57:17    32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1M' is defined in LEF but not in the timing library.
[09/02 03:57:17    32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1M' is defined in LEF but not in the timing library.
[09/02 03:57:17    32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLM' is defined in LEF but not in the timing library.
[09/02 03:57:17    32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLM' is defined in LEF but not in the timing library.
[09/02 03:57:17    32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X8M' is defined in LEF but not in the timing library.
[09/02 03:57:17    32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X8M' is defined in LEF but not in the timing library.
[09/02 03:57:17    32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4M' is defined in LEF but not in the timing library.
[09/02 03:57:17    32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4M' is defined in LEF but not in the timing library.
[09/02 03:57:17    32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X3M' is defined in LEF but not in the timing library.
[09/02 03:57:17    32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X3M' is defined in LEF but not in the timing library.
[09/02 03:57:17    32s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2M' is defined in LEF but not in the timing library.
[09/02 03:57:17    32s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2M' is defined in LEF but not in the timing library.
[09/02 03:57:17    32s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[09/02 03:57:17    32s] To increase the message display limit, refer to the product command reference manual.
[09/02 03:57:17    32s] Created 618 new cells from 2 timing libraries.
[09/02 03:57:17    32s] Reading netlist ...
[09/02 03:57:17    32s] Backslashed names will retain backslash and a trailing blank character.
[09/02 03:57:17    32s] Reading verilog netlist '../DFT/netlists/system_top.v'
[09/02 03:57:17    32s] Non-leaf cell system_top will be treated as a leaf cell.
[09/02 03:57:17    32s] 
[09/02 03:57:17    32s] *** Memory Usage v#1 (Current mem = 555.344M, initial mem = 164.598M) ***
[09/02 03:57:17    32s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=555.3M) ***
[09/02 03:57:17    32s] Set top cell to system_top.
[09/02 03:57:17    32s] Hooked 1236 DB cells to tlib cells.
[09/02 03:57:17    32s] Starting recursive module instantiation check.
[09/02 03:57:17    32s] No recursion found.
[09/02 03:57:17    32s] Building hierarchical netlist for Cell system_top ...
[09/02 03:57:17    32s] *** Netlist is unique.
[09/02 03:57:17    32s] ** info: there are 1288 modules.
[09/02 03:57:17    32s] ** info: there are 1472 stdCell insts.
[09/02 03:57:17    32s] 
[09/02 03:57:17    32s] *** Memory Usage v#1 (Current mem = 593.668M, initial mem = 164.598M) ***
[09/02 03:57:17    32s] **WARN: (IMPFP-3961):	The techSite 'ENC_CORE_0' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[09/02 03:57:17    32s] Type 'man IMPFP-3961' for more detail.
[09/02 03:57:17    32s] Set Default Net Delay as 1000 ps.
[09/02 03:57:17    32s] Set Default Net Load as 0.5 pF. 
[09/02 03:57:17    32s] Set Default Input Pin Transition as 0.1 ps.
[09/02 03:57:18    33s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/02 03:57:18    33s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/02 03:57:18    33s] Type 'man IMPEXT-2773' for more detail.
[09/02 03:57:18    33s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/02 03:57:18    33s] Type 'man IMPEXT-2776' for more detail.
[09/02 03:57:18    33s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/02 03:57:18    33s] Type 'man IMPEXT-2776' for more detail.
[09/02 03:57:18    33s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/02 03:57:18    33s] Type 'man IMPEXT-2776' for more detail.
[09/02 03:57:18    33s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/02 03:57:18    33s] Type 'man IMPEXT-2776' for more detail.
[09/02 03:57:18    33s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/02 03:57:18    33s] Type 'man IMPEXT-2776' for more detail.
[09/02 03:57:18    33s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/02 03:57:18    33s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/02 03:57:18    33s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/02 03:57:18    33s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/02 03:57:18    33s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/02 03:57:18    33s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/02 03:57:18    33s] Summary of Active RC-Corners : 
[09/02 03:57:18    33s]  
[09/02 03:57:18    33s]  Analysis View: func_setup_analysis_view
[09/02 03:57:18    33s]     RC-Corner Name        : RCcorner
[09/02 03:57:18    33s]     RC-Corner Index       : 0
[09/02 03:57:18    33s]     RC-Corner Temperature : 25 Celsius
[09/02 03:57:18    33s]     RC-Corner Cap Table   : ''
[09/02 03:57:18    33s]     RC-Corner PreRoute Res Factor         : 1
[09/02 03:57:18    33s]     RC-Corner PreRoute Cap Factor         : 1
[09/02 03:57:18    33s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/02 03:57:18    33s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/02 03:57:18    33s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/02 03:57:18    33s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/02 03:57:18    33s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/02 03:57:18    33s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/02 03:57:18    33s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/02 03:57:18    33s]  
[09/02 03:57:18    33s]  Analysis View: capture_setup_analysis_view
[09/02 03:57:18    33s]     RC-Corner Name        : RCcorner
[09/02 03:57:18    33s]     RC-Corner Index       : 0
[09/02 03:57:18    33s]     RC-Corner Temperature : 25 Celsius
[09/02 03:57:18    33s]     RC-Corner Cap Table   : ''
[09/02 03:57:18    33s]     RC-Corner PreRoute Res Factor         : 1
[09/02 03:57:18    33s]     RC-Corner PreRoute Cap Factor         : 1
[09/02 03:57:18    33s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/02 03:57:18    33s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/02 03:57:18    33s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/02 03:57:18    33s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/02 03:57:18    33s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/02 03:57:18    33s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/02 03:57:18    33s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/02 03:57:18    33s]  
[09/02 03:57:18    33s]  Analysis View: scan_setup_analysis_view
[09/02 03:57:18    33s]     RC-Corner Name        : RCcorner
[09/02 03:57:18    33s]     RC-Corner Index       : 0
[09/02 03:57:18    33s]     RC-Corner Temperature : 25 Celsius
[09/02 03:57:18    33s]     RC-Corner Cap Table   : ''
[09/02 03:57:18    33s]     RC-Corner PreRoute Res Factor         : 1
[09/02 03:57:18    33s]     RC-Corner PreRoute Cap Factor         : 1
[09/02 03:57:18    33s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/02 03:57:18    33s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/02 03:57:18    33s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/02 03:57:18    33s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/02 03:57:18    33s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/02 03:57:18    33s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/02 03:57:18    33s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/02 03:57:18    33s]  
[09/02 03:57:18    33s]  Analysis View: func_hold_analysis_view
[09/02 03:57:18    33s]     RC-Corner Name        : RCcorner
[09/02 03:57:18    33s]     RC-Corner Index       : 0
[09/02 03:57:18    33s]     RC-Corner Temperature : 25 Celsius
[09/02 03:57:18    33s]     RC-Corner Cap Table   : ''
[09/02 03:57:18    33s]     RC-Corner PreRoute Res Factor         : 1
[09/02 03:57:18    33s]     RC-Corner PreRoute Cap Factor         : 1
[09/02 03:57:18    33s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/02 03:57:18    33s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/02 03:57:18    33s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/02 03:57:18    33s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/02 03:57:18    33s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/02 03:57:18    33s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/02 03:57:18    33s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/02 03:57:18    33s]  
[09/02 03:57:18    33s]  Analysis View: capture_hold_analysis_view
[09/02 03:57:18    33s]     RC-Corner Name        : RCcorner
[09/02 03:57:18    33s]     RC-Corner Index       : 0
[09/02 03:57:18    33s]     RC-Corner Temperature : 25 Celsius
[09/02 03:57:18    33s]     RC-Corner Cap Table   : ''
[09/02 03:57:18    33s]     RC-Corner PreRoute Res Factor         : 1
[09/02 03:57:18    33s]     RC-Corner PreRoute Cap Factor         : 1
[09/02 03:57:18    33s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/02 03:57:18    33s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/02 03:57:18    33s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/02 03:57:18    33s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/02 03:57:18    33s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/02 03:57:18    33s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/02 03:57:18    33s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/02 03:57:18    33s]  
[09/02 03:57:18    33s]  Analysis View: scan_hold_analysis_view
[09/02 03:57:18    33s]     RC-Corner Name        : RCcorner
[09/02 03:57:18    33s]     RC-Corner Index       : 0
[09/02 03:57:18    33s]     RC-Corner Temperature : 25 Celsius
[09/02 03:57:18    33s]     RC-Corner Cap Table   : ''
[09/02 03:57:18    33s]     RC-Corner PreRoute Res Factor         : 1
[09/02 03:57:18    33s]     RC-Corner PreRoute Cap Factor         : 1
[09/02 03:57:18    33s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/02 03:57:18    33s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/02 03:57:18    33s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/02 03:57:18    33s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/02 03:57:18    33s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/02 03:57:18    33s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/02 03:57:18    33s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/02 03:57:18    33s] *Info: initialize multi-corner CTS.
[09/02 03:57:18    33s] Reading timing constraints file '/home/IC/Projects/System/Backend/DFT/sdc/system_top_scan.sdc' ...
[09/02 03:57:18    33s] Current (total cpu=0:00:33.1, real=0:02:38, peak res=308.2M, current mem=709.1M)
[09/02 03:57:18    33s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /home/IC/Projects/System/Backend/DFT/sdc/system_top_scan.sdc, Line 9).
[09/02 03:57:18    33s] 
[09/02 03:57:18    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view scan_hold_analysis_view.
[09/02 03:57:18    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view scan_hold_analysis_view.
[09/02 03:57:18    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view scan_hold_analysis_view.
[09/02 03:57:18    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view scan_hold_analysis_view.
[09/02 03:57:18    33s] INFO (CTE): Reading of timing constraints file /home/IC/Projects/System/Backend/DFT/sdc/system_top_scan.sdc completed, with 1 WARNING
[09/02 03:57:18    33s] WARNING (CTE-25): Line: 8 of File /home/IC/Projects/System/Backend/DFT/sdc/system_top_scan.sdc : Skipped unsupported command: set_units
[09/02 03:57:18    33s] 
[09/02 03:57:18    33s] 
[09/02 03:57:18    33s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=327.1M, current mem=728.3M)
[09/02 03:57:18    33s] Current (total cpu=0:00:33.3, real=0:02:38, peak res=327.1M, current mem=728.3M)
[09/02 03:57:18    33s] Reading timing constraints file '/home/IC/Projects/System/Backend/DFT/sdc/system_top_func.sdc' ...
[09/02 03:57:18    33s] Current (total cpu=0:00:33.3, real=0:02:38, peak res=327.1M, current mem=728.3M)
[09/02 03:57:18    33s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /home/IC/Projects/System/Backend/DFT/sdc/system_top_func.sdc, Line 9).
[09/02 03:57:18    33s] 
[09/02 03:57:18    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view func_hold_analysis_view.
[09/02 03:57:18    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view func_hold_analysis_view.
[09/02 03:57:18    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view func_hold_analysis_view.
[09/02 03:57:18    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view func_hold_analysis_view.
[09/02 03:57:18    33s] INFO (CTE): Reading of timing constraints file /home/IC/Projects/System/Backend/DFT/sdc/system_top_func.sdc completed, with 1 WARNING
[09/02 03:57:18    33s] WARNING (CTE-25): Line: 8 of File /home/IC/Projects/System/Backend/DFT/sdc/system_top_func.sdc : Skipped unsupported command: set_units
[09/02 03:57:18    33s] 
[09/02 03:57:18    33s] 
[09/02 03:57:18    33s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=327.5M, current mem=728.3M)
[09/02 03:57:18    33s] Current (total cpu=0:00:33.3, real=0:02:38, peak res=327.5M, current mem=728.3M)
[09/02 03:57:18    33s] Reading timing constraints file '/home/IC/Projects/System/Backend/DFT/sdc/system_top_capture.sdc' ...
[09/02 03:57:18    33s] Current (total cpu=0:00:33.3, real=0:02:38, peak res=327.5M, current mem=728.3M)
[09/02 03:57:18    33s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /home/IC/Projects/System/Backend/DFT/sdc/system_top_capture.sdc, Line 9).
[09/02 03:57:18    33s] 
[09/02 03:57:18    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view capture_hold_analysis_view.
[09/02 03:57:18    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view capture_hold_analysis_view.
[09/02 03:57:18    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view capture_hold_analysis_view.
[09/02 03:57:18    33s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view capture_hold_analysis_view.
[09/02 03:57:18    33s] INFO (CTE): Reading of timing constraints file /home/IC/Projects/System/Backend/DFT/sdc/system_top_capture.sdc completed, with 1 WARNING
[09/02 03:57:18    33s] WARNING (CTE-25): Line: 8 of File /home/IC/Projects/System/Backend/DFT/sdc/system_top_capture.sdc : Skipped unsupported command: set_units
[09/02 03:57:18    33s] 
[09/02 03:57:18    33s] 
[09/02 03:57:18    33s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=327.9M, current mem=728.3M)
[09/02 03:57:18    33s] Current (total cpu=0:00:33.3, real=0:02:38, peak res=327.9M, current mem=728.3M)
[09/02 03:57:18    33s] Summary for sequential cells idenfication: 
[09/02 03:57:18    33s] Identified SBFF number: 146
[09/02 03:57:18    33s] Identified MBFF number: 0
[09/02 03:57:18    33s] Not identified SBFF number: 0
[09/02 03:57:18    33s] Not identified MBFF number: 0
[09/02 03:57:18    33s] Number of sequential cells which are not FFs: 28
[09/02 03:57:18    33s] 
[09/02 03:57:19    33s] Total number of combinational cells: 433
[09/02 03:57:19    33s] Total number of sequential cells: 174
[09/02 03:57:19    33s] Total number of tristate cells: 10
[09/02 03:57:19    33s] Total number of level shifter cells: 0
[09/02 03:57:19    33s] Total number of power gating cells: 0
[09/02 03:57:19    33s] Total number of isolation cells: 0
[09/02 03:57:19    33s] Total number of power switch cells: 0
[09/02 03:57:19    33s] Total number of pulse generator cells: 0
[09/02 03:57:19    33s] Total number of always on buffers: 0
[09/02 03:57:19    33s] Total number of retention cells: 0
[09/02 03:57:19    33s] List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
[09/02 03:57:19    33s] Total number of usable buffers: 26
[09/02 03:57:19    33s] List of unusable buffers:
[09/02 03:57:19    33s] Total number of unusable buffers: 0
[09/02 03:57:19    33s] List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
[09/02 03:57:19    33s] Total number of usable inverters: 28
[09/02 03:57:19    33s] List of unusable inverters:
[09/02 03:57:19    33s] Total number of unusable inverters: 0
[09/02 03:57:19    33s] List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
[09/02 03:57:19    33s] Total number of identified usable delay cells: 8
[09/02 03:57:19    33s] List of identified unusable delay cells:
[09/02 03:57:19    33s] Total number of identified unusable delay cells: 0
[09/02 03:57:19    33s] **WARN: (IMPSYC-2):	Timing information is not defined for cell system_top; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[09/02 03:57:19    33s] Type 'man IMPSYC-2' for more detail.
[09/02 03:57:19    33s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/02 03:57:38    37s] <CMD> floorPlan -d 240.47 160 0.0 0.0 0.0 0.0
[09/02 03:57:38    37s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[09/02 03:57:39    37s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
[09/02 03:57:39    37s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
[09/02 03:57:47    38s] <CMD> fit
[09/02 03:58:19    43s] <CMD> set sprCreateIeRingNets {}
[09/02 03:58:19    43s] <CMD> set sprCreateIeRingLayers {}
[09/02 03:58:19    43s] <CMD> set sprCreateIeRingWidth 1.0
[09/02 03:58:19    43s] <CMD> set sprCreateIeRingSpacing 1.0
[09/02 03:58:19    43s] <CMD> set sprCreateIeRingOffset 1.0
[09/02 03:58:19    43s] <CMD> set sprCreateIeRingThreshold 1.0
[09/02 03:58:19    43s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/02 03:59:34    54s] <CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer METAL6 -type core_rings -jog_distance 0.205 -threshold 0.205 -nets {VDD VSS} -follow io -stacked_via_bottom_layer METAL1 -layer {bottom METAL5 top METAL5 right METAL4 left METAL4} -width 1 -spacing 0.5 -offset 0.25
[09/02 03:59:34    54s] 
[09/02 03:59:34    54s] The power planner will calculate offsets from I/O rows.
[09/02 03:59:35    54s] The power planner created 8 wires.
[09/02 03:59:35    54s] <CMD_INTERNAL> editPushUndo
[09/02 03:59:35    54s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:01.0, mem: 937.1M) ***
[09/02 03:59:49    57s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[09/02 03:59:49    57s] VERIFY_CONNECTIVITY use new engine.
[09/02 03:59:49    57s] 
[09/02 03:59:49    57s] ******** Start: VERIFY CONNECTIVITY ********
[09/02 03:59:49    57s] Start Time: Fri Sep  2 03:59:49 2022
[09/02 03:59:49    57s] 
[09/02 03:59:49    57s] Design Name: system_top
[09/02 03:59:49    57s] Database Units: 2000
[09/02 03:59:49    57s] Design Boundary: (0.0000, 0.0000) (240.6700, 159.9000)
[09/02 03:59:49    57s] Error Limit = 1000; Warning Limit = 50
[09/02 03:59:49    57s] Check all nets
[09/02 03:59:49    57s] 
[09/02 03:59:49    57s] Begin Summary 
[09/02 03:59:49    57s]   Found no problems or warnings.
[09/02 03:59:49    57s] End Summary
[09/02 03:59:49    57s] 
[09/02 03:59:49    57s] End Time: Fri Sep  2 03:59:49 2022
[09/02 03:59:49    57s] Time Elapsed: 0:00:00.0
[09/02 03:59:49    57s] 
[09/02 03:59:49    57s] ******** End: VERIFY CONNECTIVITY ********
[09/02 03:59:49    57s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/02 03:59:49    57s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[09/02 03:59:49    57s] 
[09/02 04:00:01    59s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea false -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[09/02 04:00:01    59s] <CMD> verifyGeometry
[09/02 04:00:01    59s]  *** Starting Verify Geometry (MEM: 939.1) ***
[09/02 04:00:01    59s] 
[09/02 04:00:01    59s]   VERIFY GEOMETRY ...... Starting Verification
[09/02 04:00:01    59s]   VERIFY GEOMETRY ...... Initializing
[09/02 04:00:01    59s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[09/02 04:00:01    59s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[09/02 04:00:01    59s]                   ...... bin size: 8000
[09/02 04:00:01    59s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[09/02 04:00:01    60s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[09/02 04:00:01    60s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[09/02 04:00:01    60s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[09/02 04:00:01    60s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[09/02 04:00:01    60s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[09/02 04:00:01    60s] VG: elapsed time: 0.00
[09/02 04:00:01    60s] Begin Summary ...
[09/02 04:00:01    60s]   Cells       : 0
[09/02 04:00:01    60s]   SameNet     : 0
[09/02 04:00:01    60s]   Wiring      : 0
[09/02 04:00:01    60s]   Antenna     : 0
[09/02 04:00:01    60s]   Short       : 0
[09/02 04:00:01    60s]   Overlap     : 0
[09/02 04:00:01    60s] End Summary
[09/02 04:00:01    60s] 
[09/02 04:00:01    60s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/02 04:00:01    60s] 
[09/02 04:00:01    60s] **********End: VERIFY GEOMETRY**********
[09/02 04:00:01    60s]  *** verify geometry (CPU: 0:00:00.4  MEM: 70.1M)
[09/02 04:00:01    60s] 
[09/02 04:00:01    60s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[09/02 04:00:12    61s] <CMD> set sprCreateIeStripeNets {}
[09/02 04:00:12    61s] <CMD> set sprCreateIeStripeLayers {}
[09/02 04:00:12    61s] <CMD> set sprCreateIeStripeWidth 10.0
[09/02 04:00:12    61s] <CMD> set sprCreateIeStripeSpacing 2.0
[09/02 04:00:12    61s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/02 04:00:46    67s] <CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit METAL5 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit METAL3 -set_to_set_distance 40 -skip_via_on_pin Standardcell -stacked_via_top_layer METAL6 -padcore_ring_top_layer_limit METAL5 -spacing 0.5 -merge_stripes_value 0.205 -layer METAL4 -block_ring_bottom_layer_limit METAL3 -width 1 -nets {VDD VSS} -stacked_via_bottom_layer METAL1
[09/02 04:00:46    67s] 
[09/02 04:00:46    67s] Starting stripe generation ...
[09/02 04:00:46    67s] Non-Default setAddStripeOption Settings :
[09/02 04:00:46    67s]   NONE
[09/02 04:00:46    67s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 0.50 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
[09/02 04:00:46    67s] **WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 2.00 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
[09/02 04:00:46    67s] **WARN: (IMPPP-353):	Your design contains unconnected stripe ends. To avoid shorts and spacing violations, use the sroute command to create final connections.
[09/02 04:00:46    67s] Stripe generation is complete; vias are now being generated.
[09/02 04:00:46    67s] The power planner created 10 wires.
[09/02 04:00:46    67s] <CMD_INTERNAL> editPushUndo
[09/02 04:00:46    67s] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1009.2M) ***
[09/02 04:00:59    69s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[09/02 04:00:59    69s] VERIFY_CONNECTIVITY use new engine.
[09/02 04:00:59    69s] 
[09/02 04:00:59    69s] ******** Start: VERIFY CONNECTIVITY ********
[09/02 04:00:59    69s] Start Time: Fri Sep  2 04:00:59 2022
[09/02 04:00:59    69s] 
[09/02 04:00:59    69s] Design Name: system_top
[09/02 04:00:59    69s] Database Units: 2000
[09/02 04:00:59    69s] Design Boundary: (0.0000, 0.0000) (240.6700, 159.9000)
[09/02 04:00:59    69s] Error Limit = 1000; Warning Limit = 50
[09/02 04:00:59    69s] Check all nets
[09/02 04:00:59    69s] 
[09/02 04:00:59    69s] Begin Summary 
[09/02 04:00:59    69s]   Found no problems or warnings.
[09/02 04:00:59    69s] End Summary
[09/02 04:00:59    69s] 
[09/02 04:00:59    69s] End Time: Fri Sep  2 04:00:59 2022
[09/02 04:00:59    69s] Time Elapsed: 0:00:00.0
[09/02 04:00:59    69s] 
[09/02 04:00:59    69s] ******** End: VERIFY CONNECTIVITY ********
[09/02 04:00:59    69s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/02 04:00:59    69s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[09/02 04:00:59    69s] 
[09/02 04:01:04    70s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea false -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[09/02 04:01:04    70s] <CMD> verifyGeometry
[09/02 04:01:04    70s]  *** Starting Verify Geometry (MEM: 1009.2) ***
[09/02 04:01:04    70s] 
[09/02 04:01:04    70s]   VERIFY GEOMETRY ...... Starting Verification
[09/02 04:01:04    70s]   VERIFY GEOMETRY ...... Initializing
[09/02 04:01:04    70s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[09/02 04:01:04    70s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[09/02 04:01:04    70s]                   ...... bin size: 8000
[09/02 04:01:04    70s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[09/02 04:01:04    70s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[09/02 04:01:04    70s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[09/02 04:01:04    70s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[09/02 04:01:04    70s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[09/02 04:01:04    70s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[09/02 04:01:04    70s] VG: elapsed time: 0.00
[09/02 04:01:04    70s] Begin Summary ...
[09/02 04:01:04    70s]   Cells       : 0
[09/02 04:01:04    70s]   SameNet     : 0
[09/02 04:01:04    70s]   Wiring      : 0
[09/02 04:01:04    70s]   Antenna     : 0
[09/02 04:01:04    70s]   Short       : 0
[09/02 04:01:04    70s]   Overlap     : 0
[09/02 04:01:04    70s] End Summary
[09/02 04:01:04    70s] 
[09/02 04:01:04    70s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/02 04:01:04    70s] 
[09/02 04:01:04    70s] **********End: VERIFY GEOMETRY**********
[09/02 04:01:04    70s]  *** verify geometry (CPU: 0:00:00.0  MEM: 1.9M)
[09/02 04:01:04    70s] 
[09/02 04:01:04    70s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[09/02 04:01:10    71s] <CMD> getCTSMode -engine -quiet
[09/02 04:01:10    71s] <CMD> getCTSMode -engine -quiet
[09/02 04:01:10    71s] <CMD> getCTSMode -engine -quiet
[09/02 04:01:10    71s] <CMD> getCTSMode -engine -quiet
[09/02 04:01:10    71s] <CMD> getCTSMode -engine -quiet
[09/02 04:01:10    71s] <CMD> getCTSMode -engine -quiet
[09/02 04:01:10    71s] <CMD> getCTSMode -engine -quiet
[09/02 04:01:10    71s] <CMD> getCTSMode -engine -quiet
[09/02 04:01:10    71s] <CMD> getCTSMode -engine -quiet
[09/02 04:01:10    71s] <CMD> getCTSMode -engine -quiet
[09/02 04:01:10    71s] <CMD> getCTSMode -engine -quiet
[09/02 04:01:10    71s] <CMD> getCTSMode -engine -quiet
[09/02 04:01:10    71s] <CMD> getCTSMode -engine -quiet
[09/02 04:01:33    74s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { METAL1 METAL6 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { METAL1 METAL6 } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1 METAL6 }
[09/02 04:01:33    74s] *** Begin SPECIAL ROUTE on Fri Sep  2 04:01:33 2022 ***
[09/02 04:01:33    74s] SPECIAL ROUTE ran on directory: /home/IC/Projects/System/Backend/pnr
[09/02 04:01:33    74s] SPECIAL ROUTE ran on machine: IC (Linux 2.6.32-573.el6.x86_64 x86_64 2.21Ghz)
[09/02 04:01:33    74s] 
[09/02 04:01:33    74s] Begin option processing ...
[09/02 04:01:33    74s] srouteConnectPowerBump set to false
[09/02 04:01:33    74s] routeSelectNet set to "VDD VSS"
[09/02 04:01:33    74s] routeSpecial set to true
[09/02 04:01:33    74s] srouteBlockPin set to "useLef"
[09/02 04:01:33    74s] srouteBottomLayerLimit set to 1
[09/02 04:01:33    74s] srouteBottomTargetLayerLimit set to 1
[09/02 04:01:33    74s] srouteConnectConverterPin set to false
[09/02 04:01:33    74s] srouteCrossoverViaBottomLayer set to 1
[09/02 04:01:33    74s] srouteCrossoverViaTopLayer set to 6
[09/02 04:01:33    74s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[09/02 04:01:33    74s] srouteFollowCorePinEnd set to 3
[09/02 04:01:33    74s] srouteJogControl set to "preferWithChanges differentLayer"
[09/02 04:01:33    74s] sroutePadPinAllPorts set to true
[09/02 04:01:33    74s] sroutePreserveExistingRoutes set to true
[09/02 04:01:33    74s] srouteRoutePowerBarPortOnBothDir set to true
[09/02 04:01:33    74s] srouteStopBlockPin set to "nearestTarget"
[09/02 04:01:33    74s] srouteTopLayerLimit set to 6
[09/02 04:01:33    74s] srouteTopTargetLayerLimit set to 6
[09/02 04:01:33    74s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1540.00 megs.
[09/02 04:01:33    74s] 
[09/02 04:01:33    74s] Reading DB technology information...
[09/02 04:01:33    74s] Finished reading DB technology information.
[09/02 04:01:33    74s] Reading floorplan and netlist information...
[09/02 04:01:33    74s] Finished reading floorplan and netlist information.
[09/02 04:01:33    75s] Read in 12 layers, 6 routing layers, 1 overlap layer
[09/02 04:01:33    75s] Read in 632 macros, 90 used
[09/02 04:01:33    75s] Read in 89 components
[09/02 04:01:33    75s]   89 core components: 89 unplaced, 0 placed, 0 fixed
[09/02 04:01:33    75s] Read in 15 physical pins
[09/02 04:01:33    75s]   15 physical pins: 0 unplaced, 0 placed, 15 fixed
[09/02 04:01:33    75s] Read in 15 nets
[09/02 04:01:33    75s] Read in 2 special nets, 2 routed
[09/02 04:01:33    75s] Read in 193 terminals
[09/02 04:01:33    75s] 2 nets selected.
[09/02 04:01:33    75s] 
[09/02 04:01:33    75s] Begin power routing ...
[09/02 04:01:33    75s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[09/02 04:01:33    75s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[09/02 04:01:33    75s] Type 'man IMPSR-1256' for more detail.
[09/02 04:01:33    75s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/02 04:01:33    75s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[09/02 04:01:33    75s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[09/02 04:01:33    75s] Type 'man IMPSR-1256' for more detail.
[09/02 04:01:33    75s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/02 04:01:33    75s] CPU time for FollowPin 0 seconds
[09/02 04:01:33    75s] CPU time for FollowPin 0 seconds
[09/02 04:01:33    75s]   Number of IO ports routed: 0
[09/02 04:01:33    75s]   Number of Block ports routed: 0
[09/02 04:01:33    75s]   Number of Stripe ports routed: 0
[09/02 04:01:33    75s]   Number of Core ports routed: 0
[09/02 04:01:33    75s]   Number of Pad ports routed: 0
[09/02 04:01:33    75s]   Number of Power Bump ports routed: 0
[09/02 04:01:33    75s]   Number of Followpin connections: 56
[09/02 04:01:33    75s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1552.00 megs.
[09/02 04:01:33    75s] 
[09/02 04:01:33    75s] 
[09/02 04:01:33    75s] 
[09/02 04:01:33    75s]  Begin updating DB with routing results ...
[09/02 04:01:33    75s]  Updating DB with 51 via definition ...
[09/02 04:01:33    75s]  Updating DB with 15 io pins ...Extracting standard cell pins and blockage ...... 
[09/02 04:01:33    75s] Pin and blockage extraction finished
[09/02 04:01:33    75s] 
[09/02 04:01:33    75s] 
sroute post-processing starts at Fri Sep  2 04:01:33 2022
The viaGen is rebuilding shadow vias for net VSS.
[09/02 04:01:33    75s] sroute post-processing ends at Fri Sep  2 04:01:33 2022

sroute post-processing starts at Fri Sep  2 04:01:33 2022
The viaGen is rebuilding shadow vias for net VDD.
[09/02 04:01:33    75s] sroute post-processing ends at Fri Sep  2 04:01:33 2022
sroute: Total CPU time used = 0:0:0
[09/02 04:01:33    75s] sroute: Total Real time used = 0:0:0
[09/02 04:01:33    75s] sroute: Total Memory used = 11.73 megs
[09/02 04:01:33    75s] sroute: Total Peak Memory used = 955.68 megs
[09/02 04:01:39    76s] <CMD> get_verify_drc_mode -disable_rules -quiet
[09/02 04:01:39    76s] <CMD> get_verify_drc_mode -quiet -area
[09/02 04:01:39    76s] <CMD> get_verify_drc_mode -quiet -layer_range
[09/02 04:01:39    76s] <CMD> get_verify_drc_mode -check_implant -quiet
[09/02 04:01:39    76s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[09/02 04:01:39    76s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[09/02 04:01:39    76s] <CMD> get_verify_drc_mode -check_only -quiet
[09/02 04:01:39    76s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[09/02 04:01:39    76s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[09/02 04:01:39    76s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[09/02 04:01:39    76s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[09/02 04:01:39    76s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[09/02 04:01:39    76s] <CMD> get_verify_drc_mode -limit -quiet
[09/02 04:01:43    77s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[09/02 04:01:43    77s] VERIFY_CONNECTIVITY use new engine.
[09/02 04:01:43    77s] 
[09/02 04:01:43    77s] ******** Start: VERIFY CONNECTIVITY ********
[09/02 04:01:43    77s] Start Time: Fri Sep  2 04:01:43 2022
[09/02 04:01:43    77s] 
[09/02 04:01:43    77s] Design Name: system_top
[09/02 04:01:43    77s] Database Units: 2000
[09/02 04:01:43    77s] Design Boundary: (0.0000, 0.0000) (240.6700, 159.9000)
[09/02 04:01:43    77s] Error Limit = 1000; Warning Limit = 50
[09/02 04:01:43    77s] Check all nets
[09/02 04:01:43    77s] Net SI[2]: Found a geometry with bounding box (-0.10,98.10) (0.10,98.30) outside the design boundary.
[09/02 04:01:43    77s] Violations for such geometries will be reported.
[09/02 04:01:44    77s] Net VDD: has special routes with opens, dangling Wire.
[09/02 04:01:44    77s] Net VSS: dangling Wire.
[09/02 04:01:44    77s] 
[09/02 04:01:44    77s] Begin Summary 
[09/02 04:01:44    77s]     2 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[09/02 04:01:44    77s]     112 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[09/02 04:01:44    77s]     114 total info(s) created.
[09/02 04:01:44    77s] End Summary
[09/02 04:01:44    77s] 
[09/02 04:01:44    77s] End Time: Fri Sep  2 04:01:44 2022
[09/02 04:01:44    77s] Time Elapsed: 0:00:01.0
[09/02 04:01:44    77s] 
[09/02 04:01:44    77s] ******** End: VERIFY CONNECTIVITY ********
[09/02 04:01:44    77s]   Verification Complete : 114 Viols.  0 Wrngs.
[09/02 04:01:44    77s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[09/02 04:01:44    77s] 
[09/02 04:01:47    77s] <CMD> zoomBox 136.782 9.404 108.237 -4.189
[09/02 04:01:48    77s] <CMD> zoomBox 124.053 1.337 120.545 -1.268
[09/02 04:01:49    78s] <CMD> selectMarker 0.0000 -0.1300 240.6700 0.1300 -1 3 7
[09/02 04:01:50    78s] <CMD> deselectAll
[09/02 04:01:50    78s] <CMD> selectMarker 0.0000 -0.1300 240.6700 0.1300 -1 3 7
[09/02 04:01:51    78s] <CMD> deselectAll
[09/02 04:01:52    78s] <CMD> selectMarker 0.0000 -0.1300 240.6700 0.1300 -1 3 7
[09/02 04:01:53    78s] <CMD> deselectAll
[09/02 04:01:53    78s] <CMD> selectMarker 0.0000 -0.1300 240.6700 0.1300 -1 3 7
[09/02 04:01:54    79s] <CMD> deleteSelectedFromFPlan
[09/02 04:01:55    79s] <CMD> selectWire 0.0000 -0.1300 240.6700 0.1300 1 VDD
[09/02 04:01:55    79s] <CMD> deleteSelectedFromFPlan
[09/02 04:01:57    79s] <CMD> fit
[09/02 04:02:02    80s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[09/02 04:02:02    80s] VERIFY_CONNECTIVITY use new engine.
[09/02 04:02:02    80s] 
[09/02 04:02:02    80s] ******** Start: VERIFY CONNECTIVITY ********
[09/02 04:02:02    80s] Start Time: Fri Sep  2 04:02:02 2022
[09/02 04:02:02    80s] 
[09/02 04:02:02    80s] Design Name: system_top
[09/02 04:02:02    80s] Database Units: 2000
[09/02 04:02:02    80s] Design Boundary: (0.0000, 0.0000) (240.6700, 159.9000)
[09/02 04:02:02    80s] Error Limit = 1000; Warning Limit = 50
[09/02 04:02:02    80s] Check all nets
[09/02 04:02:02    80s] Net SI[2]: Found a geometry with bounding box (-0.10,98.10) (0.10,98.30) outside the design boundary.
[09/02 04:02:02    80s] Violations for such geometries will be reported.
[09/02 04:02:02    80s] Net VDD: dangling Wire.
[09/02 04:02:02    80s] Net VSS: dangling Wire.
[09/02 04:02:02    80s] 
[09/02 04:02:02    80s] Begin Summary 
[09/02 04:02:02    80s]     110 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[09/02 04:02:02    80s]     110 total info(s) created.
[09/02 04:02:02    80s] End Summary
[09/02 04:02:02    80s] 
[09/02 04:02:02    80s] End Time: Fri Sep  2 04:02:02 2022
[09/02 04:02:02    80s] Time Elapsed: 0:00:00.0
[09/02 04:02:02    80s] 
[09/02 04:02:02    80s] ******** End: VERIFY CONNECTIVITY ********
[09/02 04:02:02    80s]   Verification Complete : 110 Viols.  0 Wrngs.
[09/02 04:02:02    80s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[09/02 04:02:02    80s] 
[09/02 04:02:07    81s] <CMD> clearDrc
[09/02 04:02:12    81s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea false -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[09/02 04:02:12    81s] <CMD> verifyGeometry
[09/02 04:02:12    81s]  *** Starting Verify Geometry (MEM: 955.7) ***
[09/02 04:02:12    81s] 
[09/02 04:02:12    81s]   VERIFY GEOMETRY ...... Starting Verification
[09/02 04:02:12    81s]   VERIFY GEOMETRY ...... Initializing
[09/02 04:02:12    81s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[09/02 04:02:12    81s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[09/02 04:02:12    81s]                   ...... bin size: 8000
[09/02 04:02:12    81s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[09/02 04:02:12    81s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[09/02 04:02:12    81s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[09/02 04:02:12    81s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[09/02 04:02:12    81s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[09/02 04:02:12    81s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[09/02 04:02:12    81s] VG: elapsed time: 0.00
[09/02 04:02:12    81s] Begin Summary ...
[09/02 04:02:12    81s]   Cells       : 0
[09/02 04:02:12    81s]   SameNet     : 0
[09/02 04:02:12    81s]   Wiring      : 0
[09/02 04:02:12    81s]   Antenna     : 0
[09/02 04:02:12    81s]   Short       : 0
[09/02 04:02:12    81s]   Overlap     : 0
[09/02 04:02:12    81s] End Summary
[09/02 04:02:12    81s] 
[09/02 04:02:12    81s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/02 04:02:12    81s] 
[09/02 04:02:12    81s] **********End: VERIFY GEOMETRY**********
[09/02 04:02:12    81s]  *** verify geometry (CPU: 0:00:00.1  MEM: 68.1M)
[09/02 04:02:12    81s] 
[09/02 04:02:12    81s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[09/02 04:02:29    84s] <CMD> setLayerPreference allM0 -isVisible 0
[09/02 04:02:29    84s] <CMD> setLayerPreference allM1Cont -isVisible 0
[09/02 04:02:29    84s] <CMD> setLayerPreference allM1 -isVisible 0
[09/02 04:02:29    84s] <CMD> setLayerPreference allM2Cont -isVisible 0
[09/02 04:02:29    84s] <CMD> setLayerPreference allM2 -isVisible 0
[09/02 04:02:29    84s] <CMD> setLayerPreference allM3Cont -isVisible 0
[09/02 04:02:29    84s] <CMD> setLayerPreference allM3 -isVisible 0
[09/02 04:02:29    84s] <CMD> setLayerPreference allM4Cont -isVisible 0
[09/02 04:02:29    84s] <CMD> setLayerPreference allM4 -isVisible 0
[09/02 04:02:29    84s] <CMD> setLayerPreference allM5Cont -isVisible 0
[09/02 04:02:29    84s] <CMD> setLayerPreference allM5 -isVisible 0
[09/02 04:02:29    84s] <CMD> setLayerPreference allM6Cont -isVisible 0
[09/02 04:02:29    84s] <CMD> setLayerPreference allM6 -isVisible 0
[09/02 04:02:31    85s] <CMD> setLayerPreference allM1 -isVisible 1
[09/02 04:02:37    86s] <CMD> zoomBox 249.058 161.099 196.590 130.923
[09/02 04:02:38    86s] <CMD> zoomBox 243.602 159.047 233.575 155.316
[09/02 04:02:40    86s] <CMD> panPage 0 1
[09/02 04:02:42    87s] <CMD> panPage 0 -1
[09/02 04:02:42    87s] <CMD> panPage 0 1
[09/02 04:02:44    87s] <CMD> setDrawView ameba
[09/02 04:02:46    87s] <CMD> setDrawView fplan
[09/02 04:02:51    88s] <CMD> uiSetTool obstruct
[09/02 04:03:32    95s] <CMD> createPlaceBlockage -box 0.005 158.035 240.680 159.871
[09/02 04:03:36    96s] <CMD> uiSetTool select
[09/02 04:03:40    97s] <CMD> panPage 0 -1
[09/02 04:03:40    97s] <CMD> panPage 0 -1
[09/02 04:03:40    97s] <CMD> panPage 0 -1
[09/02 04:03:41    97s] <CMD> panPage 0 -1
[09/02 04:03:41    97s] <CMD> panPage 0 -1
[09/02 04:03:41    97s] <CMD> panPage 0 -1
[09/02 04:03:41    97s] <CMD> panPage 0 -1
[09/02 04:03:41    97s] <CMD> panPage 0 -1
[09/02 04:03:41    97s] <CMD> panPage 0 -1
[09/02 04:03:42    97s] <CMD> panPage 0 -1
[09/02 04:03:42    97s] <CMD> panPage 0 -1
[09/02 04:03:42    97s] <CMD> panPage 0 -1
[09/02 04:03:42    97s] <CMD> panPage 0 -1
[09/02 04:03:42    97s] <CMD> panPage 0 -1
[09/02 04:03:42    97s] <CMD> panPage 0 -1
[09/02 04:03:42    97s] <CMD> panPage 0 -1
[09/02 04:03:42    97s] <CMD> panPage 0 -1
[09/02 04:03:42    97s] <CMD> panPage 0 -1
[09/02 04:03:42    97s] <CMD> panPage 0 -1
[09/02 04:03:42    97s] <CMD> panPage 0 -1
[09/02 04:03:43    97s] <CMD> panPage 0 -1
[09/02 04:03:43    97s] <CMD> panPage 0 -1
[09/02 04:03:43    97s] <CMD> panPage 0 -1
[09/02 04:03:43    97s] <CMD> panPage 0 -1
[09/02 04:03:43    97s] <CMD> panPage 0 -1
[09/02 04:03:43    97s] <CMD> panPage 0 -1
[09/02 04:03:43    97s] <CMD> panPage 0 -1
[09/02 04:03:43    97s] <CMD> panPage 0 -1
[09/02 04:03:43    97s] <CMD> panPage 0 -1
[09/02 04:03:43    97s] <CMD> panPage 0 -1
[09/02 04:03:43    97s] <CMD> panPage 0 -1
[09/02 04:03:44    97s] <CMD> panPage 0 -1
[09/02 04:03:44    97s] <CMD> panPage 0 -1
[09/02 04:03:44    97s] <CMD> panPage 0 -1
[09/02 04:03:44    97s] <CMD> panPage 0 -1
[09/02 04:03:44    97s] <CMD> panPage 0 -1
[09/02 04:03:44    97s] <CMD> panPage 0 -1
[09/02 04:03:45    97s] <CMD> panPage 0 -1
[09/02 04:03:46    97s] <CMD> fit
[09/02 04:03:48    98s] <CMD> zoomBox -4.038 8.588 49.517 -3.102
[09/02 04:03:51    98s] <CMD> uiSetTool obstruct
[09/02 04:04:03   100s] <CMD> createPlaceBlockage -box 0.088 0.011 240.728 2.688
[09/02 04:04:05   101s] <CMD> panPage 0 1
[09/02 04:04:05   101s] <CMD> panPage 0 1
[09/02 04:04:05   101s] <CMD> panPage 0 1
[09/02 04:04:05   101s] <CMD> panPage 0 1
[09/02 04:04:05   101s] <CMD> panPage 0 1
[09/02 04:04:05   101s] <CMD> panPage 0 1
[09/02 04:04:05   101s] <CMD> panPage 0 1
[09/02 04:04:06   101s] <CMD> panPage 0 1
[09/02 04:04:06   101s] <CMD> panPage 0 1
[09/02 04:04:06   101s] <CMD> panPage 0 1
[09/02 04:04:06   101s] <CMD> panPage 0 1
[09/02 04:04:06   101s] <CMD> panPage 0 1
[09/02 04:04:06   101s] <CMD> panPage 0 1
[09/02 04:04:06   101s] <CMD> panPage 0 1
[09/02 04:04:06   101s] <CMD> panPage 0 1
[09/02 04:04:06   101s] <CMD> panPage 0 1
[09/02 04:04:06   101s] <CMD> panPage 0 1
[09/02 04:04:06   101s] <CMD> panPage 0 1
[09/02 04:04:07   101s] <CMD> panPage 0 1
[09/02 04:04:07   101s] <CMD> panPage 0 1
[09/02 04:04:07   101s] <CMD> panPage 0 1
[09/02 04:04:08   101s] <CMD> panPage 0 -1
[09/02 04:04:09   102s] <CMD> panPage 0 1
[09/02 04:04:10   102s] <CMD> panPage 0 -1
[09/02 04:04:11   102s] <CMD> panPage 0 1
[09/02 04:04:11   102s] <CMD> uiSetTool obstruct
[09/02 04:04:31   105s] <CMD> createPlaceBlockage -box 237.234 2.995 240.505 157.898
[09/02 04:04:33   105s] <CMD> panPage -1 0
[09/02 04:04:34   105s] <CMD> panPage -1 0
[09/02 04:04:34   106s] <CMD> panPage -1 0
[09/02 04:04:34   106s] <CMD> panPage -1 0
[09/02 04:04:34   106s] <CMD> panPage -1 0
[09/02 04:04:34   106s] <CMD> panPage -1 0
[09/02 04:04:34   106s] <CMD> panPage -1 0
[09/02 04:04:34   106s] <CMD> panPage -1 0
[09/02 04:04:34   106s] <CMD> panPage -1 0
[09/02 04:04:34   106s] <CMD> panPage -1 0
[09/02 04:04:34   106s] <CMD> panPage -1 0
[09/02 04:04:34   106s] <CMD> panPage -1 0
[09/02 04:04:34   106s] <CMD> panPage -1 0
[09/02 04:04:34   106s] <CMD> panPage -1 0
[09/02 04:04:34   106s] <CMD> panPage -1 0
[09/02 04:04:34   106s] <CMD> panPage -1 0
[09/02 04:04:35   106s] <CMD> panPage -1 0
[09/02 04:04:35   106s] <CMD> panPage -1 0
[09/02 04:04:35   106s] <CMD> panPage -1 0
[09/02 04:04:35   106s] <CMD> panPage -1 0
[09/02 04:04:35   106s] <CMD> panPage -1 0
[09/02 04:04:35   106s] <CMD> panPage 1 0
[09/02 04:04:35   106s] <CMD> panPage 1 0
[09/02 04:04:35   106s] <CMD> panPage 1 0
[09/02 04:04:36   106s] <CMD> panPage 1 0
[09/02 04:04:36   106s] <CMD> panPage 1 0
[09/02 04:04:36   106s] <CMD> panPage 1 0
[09/02 04:04:36   106s] <CMD> panPage 1 0
[09/02 04:04:36   106s] <CMD> panPage 1 0
[09/02 04:04:37   106s] <CMD> panPage 0 1
[09/02 04:04:37   106s] <CMD> panPage -1 0
[09/02 04:04:38   106s] <CMD> panPage 0 1
[09/02 04:04:38   106s] <CMD> panPage 1 0
[09/02 04:04:38   106s] <CMD> panPage 0 -1
[09/02 04:04:54   109s] <CMD> createPlaceBlockage -box 0.161 2.999 2.800 158.099
[09/02 04:04:56   110s] <CMD> uiSetTool select
[09/02 04:04:58   110s] <CMD> fit
[09/02 04:04:59   110s] <CMD> selectObstruct 236.9800 2.8700 240.6700 157.8500 defScreenName
[09/02 04:05:04   111s] <CMD> setSelectedDensityArea 236.98 2.87 237.39 157.85 100 defScreenName Hard Undefined {}
[09/02 04:05:06   111s] <CMD> deselectAll
[09/02 04:05:06   111s] <CMD> selectWire 0.0000 94.5800 240.6700 94.8400 1 VSS
[09/02 04:05:07   112s] <CMD> deselectAll
[09/02 04:05:07   112s] <CMD> selectObstruct 0.0000 2.8700 2.8700 157.8500 defScreenName
[09/02 04:05:12   112s] <CMD> setSelectedDensityArea 0.0 2.87 0.41 157.85 100 defScreenName Hard Undefined {}
[09/02 04:05:13   113s] <CMD> zoomBox 259.117 101.562 205.833 60.784
[09/02 04:05:15   113s] <CMD> uiSetTool move
[09/02 04:05:17   114s] <CMD> deselectAll
[09/02 04:05:17   114s] <CMD> selectObstruct 236.9800 2.8700 237.3900 157.8500 defScreenName
[09/02 04:05:18   114s] <CMD> setObjFPlanBox LayerShape (473960,5740,474780,315700) 240.257 2.744 240.667 157.724
[09/02 04:05:19   114s] <CMD> uiSetTool select
[09/02 04:05:20   114s] <CMD> deselectAll
[09/02 04:05:23   115s] <CMD> panPage -1 0
[09/02 04:05:23   115s] <CMD> panPage -1 0
[09/02 04:05:23   115s] <CMD> panPage -1 0
[09/02 04:05:23   115s] <CMD> panPage -1 0
[09/02 04:05:23   115s] <CMD> panPage -1 0
[09/02 04:05:23   115s] <CMD> panPage -1 0
[09/02 04:05:24   115s] <CMD> panPage -1 0
[09/02 04:05:24   115s] <CMD> panPage -1 0
[09/02 04:05:25   115s] <CMD> panPage 1 0
[09/02 04:05:25   115s] <CMD> panPage 1 0
[09/02 04:05:26   115s] <CMD> fit
[09/02 04:06:11   122s] <CMD> getCTSMode -engine -quiet
[09/02 04:06:11   122s] <CMD> getCTSMode -engine -quiet
[09/02 04:06:11   122s] <CMD> getCTSMode -engine -quiet
[09/02 04:06:11   122s] <CMD> getCTSMode -engine -quiet
[09/02 04:06:11   122s] <CMD> getCTSMode -engine -quiet
[09/02 04:06:11   122s] <CMD> getCTSMode -engine -quiet
[09/02 04:06:11   122s] <CMD> getCTSMode -engine -quiet
[09/02 04:06:11   122s] <CMD> getCTSMode -engine -quiet
[09/02 04:06:11   122s] <CMD> getCTSMode -engine -quiet
[09/02 04:06:11   122s] <CMD> getCTSMode -engine -quiet
[09/02 04:06:11   122s] <CMD> getCTSMode -engine -quiet
[09/02 04:06:11   122s] <CMD> getCTSMode -engine -quiet
[09/02 04:06:11   122s] <CMD> getCTSMode -engine -quiet
[09/02 04:07:22   133s] <CMD> setPlaceMode -fp false
[09/02 04:07:22   133s] <CMD> placeDesign
[09/02 04:07:22   133s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[09/02 04:07:22   133s] *scInfo: scPctBadScanCell = 100.00%
[09/02 04:07:22   133s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[09/02 04:07:22   133s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[09/02 04:07:22   133s] *** Starting placeDesign default flow ***
[09/02 04:07:22   133s] **INFO: Enable pre-place timing setting for timing analysis
[09/02 04:07:22   133s] Set Using Default Delay Limit as 101.
[09/02 04:07:22   133s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/02 04:07:22   133s] Set Default Net Delay as 0 ps.
[09/02 04:07:22   133s] Set Default Net Load as 0 pF. 
[09/02 04:07:22   133s] **INFO: Analyzing IO path groups for slack adjustment
[09/02 04:07:22   133s] Effort level <high> specified for reg2reg_tmp.4378 path_group
[09/02 04:07:22   133s] #################################################################################
[09/02 04:07:22   133s] # Design Stage: PreRoute
[09/02 04:07:22   133s] # Design Name: system_top
[09/02 04:07:22   133s] # Design Mode: 90nm
[09/02 04:07:22   133s] # Analysis Mode: MMMC Non-OCV 
[09/02 04:07:22   133s] # Parasitics Mode: No SPEF/RCDB
[09/02 04:07:22   133s] # Signoff Settings: SI Off 
[09/02 04:07:22   133s] #################################################################################
[09/02 04:07:22   133s] Calculate delays in BcWc mode...
[09/02 04:07:22   133s] Calculate delays in BcWc mode...
[09/02 04:07:22   133s] Calculate delays in BcWc mode...
[09/02 04:07:22   133s] Topological Sorting (CPU = 0:00:00.0, MEM = 1023.8M, InitMEM = 1023.8M)
[09/02 04:07:24   135s] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[09/02 04:07:24   135s] Type 'man IMPTS-403' for more detail.
[09/02 04:07:24   135s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/02 04:07:24   135s] End delay calculation. (MEM=1149.82 CPU=0:00:00.1 REAL=0:00:00.0)
[09/02 04:07:24   135s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1149.8M) ***
[09/02 04:07:24   135s] **WARN: (TA-1018):	A source latency path to the generated clock ALU_CLK through source pin REF_CLK to target pin U0_CLK_GATE/GATED_CLK in view capture_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/02 04:07:24   135s] **WARN: (TA-1018):	A source latency path to the generated clock ALU_CLK through source pin REF_CLK to target pin U0_CLK_GATE/GATED_CLK in view func_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/02 04:07:24   135s] **WARN: (TA-1018):	A source latency path to the generated clock ALU_CLK through source pin REF_CLK to target pin U0_CLK_GATE/GATED_CLK in view scan_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/02 04:07:24   135s] **WARN: (TA-1018):	A source latency path to the generated clock UART_TX_CLK through source pin UART_CLK to target pin U0_clock_divider/o_div_clk in view capture_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/02 04:07:24   135s] **WARN: (TA-1018):	A source latency path to the generated clock UART_TX_CLK through source pin UART_CLK to target pin U0_clock_divider/o_div_clk in view func_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/02 04:07:24   135s] **WARN: (TA-1018):	A source latency path to the generated clock UART_TX_CLK through source pin UART_CLK to target pin U0_clock_divider/o_div_clk in view scan_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/02 04:07:24   135s] *** Start deleteBufferTree ***
[09/02 04:07:24   135s] Info: Detect buffers to remove automatically.
[09/02 04:07:24   135s] Analyzing netlist ...
[09/02 04:07:24   135s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[09/02 04:07:25   135s] Updating netlist
[09/02 04:07:25   135s] 
[09/02 04:07:25   135s] *summary: 135 instances (buffers/inverters) removed
[09/02 04:07:25   135s] *** Finish deleteBufferTree (0:00:00.1) ***
[09/02 04:07:25   135s] **INFO: Disable pre-place timing setting for timing analysis
[09/02 04:07:25   135s] Set Using Default Delay Limit as 1000.
[09/02 04:07:25   135s] Set Default Net Delay as 1000 ps.
[09/02 04:07:25   135s] Set Default Net Load as 0.5 pF. 
[09/02 04:07:25   135s] Deleted 0 physical inst  (cell - / prefix -).
[09/02 04:07:25   135s] *** Starting "NanoPlace(TM) placement v#2 (mem=1125.8M)" ...
[09/02 04:07:25   135s] Summary for sequential cells idenfication: 
[09/02 04:07:25   135s] Identified SBFF number: 146
[09/02 04:07:25   135s] Identified MBFF number: 0
[09/02 04:07:25   135s] Not identified SBFF number: 0
[09/02 04:07:25   135s] Not identified MBFF number: 0
[09/02 04:07:25   135s] Number of sequential cells which are not FFs: 28
[09/02 04:07:25   135s] 
[09/02 04:07:26   136s] *** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:01.1 mem=1126.0M) ***
[09/02 04:07:26   136s] *** Build Virtual Sizing Timing Model
[09/02 04:07:26   136s] (cpu=0:00:01.4 mem=1126.0M) ***
[09/02 04:07:26   136s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[09/02 04:07:26   136s] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[09/02 04:07:26   136s] Define the scan chains before using this option.
[09/02 04:07:26   136s] Type 'man IMPSP-9042' for more detail.
[09/02 04:07:26   136s] #std cell=1352 (0 fixed + 1352 movable) #block=0 (0 floating + 0 preplaced)
[09/02 04:07:26   136s] #ioInst=0 #net=1452 #term=5986 #term/net=4.12, #fixedIo=0, #floatIo=0, #fixedPin=15, #floatPin=0
[09/02 04:07:26   136s] stdCell: 1352 single + 0 double + 0 multi
[09/02 04:07:26   136s] Total standard cell length = 6.8281 (mm), area = 0.0196 (mm^2)
[09/02 04:07:26   136s] Core basic site is TSM130NMMETROSITE
[09/02 04:07:26   136s] Estimated cell power/ground rail width = 0.314 um
[09/02 04:07:26   136s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/02 04:07:26   136s] Apply auto density screen in pre-place stage.
[09/02 04:07:26   136s] Auto density screen increases utilization from 0.527 to 0.529
[09/02 04:07:26   136s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1126.0M
[09/02 04:07:26   136s] Average module density = 0.529.
[09/02 04:07:26   136s] Density for the design = 0.529.
[09/02 04:07:26   136s]        = stdcell_area 16654 sites (19597 um^2) / alloc_area 31460 sites (37019 um^2).
[09/02 04:07:26   136s] Pin Density = 0.1854.
[09/02 04:07:26   136s]             = total # of pins 5986 / total area 32285.
[09/02 04:07:26   136s] Identified 2 spare or floating instances, with no clusters.
[09/02 04:07:26   136s] === lastAutoLevel = 7 
[09/02 04:07:27   137s] **WARN: (TA-1018):	A source latency path to the generated clock ALU_CLK through source pin REF_CLK to target pin U0_CLK_GATE/GATED_CLK in view capture_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/02 04:07:27   137s] **WARN: (TA-1018):	A source latency path to the generated clock ALU_CLK through source pin REF_CLK to target pin U0_CLK_GATE/GATED_CLK in view func_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/02 04:07:27   137s] **WARN: (TA-1018):	A source latency path to the generated clock ALU_CLK through source pin REF_CLK to target pin U0_CLK_GATE/GATED_CLK in view scan_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/02 04:07:27   137s] **WARN: (TA-1018):	A source latency path to the generated clock UART_TX_CLK through source pin UART_CLK to target pin U0_clock_divider/o_div_clk in view capture_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/02 04:07:27   137s] **WARN: (TA-1018):	A source latency path to the generated clock UART_TX_CLK through source pin UART_CLK to target pin U0_clock_divider/o_div_clk in view func_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/02 04:07:27   137s] **WARN: (TA-1018):	A source latency path to the generated clock UART_TX_CLK through source pin UART_CLK to target pin U0_clock_divider/o_div_clk in view scan_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/02 04:07:27   137s] Clock gating cells determined by native netlist tracing.
[09/02 04:07:27   137s] Effort level <high> specified for reg2reg path_group
[09/02 04:07:27   137s] Effort level <high> specified for reg2cgate path_group
[09/02 04:07:28   137s] Iteration  1: Total net bbox = 3.753e+03 (3.30e+03 4.53e+02)
[09/02 04:07:28   137s]               Est.  stn bbox = 4.713e+03 (4.17e+03 5.47e+02)
[09/02 04:07:28   137s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1182.9M
[09/02 04:07:28   137s] Iteration  2: Total net bbox = 3.753e+03 (3.30e+03 4.53e+02)
[09/02 04:07:28   137s]               Est.  stn bbox = 4.713e+03 (4.17e+03 5.47e+02)
[09/02 04:07:28   137s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1182.9M
[09/02 04:07:28   137s] Iteration  3: Total net bbox = 4.467e+03 (3.74e+03 7.31e+02)
[09/02 04:07:28   137s]               Est.  stn bbox = 6.042e+03 (5.04e+03 1.01e+03)
[09/02 04:07:28   137s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1182.9M
[09/02 04:07:28   137s] Total number of setup views is 3.
[09/02 04:07:28   137s] Total number of active setup views is 1.
[09/02 04:07:29   138s] Iteration  4: Total net bbox = 1.994e+04 (1.21e+04 7.86e+03)
[09/02 04:07:29   138s]               Est.  stn bbox = 2.544e+04 (1.51e+04 1.03e+04)
[09/02 04:07:29   138s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1182.9M
[09/02 04:07:29   138s] Iteration  5: Total net bbox = 2.401e+04 (1.43e+04 9.70e+03)
[09/02 04:07:29   138s]               Est.  stn bbox = 3.104e+04 (1.83e+04 1.27e+04)
[09/02 04:07:29   138s]               cpu = 0:00:00.8 real = 0:00:00.0 mem = 1182.9M
[09/02 04:07:30   139s] Iteration  6: Total net bbox = 2.669e+04 (1.55e+04 1.12e+04)
[09/02 04:07:30   139s]               Est.  stn bbox = 3.447e+04 (1.98e+04 1.47e+04)
[09/02 04:07:30   139s]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 1212.9M
[09/02 04:07:30   139s] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[09/02 04:07:30   139s] enableMT= 3
[09/02 04:07:30   139s] useHNameCompare= 3 (lazy mode)
[09/02 04:07:30   139s] doMTMainInit= 1
[09/02 04:07:30   139s] doMTFlushLazyWireDelete= 1
[09/02 04:07:30   139s] useFastLRoute= 0
[09/02 04:07:30   139s] useFastCRoute= 1
[09/02 04:07:30   139s] doMTNetInitAdjWires= 1
[09/02 04:07:30   139s] wireMPoolNoThreadCheck= 1
[09/02 04:07:30   139s] allMPoolNoThreadCheck= 1
[09/02 04:07:30   139s] doNotUseMPoolInCRoute= 1
[09/02 04:07:30   139s] doMTSprFixZeroViaCodes= 1
[09/02 04:07:30   139s] doMTDtrRoute1CleanupA= 1
[09/02 04:07:30   139s] doMTDtrRoute1CleanupB= 1
[09/02 04:07:30   139s] doMTWireLenCalc= 0
[09/02 04:07:30   139s] doSkipQALenRecalc= 1
[09/02 04:07:30   139s] doMTMainCleanup= 1
[09/02 04:07:30   139s] doMTMoveCellTermsToMSLayer= 1
[09/02 04:07:30   139s] doMTConvertWiresToNewViaCode= 1
[09/02 04:07:30   139s] doMTRemoveAntenna= 1
[09/02 04:07:30   139s] doMTCheckConnectivity= 1
[09/02 04:07:30   139s] enableRuntimeLog= 0
[09/02 04:07:30   139s] Congestion driven padding in post-place stage.
[09/02 04:07:30   139s] Congestion driven padding increases utilization from 0.642 to 0.643
[09/02 04:07:30   139s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1216.9M
[09/02 04:07:30   139s] Iteration  7: Total net bbox = 3.022e+04 (1.89e+04 1.13e+04)
[09/02 04:07:30   139s]               Est.  stn bbox = 3.841e+04 (2.34e+04 1.50e+04)
[09/02 04:07:30   139s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1216.9M
[09/02 04:07:31   140s] **WARN: (TA-1018):	A source latency path to the generated clock ALU_CLK through source pin REF_CLK to target pin U0_CLK_GATE/GATED_CLK in view scan_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/02 04:07:31   140s] **WARN: (TA-1018):	A source latency path to the generated clock UART_TX_CLK through source pin UART_CLK to target pin U0_clock_divider/o_div_clk in view scan_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/02 04:07:31   140s] nrCritNet: 0.00% ( 0 / 1452 ) cutoffSlk: 214748364.7ps stdDelay: 47.8ps
[09/02 04:07:31   140s] nrCritNet: 0.00% ( 0 / 1452 ) cutoffSlk: 214748364.7ps stdDelay: 47.8ps
[09/02 04:07:31   140s] Iteration  8: Total net bbox = 3.022e+04 (1.89e+04 1.13e+04)
[09/02 04:07:31   140s]               Est.  stn bbox = 3.841e+04 (2.34e+04 1.50e+04)
[09/02 04:07:31   140s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 1216.9M
[09/02 04:07:33   142s] Iteration  9: Total net bbox = 3.125e+04 (1.80e+04 1.32e+04)
[09/02 04:07:33   142s]               Est.  stn bbox = 3.927e+04 (2.23e+04 1.70e+04)
[09/02 04:07:33   142s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1216.9M
[09/02 04:07:33   142s] Iteration 10: Total net bbox = 3.408e+04 (2.08e+04 1.33e+04)
[09/02 04:07:33   142s]               Est.  stn bbox = 4.252e+04 (2.53e+04 1.73e+04)
[09/02 04:07:33   142s]               cpu = 0:00:02.7 real = 0:00:02.0 mem = 1216.9M
[09/02 04:07:33   142s] Iteration 11: Total net bbox = 3.408e+04 (2.08e+04 1.33e+04)
[09/02 04:07:33   142s]               Est.  stn bbox = 4.252e+04 (2.53e+04 1.73e+04)
[09/02 04:07:33   142s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1216.9M
[09/02 04:07:33   142s] *** cost = 3.408e+04 (2.08e+04 1.33e+04) (cpu for global=0:00:05.7) real=0:00:06.0***
[09/02 04:07:33   142s] Info: 0 clock gating cells identified, 0 (on average) moved
[09/02 04:07:33   142s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view scan_hold_analysis_view.
[09/02 04:07:33   142s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view scan_hold_analysis_view.
[09/02 04:07:33   142s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view scan_hold_analysis_view.
[09/02 04:07:33   142s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view scan_hold_analysis_view.
[09/02 04:07:33   143s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view func_hold_analysis_view.
[09/02 04:07:33   143s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view func_hold_analysis_view.
[09/02 04:07:33   143s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view func_hold_analysis_view.
[09/02 04:07:33   143s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view func_hold_analysis_view.
[09/02 04:07:33   143s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view capture_hold_analysis_view.
[09/02 04:07:33   143s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view capture_hold_analysis_view.
[09/02 04:07:33   143s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view capture_hold_analysis_view.
[09/02 04:07:33   143s] **WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view capture_hold_analysis_view.
[09/02 04:07:33   143s] Core Placement runtime cpu: 0:00:05.3 real: 0:00:05.0
[09/02 04:07:33   143s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/02 04:07:33   143s] Type 'man IMPSP-9025' for more detail.
[09/02 04:07:33   143s] #spOpts: mergeVia=F 
[09/02 04:07:33   143s] Core basic site is TSM130NMMETROSITE
[09/02 04:07:33   143s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/02 04:07:33   143s] *** Starting refinePlace (0:02:23 mem=1166.5M) ***
[09/02 04:07:33   143s] Total net length = 3.408e+04 (2.076e+04 1.332e+04) (ext = 1.530e+03)
[09/02 04:07:33   143s] Starting refinePlace ...
[09/02 04:07:33   143s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/02 04:07:33   143s] default core: bins with density >  0.75 = 5.56 % ( 3 / 54 )
[09/02 04:07:33   143s] Density distribution unevenness ratio = 17.554%
[09/02 04:07:33   143s]   Spread Effort: high, pre-route mode, useDDP on.
[09/02 04:07:33   143s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1166.5MB) @(0:02:23 - 0:02:23).
[09/02 04:07:33   143s] Move report: preRPlace moves 1352 insts, mean move: 0.91 um, max move: 5.94 um
[09/02 04:07:33   143s] 	Max move on inst (UO_RegFile/U223): (134.15, 82.29) --> (132.02, 86.10)
[09/02 04:07:33   143s] 	Length: 7 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: OAI2BB2X1M
[09/02 04:07:33   143s] wireLenOptFixPriorityInst 0 inst fixed
[09/02 04:07:33   143s] Placement tweakage begins.
[09/02 04:07:33   143s] wire length = 4.560e+04
[09/02 04:07:33   143s] wire length = 4.166e+04
[09/02 04:07:33   143s] Placement tweakage ends.
[09/02 04:07:33   143s] Move report: tweak moves 295 insts, mean move: 6.08 um, max move: 45.10 um
[09/02 04:07:33   143s] 	Max move on inst (U0_CTRL_TOP/U1): (161.13, 132.02) --> (206.23, 132.02)
[09/02 04:07:33   143s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.1, real=0:00:00.0, mem=1166.5MB) @(0:02:23 - 0:02:23).
[09/02 04:07:33   143s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/02 04:07:33   143s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1166.5MB) @(0:02:23 - 0:02:23).
[09/02 04:07:33   143s] Move report: Detail placement moves 1352 insts, mean move: 2.05 um, max move: 45.02 um
[09/02 04:07:33   143s] 	Max move on inst (U0_CTRL_TOP/U1): (161.25, 131.98) --> (206.23, 132.02)
[09/02 04:07:33   143s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1166.5MB
[09/02 04:07:33   143s] Statistics of distance of Instance movement in refine placement:
[09/02 04:07:33   143s]   maximum (X+Y) =        45.02 um
[09/02 04:07:33   143s]   inst (U0_CTRL_TOP/U1) with max move: (161.253, 131.979) -> (206.23, 132.02)
[09/02 04:07:33   143s]   mean    (X+Y) =         2.05 um
[09/02 04:07:33   143s] Total instances flipped for WireLenOpt: 61
[09/02 04:07:33   143s] Summary Report:
[09/02 04:07:33   143s] Instances move: 1352 (out of 1352 movable)
[09/02 04:07:33   143s] Mean displacement: 2.05 um
[09/02 04:07:33   143s] Max displacement: 45.02 um (Instance: U0_CTRL_TOP/U1) (161.253, 131.979) -> (206.23, 132.02)
[09/02 04:07:33   143s] 	Length: 3 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: INVX2M
[09/02 04:07:33   143s] Total instances moved : 1352
[09/02 04:07:33   143s] Total net length = 3.014e+04 (1.674e+04 1.341e+04) (ext = 1.520e+03)
[09/02 04:07:33   143s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1166.5MB
[09/02 04:07:33   143s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1166.5MB) @(0:02:23 - 0:02:23).
[09/02 04:07:33   143s] *** Finished refinePlace (0:02:23 mem=1166.5M) ***
[09/02 04:07:33   143s] Total net length = 3.008e+04 (1.668e+04 1.340e+04) (ext = 1.522e+03)
[09/02 04:07:33   143s] *** End of Placement (cpu=0:00:07.9, real=0:00:08.0, mem=1166.5M) ***
[09/02 04:07:33   143s] #spOpts: mergeVia=F 
[09/02 04:07:33   143s] Core basic site is TSM130NMMETROSITE
[09/02 04:07:33   143s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/02 04:07:33   143s] default core: bins with density >  0.75 = 1.85 % ( 1 / 54 )
[09/02 04:07:33   143s] Density distribution unevenness ratio = 17.518%
[09/02 04:07:33   143s] *** Free Virtual Timing Model ...(mem=1166.5M)
[09/02 04:07:33   143s] Starting IO pin assignment...
[09/02 04:07:33   143s] Starting congestion repair ...
[09/02 04:07:33   143s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[09/02 04:07:33   143s] (I)       Reading DB...
[09/02 04:07:33   143s] (I)       congestionReportName   : 
[09/02 04:07:33   143s] [NR-eagl] buildTerm2TermWires    : 1
[09/02 04:07:33   143s] [NR-eagl] doTrackAssignment      : 1
[09/02 04:07:33   143s] (I)       dumpBookshelfFiles     : 0
[09/02 04:07:33   143s] [NR-eagl] numThreads             : 1
[09/02 04:07:33   143s] [NR-eagl] honorMsvRouteConstraint: false
[09/02 04:07:33   143s] (I)       honorPin               : false
[09/02 04:07:33   143s] (I)       honorPinGuide          : true
[09/02 04:07:33   143s] (I)       honorPartition         : false
[09/02 04:07:33   143s] (I)       allowPartitionCrossover: false
[09/02 04:07:33   143s] (I)       honorSingleEntry       : true
[09/02 04:07:33   143s] (I)       honorSingleEntryStrong : true
[09/02 04:07:33   143s] (I)       handleViaSpacingRule   : false
[09/02 04:07:33   143s] (I)       PDConstraint           : none
[09/02 04:07:33   143s] [NR-eagl] honorClockSpecNDR      : 0
[09/02 04:07:33   143s] (I)       routingEffortLevel     : 3
[09/02 04:07:33   143s] [NR-eagl] minRouteLayer          : 2
[09/02 04:07:33   143s] [NR-eagl] maxRouteLayer          : 2147483647
[09/02 04:07:33   143s] (I)       numRowsPerGCell        : 1
[09/02 04:07:33   143s] (I)       speedUpLargeDesign     : 0
[09/02 04:07:33   143s] (I)       speedUpBlkViolationClean: 0
[09/02 04:07:33   143s] (I)       autoGCellMerging       : 1
[09/02 04:07:33   143s] (I)       multiThreadingTA       : 0
[09/02 04:07:33   143s] (I)       punchThroughDistance   : -1
[09/02 04:07:33   143s] (I)       blockedPinEscape       : 0
[09/02 04:07:33   143s] (I)       blkAwareLayerSwitching : 0
[09/02 04:07:33   143s] (I)       betterClockWireModeling: 0
[09/02 04:07:33   143s] (I)       scenicBound            : 1.15
[09/02 04:07:33   143s] (I)       maxScenicToAvoidBlk    : 100.00
[09/02 04:07:33   143s] (I)       source-to-sink ratio   : 0.00
[09/02 04:07:33   143s] (I)       targetCongestionRatio  : 1.00
[09/02 04:07:33   143s] (I)       layerCongestionRatio   : 0.70
[09/02 04:07:33   143s] (I)       m1CongestionRatio      : 0.10
[09/02 04:07:33   143s] (I)       m2m3CongestionRatio    : 0.70
[09/02 04:07:33   143s] (I)       pinAccessEffort        : 0.10
[09/02 04:07:33   143s] (I)       localRouteEffort       : 1.00
[09/02 04:07:33   143s] (I)       numSitesBlockedByOneVia: 8.00
[09/02 04:07:33   143s] (I)       supplyScaleFactorH     : 1.00
[09/02 04:07:33   143s] (I)       supplyScaleFactorV     : 1.00
[09/02 04:07:33   143s] (I)       highlight3DOverflowFactor: 0.00
[09/02 04:07:33   143s] (I)       skipTrackCommand             : 
[09/02 04:07:33   143s] (I)       readTROption           : true
[09/02 04:07:33   143s] (I)       extraSpacingBothSide   : false
[09/02 04:07:33   143s] [NR-eagl] numTracksPerClockWire  : 0
[09/02 04:07:33   143s] (I)       routeSelectedNetsOnly  : false
[09/02 04:07:33   143s] (I)       before initializing RouteDB syMemory usage = 1166.5 MB
[09/02 04:07:33   143s] (I)       starting read tracks
[09/02 04:07:33   143s] (I)       build grid graph
[09/02 04:07:33   143s] (I)       build grid graph start
[09/02 04:07:33   143s] [NR-eagl] Layer1 has no routable track
[09/02 04:07:33   143s] [NR-eagl] Layer2 has single uniform track structure
[09/02 04:07:33   143s] [NR-eagl] Layer3 has single uniform track structure
[09/02 04:07:33   143s] [NR-eagl] Layer4 has single uniform track structure
[09/02 04:07:33   143s] [NR-eagl] Layer5 has single uniform track structure
[09/02 04:07:33   143s] [NR-eagl] Layer6 has single uniform track structure
[09/02 04:07:33   143s] (I)       build grid graph end
[09/02 04:07:33   143s] (I)       Layer1   numNetMinLayer=1452
[09/02 04:07:33   143s] (I)       Layer2   numNetMinLayer=0
[09/02 04:07:33   143s] (I)       Layer3   numNetMinLayer=0
[09/02 04:07:33   143s] (I)       Layer4   numNetMinLayer=0
[09/02 04:07:33   143s] (I)       Layer5   numNetMinLayer=0
[09/02 04:07:33   143s] (I)       Layer6   numNetMinLayer=0
[09/02 04:07:33   143s] [NR-eagl] numViaLayers=5
[09/02 04:07:33   143s] (I)       end build via table
[09/02 04:07:33   143s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1201 numBumpBlks=0 numBoundaryFakeBlks=0
[09/02 04:07:33   143s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[09/02 04:07:33   143s] (I)       num ignored nets =0
[09/02 04:07:33   143s] (I)       readDataFromPlaceDB
[09/02 04:07:33   143s] (I)       Read net information..
[09/02 04:07:33   143s] [NR-eagl] Read numTotalNets=1452  numIgnoredNets=0
[09/02 04:07:33   143s] (I)       Read testcase time = 0.000 seconds
[09/02 04:07:33   143s] 
[09/02 04:07:33   143s] (I)       totalGlobalPin=5826, totalPins=5986
[09/02 04:07:33   143s] (I)       Model blockage into capacity
[09/02 04:07:33   143s] (I)       Read numBlocks=1201  numPreroutedWires=0  numCapScreens=0
[09/02 04:07:33   143s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/02 04:07:33   143s] (I)       blocked area on Layer2 : 1687107200  (1.10%)
[09/02 04:07:33   143s] (I)       blocked area on Layer3 : 1988240800  (1.29%)
[09/02 04:07:33   143s] (I)       blocked area on Layer4 : 16047899200  (10.43%)
[09/02 04:07:33   143s] (I)       blocked area on Layer5 : 6334603200  (4.12%)
[09/02 04:07:33   143s] (I)       blocked area on Layer6 : 0  (0.00%)
[09/02 04:07:33   143s] (I)       Modeling time = 0.000 seconds
[09/02 04:07:33   143s] 
[09/02 04:07:33   143s] [NR-eagl] There are 3 clock nets ( 0 with NDR ).
[09/02 04:07:33   143s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1166.5 MB
[09/02 04:07:33   143s] (I)       Layer1  viaCost=300.00
[09/02 04:07:33   143s] (I)       Layer2  viaCost=100.00
[09/02 04:07:33   143s] (I)       Layer3  viaCost=100.00
[09/02 04:07:33   143s] (I)       Layer4  viaCost=100.00
[09/02 04:07:33   143s] (I)       Layer5  viaCost=200.00
[09/02 04:07:33   143s] (I)       ---------------------Grid Graph Info--------------------
[09/02 04:07:33   143s] (I)       routing area        :  (0, 0) - (481340, 319800)
[09/02 04:07:33   143s] (I)       core area           :  (0, 0) - (481340, 319800)
[09/02 04:07:33   143s] (I)       Site Width          :   820  (dbu)
[09/02 04:07:33   143s] (I)       Row Height          :  5740  (dbu)
[09/02 04:07:33   143s] (I)       GCell Width         :  5740  (dbu)
[09/02 04:07:33   143s] (I)       GCell Height        :  5740  (dbu)
[09/02 04:07:33   143s] (I)       grid                :    84    56     6
[09/02 04:07:33   143s] (I)       vertical capacity   :     0  5740     0  5740     0  5740
[09/02 04:07:33   143s] (I)       horizontal capacity :     0     0  5740     0  5740     0
[09/02 04:07:33   143s] (I)       Default wire width  :   320   400   400   400   400   800
[09/02 04:07:33   143s] (I)       Default wire space  :   360   420   420   420   420   840
[09/02 04:07:33   143s] (I)       Default pitch size  :   680   820   820   820   820  1640
[09/02 04:07:33   143s] (I)       First Track Coord   :     0   410   410   410   410  2050
[09/02 04:07:33   143s] (I)       Num tracks per GCell:  0.00  7.00  7.00  7.00  7.00  3.50
[09/02 04:07:33   143s] (I)       Total num of tracks :     0   587   390   587   390   293
[09/02 04:07:33   143s] (I)       Num of masks        :     1     1     1     1     1     1
[09/02 04:07:33   143s] (I)       --------------------------------------------------------
[09/02 04:07:33   143s] 
[09/02 04:07:33   143s] (I)       After initializing earlyGlobalRoute syMemory usage = 1166.5 MB
[09/02 04:07:33   143s] (I)       Loading and dumping file time : 0.01 seconds
[09/02 04:07:33   143s] (I)       ============= Initialization =============
[09/02 04:07:33   143s] [NR-eagl] EstWL : 13648
[09/02 04:07:33   143s] 
[09/02 04:07:33   143s] (I)       total 2D Cap : 141133 = (63571 H, 77562 V)
[09/02 04:07:33   143s] (I)       botLay=Layer1  topLay=Layer6  numSeg=4389
[09/02 04:07:33   143s] (I)       ============  Phase 1a Route ============
[09/02 04:07:33   143s] (I)       Phase 1a runs 0.00 seconds
[09/02 04:07:33   143s] [NR-eagl] Usage: 13647 = (7316 H, 6331 V) = (11.51% H, 9.96% V) = (2.100e+04um H, 1.817e+04um V)
[09/02 04:07:33   143s] [NR-eagl] 
[09/02 04:07:33   143s] (I)       ============  Phase 1b Route ============
[09/02 04:07:33   143s] [NR-eagl] Usage: 13647 = (7316 H, 6331 V) = (11.51% H, 9.96% V) = (2.100e+04um H, 1.817e+04um V)
[09/02 04:07:33   143s] [NR-eagl] 
[09/02 04:07:33   143s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[09/02 04:07:33   143s] 
[09/02 04:07:33   143s] (I)       ============  Phase 1c Route ============
[09/02 04:07:33   143s] [NR-eagl] Usage: 13647 = (7316 H, 6331 V) = (11.51% H, 9.96% V) = (2.100e+04um H, 1.817e+04um V)
[09/02 04:07:33   143s] [NR-eagl] 
[09/02 04:07:33   143s] (I)       ============  Phase 1d Route ============
[09/02 04:07:33   143s] [NR-eagl] Usage: 13647 = (7316 H, 6331 V) = (11.51% H, 9.96% V) = (2.100e+04um H, 1.817e+04um V)
[09/02 04:07:33   143s] [NR-eagl] 
[09/02 04:07:33   143s] (I)       ============  Phase 1e Route ============
[09/02 04:07:33   143s] (I)       Phase 1e runs 0.00 seconds
[09/02 04:07:33   143s] [NR-eagl] Usage: 13647 = (7316 H, 6331 V) = (11.51% H, 9.96% V) = (2.100e+04um H, 1.817e+04um V)
[09/02 04:07:33   143s] [NR-eagl] 
[09/02 04:07:33   143s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[09/02 04:07:33   143s] 
[09/02 04:07:33   143s] (I)       ============  Phase 1l Route ============
[09/02 04:07:33   143s] (I)       dpBasedLA: time=0.00  totalOF=86247  totalVia=11878  totalWL=13647  total(Via+WL)=25525 
[09/02 04:07:33   143s] (I)       Total Global Routing Runtime: 0.01 seconds
[09/02 04:07:33   143s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/02 04:07:33   143s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/02 04:07:33   143s] 
[09/02 04:07:33   143s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/02 04:07:33   143s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[09/02 04:07:33   143s] 
[09/02 04:07:33   143s] ** np local hotspot detection info verbose **
[09/02 04:07:33   143s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[09/02 04:07:33   143s] 
[09/02 04:07:33   143s] describeCongestion: hCong = 0.00 vCong = 0.00
[09/02 04:07:33   143s] Skipped repairing congestion.
[09/02 04:07:33   143s] (I)       ============= track Assignment ============
[09/02 04:07:33   143s] (I)       extract Global 3D Wires
[09/02 04:07:33   143s] (I)       Extract Global WL : time=0.00
[09/02 04:07:33   143s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/02 04:07:33   143s] (I)       track assignment initialization runtime=631 millisecond
[09/02 04:07:33   143s] (I)       #threads=1 for track assignment
[09/02 04:07:33   143s] (I)       track assignment kernel runtime=16100 millisecond
[09/02 04:07:33   143s] (I)       End Greedy Track Assignment
[09/02 04:07:34   143s] [NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 5971
[09/02 04:07:34   143s] [NR-eagl] Layer2(METAL2)(V) length: 1.561402e+04um, number of vias: 8455
[09/02 04:07:34   143s] [NR-eagl] Layer3(METAL3)(H) length: 1.947392e+04um, number of vias: 609
[09/02 04:07:34   143s] [NR-eagl] Layer4(METAL4)(V) length: 3.280028e+03um, number of vias: 163
[09/02 04:07:34   143s] [NR-eagl] Layer5(METAL5)(H) length: 2.149218e+03um, number of vias: 23
[09/02 04:07:34   143s] [NR-eagl] Layer6(METAL6)(V) length: 1.675050e+02um, number of vias: 0
[09/02 04:07:34   143s] [NR-eagl] Total length: 4.068469e+04um, number of vias: 15221
[09/02 04:07:34   143s] End of congRepair (cpu=0:00:00.1, real=0:00:01.0)
[09/02 04:07:34   143s] *** Finishing placeDesign default flow ***
[09/02 04:07:34   143s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
[09/02 04:07:34   143s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[09/02 04:07:34   143s] **placeDesign ... cpu = 0: 0:10, real = 0: 0:12, mem = 1152.2M **
[09/02 04:07:34   143s] 
[09/02 04:07:34   143s] *** Summary of all messages that are not suppressed in this session:
[09/02 04:07:34   143s] Severity  ID               Count  Summary                                  
[09/02 04:07:34   143s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[09/02 04:07:34   143s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[09/02 04:07:34   143s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/02 04:07:34   143s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[09/02 04:07:34   143s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[09/02 04:07:34   143s] WARNING   IMPCTE-290          12  Could not locate cell %s in any library ...
[09/02 04:07:34   143s] *** Message Summary: 16 warning(s), 2 error(s)
[09/02 04:07:34   143s] 
[09/02 04:08:10   148s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/02 04:08:10   148s] <CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix system_top_preCTS -outDir timingReports
[09/02 04:08:10   148s] Start to check current routing status for nets...
[09/02 04:08:10   148s] Using hname+ instead name for net compare
[09/02 04:08:10   148s] All nets are already routed correctly.
[09/02 04:08:10   148s] End to check current routing status for nets (mem=1152.2M)
[09/02 04:08:10   148s] Extraction called for design 'system_top' of instances=1352 and nets=1511 using extraction engine 'preRoute' .
[09/02 04:08:10   148s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/02 04:08:10   148s] Type 'man IMPEXT-3530' for more detail.
[09/02 04:08:10   148s] PreRoute RC Extraction called for design system_top.
[09/02 04:08:10   148s] RC Extraction called in multi-corner(1) mode.
[09/02 04:08:10   148s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/02 04:08:10   148s] Type 'man IMPEXT-6197' for more detail.
[09/02 04:08:10   148s] RCMode: PreRoute
[09/02 04:08:10   148s]       RC Corner Indexes            0   
[09/02 04:08:10   148s] Capacitance Scaling Factor   : 1.00000 
[09/02 04:08:10   148s] Resistance Scaling Factor    : 1.00000 
[09/02 04:08:10   148s] Clock Cap. Scaling Factor    : 1.00000 
[09/02 04:08:10   148s] Clock Res. Scaling Factor    : 1.00000 
[09/02 04:08:10   148s] Shrink Factor                : 1.00000
[09/02 04:08:10   148s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/02 04:08:10   148s] Updating RC grid for preRoute extraction ...
[09/02 04:08:10   148s] Initializing multi-corner resistance tables ...
[09/02 04:08:10   148s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1152.203M)
[09/02 04:08:10   148s] Effort level <high> specified for reg2reg path_group
[09/02 04:08:10   148s] Effort level <high> specified for reg2cgate path_group
[09/02 04:08:10   149s] #################################################################################
[09/02 04:08:10   149s] # Design Stage: PreRoute
[09/02 04:08:10   149s] # Design Name: system_top
[09/02 04:08:10   149s] # Design Mode: 90nm
[09/02 04:08:10   149s] # Analysis Mode: MMMC Non-OCV 
[09/02 04:08:10   149s] # Parasitics Mode: No SPEF/RCDB
[09/02 04:08:10   149s] # Signoff Settings: SI Off 
[09/02 04:08:10   149s] #################################################################################
[09/02 04:08:10   149s] Calculate delays in BcWc mode...
[09/02 04:08:10   149s] Calculate delays in BcWc mode...
[09/02 04:08:10   149s] Calculate delays in BcWc mode...
[09/02 04:08:10   149s] Topological Sorting (CPU = 0:00:00.0, MEM = 1171.0M, InitMEM = 1171.0M)
[09/02 04:08:11   149s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/02 04:08:11   149s] End delay calculation. (MEM=1222.31 CPU=0:00:00.3 REAL=0:00:01.0)
[09/02 04:08:11   149s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1222.3M) ***
[09/02 04:08:11   149s] **WARN: (TA-1018):	A source latency path to the generated clock ALU_CLK through source pin REF_CLK to target pin U0_CLK_GATE/GATED_CLK in view capture_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/02 04:08:11   149s] **WARN: (TA-1018):	A source latency path to the generated clock ALU_CLK through source pin REF_CLK to target pin U0_CLK_GATE/GATED_CLK in view func_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/02 04:08:11   149s] **WARN: (TA-1018):	A source latency path to the generated clock ALU_CLK through source pin REF_CLK to target pin U0_CLK_GATE/GATED_CLK in view scan_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/02 04:08:11   149s] **WARN: (TA-1018):	A source latency path to the generated clock UART_TX_CLK through source pin UART_CLK to target pin U0_clock_divider/o_div_clk in view capture_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/02 04:08:11   149s] **WARN: (TA-1018):	A source latency path to the generated clock UART_TX_CLK through source pin UART_CLK to target pin U0_clock_divider/o_div_clk in view func_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/02 04:08:11   149s] **WARN: (TA-1018):	A source latency path to the generated clock UART_TX_CLK through source pin UART_CLK to target pin U0_clock_divider/o_div_clk in view scan_setup_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
[09/02 04:08:11   149s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:02:29 mem=1222.3M)
[09/02 04:08:12   149s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_setup_analysis_view capture_setup_analysis_view 
 scan_setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 12.244  | 19.014  |   N/A   | 12.244  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|   51    |   16    |   N/A   |   35    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -1.057   |      6 (6)       |
|   max_tran     |     9 (622)      |  -10.383   |     9 (622)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.719%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[09/02 04:08:12   149s] Total CPU time: 0.66 sec
[09/02 04:08:12   149s] Total Real time: 2.0 sec
[09/02 04:08:12   149s] Total Memory Usage: 1167.074219 Mbytes
[09/02 04:08:43   154s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[09/02 04:08:43   154s] <CMD> optDesign -preCTS
[09/02 04:08:43   154s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/02 04:08:43   154s] #spOpts: mergeVia=F 
[09/02 04:08:43   154s] Core basic site is TSM130NMMETROSITE
[09/02 04:08:43   154s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/02 04:08:43   154s] #spOpts: mergeVia=F 
[09/02 04:08:44   154s] GigaOpt running with 1 threads.
[09/02 04:08:44   154s] Info: 1 threads available for lower-level modules during optimization.
[09/02 04:08:47   157s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1173.1M, totSessionCpu=0:02:38 **
[09/02 04:08:47   157s] Added -handlePreroute to trialRouteMode
[09/02 04:08:47   157s] *** optDesign -preCTS ***
[09/02 04:08:47   157s] DRC Margin: user margin 0.0; extra margin 0.2
[09/02 04:08:47   157s] Setup Target Slack: user slack 0; extra slack 0.1
[09/02 04:08:47   157s] Hold Target Slack: user slack 0
[09/02 04:08:47   157s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[09/02 04:08:48   158s] Multi-VT timing optimization disabled based on library information.
[09/02 04:08:48   158s] Summary for sequential cells idenfication: 
[09/02 04:08:48   158s] Identified SBFF number: 146
[09/02 04:08:48   158s] Identified MBFF number: 0
[09/02 04:08:48   158s] Not identified SBFF number: 0
[09/02 04:08:48   158s] Not identified MBFF number: 0
[09/02 04:08:48   158s] Number of sequential cells which are not FFs: 28
[09/02 04:08:48   158s] 
[09/02 04:08:48   158s] Start to check current routing status for nets...
[09/02 04:08:48   158s] Using hname+ instead name for net compare
[09/02 04:08:48   158s] All nets are already routed correctly.
[09/02 04:08:48   158s] End to check current routing status for nets (mem=1173.1M)
[09/02 04:08:48   158s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_setup_analysis_view capture_setup_analysis_view 
 scan_setup_analysis_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 12.244  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   51    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      6 (6)       |   -1.057   |      6 (6)       |
|   max_tran     |     9 (622)      |  -10.383   |     9 (622)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.719%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1167.1M, totSessionCpu=0:02:38 **
[09/02 04:08:48   158s] ** INFO : this run is activating medium effort placeOptDesign flow
[09/02 04:08:48   158s] PhyDesignGrid: maxLocalDensity 0.98
[09/02 04:08:48   158s] #spOpts: mergeVia=F 
[09/02 04:08:48   158s] PhyDesignGrid: maxLocalDensity 0.98
[09/02 04:08:48   158s] #spOpts: mergeVia=F 
[09/02 04:08:48   158s] *** Starting optimizing excluded clock nets MEM= 1197.1M) ***
[09/02 04:08:48   158s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1197.1M) ***
[09/02 04:08:48   158s] Summary for sequential cells idenfication: 
[09/02 04:08:48   158s] Identified SBFF number: 146
[09/02 04:08:48   158s] Identified MBFF number: 0
[09/02 04:08:48   158s] Not identified SBFF number: 0
[09/02 04:08:48   158s] Not identified MBFF number: 0
[09/02 04:08:48   158s] Number of sequential cells which are not FFs: 28
[09/02 04:08:48   158s] 
[09/02 04:08:48   158s] The useful skew maximum allowed delay is: 0.3
[09/02 04:08:48   158s] 
[09/02 04:08:48   158s] Views Dominance Info:
[09/02 04:08:48   158s]  scan_setup_analysis_view
[09/02 04:08:48   158s]   Dominating WNS: -922337203685477.6250ns
[09/02 04:08:48   158s]   Dominating TNS: 0.0000ns
[09/02 04:08:48   158s]   Dominating nodes: 0
[09/02 04:08:48   158s]   Dominating failing nodes: 0
[09/02 04:08:48   158s]  capture_setup_analysis_view
[09/02 04:08:48   158s]   Dominating WNS: -922337203685477.6250ns
[09/02 04:08:48   158s]   Dominating TNS: 0.0000ns
[09/02 04:08:48   158s]   Dominating nodes: 0
[09/02 04:08:48   158s]   Dominating failing nodes: 0
[09/02 04:08:48   158s]  func_setup_analysis_view
[09/02 04:08:48   158s]   Dominating WNS: -922337203685477.6250ns
[09/02 04:08:48   158s]   Dominating TNS: 0.0000ns
[09/02 04:08:48   158s]   Dominating nodes: 0
[09/02 04:08:48   158s]   Dominating failing nodes: 0
[09/02 04:08:48   158s] 
[09/02 04:08:48   158s] Optimization is working on the following views:
[09/02 04:08:48   158s]   Setup views: scan_setup_analysis_view 
[09/02 04:08:48   158s]   Hold  views: func_hold_analysis_view capture_hold_analysis_view scan_hold_analysis_view 
[09/02 04:08:48   158s] Info: 3 clock nets excluded from IPO operation.
[09/02 04:08:50   160s] PhyDesignGrid: maxLocalDensity 0.98
[09/02 04:08:50   160s] *info: There are 20 candidate Buffer cells
[09/02 04:08:50   160s] *info: There are 20 candidate Inverter cells
[09/02 04:08:52   162s] 
[09/02 04:08:52   162s] Netlist preparation processing... 
[09/02 04:08:52   162s] Removed 2 instances
[09/02 04:08:52   162s] *info: Marking 0 isolation instances dont touch
[09/02 04:08:52   162s] *info: Marking 0 level shifter instances dont touch
[09/02 04:08:52   162s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1253.6M, totSessionCpu=0:02:43 **
[09/02 04:08:53   162s] Begin: GigaOpt high fanout net optimization
[09/02 04:08:53   162s] Info: 3 clock nets excluded from IPO operation.
[09/02 04:08:53   162s] PhyDesignGrid: maxLocalDensity 0.98
[09/02 04:08:53   162s] #spOpts: mergeVia=F 
[09/02 04:08:55   164s] DEBUG: @coeDRVCandCache::init.
[09/02 04:08:55   164s] +----------+---------+--------+--------+------------+--------+
[09/02 04:08:55   164s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/02 04:08:55   164s] +----------+---------+--------+--------+------------+--------+
[09/02 04:08:55   164s] |    52.70%|        -|   0.100|   0.000|   0:00:00.0| 1404.1M|
[09/02 04:08:55   164s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/02 04:08:55   164s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/02 04:08:55   164s] |    52.70%|        -|   0.100|   0.000|   0:00:00.0| 1404.1M|
[09/02 04:08:55   164s] +----------+---------+--------+--------+------------+--------+
[09/02 04:08:55   164s] 
[09/02 04:08:55   164s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1404.1M) ***
[09/02 04:08:55   164s] DEBUG: @coeDRVCandCache::cleanup.
[09/02 04:08:55   164s] End: GigaOpt high fanout net optimization
[09/02 04:08:55   164s] Begin: GigaOpt DRV Optimization
[09/02 04:08:55   164s] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[09/02 04:08:55   164s] Info: 3 clock nets excluded from IPO operation.
[09/02 04:08:55   164s] PhyDesignGrid: maxLocalDensity 3.00
[09/02 04:08:55   164s] #spOpts: mergeVia=F 
[09/02 04:08:55   165s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/02 04:08:55   165s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[09/02 04:08:55   165s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/02 04:08:55   165s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[09/02 04:08:55   165s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/02 04:08:55   165s] DEBUG: @coeDRVCandCache::init.
[09/02 04:08:55   165s] Info: violation cost 5359.906738 (cap = 17.067505, tran = 5338.838867, len = 0.000000, fanout load = 0.000000, fanout count = 4.000000, glitch 0.000000)
[09/02 04:08:55   165s] |    14   |   667   |     6   |      6  |     0   |     0   |     0   |     0   | 12.24 |          0|          0|          0|  52.70  |            |           |
[09/02 04:08:56   166s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/02 04:08:56   166s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 18.75 |         15|          0|          7|  53.07  |   0:00:01.0|    1404.1M|
[09/02 04:08:56   166s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/02 04:08:56   166s] 
[09/02 04:08:56   166s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1404.1M) ***
[09/02 04:08:56   166s] 
[09/02 04:08:56   166s] DEBUG: @coeDRVCandCache::cleanup.
[09/02 04:08:56   166s] End: GigaOpt DRV Optimization
[09/02 04:08:56   166s] GigaOpt DRV: restore maxLocalDensity to 0.98
[09/02 04:08:56   166s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1262.6M, totSessionCpu=0:02:46 **
[09/02 04:08:56   166s] Begin: GigaOpt Global Optimization
[09/02 04:08:56   166s] Info: 3 clock nets excluded from IPO operation.
[09/02 04:08:56   166s] PhyDesignGrid: maxLocalDensity 1.20
[09/02 04:08:56   166s] #spOpts: mergeVia=F 
[09/02 04:09:00   169s] *info: 3 clock nets excluded
[09/02 04:09:00   169s] *info: 2 special nets excluded.
[09/02 04:09:00   169s] *info: 59 no-driver nets excluded.
[09/02 04:09:01   170s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[09/02 04:09:01   170s] +--------+--------+----------+------------+--------+---------------------------+---------+----------------------------------------------------+
[09/02 04:09:01   170s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
[09/02 04:09:01   170s] +--------+--------+----------+------------+--------+---------------------------+---------+----------------------------------------------------+
[09/02 04:09:01   170s] |   0.000|   0.000|    53.07%|   0:00:00.0| 1397.1M|   scan_setup_analysis_view|       NA| NA                                                 |
[09/02 04:09:01   170s] +--------+--------+----------+------------+--------+---------------------------+---------+----------------------------------------------------+
[09/02 04:09:01   170s] 
[09/02 04:09:01   170s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1397.1M) ***
[09/02 04:09:01   170s] 
[09/02 04:09:01   170s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1397.1M) ***
[09/02 04:09:01   170s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[09/02 04:09:01   170s] End: GigaOpt Global Optimization
[09/02 04:09:01   170s] **optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1261.6M, totSessionCpu=0:02:51 **
[09/02 04:09:01   170s] 
[09/02 04:09:01   170s] Active setup views:
[09/02 04:09:01   170s]  scan_setup_analysis_view
[09/02 04:09:01   170s]   Dominating endpoints: 0
[09/02 04:09:01   170s]   Dominating TNS: -0.000
[09/02 04:09:01   170s] 
[09/02 04:09:01   170s] *** Timing Is met
[09/02 04:09:01   170s] *** Check timing (0:00:00.0)
[09/02 04:09:01   170s] Info: 3 clock nets excluded from IPO operation.
[09/02 04:09:01   170s] **optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 1259.6M, totSessionCpu=0:02:51 **
[09/02 04:09:01   171s] **INFO: Flow update: Design is easy to close.
[09/02 04:09:01   171s] setup target slack: 0.1
[09/02 04:09:01   171s] extra slack: 0.1
[09/02 04:09:01   171s] std delay: 0.044
[09/02 04:09:01   171s] real setup target slack: 0.044
[09/02 04:09:01   171s] PhyDesignGrid: maxLocalDensity 0.98
[09/02 04:09:01   171s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[09/02 04:09:01   171s] [NR-eagl] Started earlyGlobalRoute kernel
[09/02 04:09:01   171s] [NR-eagl] Initial Peak syMemory usage = 1260.6 MB
[09/02 04:09:01   171s] (I)       Reading DB...
[09/02 04:09:01   171s] (I)       congestionReportName   : 
[09/02 04:09:01   171s] [NR-eagl] buildTerm2TermWires    : 0
[09/02 04:09:01   171s] [NR-eagl] doTrackAssignment      : 1
[09/02 04:09:01   171s] (I)       dumpBookshelfFiles     : 0
[09/02 04:09:01   171s] [NR-eagl] numThreads             : 1
[09/02 04:09:01   171s] [NR-eagl] honorMsvRouteConstraint: false
[09/02 04:09:01   171s] (I)       honorPin               : false
[09/02 04:09:01   171s] (I)       honorPinGuide          : true
[09/02 04:09:01   171s] (I)       honorPartition         : false
[09/02 04:09:01   171s] (I)       allowPartitionCrossover: false
[09/02 04:09:01   171s] (I)       honorSingleEntry       : true
[09/02 04:09:01   171s] (I)       honorSingleEntryStrong : true
[09/02 04:09:01   171s] (I)       handleViaSpacingRule   : false
[09/02 04:09:01   171s] (I)       PDConstraint           : none
[09/02 04:09:01   171s] [NR-eagl] honorClockSpecNDR      : 0
[09/02 04:09:01   171s] (I)       routingEffortLevel     : 3
[09/02 04:09:01   171s] [NR-eagl] minRouteLayer          : 2
[09/02 04:09:01   171s] [NR-eagl] maxRouteLayer          : 2147483647
[09/02 04:09:01   171s] (I)       numRowsPerGCell        : 1
[09/02 04:09:01   171s] (I)       speedUpLargeDesign     : 0
[09/02 04:09:01   171s] (I)       speedUpBlkViolationClean: 0
[09/02 04:09:01   171s] (I)       autoGCellMerging       : 1
[09/02 04:09:01   171s] (I)       multiThreadingTA       : 0
[09/02 04:09:01   171s] (I)       punchThroughDistance   : -1
[09/02 04:09:01   171s] (I)       blockedPinEscape       : 0
[09/02 04:09:01   171s] (I)       blkAwareLayerSwitching : 0
[09/02 04:09:01   171s] (I)       betterClockWireModeling: 0
[09/02 04:09:01   171s] (I)       scenicBound            : 1.15
[09/02 04:09:01   171s] (I)       maxScenicToAvoidBlk    : 100.00
[09/02 04:09:01   171s] (I)       source-to-sink ratio   : 0.00
[09/02 04:09:01   171s] (I)       targetCongestionRatio  : 1.00
[09/02 04:09:01   171s] (I)       layerCongestionRatio   : 0.70
[09/02 04:09:01   171s] (I)       m1CongestionRatio      : 0.10
[09/02 04:09:01   171s] (I)       m2m3CongestionRatio    : 0.70
[09/02 04:09:01   171s] (I)       pinAccessEffort        : 0.10
[09/02 04:09:01   171s] (I)       localRouteEffort       : 1.00
[09/02 04:09:01   171s] (I)       numSitesBlockedByOneVia: 8.00
[09/02 04:09:01   171s] (I)       supplyScaleFactorH     : 1.00
[09/02 04:09:01   171s] (I)       supplyScaleFactorV     : 1.00
[09/02 04:09:01   171s] (I)       highlight3DOverflowFactor: 0.00
[09/02 04:09:01   171s] (I)       skipTrackCommand             : 
[09/02 04:09:01   171s] (I)       readTROption           : true
[09/02 04:09:01   171s] (I)       extraSpacingBothSide   : false
[09/02 04:09:01   171s] [NR-eagl] numTracksPerClockWire  : 0
[09/02 04:09:01   171s] (I)       routeSelectedNetsOnly  : false
[09/02 04:09:01   171s] (I)       before initializing RouteDB syMemory usage = 1260.6 MB
[09/02 04:09:01   171s] (I)       starting read tracks
[09/02 04:09:01   171s] (I)       build grid graph
[09/02 04:09:01   171s] (I)       build grid graph start
[09/02 04:09:01   171s] [NR-eagl] Layer1 has no routable track
[09/02 04:09:01   171s] [NR-eagl] Layer2 has single uniform track structure
[09/02 04:09:01   171s] [NR-eagl] Layer3 has single uniform track structure
[09/02 04:09:01   171s] [NR-eagl] Layer4 has single uniform track structure
[09/02 04:09:01   171s] [NR-eagl] Layer5 has single uniform track structure
[09/02 04:09:01   171s] [NR-eagl] Layer6 has single uniform track structure
[09/02 04:09:01   171s] (I)       build grid graph end
[09/02 04:09:01   171s] (I)       Layer1   numNetMinLayer=1467
[09/02 04:09:01   171s] (I)       Layer2   numNetMinLayer=0
[09/02 04:09:01   171s] (I)       Layer3   numNetMinLayer=0
[09/02 04:09:01   171s] (I)       Layer4   numNetMinLayer=0
[09/02 04:09:01   171s] (I)       Layer5   numNetMinLayer=0
[09/02 04:09:01   171s] (I)       Layer6   numNetMinLayer=0
[09/02 04:09:01   171s] [NR-eagl] numViaLayers=5
[09/02 04:09:01   171s] (I)       end build via table
[09/02 04:09:01   171s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1201 numBumpBlks=0 numBoundaryFakeBlks=0
[09/02 04:09:01   171s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[09/02 04:09:01   171s] (I)       num ignored nets =0
[09/02 04:09:01   171s] (I)       readDataFromPlaceDB
[09/02 04:09:01   171s] (I)       Read net information..
[09/02 04:09:01   171s] [NR-eagl] Read numTotalNets=1467  numIgnoredNets=0
[09/02 04:09:01   171s] (I)       Read testcase time = 0.000 seconds
[09/02 04:09:01   171s] 
[09/02 04:09:01   171s] (I)       totalGlobalPin=5843, totalPins=6016
[09/02 04:09:01   171s] (I)       Model blockage into capacity
[09/02 04:09:01   171s] (I)       Read numBlocks=1201  numPreroutedWires=0  numCapScreens=0
[09/02 04:09:01   171s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/02 04:09:01   171s] (I)       blocked area on Layer2 : 1687107200  (1.10%)
[09/02 04:09:01   171s] (I)       blocked area on Layer3 : 1988240800  (1.29%)
[09/02 04:09:01   171s] (I)       blocked area on Layer4 : 16047899200  (10.43%)
[09/02 04:09:01   171s] (I)       blocked area on Layer5 : 6334603200  (4.12%)
[09/02 04:09:01   171s] (I)       blocked area on Layer6 : 0  (0.00%)
[09/02 04:09:01   171s] (I)       Modeling time = 0.000 seconds
[09/02 04:09:01   171s] 
[09/02 04:09:01   171s] [NR-eagl] There are 3 clock nets ( 0 with NDR ).
[09/02 04:09:01   171s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1260.6 MB
[09/02 04:09:01   171s] (I)       Layer1  viaCost=300.00
[09/02 04:09:01   171s] (I)       Layer2  viaCost=100.00
[09/02 04:09:01   171s] (I)       Layer3  viaCost=100.00
[09/02 04:09:01   171s] (I)       Layer4  viaCost=100.00
[09/02 04:09:01   171s] (I)       Layer5  viaCost=200.00
[09/02 04:09:01   171s] (I)       ---------------------Grid Graph Info--------------------
[09/02 04:09:01   171s] (I)       routing area        :  (0, 0) - (481340, 319800)
[09/02 04:09:01   171s] (I)       core area           :  (0, 0) - (481340, 319800)
[09/02 04:09:01   171s] (I)       Site Width          :   820  (dbu)
[09/02 04:09:01   171s] (I)       Row Height          :  5740  (dbu)
[09/02 04:09:01   171s] (I)       GCell Width         :  5740  (dbu)
[09/02 04:09:01   171s] (I)       GCell Height        :  5740  (dbu)
[09/02 04:09:01   171s] (I)       grid                :    84    56     6
[09/02 04:09:01   171s] (I)       vertical capacity   :     0  5740     0  5740     0  5740
[09/02 04:09:01   171s] (I)       horizontal capacity :     0     0  5740     0  5740     0
[09/02 04:09:01   171s] (I)       Default wire width  :   320   400   400   400   400   800
[09/02 04:09:01   171s] (I)       Default wire space  :   360   420   420   420   420   840
[09/02 04:09:01   171s] (I)       Default pitch size  :   680   820   820   820   820  1640
[09/02 04:09:01   171s] (I)       First Track Coord   :     0   410   410   410   410  2050
[09/02 04:09:01   171s] (I)       Num tracks per GCell:  0.00  7.00  7.00  7.00  7.00  3.50
[09/02 04:09:01   171s] (I)       Total num of tracks :     0   587   390   587   390   293
[09/02 04:09:01   171s] (I)       Num of masks        :     1     1     1     1     1     1
[09/02 04:09:01   171s] (I)       --------------------------------------------------------
[09/02 04:09:01   171s] 
[09/02 04:09:01   171s] (I)       After initializing earlyGlobalRoute syMemory usage = 1260.6 MB
[09/02 04:09:01   171s] (I)       Loading and dumping file time : 0.02 seconds
[09/02 04:09:01   171s] (I)       ============= Initialization =============
[09/02 04:09:01   171s] [NR-eagl] EstWL : 13648
[09/02 04:09:01   171s] 
[09/02 04:09:01   171s] (I)       total 2D Cap : 141133 = (63571 H, 77562 V)
[09/02 04:09:01   171s] (I)       botLay=Layer1  topLay=Layer6  numSeg=4396
[09/02 04:09:01   171s] (I)       ============  Phase 1a Route ============
[09/02 04:09:01   171s] (I)       Phase 1a runs 0.00 seconds
[09/02 04:09:01   171s] [NR-eagl] Usage: 13647 = (7311 H, 6336 V) = (11.50% H, 9.97% V) = (2.098e+04um H, 1.818e+04um V)
[09/02 04:09:01   171s] [NR-eagl] 
[09/02 04:09:01   171s] (I)       ============  Phase 1b Route ============
[09/02 04:09:01   171s] [NR-eagl] Usage: 13647 = (7311 H, 6336 V) = (11.50% H, 9.97% V) = (2.098e+04um H, 1.818e+04um V)
[09/02 04:09:01   171s] [NR-eagl] 
[09/02 04:09:01   171s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[09/02 04:09:01   171s] 
[09/02 04:09:01   171s] (I)       ============  Phase 1c Route ============
[09/02 04:09:01   171s] [NR-eagl] Usage: 13647 = (7311 H, 6336 V) = (11.50% H, 9.97% V) = (2.098e+04um H, 1.818e+04um V)
[09/02 04:09:01   171s] [NR-eagl] 
[09/02 04:09:01   171s] (I)       ============  Phase 1d Route ============
[09/02 04:09:01   171s] [NR-eagl] Usage: 13647 = (7311 H, 6336 V) = (11.50% H, 9.97% V) = (2.098e+04um H, 1.818e+04um V)
[09/02 04:09:01   171s] [NR-eagl] 
[09/02 04:09:01   171s] (I)       ============  Phase 1e Route ============
[09/02 04:09:01   171s] (I)       Phase 1e runs 0.00 seconds
[09/02 04:09:01   171s] [NR-eagl] Usage: 13647 = (7311 H, 6336 V) = (11.50% H, 9.97% V) = (2.098e+04um H, 1.818e+04um V)
[09/02 04:09:01   171s] [NR-eagl] 
[09/02 04:09:01   171s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[09/02 04:09:01   171s] 
[09/02 04:09:01   171s] (I)       ============  Phase 1l Route ============
[09/02 04:09:01   171s] (I)       dpBasedLA: time=0.00  totalOF=84761  totalVia=11891  totalWL=13647  total(Via+WL)=25538 
[09/02 04:09:01   171s] (I)       Total Global Routing Runtime: 0.01 seconds
[09/02 04:09:01   171s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/02 04:09:01   171s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/02 04:09:01   171s] 
[09/02 04:09:01   171s] [NR-eagl] End Peak syMemory usage = 1260.6 MB
[09/02 04:09:01   171s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.03 seconds
[09/02 04:09:01   171s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/02 04:09:01   171s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[09/02 04:09:01   171s] 
[09/02 04:09:01   171s] ** np local hotspot detection info verbose **
[09/02 04:09:01   171s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[09/02 04:09:01   171s] 
[09/02 04:09:01   171s] Apply auto density screen in post-place stage.
[09/02 04:09:01   171s] Auto density screen increases utilization from 0.531 to 0.531
[09/02 04:09:01   171s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1260.6M
[09/02 04:09:01   171s] *** Starting refinePlace (0:02:51 mem=1260.6M) ***
[09/02 04:09:01   171s] Total net length = 3.235e+04 (1.765e+04 1.470e+04) (ext = 1.316e+03)
[09/02 04:09:01   171s] default core: bins with density >  0.75 =  3.7 % ( 2 / 54 )
[09/02 04:09:01   171s] Density distribution unevenness ratio = 18.988%
[09/02 04:09:01   171s] RPlace IncrNP: Rollback Lev = -5
[09/02 04:09:01   171s] RPlace: Density =0.758571, incremental np is triggered.
[09/02 04:09:01   171s] nrCritNet: 0.00% ( 0 / 1467 ) cutoffSlk: 214748364.7ps stdDelay: 44.0ps
[09/02 04:09:01   171s] Congestion driven padding in post-place stage.
[09/02 04:09:01   171s] Congestion driven padding increases utilization from 0.677 to 0.677
[09/02 04:09:01   171s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1260.6M
[09/02 04:09:04   173s] default core: bins with density >  0.75 = 1.85 % ( 1 / 54 )
[09/02 04:09:04   173s] Density distribution unevenness ratio = 17.213%
[09/02 04:09:04   173s] RPlace postIncrNP: Density = 0.758571 -> 0.761429.
[09/02 04:09:04   173s] RPlace postIncrNP Info: Density distribution changes:
[09/02 04:09:04   173s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[09/02 04:09:04   173s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[09/02 04:09:04   173s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[09/02 04:09:04   173s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[09/02 04:09:04   173s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[09/02 04:09:04   173s] [0.85 - 0.90] :	 0 (0.00%) -> 0 (0.00%)
[09/02 04:09:04   173s] [0.80 - 0.85] :	 0 (0.00%) -> 0 (0.00%)
[09/02 04:09:04   173s] [CPU] RefinePlace/IncrNP (cpu=0:00:02.9, real=0:00:03.0, mem=1260.6MB) @(0:02:51 - 0:02:54).
[09/02 04:09:04   173s] Move report: incrNP moves 1329 insts, mean move: 5.83 um, max move: 25.83 um
[09/02 04:09:04   173s] 	Max move on inst (UO_RegFile/U234): (183.68, 94.71) --> (206.64, 97.58)
[09/02 04:09:04   173s] Move report: Timing Driven Placement moves 1329 insts, mean move: 5.83 um, max move: 25.83 um
[09/02 04:09:04   173s] 	Max move on inst (UO_RegFile/U234): (183.68, 94.71) --> (206.64, 97.58)
[09/02 04:09:04   173s] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 1260.6MB
[09/02 04:09:04   173s] Starting refinePlace ...
[09/02 04:09:04   173s] default core: bins with density >  0.75 = 1.85 % ( 1 / 54 )
[09/02 04:09:04   173s] Density distribution unevenness ratio = 16.390%
[09/02 04:09:04   174s]   Spread Effort: high, pre-route mode, useDDP on.
[09/02 04:09:04   174s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1260.6MB) @(0:02:54 - 0:02:54).
[09/02 04:09:04   174s] Move report: preRPlace moves 228 insts, mean move: 1.28 um, max move: 6.56 um
[09/02 04:09:04   174s] 	Max move on inst (UO_RegFile/U230): (153.75, 100.45) --> (152.93, 106.19)
[09/02 04:09:04   174s] 	Length: 7 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: OAI2BB2X1M
[09/02 04:09:04   174s] wireLenOptFixPriorityInst 0 inst fixed
[09/02 04:09:04   174s] Placement tweakage begins.
[09/02 04:09:04   174s] wire length = 4.534e+04
[09/02 04:09:04   174s] wire length = 4.168e+04
[09/02 04:09:04   174s] Placement tweakage ends.
[09/02 04:09:04   174s] Move report: tweak moves 133 insts, mean move: 4.50 um, max move: 33.62 um
[09/02 04:09:04   174s] 	Max move on inst (UO_RegFile/FE_OFC18_SE): (173.43, 129.15) --> (207.05, 129.15)
[09/02 04:09:04   174s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/02 04:09:04   174s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1260.6MB) @(0:02:54 - 0:02:54).
[09/02 04:09:04   174s] Move report: Detail placement moves 305 insts, mean move: 2.68 um, max move: 33.62 um
[09/02 04:09:04   174s] 	Max move on inst (UO_RegFile/FE_OFC18_SE): (173.43, 129.15) --> (207.05, 129.15)
[09/02 04:09:04   174s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1260.6MB
[09/02 04:09:04   174s] Statistics of distance of Instance movement in refine placement:
[09/02 04:09:04   174s]   maximum (X+Y) =        34.44 um
[09/02 04:09:04   174s]   inst (UO_RegFile/FE_OFC18_SE) with max move: (175.48, 126.28) -> (207.05, 129.15)
[09/02 04:09:04   174s]   mean    (X+Y) =         5.91 um
[09/02 04:09:04   174s] Total instances flipped for WireLenOpt: 57
[09/02 04:09:04   174s] Total instances flipped, including legalization: 5
[09/02 04:09:04   174s] Summary Report:
[09/02 04:09:04   174s] Instances move: 1332 (out of 1365 movable)
[09/02 04:09:04   174s] Mean displacement: 5.91 um
[09/02 04:09:04   174s] Max displacement: 34.44 um (Instance: UO_RegFile/FE_OFC18_SE) (175.48, 126.28) -> (207.05, 129.15)
[09/02 04:09:04   174s] 	Length: 6 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: CLKBUFX6M
[09/02 04:09:04   174s] Total instances moved : 1332
[09/02 04:09:04   174s] Total net length = 3.059e+04 (1.696e+04 1.363e+04) (ext = 1.299e+03)
[09/02 04:09:04   174s] Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1260.6MB
[09/02 04:09:04   174s] [CPU] RefinePlace/total (cpu=0:00:03.0, real=0:00:03.0, mem=1260.6MB) @(0:02:51 - 0:02:54).
[09/02 04:09:04   174s] *** Finished refinePlace (0:02:54 mem=1260.6M) ***
[09/02 04:09:04   174s] Total net length = 3.055e+04 (1.692e+04 1.363e+04) (ext = 1.302e+03)
[09/02 04:09:04   174s] default core: bins with density >  0.75 =    0 % ( 0 / 54 )
[09/02 04:09:04   174s] Density distribution unevenness ratio = 16.360%
[09/02 04:09:04   174s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/02 04:09:04   174s] Type 'man IMPSP-9025' for more detail.
[09/02 04:09:04   174s] Trial Route Overflow 0(H) 0(V)
[09/02 04:09:04   174s] Starting congestion repair ...
[09/02 04:09:04   174s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[09/02 04:09:04   174s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[09/02 04:09:04   174s] (I)       Reading DB...
[09/02 04:09:04   174s] (I)       congestionReportName   : 
[09/02 04:09:04   174s] [NR-eagl] buildTerm2TermWires    : 1
[09/02 04:09:04   174s] [NR-eagl] doTrackAssignment      : 1
[09/02 04:09:04   174s] (I)       dumpBookshelfFiles     : 0
[09/02 04:09:04   174s] [NR-eagl] numThreads             : 1
[09/02 04:09:04   174s] [NR-eagl] honorMsvRouteConstraint: false
[09/02 04:09:04   174s] (I)       honorPin               : false
[09/02 04:09:04   174s] (I)       honorPinGuide          : true
[09/02 04:09:04   174s] (I)       honorPartition         : false
[09/02 04:09:04   174s] (I)       allowPartitionCrossover: false
[09/02 04:09:04   174s] (I)       honorSingleEntry       : true
[09/02 04:09:04   174s] (I)       honorSingleEntryStrong : true
[09/02 04:09:04   174s] (I)       handleViaSpacingRule   : false
[09/02 04:09:04   174s] (I)       PDConstraint           : none
[09/02 04:09:04   174s] [NR-eagl] honorClockSpecNDR      : 0
[09/02 04:09:04   174s] (I)       routingEffortLevel     : 3
[09/02 04:09:04   174s] [NR-eagl] minRouteLayer          : 2
[09/02 04:09:04   174s] [NR-eagl] maxRouteLayer          : 2147483647
[09/02 04:09:04   174s] (I)       numRowsPerGCell        : 1
[09/02 04:09:04   174s] (I)       speedUpLargeDesign     : 0
[09/02 04:09:04   174s] (I)       speedUpBlkViolationClean: 0
[09/02 04:09:04   174s] (I)       autoGCellMerging       : 1
[09/02 04:09:04   174s] (I)       multiThreadingTA       : 0
[09/02 04:09:04   174s] (I)       punchThroughDistance   : -1
[09/02 04:09:04   174s] (I)       blockedPinEscape       : 0
[09/02 04:09:04   174s] (I)       blkAwareLayerSwitching : 0
[09/02 04:09:04   174s] (I)       betterClockWireModeling: 0
[09/02 04:09:04   174s] (I)       scenicBound            : 1.15
[09/02 04:09:04   174s] (I)       maxScenicToAvoidBlk    : 100.00
[09/02 04:09:04   174s] (I)       source-to-sink ratio   : 0.00
[09/02 04:09:04   174s] (I)       targetCongestionRatio  : 1.00
[09/02 04:09:04   174s] (I)       layerCongestionRatio   : 0.70
[09/02 04:09:04   174s] (I)       m1CongestionRatio      : 0.10
[09/02 04:09:04   174s] (I)       m2m3CongestionRatio    : 0.70
[09/02 04:09:04   174s] (I)       pinAccessEffort        : 0.10
[09/02 04:09:04   174s] (I)       localRouteEffort       : 1.00
[09/02 04:09:04   174s] (I)       numSitesBlockedByOneVia: 8.00
[09/02 04:09:04   174s] (I)       supplyScaleFactorH     : 1.00
[09/02 04:09:04   174s] (I)       supplyScaleFactorV     : 1.00
[09/02 04:09:04   174s] (I)       highlight3DOverflowFactor: 0.00
[09/02 04:09:04   174s] (I)       skipTrackCommand             : 
[09/02 04:09:04   174s] (I)       readTROption           : true
[09/02 04:09:04   174s] (I)       extraSpacingBothSide   : false
[09/02 04:09:04   174s] [NR-eagl] numTracksPerClockWire  : 0
[09/02 04:09:04   174s] (I)       routeSelectedNetsOnly  : false
[09/02 04:09:04   174s] (I)       before initializing RouteDB syMemory usage = 1260.6 MB
[09/02 04:09:04   174s] (I)       starting read tracks
[09/02 04:09:04   174s] (I)       build grid graph
[09/02 04:09:04   174s] (I)       build grid graph start
[09/02 04:09:04   174s] [NR-eagl] Layer1 has no routable track
[09/02 04:09:04   174s] [NR-eagl] Layer2 has single uniform track structure
[09/02 04:09:04   174s] [NR-eagl] Layer3 has single uniform track structure
[09/02 04:09:04   174s] [NR-eagl] Layer4 has single uniform track structure
[09/02 04:09:04   174s] [NR-eagl] Layer5 has single uniform track structure
[09/02 04:09:04   174s] [NR-eagl] Layer6 has single uniform track structure
[09/02 04:09:04   174s] (I)       build grid graph end
[09/02 04:09:04   174s] (I)       Layer1   numNetMinLayer=1467
[09/02 04:09:04   174s] (I)       Layer2   numNetMinLayer=0
[09/02 04:09:04   174s] (I)       Layer3   numNetMinLayer=0
[09/02 04:09:04   174s] (I)       Layer4   numNetMinLayer=0
[09/02 04:09:04   174s] (I)       Layer5   numNetMinLayer=0
[09/02 04:09:04   174s] (I)       Layer6   numNetMinLayer=0
[09/02 04:09:04   174s] [NR-eagl] numViaLayers=5
[09/02 04:09:04   174s] (I)       end build via table
[09/02 04:09:04   174s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1201 numBumpBlks=0 numBoundaryFakeBlks=0
[09/02 04:09:04   174s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[09/02 04:09:04   174s] (I)       num ignored nets =0
[09/02 04:09:04   174s] (I)       readDataFromPlaceDB
[09/02 04:09:04   174s] (I)       Read net information..
[09/02 04:09:04   174s] [NR-eagl] Read numTotalNets=1467  numIgnoredNets=0
[09/02 04:09:04   174s] (I)       Read testcase time = 0.000 seconds
[09/02 04:09:04   174s] 
[09/02 04:09:04   174s] (I)       totalGlobalPin=5805, totalPins=6016
[09/02 04:09:04   174s] (I)       Model blockage into capacity
[09/02 04:09:04   174s] (I)       Read numBlocks=1201  numPreroutedWires=0  numCapScreens=0
[09/02 04:09:04   174s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/02 04:09:04   174s] (I)       blocked area on Layer2 : 1687107200  (1.10%)
[09/02 04:09:04   174s] (I)       blocked area on Layer3 : 1988240800  (1.29%)
[09/02 04:09:04   174s] (I)       blocked area on Layer4 : 16047899200  (10.43%)
[09/02 04:09:04   174s] (I)       blocked area on Layer5 : 6334603200  (4.12%)
[09/02 04:09:04   174s] (I)       blocked area on Layer6 : 0  (0.00%)
[09/02 04:09:04   174s] (I)       Modeling time = 0.000 seconds
[09/02 04:09:04   174s] 
[09/02 04:09:04   174s] [NR-eagl] There are 3 clock nets ( 0 with NDR ).
[09/02 04:09:04   174s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1260.6 MB
[09/02 04:09:04   174s] (I)       Layer1  viaCost=300.00
[09/02 04:09:04   174s] (I)       Layer2  viaCost=100.00
[09/02 04:09:04   174s] (I)       Layer3  viaCost=100.00
[09/02 04:09:04   174s] (I)       Layer4  viaCost=100.00
[09/02 04:09:04   174s] (I)       Layer5  viaCost=200.00
[09/02 04:09:04   174s] (I)       ---------------------Grid Graph Info--------------------
[09/02 04:09:04   174s] (I)       routing area        :  (0, 0) - (481340, 319800)
[09/02 04:09:04   174s] (I)       core area           :  (0, 0) - (481340, 319800)
[09/02 04:09:04   174s] (I)       Site Width          :   820  (dbu)
[09/02 04:09:04   174s] (I)       Row Height          :  5740  (dbu)
[09/02 04:09:04   174s] (I)       GCell Width         :  5740  (dbu)
[09/02 04:09:04   174s] (I)       GCell Height        :  5740  (dbu)
[09/02 04:09:04   174s] (I)       grid                :    84    56     6
[09/02 04:09:04   174s] (I)       vertical capacity   :     0  5740     0  5740     0  5740
[09/02 04:09:04   174s] (I)       horizontal capacity :     0     0  5740     0  5740     0
[09/02 04:09:04   174s] (I)       Default wire width  :   320   400   400   400   400   800
[09/02 04:09:04   174s] (I)       Default wire space  :   360   420   420   420   420   840
[09/02 04:09:04   174s] (I)       Default pitch size  :   680   820   820   820   820  1640
[09/02 04:09:04   174s] (I)       First Track Coord   :     0   410   410   410   410  2050
[09/02 04:09:04   174s] (I)       Num tracks per GCell:  0.00  7.00  7.00  7.00  7.00  3.50
[09/02 04:09:04   174s] (I)       Total num of tracks :     0   587   390   587   390   293
[09/02 04:09:04   174s] (I)       Num of masks        :     1     1     1     1     1     1
[09/02 04:09:04   174s] (I)       --------------------------------------------------------
[09/02 04:09:04   174s] 
[09/02 04:09:04   174s] (I)       After initializing earlyGlobalRoute syMemory usage = 1260.6 MB
[09/02 04:09:04   174s] (I)       Loading and dumping file time : 0.02 seconds
[09/02 04:09:04   174s] (I)       ============= Initialization =============
[09/02 04:09:04   174s] [NR-eagl] EstWL : 13641
[09/02 04:09:04   174s] 
[09/02 04:09:04   174s] (I)       total 2D Cap : 141133 = (63571 H, 77562 V)
[09/02 04:09:04   174s] (I)       botLay=Layer1  topLay=Layer6  numSeg=4354
[09/02 04:09:04   174s] (I)       ============  Phase 1a Route ============
[09/02 04:09:04   174s] (I)       Phase 1a runs 0.00 seconds
[09/02 04:09:04   174s] [NR-eagl] Usage: 13641 = (7264 H, 6377 V) = (11.43% H, 10.03% V) = (2.085e+04um H, 1.830e+04um V)
[09/02 04:09:04   174s] [NR-eagl] 
[09/02 04:09:04   174s] (I)       ============  Phase 1b Route ============
[09/02 04:09:04   174s] [NR-eagl] Usage: 13641 = (7264 H, 6377 V) = (11.43% H, 10.03% V) = (2.085e+04um H, 1.830e+04um V)
[09/02 04:09:04   174s] [NR-eagl] 
[09/02 04:09:04   174s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[09/02 04:09:04   174s] 
[09/02 04:09:04   174s] (I)       ============  Phase 1c Route ============
[09/02 04:09:04   174s] [NR-eagl] Usage: 13641 = (7264 H, 6377 V) = (11.43% H, 10.03% V) = (2.085e+04um H, 1.830e+04um V)
[09/02 04:09:04   174s] [NR-eagl] 
[09/02 04:09:04   174s] (I)       ============  Phase 1d Route ============
[09/02 04:09:04   174s] [NR-eagl] Usage: 13641 = (7264 H, 6377 V) = (11.43% H, 10.03% V) = (2.085e+04um H, 1.830e+04um V)
[09/02 04:09:04   174s] [NR-eagl] 
[09/02 04:09:04   174s] (I)       ============  Phase 1e Route ============
[09/02 04:09:04   174s] (I)       Phase 1e runs 0.00 seconds
[09/02 04:09:04   174s] [NR-eagl] Usage: 13641 = (7264 H, 6377 V) = (11.43% H, 10.03% V) = (2.085e+04um H, 1.830e+04um V)
[09/02 04:09:04   174s] [NR-eagl] 
[09/02 04:09:04   174s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[09/02 04:09:04   174s] 
[09/02 04:09:04   174s] (I)       ============  Phase 1l Route ============
[09/02 04:09:04   174s] (I)       dpBasedLA: time=0.00  totalOF=99841  totalVia=11905  totalWL=13641  total(Via+WL)=25546 
[09/02 04:09:04   174s] (I)       Total Global Routing Runtime: 0.00 seconds
[09/02 04:09:04   174s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/02 04:09:04   174s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/02 04:09:04   174s] 
[09/02 04:09:04   174s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/02 04:09:04   174s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[09/02 04:09:04   174s] 
[09/02 04:09:04   174s] ** np local hotspot detection info verbose **
[09/02 04:09:04   174s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[09/02 04:09:04   174s] 
[09/02 04:09:04   174s] describeCongestion: hCong = 0.00 vCong = 0.00
[09/02 04:09:04   174s] Skipped repairing congestion.
[09/02 04:09:04   174s] (I)       ============= track Assignment ============
[09/02 04:09:04   174s] (I)       extract Global 3D Wires
[09/02 04:09:04   174s] (I)       Extract Global WL : time=0.01
[09/02 04:09:04   174s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/02 04:09:04   174s] (I)       track assignment initialization runtime=362 millisecond
[09/02 04:09:04   174s] (I)       #threads=1 for track assignment
[09/02 04:09:04   174s] (I)       track assignment kernel runtime=15033 millisecond
[09/02 04:09:04   174s] (I)       End Greedy Track Assignment
[09/02 04:09:04   174s] [NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6001
[09/02 04:09:04   174s] [NR-eagl] Layer2(METAL2)(V) length: 1.573070e+04um, number of vias: 8531
[09/02 04:09:04   174s] [NR-eagl] Layer3(METAL3)(H) length: 1.925395e+04um, number of vias: 653
[09/02 04:09:04   174s] [NR-eagl] Layer4(METAL4)(V) length: 3.236019e+03um, number of vias: 180
[09/02 04:09:04   174s] [NR-eagl] Layer5(METAL5)(H) length: 2.302351e+03um, number of vias: 39
[09/02 04:09:04   174s] [NR-eagl] Layer6(METAL6)(V) length: 2.870000e+02um, number of vias: 0
[09/02 04:09:04   174s] [NR-eagl] Total length: 4.081002e+04um, number of vias: 15404
[09/02 04:09:04   174s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[09/02 04:09:04   174s] Start to check current routing status for nets...
[09/02 04:09:04   174s] Using hname+ instead name for net compare
[09/02 04:09:04   174s] All nets are already routed correctly.
[09/02 04:09:04   174s] End to check current routing status for nets (mem=1236.5M)
[09/02 04:09:04   174s] Extraction called for design 'system_top' of instances=1365 and nets=1526 using extraction engine 'preRoute' .
[09/02 04:09:04   174s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/02 04:09:04   174s] Type 'man IMPEXT-3530' for more detail.
[09/02 04:09:04   174s] PreRoute RC Extraction called for design system_top.
[09/02 04:09:04   174s] RC Extraction called in multi-corner(1) mode.
[09/02 04:09:04   174s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/02 04:09:04   174s] Type 'man IMPEXT-6197' for more detail.
[09/02 04:09:04   174s] RCMode: PreRoute
[09/02 04:09:04   174s]       RC Corner Indexes            0   
[09/02 04:09:04   174s] Capacitance Scaling Factor   : 1.00000 
[09/02 04:09:04   174s] Resistance Scaling Factor    : 1.00000 
[09/02 04:09:04   174s] Clock Cap. Scaling Factor    : 1.00000 
[09/02 04:09:04   174s] Clock Res. Scaling Factor    : 1.00000 
[09/02 04:09:04   174s] Shrink Factor                : 1.00000
[09/02 04:09:04   174s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/02 04:09:04   174s] Updating RC grid for preRoute extraction ...
[09/02 04:09:04   174s] Initializing multi-corner resistance tables ...
[09/02 04:09:04   174s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1236.531M)
[09/02 04:09:04   174s] Compute RC Scale Done ...
[09/02 04:09:04   174s] #################################################################################
[09/02 04:09:04   174s] # Design Stage: PreRoute
[09/02 04:09:04   174s] # Design Name: system_top
[09/02 04:09:04   174s] # Design Mode: 90nm
[09/02 04:09:04   174s] # Analysis Mode: MMMC Non-OCV 
[09/02 04:09:04   174s] # Parasitics Mode: No SPEF/RCDB
[09/02 04:09:04   174s] # Signoff Settings: SI Off 
[09/02 04:09:04   174s] #################################################################################
[09/02 04:09:04   174s] AAE_INFO: 1 threads acquired from CTE.
[09/02 04:09:04   174s] Calculate delays in BcWc mode...
[09/02 04:09:04   174s] Topological Sorting (CPU = 0:00:00.0, MEM = 1234.3M, InitMEM = 1234.3M)
[09/02 04:09:04   174s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/02 04:09:04   174s] End delay calculation. (MEM=1281.54 CPU=0:00:00.3 REAL=0:00:00.0)
[09/02 04:09:04   174s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1281.5M) ***
[09/02 04:09:04   174s] Message <TA-1018> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[09/02 04:09:04   174s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:02:55 mem=1281.5M)
[09/02 04:09:04   174s] 
------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=1219.7M)                             
------------------------------------------------------------

Setup views included:
 scan_setup_analysis_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 18.731  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   51    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.071%
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1224.3M, totSessionCpu=0:02:55 **
[09/02 04:09:04   174s] *** Timing Is met
[09/02 04:09:04   174s] *** Check timing (0:00:00.0)
[09/02 04:09:04   174s] *** Timing Is met
[09/02 04:09:04   174s] *** Check timing (0:00:00.0)
[09/02 04:09:04   174s] Info: 3 clock nets excluded from IPO operation.
[09/02 04:09:04   174s] Begin: Area Reclaim Optimization
[09/02 04:09:06   176s] PhyDesignGrid: maxLocalDensity 0.98
[09/02 04:09:06   176s] #spOpts: mergeVia=F 
[09/02 04:09:06   176s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 53.07
[09/02 04:09:06   176s] +----------+---------+--------+--------+------------+--------+
[09/02 04:09:06   176s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/02 04:09:06   176s] +----------+---------+--------+--------+------------+--------+
[09/02 04:09:06   176s] |    53.07%|        -|   0.000|   0.000|   0:00:00.0| 1380.2M|
[09/02 04:09:07   176s] |    53.07%|        0|   0.000|   0.000|   0:00:01.0| 1380.2M|
[09/02 04:09:07   176s] |    53.06%|        2|   0.000|   0.000|   0:00:00.0| 1380.2M|
[09/02 04:09:07   176s] |    53.06%|        0|   0.000|   0.000|   0:00:00.0| 1380.2M|
[09/02 04:09:07   176s] +----------+---------+--------+--------+------------+--------+
[09/02 04:09:07   176s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 53.06
[09/02 04:09:07   176s] 
[09/02 04:09:07   176s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 2 **
[09/02 04:09:07   176s] --------------------------------------------------------------
[09/02 04:09:07   176s] |                                   | Total     | Sequential |
[09/02 04:09:07   176s] --------------------------------------------------------------
[09/02 04:09:07   176s] | Num insts resized                 |       2  |       0    |
[09/02 04:09:07   176s] | Num insts undone                  |       0  |       0    |
[09/02 04:09:07   176s] | Num insts Downsized               |       2  |       0    |
[09/02 04:09:07   176s] | Num insts Samesized               |       0  |       0    |
[09/02 04:09:07   176s] | Num insts Upsized                 |       0  |       0    |
[09/02 04:09:07   176s] | Num multiple commits+uncommits    |       0  |       -    |
[09/02 04:09:07   176s] --------------------------------------------------------------
[09/02 04:09:07   176s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.1) (real = 0:00:03.0) **
[09/02 04:09:07   176s] *** Starting refinePlace (0:02:57 mem=1416.2M) ***
[09/02 04:09:07   176s] Total net length = 3.192e+04 (1.744e+04 1.448e+04) (ext = 1.313e+03)
[09/02 04:09:07   176s] Starting refinePlace ...
[09/02 04:09:07   176s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/02 04:09:07   176s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/02 04:09:07   176s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1416.2MB) @(0:02:57 - 0:02:57).
[09/02 04:09:07   176s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/02 04:09:07   176s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1416.2MB
[09/02 04:09:07   176s] Statistics of distance of Instance movement in refine placement:
[09/02 04:09:07   176s]   maximum (X+Y) =         0.00 um
[09/02 04:09:07   176s]   mean    (X+Y) =         0.00 um
[09/02 04:09:07   176s] Summary Report:
[09/02 04:09:07   176s] Instances move: 0 (out of 1365 movable)
[09/02 04:09:07   176s] Mean displacement: 0.00 um
[09/02 04:09:07   176s] Max displacement: 0.00 um 
[09/02 04:09:07   176s] Total instances moved : 0
[09/02 04:09:07   176s] Total net length = 3.192e+04 (1.744e+04 1.448e+04) (ext = 1.313e+03)
[09/02 04:09:07   176s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1416.2MB
[09/02 04:09:07   176s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1416.2MB) @(0:02:57 - 0:02:57).
[09/02 04:09:07   176s] *** Finished refinePlace (0:02:57 mem=1416.2M) ***
[09/02 04:09:07   176s] *** maximum move = 0.00 um ***
[09/02 04:09:07   176s] *** Finished re-routing un-routed nets (1416.2M) ***
[09/02 04:09:07   176s] 
[09/02 04:09:07   176s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1416.2M) ***
[09/02 04:09:07   176s] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=1256.62M, totSessionCpu=0:02:57).
[09/02 04:09:07   176s] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[09/02 04:09:07   176s] [PSP] Started earlyGlobalRoute kernel
[09/02 04:09:07   176s] [PSP] Initial Peak syMemory usage = 1256.6 MB
[09/02 04:09:07   176s] (I)       Reading DB...
[09/02 04:09:07   176s] (I)       congestionReportName   : 
[09/02 04:09:07   176s] [NR-eagl] buildTerm2TermWires    : 1
[09/02 04:09:07   176s] [NR-eagl] doTrackAssignment      : 1
[09/02 04:09:07   176s] (I)       dumpBookshelfFiles     : 0
[09/02 04:09:07   176s] [NR-eagl] numThreads             : 1
[09/02 04:09:07   176s] [NR-eagl] honorMsvRouteConstraint: false
[09/02 04:09:07   176s] (I)       honorPin               : false
[09/02 04:09:07   176s] (I)       honorPinGuide          : true
[09/02 04:09:07   176s] (I)       honorPartition         : false
[09/02 04:09:07   176s] (I)       allowPartitionCrossover: false
[09/02 04:09:07   176s] (I)       honorSingleEntry       : true
[09/02 04:09:07   176s] (I)       honorSingleEntryStrong : true
[09/02 04:09:07   176s] (I)       handleViaSpacingRule   : false
[09/02 04:09:07   176s] (I)       PDConstraint           : none
[09/02 04:09:07   176s] [NR-eagl] honorClockSpecNDR      : 0
[09/02 04:09:07   176s] (I)       routingEffortLevel     : 3
[09/02 04:09:07   176s] [NR-eagl] minRouteLayer          : 2
[09/02 04:09:07   176s] [NR-eagl] maxRouteLayer          : 2147483647
[09/02 04:09:07   176s] (I)       numRowsPerGCell        : 1
[09/02 04:09:07   176s] (I)       speedUpLargeDesign     : 0
[09/02 04:09:07   176s] (I)       speedUpBlkViolationClean: 0
[09/02 04:09:07   176s] (I)       autoGCellMerging       : 1
[09/02 04:09:07   176s] (I)       multiThreadingTA       : 0
[09/02 04:09:07   176s] (I)       punchThroughDistance   : -1
[09/02 04:09:07   176s] (I)       blockedPinEscape       : 0
[09/02 04:09:07   176s] (I)       blkAwareLayerSwitching : 0
[09/02 04:09:07   176s] (I)       betterClockWireModeling: 0
[09/02 04:09:07   176s] (I)       scenicBound            : 1.15
[09/02 04:09:07   176s] (I)       maxScenicToAvoidBlk    : 100.00
[09/02 04:09:07   176s] (I)       source-to-sink ratio   : 0.00
[09/02 04:09:07   176s] (I)       targetCongestionRatio  : 1.00
[09/02 04:09:07   176s] (I)       layerCongestionRatio   : 0.70
[09/02 04:09:07   176s] (I)       m1CongestionRatio      : 0.10
[09/02 04:09:07   176s] (I)       m2m3CongestionRatio    : 0.70
[09/02 04:09:07   176s] (I)       pinAccessEffort        : 0.10
[09/02 04:09:07   176s] (I)       localRouteEffort       : 1.00
[09/02 04:09:07   176s] (I)       numSitesBlockedByOneVia: 8.00
[09/02 04:09:07   176s] (I)       supplyScaleFactorH     : 1.00
[09/02 04:09:07   176s] (I)       supplyScaleFactorV     : 1.00
[09/02 04:09:07   176s] (I)       highlight3DOverflowFactor: 0.00
[09/02 04:09:07   176s] (I)       skipTrackCommand             : 
[09/02 04:09:07   176s] (I)       readTROption           : true
[09/02 04:09:07   176s] (I)       extraSpacingBothSide   : false
[09/02 04:09:07   176s] [NR-eagl] numTracksPerClockWire  : 0
[09/02 04:09:07   176s] (I)       routeSelectedNetsOnly  : false
[09/02 04:09:07   176s] (I)       before initializing RouteDB syMemory usage = 1256.6 MB
[09/02 04:09:07   176s] (I)       starting read tracks
[09/02 04:09:07   176s] (I)       build grid graph
[09/02 04:09:07   176s] (I)       build grid graph start
[09/02 04:09:07   176s] [NR-eagl] Layer1 has no routable track
[09/02 04:09:07   176s] [NR-eagl] Layer2 has single uniform track structure
[09/02 04:09:07   176s] [NR-eagl] Layer3 has single uniform track structure
[09/02 04:09:07   176s] [NR-eagl] Layer4 has single uniform track structure
[09/02 04:09:07   176s] [NR-eagl] Layer5 has single uniform track structure
[09/02 04:09:07   176s] [NR-eagl] Layer6 has single uniform track structure
[09/02 04:09:07   176s] (I)       build grid graph end
[09/02 04:09:07   176s] (I)       Layer1   numNetMinLayer=1467
[09/02 04:09:07   176s] (I)       Layer2   numNetMinLayer=0
[09/02 04:09:07   176s] (I)       Layer3   numNetMinLayer=0
[09/02 04:09:07   176s] (I)       Layer4   numNetMinLayer=0
[09/02 04:09:07   176s] (I)       Layer5   numNetMinLayer=0
[09/02 04:09:07   176s] (I)       Layer6   numNetMinLayer=0
[09/02 04:09:07   176s] [NR-eagl] numViaLayers=5
[09/02 04:09:07   176s] (I)       end build via table
[09/02 04:09:07   176s] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=1201 numBumpBlks=0 numBoundaryFakeBlks=0
[09/02 04:09:07   176s] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[09/02 04:09:07   176s] (I)       num ignored nets =0
[09/02 04:09:07   176s] (I)       readDataFromPlaceDB
[09/02 04:09:07   176s] (I)       Read net information..
[09/02 04:09:07   176s] [NR-eagl] Read numTotalNets=1467  numIgnoredNets=0
[09/02 04:09:07   176s] (I)       Read testcase time = 0.000 seconds
[09/02 04:09:07   176s] 
[09/02 04:09:07   176s] (I)       totalGlobalPin=5805, totalPins=6016
[09/02 04:09:07   176s] (I)       Model blockage into capacity
[09/02 04:09:07   176s] (I)       Read numBlocks=1201  numPreroutedWires=0  numCapScreens=0
[09/02 04:09:07   176s] (I)       blocked area on Layer1 : 0  (0.00%)
[09/02 04:09:07   176s] (I)       blocked area on Layer2 : 1687107200  (1.10%)
[09/02 04:09:07   176s] (I)       blocked area on Layer3 : 1988240800  (1.29%)
[09/02 04:09:07   176s] (I)       blocked area on Layer4 : 16047899200  (10.43%)
[09/02 04:09:07   176s] (I)       blocked area on Layer5 : 6334603200  (4.12%)
[09/02 04:09:07   176s] (I)       blocked area on Layer6 : 0  (0.00%)
[09/02 04:09:07   176s] (I)       Modeling time = 0.000 seconds
[09/02 04:09:07   176s] 
[09/02 04:09:07   176s] [NR-eagl] There are 3 clock nets ( 0 with NDR ).
[09/02 04:09:07   176s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1256.6 MB
[09/02 04:09:07   176s] (I)       Layer1  viaCost=300.00
[09/02 04:09:07   176s] (I)       Layer2  viaCost=100.00
[09/02 04:09:07   176s] (I)       Layer3  viaCost=100.00
[09/02 04:09:07   176s] (I)       Layer4  viaCost=100.00
[09/02 04:09:07   176s] (I)       Layer5  viaCost=200.00
[09/02 04:09:07   176s] (I)       ---------------------Grid Graph Info--------------------
[09/02 04:09:07   176s] (I)       routing area        :  (0, 0) - (481340, 319800)
[09/02 04:09:07   176s] (I)       core area           :  (0, 0) - (481340, 319800)
[09/02 04:09:07   176s] (I)       Site Width          :   820  (dbu)
[09/02 04:09:07   176s] (I)       Row Height          :  5740  (dbu)
[09/02 04:09:07   176s] (I)       GCell Width         :  5740  (dbu)
[09/02 04:09:07   176s] (I)       GCell Height        :  5740  (dbu)
[09/02 04:09:07   176s] (I)       grid                :    84    56     6
[09/02 04:09:07   176s] (I)       vertical capacity   :     0  5740     0  5740     0  5740
[09/02 04:09:07   176s] (I)       horizontal capacity :     0     0  5740     0  5740     0
[09/02 04:09:07   176s] (I)       Default wire width  :   320   400   400   400   400   800
[09/02 04:09:07   176s] (I)       Default wire space  :   360   420   420   420   420   840
[09/02 04:09:07   176s] (I)       Default pitch size  :   680   820   820   820   820  1640
[09/02 04:09:07   176s] (I)       First Track Coord   :     0   410   410   410   410  2050
[09/02 04:09:07   176s] (I)       Num tracks per GCell:  0.00  7.00  7.00  7.00  7.00  3.50
[09/02 04:09:07   176s] (I)       Total num of tracks :     0   587   390   587   390   293
[09/02 04:09:07   176s] (I)       Num of masks        :     1     1     1     1     1     1
[09/02 04:09:07   176s] (I)       --------------------------------------------------------
[09/02 04:09:07   176s] 
[09/02 04:09:07   176s] (I)       After initializing earlyGlobalRoute syMemory usage = 1256.6 MB
[09/02 04:09:07   176s] (I)       Loading and dumping file time : 0.01 seconds
[09/02 04:09:07   176s] (I)       ============= Initialization =============
[09/02 04:09:07   176s] [NR-eagl] EstWL : 13642
[09/02 04:09:07   176s] 
[09/02 04:09:07   176s] (I)       total 2D Cap : 141133 = (63571 H, 77562 V)
[09/02 04:09:07   176s] (I)       botLay=Layer1  topLay=Layer6  numSeg=4354
[09/02 04:09:07   176s] (I)       ============  Phase 1a Route ============
[09/02 04:09:07   177s] (I)       Phase 1a runs 0.01 seconds
[09/02 04:09:07   177s] [NR-eagl] Usage: 13642 = (7264 H, 6378 V) = (11.43% H, 10.03% V) = (2.085e+04um H, 1.830e+04um V)
[09/02 04:09:07   177s] [NR-eagl] 
[09/02 04:09:07   177s] (I)       ============  Phase 1b Route ============
[09/02 04:09:07   177s] [NR-eagl] Usage: 13642 = (7264 H, 6378 V) = (11.43% H, 10.03% V) = (2.085e+04um H, 1.830e+04um V)
[09/02 04:09:07   177s] [NR-eagl] 
[09/02 04:09:07   177s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[09/02 04:09:07   177s] 
[09/02 04:09:07   177s] (I)       ============  Phase 1c Route ============
[09/02 04:09:07   177s] [NR-eagl] Usage: 13642 = (7264 H, 6378 V) = (11.43% H, 10.03% V) = (2.085e+04um H, 1.830e+04um V)
[09/02 04:09:07   177s] [NR-eagl] 
[09/02 04:09:07   177s] (I)       ============  Phase 1d Route ============
[09/02 04:09:07   177s] [NR-eagl] Usage: 13642 = (7264 H, 6378 V) = (11.43% H, 10.03% V) = (2.085e+04um H, 1.830e+04um V)
[09/02 04:09:07   177s] [NR-eagl] 
[09/02 04:09:07   177s] (I)       ============  Phase 1e Route ============
[09/02 04:09:07   177s] (I)       Phase 1e runs 0.00 seconds
[09/02 04:09:07   177s] [NR-eagl] Usage: 13642 = (7264 H, 6378 V) = (11.43% H, 10.03% V) = (2.085e+04um H, 1.830e+04um V)
[09/02 04:09:07   177s] [NR-eagl] 
[09/02 04:09:07   177s] [NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V
[09/02 04:09:07   177s] 
[09/02 04:09:07   177s] (I)       ============  Phase 1l Route ============
[09/02 04:09:07   177s] (I)       dpBasedLA: time=0.00  totalOF=98238  totalVia=11917  totalWL=13642  total(Via+WL)=25559 
[09/02 04:09:07   177s] (I)       Total Global Routing Runtime: 0.01 seconds
[09/02 04:09:07   177s] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[09/02 04:09:07   177s] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[09/02 04:09:07   177s] 
[09/02 04:09:07   177s] (I)       ============= track Assignment ============
[09/02 04:09:07   177s] (I)       extract Global 3D Wires
[09/02 04:09:07   177s] (I)       Extract Global WL : time=0.00
[09/02 04:09:07   177s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[09/02 04:09:07   177s] (I)       track assignment initialization runtime=427 millisecond
[09/02 04:09:07   177s] (I)       #threads=1 for track assignment
[09/02 04:09:07   177s] (I)       track assignment kernel runtime=14878 millisecond
[09/02 04:09:07   177s] (I)       End Greedy Track Assignment
[09/02 04:09:07   177s] [NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6001
[09/02 04:09:07   177s] [NR-eagl] Layer2(METAL2)(V) length: 1.575178e+04um, number of vias: 8548
[09/02 04:09:07   177s] [NR-eagl] Layer3(METAL3)(H) length: 1.920127e+04um, number of vias: 651
[09/02 04:09:07   177s] [NR-eagl] Layer4(METAL4)(V) length: 3.218593e+03um, number of vias: 185
[09/02 04:09:07   177s] [NR-eagl] Layer5(METAL5)(H) length: 2.360571e+03um, number of vias: 36
[09/02 04:09:07   177s] [NR-eagl] Layer6(METAL6)(V) length: 2.800300e+02um, number of vias: 0
[09/02 04:09:07   177s] [NR-eagl] Total length: 4.081224e+04um, number of vias: 15421
[09/02 04:09:07   177s] [NR-eagl] End Peak syMemory usage = 1242.6 MB
[09/02 04:09:07   177s] [NR-eagl] Early Global Router Kernel+IO runtime : 0.06 seconds
[09/02 04:09:07   177s] Extraction called for design 'system_top' of instances=1365 and nets=1526 using extraction engine 'preRoute' .
[09/02 04:09:07   177s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/02 04:09:07   177s] Type 'man IMPEXT-3530' for more detail.
[09/02 04:09:07   177s] PreRoute RC Extraction called for design system_top.
[09/02 04:09:07   177s] RC Extraction called in multi-corner(1) mode.
[09/02 04:09:07   177s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/02 04:09:07   177s] Type 'man IMPEXT-6197' for more detail.
[09/02 04:09:07   177s] RCMode: PreRoute
[09/02 04:09:07   177s]       RC Corner Indexes            0   
[09/02 04:09:07   177s] Capacitance Scaling Factor   : 1.00000 
[09/02 04:09:07   177s] Resistance Scaling Factor    : 1.00000 
[09/02 04:09:07   177s] Clock Cap. Scaling Factor    : 1.00000 
[09/02 04:09:07   177s] Clock Res. Scaling Factor    : 1.00000 
[09/02 04:09:07   177s] Shrink Factor                : 1.00000
[09/02 04:09:07   177s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/02 04:09:07   177s] Updating RC grid for preRoute extraction ...
[09/02 04:09:07   177s] Initializing multi-corner resistance tables ...
[09/02 04:09:07   177s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1242.578M)
[09/02 04:09:07   177s] Compute RC Scale Done ...
[09/02 04:09:07   177s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/02 04:09:07   177s] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[09/02 04:09:07   177s] 
[09/02 04:09:07   177s] ** np local hotspot detection info verbose **
[09/02 04:09:07   177s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[09/02 04:09:07   177s] 
[09/02 04:09:07   177s] #################################################################################
[09/02 04:09:07   177s] # Design Stage: PreRoute
[09/02 04:09:07   177s] # Design Name: system_top
[09/02 04:09:07   177s] # Design Mode: 90nm
[09/02 04:09:07   177s] # Analysis Mode: MMMC Non-OCV 
[09/02 04:09:07   177s] # Parasitics Mode: No SPEF/RCDB
[09/02 04:09:07   177s] # Signoff Settings: SI Off 
[09/02 04:09:07   177s] #################################################################################
[09/02 04:09:07   177s] AAE_INFO: 1 threads acquired from CTE.
[09/02 04:09:07   177s] Calculate delays in BcWc mode...
[09/02 04:09:07   177s] Topological Sorting (CPU = 0:00:00.0, MEM = 1299.8M, InitMEM = 1299.8M)
[09/02 04:09:07   177s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[09/02 04:09:07   177s] End delay calculation. (MEM=1306.93 CPU=0:00:00.2 REAL=0:00:00.0)
[09/02 04:09:07   177s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1306.9M) ***
[09/02 04:09:07   177s] Begin: GigaOpt postEco DRV Optimization
[09/02 04:09:07   177s] Info: 3 clock nets excluded from IPO operation.
[09/02 04:09:07   177s] PhyDesignGrid: maxLocalDensity 0.98
[09/02 04:09:07   177s] Core basic site is TSM130NMMETROSITE
[09/02 04:09:07   177s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/02 04:09:08   177s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/02 04:09:08   177s] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[09/02 04:09:08   177s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/02 04:09:08   177s] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[09/02 04:09:08   177s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/02 04:09:08   177s] DEBUG: @coeDRVCandCache::init.
[09/02 04:09:08   177s] Info: violation cost 1.144243 (cap = 0.000000, tran = 1.144243, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/02 04:09:08   177s] |     2   |    97   |     0   |      0  |     0   |     0   |     0   |     0   | 18.73 |          0|          0|          0|  53.06  |            |           |
[09/02 04:09:08   178s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/02 04:09:08   178s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 18.73 |          0|          0|          2|  53.14  |   0:00:00.0|    1398.5M|
[09/02 04:09:08   178s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/02 04:09:08   178s] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 18.73 |          0|          0|          0|  53.14  |   0:00:00.0|    1398.5M|
[09/02 04:09:08   178s] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/02 04:09:08   178s] 
[09/02 04:09:08   178s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1398.5M) ***
[09/02 04:09:08   178s] 
[09/02 04:09:08   178s] *** Starting refinePlace (0:02:58 mem=1434.5M) ***
[09/02 04:09:08   178s] Total net length = 3.192e+04 (1.744e+04 1.447e+04) (ext = 1.313e+03)
[09/02 04:09:08   178s] Starting refinePlace ...
[09/02 04:09:08   178s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/02 04:09:08   178s] Move report: legalization moves 10 insts, mean move: 3.36 um, max move: 7.38 um
[09/02 04:09:08   178s] 	Max move on inst (FE_OFC15_SE): (52.89, 94.71) --> (60.27, 94.71)
[09/02 04:09:08   178s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1434.5MB) @(0:02:58 - 0:02:58).
[09/02 04:09:08   178s] Move report: Detail placement moves 10 insts, mean move: 3.36 um, max move: 7.38 um
[09/02 04:09:08   178s] 	Max move on inst (FE_OFC15_SE): (52.89, 94.71) --> (60.27, 94.71)
[09/02 04:09:08   178s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1434.5MB
[09/02 04:09:08   178s] Statistics of distance of Instance movement in refine placement:
[09/02 04:09:08   178s]   maximum (X+Y) =         7.38 um
[09/02 04:09:08   178s]   inst (FE_OFC15_SE) with max move: (52.89, 94.71) -> (60.27, 94.71)
[09/02 04:09:08   178s]   mean    (X+Y) =         3.36 um
[09/02 04:09:08   178s] Summary Report:
[09/02 04:09:08   178s] Instances move: 10 (out of 1365 movable)
[09/02 04:09:08   178s] Mean displacement: 3.36 um
[09/02 04:09:08   178s] Max displacement: 7.38 um (Instance: FE_OFC15_SE) (52.89, 94.71) -> (60.27, 94.71)
[09/02 04:09:08   178s] 	Length: 6 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: CLKBUFX6M
[09/02 04:09:08   178s] Total instances moved : 10
[09/02 04:09:08   178s] Total net length = 3.192e+04 (1.744e+04 1.447e+04) (ext = 1.313e+03)
[09/02 04:09:08   178s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1434.5MB
[09/02 04:09:08   178s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1434.5MB) @(0:02:58 - 0:02:58).
[09/02 04:09:08   178s] *** Finished refinePlace (0:02:58 mem=1434.5M) ***
[09/02 04:09:08   178s] *** maximum move = 7.38 um ***
[09/02 04:09:08   178s] *** Finished re-routing un-routed nets (1434.5M) ***
[09/02 04:09:08   178s] 
[09/02 04:09:08   178s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1434.5M) ***
[09/02 04:09:08   178s] DEBUG: @coeDRVCandCache::cleanup.
[09/02 04:09:08   178s] End: GigaOpt postEco DRV Optimization
[09/02 04:09:08   178s] **INFO: Flow update: Design timing is met.
[09/02 04:09:08   178s] **INFO: Flow update: Design timing is met.
[09/02 04:09:08   178s] **INFO: Flow update: Design timing is met.
[09/02 04:09:08   178s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[09/02 04:09:08   178s] Start to check current routing status for nets...
[09/02 04:09:08   178s] Using hname+ instead name for net compare
[09/02 04:09:08   178s] All nets are already routed correctly.
[09/02 04:09:08   178s] End to check current routing status for nets (mem=1390.2M)
[09/02 04:09:08   178s] Compute RC Scale Done ...
[09/02 04:09:08   178s] **INFO: Flow update: Design timing is met.
[09/02 04:09:08   178s] Extraction called for design 'system_top' of instances=1365 and nets=1526 using extraction engine 'preRoute' .
[09/02 04:09:08   178s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/02 04:09:08   178s] Type 'man IMPEXT-3530' for more detail.
[09/02 04:09:08   178s] PreRoute RC Extraction called for design system_top.
[09/02 04:09:08   178s] RC Extraction called in multi-corner(1) mode.
[09/02 04:09:08   178s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/02 04:09:08   178s] Type 'man IMPEXT-6197' for more detail.
[09/02 04:09:08   178s] RCMode: PreRoute
[09/02 04:09:08   178s]       RC Corner Indexes            0   
[09/02 04:09:08   178s] Capacitance Scaling Factor   : 1.00000 
[09/02 04:09:08   178s] Resistance Scaling Factor    : 1.00000 
[09/02 04:09:08   178s] Clock Cap. Scaling Factor    : 1.00000 
[09/02 04:09:08   178s] Clock Res. Scaling Factor    : 1.00000 
[09/02 04:09:08   178s] Shrink Factor                : 1.00000
[09/02 04:09:08   178s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/02 04:09:08   178s] Initializing multi-corner resistance tables ...
[09/02 04:09:08   178s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1366.121M)
[09/02 04:09:08   178s] doiPBLastSyncSlave
[09/02 04:09:08   178s] 
[09/02 04:09:08   178s] Optimization is working on the following views:
[09/02 04:09:08   178s]   Setup views: scan_setup_analysis_view 
[09/02 04:09:08   178s]   Hold  views: func_hold_analysis_view capture_hold_analysis_view scan_hold_analysis_view 
[09/02 04:09:08   178s] #################################################################################
[09/02 04:09:08   178s] # Design Stage: PreRoute
[09/02 04:09:08   178s] # Design Name: system_top
[09/02 04:09:08   178s] # Design Mode: 90nm
[09/02 04:09:08   178s] # Analysis Mode: MMMC Non-OCV 
[09/02 04:09:08   178s] # Parasitics Mode: No SPEF/RCDB
[09/02 04:09:08   178s] # Signoff Settings: SI Off 
[09/02 04:09:08   178s] #################################################################################
[09/02 04:09:08   178s] AAE_INFO: 1 threads acquired from CTE.
[09/02 04:09:08   178s] Calculate delays in BcWc mode...
[09/02 04:09:08   178s] Topological Sorting (CPU = 0:00:00.0, MEM = 1366.1M, InitMEM = 1366.1M)
[09/02 04:09:08   178s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/02 04:09:08   178s] End delay calculation. (MEM=1364.16 CPU=0:00:00.2 REAL=0:00:00.0)
[09/02 04:09:08   178s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1364.2M) ***
[09/02 04:09:08   178s] Effort level <high> specified for reg2reg path_group
[09/02 04:09:08   178s] Effort level <high> specified for reg2cgate path_group
[09/02 04:09:08   178s] Reported timing to dir ./timingReports
[09/02 04:09:08   178s] **optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 1230.6M, totSessionCpu=0:02:59 **
[09/02 04:09:08   178s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 scan_setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 18.730  | 19.015  |   N/A   | 18.730  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|   51    |   16    |   N/A   |   35    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.140%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 1228.6M, totSessionCpu=0:02:59 **
[09/02 04:09:08   178s] *** Finished optDesign ***
[09/02 04:09:08   178s] 
[09/02 04:09:08   178s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:25.0 real=0:00:25.5)
[09/02 04:09:08   178s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:04.4 real=0:00:04.6)
[09/02 04:09:08   178s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.4 real=0:00:04.5)
[09/02 04:09:08   178s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:04.2 real=0:00:04.4)
[09/02 04:09:08   178s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:03.7 real=0:00:03.4)
[09/02 04:09:08   178s] 	OPT_RUNTIME:          phyUpdate (count =  2): (cpu=0:00:00.1 real=0:00:00.1)
[09/02 04:09:08   178s] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=0:00:02.0 real=0:00:02.0)
[09/02 04:09:08   178s] Info: pop threads available for lower-level modules during optimization.
[09/02 04:09:30   182s] <CMD> setDrawView place
[09/02 04:11:05   195s] <CMD> addFiller -cell {FILL1M FILL2M FILL4M FILL8M FILL16M FILL32M FILL64M} -prefix FILLER -markFixed
[09/02 04:11:05   195s] **WARN: (IMPSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent 
[09/02 04:11:05   195s] operations, such as antenna fixing, may fail due to fillers being marked 
[09/02 04:11:05   195s] as 'FIXED'. If this was not intended, use deleteFiller command to undo.
[09/02 04:11:05   195s] #spOpts: no_cmu 
[09/02 04:11:05   195s] Core basic site is TSM130NMMETROSITE
[09/02 04:11:05   195s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[09/02 04:11:05   195s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/02 04:11:05   195s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL64M. Please check whether it is specified correctly.
[09/02 04:11:05   195s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL32M. Please check whether it is specified correctly.
[09/02 04:11:05   195s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL16M. Please check whether it is specified correctly.
[09/02 04:11:05   195s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL8M. Please check whether it is specified correctly.
[09/02 04:11:05   195s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL4M. Please check whether it is specified correctly.
[09/02 04:11:05   195s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL2M. Please check whether it is specified correctly.
[09/02 04:11:05   195s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL1M. Please check whether it is specified correctly.
[09/02 04:11:05   195s] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[09/02 04:11:05   195s] *INFO: Adding fillers to top-module.
[09/02 04:11:05   195s] *INFO:   Added 66 filler insts (cell FILL64M / prefix FILLER).
[09/02 04:11:05   195s] *INFO:   Added 34 filler insts (cell FILL32M / prefix FILLER).
[09/02 04:11:05   195s] *INFO:   Added 127 filler insts (cell FILL16M / prefix FILLER).
[09/02 04:11:05   195s] *INFO:   Added 391 filler insts (cell FILL8M / prefix FILLER).
[09/02 04:11:05   195s] *INFO:   Added 616 filler insts (cell FILL4M / prefix FILLER).
[09/02 04:11:05   195s] *INFO:   Added 594 filler insts (cell FILL2M / prefix FILLER).
[09/02 04:11:05   195s] *INFO:   Added 679 filler insts (cell FILL1M / prefix FILLER).
[09/02 04:11:05   195s] *INFO: Total 2507 filler insts added - prefix FILLER (CPU: 0:00:00.0).
[09/02 04:11:05   195s] For 2507 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[09/02 04:11:05   195s] <CMD> saveNetlist export/system_top.v
[09/02 04:11:05   195s] ** NOTE: Created directory path 'export' for file 'export/system_top.v'.
[09/02 04:11:05   195s] Writing Netlist "export/system_top.v" ...
[09/02 04:11:05   195s] <CMD> saveNetlist export/system_top_pg.v -includePowerGround
[09/02 04:11:05   195s] Writing Netlist "export/system_top_pg.v" ...
[09/02 04:11:05   195s] Warning (Quiet mode): There are 7 terms not connected to  global special net.
[09/02 04:11:05   195s] **WARN: (IMPVL-504):	Tie-hi/low terms are not connected to global pg nets.
[09/02 04:11:05   195s] Pwr name (VDD).
[09/02 04:11:05   195s] Gnd name (VSS).
[09/02 04:11:05   195s] 1 Pwr names and 1 Gnd names.
[09/02 04:11:05   195s] Creating all pg connections for top cell (system_top).
[09/02 04:11:05   195s] **WARN: (IMPSYC-1290):	delayCal is obsolete. Use write_sdf or report_timing in its place.
[09/02 04:11:05   195s] delayCal Option :  -sdf export/system_top.sdf -version 3.0 
[09/02 04:11:05   195s] delayCal Mode   : 'setDelayCalMode -engine aae -signOff true -ecsmType ecsmOnDemand'
[09/02 04:11:05   195s] Topological Sorting (CPU = 0:00:00.0, MEM = 1258.6M, InitMEM = 1258.6M)
[09/02 04:11:05   195s] **WARN: (IMPESI-617):	Multithread is not support in command delayCal. Single thread is used instead. To use multithread delay calculation, run command write_sdf.
[09/02 04:11:05   195s] Start delay calculation Using EOS (native)(mem=1258.625M)...
[09/02 04:11:05   195s] Handling High Fanin Net......
[09/02 04:11:05   195s] Handling 0 High Fanin Net (CPU = 0:00:00.0) 
[09/02 04:11:05   196s] 
[09/02 04:11:05   196s] Printing SDF File.....
[09/02 04:11:05   196s] Delay calculation completed. (cpu=0:00:00.3 real=0:00:00.0 mem=1249.090M 0)
[09/02 04:11:05   196s] 
[09/02 04:11:05   196s] 
[09/02 04:11:05   196s] Delay Calculation Summary:
[09/02 04:11:05   196s]    Number of nets with pin count greater than 100  : 0
[09/02 04:11:05   196s]    Number of nets using excludenet file            : 0
[09/02 04:11:05   196s]    Number of nets using set_resistance             : 0
[09/02 04:11:05   196s]    Number of nets using default delay              : 0
[09/02 04:11:05   196s]    CPU Time (0:00:00.3)
[09/02 04:11:05   196s] <CMD> report_area > report/area.rpt
[09/02 04:11:05   196s] ** NOTE: Created directory path 'report' for file 'report/area.rpt'.
[09/02 04:11:05   196s] <CMD> report_power -outfile report/power.rpt
[09/02 04:11:05   196s] 
[09/02 04:11:05   196s] Power Net Detected:
[09/02 04:11:05   196s]     Voltage	    Name
[09/02 04:11:05   196s]     0.00V	    VSS
[09/02 04:11:05   196s]     1.08V	    VDD
[09/02 04:11:05   196s] #################################################################################
[09/02 04:11:05   196s] # Design Stage: PreRoute
[09/02 04:11:05   196s] # Design Name: system_top
[09/02 04:11:05   196s] # Design Mode: 90nm
[09/02 04:11:05   196s] # Analysis Mode: MMMC Non-OCV 
[09/02 04:11:05   196s] # Parasitics Mode: No SPEF/RCDB
[09/02 04:11:05   196s] # Signoff Settings: SI Off 
[09/02 04:11:05   196s] #################################################################################
[09/02 04:11:05   196s] Calculate delays in BcWc mode...
[09/02 04:11:05   196s] Topological Sorting (CPU = 0:00:00.0, MEM = 1225.0M, InitMEM = 1225.0M)
[09/02 04:11:05   196s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/02 04:11:05   196s] End delay calculation. (MEM=1266.77 CPU=0:00:00.2 REAL=0:00:00.0)
[09/02 04:11:05   196s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1266.8M) ***
[09/02 04:11:05   196s] 
[09/02 04:11:05   196s] Begin Power Analysis
[09/02 04:11:05   196s] 
[09/02 04:11:05   196s]     0.00V	    VSS
[09/02 04:11:05   196s]     1.08V	    VDD
[09/02 04:11:05   196s] Begin Processing Timing Library for Power Calculation
[09/02 04:11:05   196s] 
[09/02 04:11:05   196s] Begin Processing Timing Library for Power Calculation
[09/02 04:11:05   196s] 
[09/02 04:11:05   196s] 
[09/02 04:11:05   196s] 
[09/02 04:11:05   196s] Begin Processing Power Net/Grid for Power Calculation
[09/02 04:11:05   196s] 
[09/02 04:11:05   196s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1052.82MB/1052.82MB)
[09/02 04:11:05   196s] 
[09/02 04:11:05   196s] Begin Processing Timing Window Data for Power Calculation
[09/02 04:11:05   196s] 
[09/02 04:11:05   196s] REF_CLK(50MHz) ALU_CLK(50MHz) UART_RX_CLK(921659Hz) UART_TX_CLK(115207Hz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1052.93MB/1052.93MB)
[09/02 04:11:05   196s] 
[09/02 04:11:05   196s] Begin Processing User Attributes
[09/02 04:11:05   196s] 
[09/02 04:11:05   196s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1052.97MB/1052.97MB)
[09/02 04:11:05   196s] 
[09/02 04:11:05   196s] Begin Processing Signal Activity
[09/02 04:11:05   196s] 
[09/02 04:11:06   196s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1053.19MB/1053.19MB)
[09/02 04:11:06   196s] 
[09/02 04:11:06   196s] Begin Power Computation
[09/02 04:11:06   196s] 
[09/02 04:11:06   196s]       ----------------------------------------------------------
[09/02 04:11:06   196s]       # of cell(s) missing both power/leakage table: 0
[09/02 04:11:06   196s]       # of cell(s) missing power table: 0
[09/02 04:11:06   196s]       # of cell(s) missing leakage table: 0
[09/02 04:11:06   196s]       # of MSMV cell(s) missing power_level: 0
[09/02 04:11:06   196s]       ----------------------------------------------------------
[09/02 04:11:06   196s] 
[09/02 04:11:06   196s] 
[09/02 04:11:06   196s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1053.42MB/1053.42MB)
[09/02 04:11:06   196s] 
[09/02 04:11:06   196s] Begin Processing User Attributes
[09/02 04:11:06   196s] 
[09/02 04:11:06   196s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1053.45MB/1053.45MB)
[09/02 04:11:06   196s] 
[09/02 04:11:06   196s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1053.46MB/1053.46MB)
[09/02 04:11:06   196s] 
[09/02 04:11:06   196s] <CMD> streamOut export/system_top.gds -mapFile gds2InLayer.map -libName DesignLib -stripes 1 -units 2000 -mode ALL
[09/02 04:11:06   196s] Usage: streamOut                <gdsFileName> 
[09/02 04:11:06   196s]                                 [-mapFile <mapFileName>] 
[09/02 04:11:06   196s]                                 [-libName <libName>] 
[09/02 04:11:06   196s]                                 [-noStructureName | -structureName <structureName>] 
[09/02 04:11:06   196s]                                 [-units {100|200|1000|2000|10000|20000}] 
[09/02 04:11:06   196s]                                 [-mode {ALL|FILLONLY|NOFILL|NOINSTANCES}] 
[09/02 04:11:06   196s]                                 [-offset x y] 
[09/02 04:11:06   196s]                                 [-outputMacros] 
[09/02 04:11:06   196s]                                 [-dieAreaAsBoundary] 
[09/02 04:11:06   196s]                                 [-stripes <number>] 
[09/02 04:11:06   196s]                                 [-merge {list of external Stream files}] 
[09/02 04:11:06   196s]                                 [-uniquifyCellNames] 
[09/02 04:11:06   196s]                                 [-reportFile <fileName>] 
[09/02 04:11:06   196s]                                 [-attachInstanceName <attrNumber>] 
[09/02 04:11:06   196s]                                 [-attachNetName <attrNumber>]
[09/02 04:11:06   196s] 
[09/02 04:11:06   196s] ERROR: Incorrect usage for command "streamOut"
[09/02 04:11:06   196s] **ERROR: (IMPOGDS-2):	Cannot open 'gds2InLayer.map'
[09/02 04:11:06   196s] 
[09/02 04:11:54   204s] <CMD> addFiller -cell {FILL1M FILL2M FILL4M FILL8M FILL16M FILL32M FILL64M} -prefix FILLER -markFixed
[09/02 04:11:54   204s] **WARN: (IMPSP-9057):	Fillers being added in a FIXED mode to the whole design. Some subsequent 
[09/02 04:11:54   204s] operations, such as antenna fixing, may fail due to fillers being marked 
[09/02 04:11:54   204s] as 'FIXED'. If this was not intended, use deleteFiller command to undo.
[09/02 04:11:54   204s] #spOpts: no_cmu 
[09/02 04:11:54   204s] Core basic site is TSM130NMMETROSITE
[09/02 04:11:54   204s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[09/02 04:11:54   204s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/02 04:11:54   204s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL64M. Please check whether it is specified correctly.
[09/02 04:11:54   204s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL32M. Please check whether it is specified correctly.
[09/02 04:11:54   204s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL16M. Please check whether it is specified correctly.
[09/02 04:11:54   204s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL8M. Please check whether it is specified correctly.
[09/02 04:11:54   204s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL4M. Please check whether it is specified correctly.
[09/02 04:11:54   204s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL2M. Please check whether it is specified correctly.
[09/02 04:11:54   204s] **WARN: (IMPSP-5219):	There is no any metal geometry in filler cell FILL1M. Please check whether it is specified correctly.
[09/02 04:11:54   204s] **WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
[09/02 04:11:54   204s] *INFO: Adding fillers to top-module.
[09/02 04:11:54   204s] *INFO:   Added 0 filler inst of any cell-type.
[09/02 04:11:54   204s] <CMD> saveNetlist export/system_top.v
[09/02 04:11:54   204s] Writing Netlist "export/system_top.v" ...
[09/02 04:11:54   204s] <CMD> saveNetlist export/system_top_pg.v -includePowerGround
[09/02 04:11:54   204s] Writing Netlist "export/system_top_pg.v" ...
[09/02 04:11:54   204s] Warning (Quiet mode): There are 7 terms not connected to  global special net.
[09/02 04:11:54   204s] **WARN: (IMPVL-504):	Tie-hi/low terms are not connected to global pg nets.
[09/02 04:11:54   204s] Pwr name (VDD).
[09/02 04:11:54   204s] Gnd name (VSS).
[09/02 04:11:54   204s] 1 Pwr names and 1 Gnd names.
[09/02 04:11:54   204s] Creating all pg connections for top cell (system_top).
[09/02 04:11:55   204s] **WARN: (IMPSYC-1290):	delayCal is obsolete. Use write_sdf or report_timing in its place.
[09/02 04:11:55   204s] delayCal Option :  -sdf export/system_top.sdf -version 3.0 
[09/02 04:11:55   204s] delayCal Mode   : 'setDelayCalMode -engine aae -signOff true -ecsmType ecsmOnDemand'
[09/02 04:11:55   204s] Topological Sorting (CPU = 0:00:00.0, MEM = 1296.8M, InitMEM = 1296.8M)
[09/02 04:11:55   204s] **WARN: (IMPESI-617):	Multithread is not support in command delayCal. Single thread is used instead. To use multithread delay calculation, run command write_sdf.
[09/02 04:11:55   204s] Start delay calculation Using EOS (native)(mem=1296.781M)...
[09/02 04:11:55   204s] Handling High Fanin Net......
[09/02 04:11:55   204s] Handling 0 High Fanin Net (CPU = 0:00:00.0) 
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Printing SDF File.....
[09/02 04:11:55   205s] Delay calculation completed. (cpu=0:00:00.3 real=0:00:00.0 mem=1287.246M 0)
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Delay Calculation Summary:
[09/02 04:11:55   205s]    Number of nets with pin count greater than 100  : 0
[09/02 04:11:55   205s]    Number of nets using excludenet file            : 0
[09/02 04:11:55   205s]    Number of nets using set_resistance             : 0
[09/02 04:11:55   205s]    Number of nets using default delay              : 0
[09/02 04:11:55   205s]    CPU Time (0:00:00.3)
[09/02 04:11:55   205s] <CMD> report_area > report/area.rpt
[09/02 04:11:55   205s] <CMD> report_power -outfile report/power.rpt
[09/02 04:11:55   205s] #################################################################################
[09/02 04:11:55   205s] # Design Stage: PreRoute
[09/02 04:11:55   205s] # Design Name: system_top
[09/02 04:11:55   205s] # Design Mode: 90nm
[09/02 04:11:55   205s] # Analysis Mode: MMMC Non-OCV 
[09/02 04:11:55   205s] # Parasitics Mode: No SPEF/RCDB
[09/02 04:11:55   205s] # Signoff Settings: SI Off 
[09/02 04:11:55   205s] #################################################################################
[09/02 04:11:55   205s] Calculate delays in BcWc mode...
[09/02 04:11:55   205s] Topological Sorting (CPU = 0:00:00.0, MEM = 1263.2M, InitMEM = 1263.2M)
[09/02 04:11:55   205s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/02 04:11:55   205s] End delay calculation. (MEM=1266.77 CPU=0:00:00.2 REAL=0:00:00.0)
[09/02 04:11:55   205s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1266.8M) ***
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Begin Power Analysis
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s]     0.00V	    VSS
[09/02 04:11:55   205s]     1.08V	    VDD
[09/02 04:11:55   205s] Begin Processing Timing Library for Power Calculation
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Begin Processing Timing Library for Power Calculation
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Begin Processing Power Net/Grid for Power Calculation
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1057.07MB/1057.07MB)
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Begin Processing Timing Window Data for Power Calculation
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1057.07MB/1057.07MB)
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Begin Processing User Attributes
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1057.07MB/1057.07MB)
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Begin Processing Signal Activity
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1057.07MB/1057.07MB)
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Begin Power Computation
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s]       ----------------------------------------------------------
[09/02 04:11:55   205s]       # of cell(s) missing both power/leakage table: 0
[09/02 04:11:55   205s]       # of cell(s) missing power table: 0
[09/02 04:11:55   205s]       # of cell(s) missing leakage table: 0
[09/02 04:11:55   205s]       # of MSMV cell(s) missing power_level: 0
[09/02 04:11:55   205s]       ----------------------------------------------------------
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1057.07MB/1057.07MB)
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Begin Processing User Attributes
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1057.07MB/1057.07MB)
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1057.07MB/1057.07MB)
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] <CMD> streamOut export/system_top.gds -mapFile gds2InLayer.map -libName DesignLib -stripes 1 -units 2000 -mode ALL
[09/02 04:11:55   205s] Parse map file...
[09/02 04:11:55   205s] **ERROR: (IMPOGDS-1556):	 Line 1: Incorrect map ;Avanti!Layer GDS2Layer[:GDS2DataType]
[09/02 04:11:55   205s] ....Check the number of fields on this line
[09/02 04:11:55   205s] **ERROR: (IMPOGDS-1556):	 Line 3: Incorrect map 1:0    1:0       ; DNW        Converts GDS2 layer 01     to Apollo layer 01
[09/02 04:11:55   205s] ....Check the number of fields on this line
[09/02 04:11:55   205s] **ERROR: (IMPOGDS-1556):	 Line 4: Incorrect map 3:0    3:0       ; NWELL      Converts GDS2 layer 03     to Apollo layer 03
[09/02 04:11:55   205s] ....Check the number of fields on this line
[09/02 04:11:55   205s] **ERROR: (IMPOGDS-1556):	 Line 5: Incorrect map 6:0    6:0       ; DIFF       Converts GDS2 layer 06     to Apollo layer 06
[09/02 04:11:55   205s] ....Check the number of fields on this line
[09/02 04:11:55   205s] **ERROR: (IMPOGDS-1556):	 Line 6: Incorrect map 15:0  15:0       ; OD2        Converts GDS2 layer 15     to Apollo layer 15
[09/02 04:11:55   205s] ....Check the number of fields on this line
[09/02 04:11:55   205s] **ERROR: (IMPOGDS-1556):	 Line 7: Incorrect map 17:0  17:0       ; POLY1      Converts GDS2 layer 17     to Apollo layer 17
[09/02 04:11:55   205s] ....Check the number of fields on this line
[09/02 04:11:55   205s] **ERROR: (IMPOGDS-1556):	 Line 8: Incorrect map 25:0  25:0       ; PIMP       Converts GDS2 layer 25     to Apollo layer 25
[09/02 04:11:55   205s] ....Check the number of fields on this line
[09/02 04:11:55   205s] **ERROR: (IMPOGDS-1556):	 Line 9: Incorrect map 26:0  26:0       ; NIMP       Converts GDS2 layer 26     to Apollo layer 26
[09/02 04:11:55   205s] ....Check the number of fields on this line
[09/02 04:11:55   205s] **ERROR: (IMPOGDS-1556):	 Line 10: Incorrect map 30:0  30:0       ; CONT       Converts GDS2 layer 30     to Apollo layer 30
[09/02 04:11:55   205s] ....Check the number of fields on this line
[09/02 04:11:55   205s] **ERROR: (IMPOGDS-1556):	 Line 11: Incorrect map 31:0  31:0       ; METAL1     Converts GDS2 layer 31     to Apollo layer 31
[09/02 04:11:55   205s] ....Check the number of fields on this line
[09/02 04:11:55   205s] **ERROR: (IMPOGDS-1556):	 Line 12: Incorrect map 131:0 131:0      ; METAL1 txt Converts GDS2 layer 131    to Apollo layer 131
[09/02 04:11:55   205s] ....Check the number of fields on this line
[09/02 04:11:55   205s] **ERROR: (IMPOGDS-1556):	 Line 13: Incorrect map 51:0  51:0       ; VIA12      Converts GDS2 layer 51     to Apollo layer 51
[09/02 04:11:55   205s] ....Check the number of fields on this line
[09/02 04:11:55   205s] **ERROR: (IMPOGDS-1556):	 Line 14: Incorrect map 32:0  32:0       ; METAL2     Converts GDS2 layer 32     to Apollo layer 32
[09/02 04:11:55   205s] ....Check the number of fields on this line
[09/02 04:11:55   205s] **ERROR: (IMPOGDS-1556):	 Line 15: Incorrect map 132:0 132:0      ; METAL2 txt Converts GDS2 layer 132    to Apollo layer 132
[09/02 04:11:55   205s] ....Check the number of fields on this line
[09/02 04:11:55   205s] **ERROR: (IMPOGDS-1556):	 Line 16: Incorrect map 52:0  52:0       ; VIA23      Converts GDS2 layer 52     to Apollo layer 52
[09/02 04:11:55   205s] ....Check the number of fields on this line
[09/02 04:11:55   205s] **ERROR: (IMPOGDS-1556):	 Line 17: Incorrect map 33:0  33:0       ; METAL3     Converts GDS2 layer 33     to Apollo layer 33
[09/02 04:11:55   205s] ....Check the number of fields on this line
[09/02 04:11:55   205s] **ERROR: (IMPOGDS-1556):	 Line 18: Incorrect map 133:0 133:0      ; METAL3 txt Converts GDS2 layer 133    to Apollo layer 133
[09/02 04:11:55   205s] ....Check the number of fields on this line
[09/02 04:11:55   205s] **ERROR: (IMPOGDS-1556):	 Line 19: Incorrect map 53:0  53:0       ; VIA34      Converts GDS2 layer 53     to Apollo layer 53
[09/02 04:11:55   205s] ....Check the number of fields on this line
[09/02 04:11:55   205s] **ERROR: (IMPOGDS-1556):	 Line 20: Incorrect map 34:0  34:0       ; METAL4     Converts GDS2 layer 34     to Apollo layer 34
[09/02 04:11:55   205s] ....Check the number of fields on this line
[09/02 04:11:55   205s] **ERROR: (IMPOGDS-1556):	 Line 21: Incorrect map 134:0 134:0      ; METAL4 txt Converts GDS2 layer 134    to Apollo layer 134
[09/02 04:11:55   205s] ....Check the number of fields on this line
[09/02 04:11:55   205s] **WARN: (EMS-27):	Message (IMPOGDS-1556) has exceeded the current message display limit of 20.
[09/02 04:11:55   205s] To increase the message display limit, refer to the product command reference manual.
[09/02 04:11:55   205s] Writing GDSII file ...
[09/02 04:11:55   205s] 	****** db unit per micron = 2000 ******
[09/02 04:11:55   205s] 	****** output gds2 file unit per micron = 2000 ******
[09/02 04:11:55   205s] 	****** unit scaling factor = 1 ******
[09/02 04:11:55   205s] Output for instance
[09/02 04:11:55   205s] Output for bump
[09/02 04:11:55   205s] Output for via structure generation
[09/02 04:11:55   205s] Statistics for GDS generated (version 3)
[09/02 04:11:55   205s] ----------------------------------------
[09/02 04:11:55   205s] Stream Out Layer Mapping Information:
[09/02 04:11:55   205s] GDS Layer Number          GDS Layer Name
[09/02 04:11:55   205s] ----------------------------------------
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Stream Out Information Processed for GDS version 3:
[09/02 04:11:55   205s] Units: 2000 DBU
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Object                             Count
[09/02 04:11:55   205s] ----------------------------------------
[09/02 04:11:55   205s] Instances                           3872
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Ports/Pins                             0
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Nets                                   0
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s]     Via Instances                      0
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Special Nets                           0
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s]     Via Instances                      0
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Metal Fills                            0
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s]     Via Instances                      0
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Metal FillOPCs                         0
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s]     Via Instances                      0
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Text                                   0
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Blockages                              0
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Custom Text                            0
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Custom Box                             0
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] Trim Metal                             0
[09/02 04:11:55   205s] 
[09/02 04:11:55   205s] ######Streamout is finished!
[09/02 04:12:35   211s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/02 04:12:35   211s] <CMD> timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix system_top_preCTS -outDir timingReports
[09/02 04:12:35   211s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[09/02 04:12:35   211s] Type 'man IMPEXT-3493' for more detail.
[09/02 04:12:35   211s] Start to check current routing status for nets...
[09/02 04:12:35   211s] Using hname+ instead name for net compare
[09/02 04:12:35   211s] All nets are already routed correctly.
[09/02 04:12:35   211s] End to check current routing status for nets (mem=1184.8M)
[09/02 04:12:35   211s] Extraction called for design 'system_top' of instances=3872 and nets=1526 using extraction engine 'preRoute' .
[09/02 04:12:35   211s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/02 04:12:35   211s] Type 'man IMPEXT-3530' for more detail.
[09/02 04:12:35   211s] PreRoute RC Extraction called for design system_top.
[09/02 04:12:35   211s] RC Extraction called in multi-corner(1) mode.
[09/02 04:12:35   211s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/02 04:12:35   211s] Type 'man IMPEXT-6197' for more detail.
[09/02 04:12:35   211s] RCMode: PreRoute
[09/02 04:12:35   211s]       RC Corner Indexes            0   
[09/02 04:12:35   211s] Capacitance Scaling Factor   : 1.00000 
[09/02 04:12:35   211s] Resistance Scaling Factor    : 1.00000 
[09/02 04:12:35   211s] Clock Cap. Scaling Factor    : 1.00000 
[09/02 04:12:35   211s] Clock Res. Scaling Factor    : 1.00000 
[09/02 04:12:35   211s] Shrink Factor                : 1.00000
[09/02 04:12:35   211s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/02 04:12:35   211s] Initializing multi-corner resistance tables ...
[09/02 04:12:35   211s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1184.801M)
[09/02 04:12:35   211s] Effort level <high> specified for reg2reg path_group
[09/02 04:12:36   212s] Effort level <high> specified for reg2cgate path_group
[09/02 04:12:36   212s] #################################################################################
[09/02 04:12:36   212s] # Design Stage: PreRoute
[09/02 04:12:36   212s] # Design Name: system_top
[09/02 04:12:36   212s] # Design Mode: 90nm
[09/02 04:12:36   212s] # Analysis Mode: MMMC Non-OCV 
[09/02 04:12:36   212s] # Parasitics Mode: No SPEF/RCDB
[09/02 04:12:36   212s] # Signoff Settings: SI Off 
[09/02 04:12:36   212s] #################################################################################
[09/02 04:12:36   212s] Calculate delays in BcWc mode...
[09/02 04:12:36   212s] Topological Sorting (CPU = 0:00:00.0, MEM = 1158.8M, InitMEM = 1158.8M)
[09/02 04:12:36   212s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/02 04:12:36   212s] End delay calculation. (MEM=1240.03 CPU=0:00:00.2 REAL=0:00:00.0)
[09/02 04:12:36   212s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1240.0M) ***
[09/02 04:12:36   212s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:03:32 mem=1240.0M)
[09/02 04:12:36   212s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 scan_setup_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 18.730  | 19.015  |   N/A   | 18.730  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|   51    |   16    |   N/A   |   35    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[09/02 04:12:36   212s] Total CPU time: 0.48 sec
[09/02 04:12:36   212s] Total Real time: 1.0 sec
[09/02 04:12:36   212s] Total Memory Usage: 1180.792969 Mbytes
[09/02 04:12:44   213s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/02 04:12:44   213s] <CMD> timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix system_top_preCTS -outDir timingReports
[09/02 04:12:44   213s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[09/02 04:12:44   213s] Type 'man IMPEXT-3493' for more detail.
[09/02 04:12:44   213s] Start to check current routing status for nets...
[09/02 04:12:44   213s] Using hname+ instead name for net compare
[09/02 04:12:44   213s] All nets are already routed correctly.
[09/02 04:12:44   213s] End to check current routing status for nets (mem=1144.2M)
[09/02 04:12:44   213s] Extraction called for design 'system_top' of instances=3872 and nets=1526 using extraction engine 'preRoute' .
[09/02 04:12:44   213s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[09/02 04:12:44   213s] Type 'man IMPEXT-3530' for more detail.
[09/02 04:12:44   213s] PreRoute RC Extraction called for design system_top.
[09/02 04:12:44   213s] RC Extraction called in multi-corner(1) mode.
[09/02 04:12:44   213s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[09/02 04:12:44   213s] Type 'man IMPEXT-6197' for more detail.
[09/02 04:12:44   213s] RCMode: PreRoute
[09/02 04:12:44   213s]       RC Corner Indexes            0   
[09/02 04:12:44   213s] Capacitance Scaling Factor   : 1.00000 
[09/02 04:12:44   213s] Resistance Scaling Factor    : 1.00000 
[09/02 04:12:44   213s] Clock Cap. Scaling Factor    : 1.00000 
[09/02 04:12:44   213s] Clock Res. Scaling Factor    : 1.00000 
[09/02 04:12:44   213s] Shrink Factor                : 1.00000
[09/02 04:12:44   213s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/02 04:12:44   213s] Initializing multi-corner resistance tables ...
[09/02 04:12:44   213s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1144.184M)
[09/02 04:12:44   213s] Effort level <high> specified for reg2reg path_group
[09/02 04:12:44   213s] Effort level <high> specified for reg2cgate path_group
[09/02 04:12:44   213s] #################################################################################
[09/02 04:12:44   213s] # Design Stage: PreRoute
[09/02 04:12:44   213s] # Design Name: system_top
[09/02 04:12:44   213s] # Design Mode: 90nm
[09/02 04:12:44   213s] # Analysis Mode: MMMC Non-OCV 
[09/02 04:12:44   213s] # Parasitics Mode: No SPEF/RCDB
[09/02 04:12:44   213s] # Signoff Settings: SI Off 
[09/02 04:12:44   213s] #################################################################################
[09/02 04:12:44   213s] Calculate delays in BcWc mode...
[09/02 04:12:44   213s] Calculate delays in BcWc mode...
[09/02 04:12:44   213s] Calculate delays in BcWc mode...
[09/02 04:12:44   213s] Topological Sorting (CPU = 0:00:00.0, MEM = 1157.2M, InitMEM = 1157.2M)
[09/02 04:12:44   213s] *** Calculating scaling factor for min_library libraries using the default operating condition of each library.
[09/02 04:12:44   214s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/02 04:12:44   214s] End delay calculation. (MEM=1238.52 CPU=0:00:00.3 REAL=0:00:00.0)
[09/02 04:12:44   214s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1238.5M) ***
[09/02 04:12:45   214s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:03:34 mem=1238.5M)
[09/02 04:12:45   214s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_hold_analysis_view capture_hold_analysis_view 
 scan_hold_analysis_view 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.058  |  0.207  |   N/A   |  0.058  |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |    0    |   N/A   |    0    |
|          All Paths:|   51    |   16    |   N/A   |   35    |
+--------------------+---------+---------+---------+---------+

Density: 100.000%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[09/02 04:12:45   214s] Total CPU time: 0.61 sec
[09/02 04:12:45   214s] Total Real time: 1.0 sec
[09/02 04:12:45   214s] Total Memory Usage: 1144.183594 Mbytes
[09/02 04:12:56   216s] <CMD> setLayerPreference allM0 -isVisible 1
[09/02 04:12:56   216s] <CMD> setLayerPreference allM1Cont -isVisible 1
[09/02 04:12:56   216s] <CMD> setLayerPreference allM1 -isVisible 1
[09/02 04:12:56   216s] <CMD> setLayerPreference allM2Cont -isVisible 1
[09/02 04:12:56   216s] <CMD> setLayerPreference allM2 -isVisible 1
[09/02 04:12:56   216s] <CMD> setLayerPreference allM3Cont -isVisible 1
[09/02 04:12:56   216s] <CMD> setLayerPreference allM3 -isVisible 1
[09/02 04:12:56   216s] <CMD> setLayerPreference allM4Cont -isVisible 1
[09/02 04:12:56   216s] <CMD> setLayerPreference allM4 -isVisible 1
[09/02 04:12:56   216s] <CMD> setLayerPreference allM5Cont -isVisible 1
[09/02 04:12:56   216s] <CMD> setLayerPreference allM5 -isVisible 1
[09/02 04:12:56   216s] <CMD> setLayerPreference allM6Cont -isVisible 1
[09/02 04:12:56   216s] <CMD> setLayerPreference allM6 -isVisible 1
[09/02 04:14:37   230s] <CMD> saveNetlist system_top.v
[09/02 04:14:37   230s] Writing Netlist "system_top.v" ...
[09/02 04:14:47   232s] <CMD> save_global system_top.globals
[09/02 04:14:49   232s] <CMD> init_design
[09/02 04:14:49   232s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[09/02 04:14:49   232s] 
[09/02 04:14:49   232s] *** Summary of all messages that are not suppressed in this session:
[09/02 04:14:49   232s] Severity  ID               Count  Summary                                  
[09/02 04:14:49   232s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[09/02 04:14:49   232s] *** Message Summary: 1 warning(s), 0 error(s)
[09/02 04:14:49   232s] 
[09/02 04:15:00   234s] 
[09/02 04:15:00   234s] *** Memory Usage v#1 (Current mem = 1164.195M, initial mem = 164.598M) ***
[09/02 04:15:00   234s] 
[09/02 04:15:00   234s] *** Summary of all messages that are not suppressed in this session:
[09/02 04:15:00   234s] Severity  ID               Count  Summary                                  
[09/02 04:15:00   234s] ERROR     IMPLF-40             1  Macro '%s' references a site '%s' that h...
[09/02 04:15:00   234s] WARNING   IMPLF-46             1  Class CORE macro '%s' has no SITE statem...
[09/02 04:15:00   234s] WARNING   IMPLF-200           22  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/02 04:15:00   234s] WARNING   IMPLF-201            5  Pin '%s' in macro '%s' has no ANTENNADIF...
[09/02 04:15:00   234s] WARNING   IMPLF-246            1  The '%s' attribute is only allowed to be...
[09/02 04:15:00   234s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[09/02 04:15:00   234s] WARNING   IMPFP-3961           1  The techSite '%s' has no related cells i...
[09/02 04:15:00   234s] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[09/02 04:15:00   234s] ERROR     IMPOGDS-2            1  Cannot open '%s'                         
[09/02 04:15:00   234s] ERROR     IMPOGDS-1556        41   Line %d: Incorrect map %s....Check the ...
[09/02 04:15:00   234s] WARNING   IMPEXT-6197          6  The Cap table file is not specified. Thi...
[09/02 04:15:00   234s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[09/02 04:15:00   234s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/02 04:15:00   234s] WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
[09/02 04:15:00   234s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[09/02 04:15:00   234s] WARNING   IMPEXT-3530          6  The process node is not set. Use the com...
[09/02 04:15:00   234s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[09/02 04:15:00   234s] WARNING   IMPSYC-2             1  Timing information is not defined for ce...
[09/02 04:15:00   234s] WARNING   IMPSYC-1290          2  delayCal is obsolete. Use write_sdf or r...
[09/02 04:15:00   234s] WARNING   IMPVL-159         1236  Pin '%s' of cell '%s' is defined in LEF ...
[09/02 04:15:00   234s] WARNING   IMPVL-504            2  Tie-hi/low terms are not connected to gl...
[09/02 04:15:00   234s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[09/02 04:15:00   234s] WARNING   IMPESI-617           2  Multithread is not support in command de...
[09/02 04:15:00   234s] WARNING   IMPPP-557            6  A single-layer VIARULE GENERATE for turn...
[09/02 04:15:00   234s] WARNING   IMPPP-353            1  Your design contains unconnected stripe ...
[09/02 04:15:00   234s] WARNING   IMPPP-354            2  The power planner did not generate %s st...
[09/02 04:15:00   234s] WARNING   IMPSR-1254           2  Cannot find any block pin of net %s. Che...
[09/02 04:15:00   234s] WARNING   IMPSR-1256           2  Cannot find any CORE class pad pin of ne...
[09/02 04:15:00   234s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[09/02 04:15:00   234s] WARNING   IMPSP-5213           2  Option -fitGap is set to true when one s...
[09/02 04:15:00   234s] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[09/02 04:15:00   234s] WARNING   IMPSP-5219          14  There is no any metal geometry in filler...
[09/02 04:15:00   234s] WARNING   IMPSP-9057           2  Fillers being added in a FIXED mode to t...
[09/02 04:15:00   234s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[09/02 04:15:00   234s] WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
[09/02 04:15:00   234s] *** Message Summary: 1361 warning(s), 45 error(s)
[09/02 04:15:00   234s] 
[09/02 04:15:00   234s] --- Ending "Innovus" (totcpu=0:03:54, real=0:20:20, mem=1164.2M) ---
