Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_11 -L axi_utils_v2_0_7 -L xbip_pipe_v3_0_7 -L xbip_dsp48_wrapper_v3_0_5 -L xbip_dsp48_addsub_v3_0_7 -L xbip_dsp48_multadd_v3_0_7 -L xbip_bram18k_v3_0_7 -L mult_gen_v12_0_19 -L floating_point_v7_1_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_fp_stft4_top_behav xil_defaultlib.tb_fp_stft4_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'index' [C:/Users/loren/OneDrive/Documents/GitHub/EC463_Moreira_Lorenzo/STFT/STFT.srcs/sources_1/new/fp_stft4_top.v:82]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'index' [C:/Users/loren/OneDrive/Documents/GitHub/EC463_Moreira_Lorenzo/STFT/STFT.srcs/sources_1/new/fp_stft4_top.v:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'index' [C:/Users/loren/OneDrive/Documents/GitHub/EC463_Moreira_Lorenzo/STFT/STFT.srcs/sources_1/new/fp_stft4_top.v:92]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'index' [C:/Users/loren/OneDrive/Documents/GitHub/EC463_Moreira_Lorenzo/STFT/STFT.srcs/sources_1/new/fp_stft4_top.v:97]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_operation_tdata' [C:/Users/loren/OneDrive/Documents/GitHub/EC463_Moreira_Lorenzo/STFT/STFT.srcs/sources_1/new/complex_fpaddsub.v:39]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_operation_tdata' [C:/Users/loren/OneDrive/Documents/GitHub/EC463_Moreira_Lorenzo/STFT/STFT.srcs/sources_1/new/complex_fpaddsub.v:58]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package axi_utils_v2_0_7.axi_utils_v2_0_7_pkg
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_exp_table...
Compiling package mult_gen_v12_0_19.mult_gen_v12_0_19_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_pkg
Compiling package floating_point_v7_1_16.flt_utils
Compiling package unisim.vcomponents
Compiling package floating_point_v7_1_16.vt2mutils
Compiling package floating_point_v7_1_16.vt2mcomps
Compiling package floating_point_v7_1_16.vm2utils
Compiling package floating_point_v7_1_16.vm2comps
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv_comp
Compiling module xil_defaultlib.fp_box_window
Compiling architecture xilinx of entity axi_utils_v2_0_7.axi_slave_2to1 [\axi_slave_2to1(c_a_tdata_width=...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011111100000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_16.fdgS [\fdgS(fdgsrval='0',fdinitval='0'...]
Compiling architecture virtex of entity floating_point_v7_1_16.lutS [\lutS(n=4,lutval="00000111111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100110011000")(1...]
Compiling architecture virtex of entity floating_point_v7_1_16.lutS [\lutS(n=4,lutval="00011001100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_16.lutS [\lutS(n=4,lutval="10000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_16.cntrlgen [\cntrlgen(needce=true,registered...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010001111000")(0...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture virtex of entity floating_point_v7_1_16.fdgW [\fdgW(w=26,fdgsrval=(others=>'0'...]
Compiling architecture virtex of entity floating_point_v7_1_16.ppGenR8 [\ppGenR8(w=24,pw=26,twos=false,r...]
Compiling architecture virtex of entity floating_point_v7_1_16.ppGenR8 [\ppGenR8(w=24,pw=24,twos=false,r...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_16.lutS [\lutS(n=2,lutval="00000000000001...]
Compiling architecture virtex of entity floating_point_v7_1_16.delayS [\delayS(delaylength=1,registered...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(7,0)\]
Compiling architecture virtex of entity floating_point_v7_1_16.lutV [\lutV(w=3,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_16.fdgS [\fdgS(fdgsrval='0',fdinitval='0'...]
Compiling architecture virtex of entity floating_point_v7_1_16.andW [\andW(w=3,mask=(others=>'1'),cir...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture virtex of entity floating_point_v7_1_16.fdgW [\fdgW(w=27,fdgsrval=(others=>'0'...]
Compiling architecture virtex of entity floating_point_v7_1_16.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_16.addSubShGW [\addSubShGW(aw=27,bw=27,sw=27,re...]
Compiling architecture virtex of entity floating_point_v7_1_16.fdgW [\fdgW(w=3,fdgsrval=(others=>'0')...]
Compiling architecture virtex of entity floating_point_v7_1_16.addSubShGW [\addSubShGW(aw=27,bw=27,sw=30,re...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(15,0)\]
Compiling architecture virtex of entity floating_point_v7_1_16.fdgW [\fdgW(w=25,fdgsrval=(others=>'0'...]
Compiling architecture virtex of entity floating_point_v7_1_16.srl16ew [\srl16ew(w=25,meminitval=(others...]
Compiling architecture virtex of entity floating_point_v7_1_16.delayW [\delayW(w=25,delaylength=3,regis...]
Compiling architecture virtex of entity floating_point_v7_1_16.srl16eS [\srl16eS(meminitval=(others=>'0'...]
Compiling architecture virtex of entity floating_point_v7_1_16.delayS [\delayS(delaylength=2,registered...]
Compiling architecture virtex of entity floating_point_v7_1_16.fdgW [\fdgW(w=30,fdgsrval=(others=>'0'...]
Compiling architecture virtex of entity floating_point_v7_1_16.addSubW [\addSubW(w=30,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_16.addSubShGW [\addSubShGW(aw=27,bw=30,sw=30,re...]
Compiling architecture virtex of entity floating_point_v7_1_16.fdgW [\fdgW(w=6,fdgsrval=(others=>'0')...]
Compiling architecture virtex of entity floating_point_v7_1_16.addSubShGW [\addSubShGW(aw=30,bw=30,sw=36,sh...]
Compiling architecture virtex of entity floating_point_v7_1_16.delayS [\delayS(delaylength=3,registered...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(1...]
Compiling architecture virtex of entity floating_point_v7_1_16.lutV [\lutV(w=4,lutval="00000000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(3,0)\]
Compiling architecture virtex of entity floating_point_v7_1_16.lutV [\lutV(w=2,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_16.andW [\andW(w=6,mask=(others=>'1'),cir...]
Compiling architecture virtex of entity floating_point_v7_1_16.fdgW [\fdgW(w=36,fdgsrval=(others=>'0'...]
Compiling architecture virtex of entity floating_point_v7_1_16.addSubW [\addSubW(w=36,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_16.addSubShGW [\addSubShGW(aw=30,bw=36,sw=36,sh...]
Compiling architecture virtex of entity floating_point_v7_1_16.delayS [\delayS(delaylength=4,registered...]
Compiling architecture virtex of entity floating_point_v7_1_16.andW [\andW(w=10,mask=(others=>'1'),ci...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="10")(1,0)\]
Compiling architecture virtex of entity floating_point_v7_1_16.lutN [\lutN(n=1,lutval="00000000000000...]
Compiling architecture virtex of entity floating_point_v7_1_16.lutNMuxS [\lutNMuxS(n=1,lutval="0000000000...]
Compiling architecture virtex of entity floating_point_v7_1_16.addSubW [\addSubW(w=27,gateoptions=0,roun...]
Compiling architecture virtex of entity floating_point_v7_1_16.addSubShFW [\addSubShFW(aw=36,bw=25,sw=27,sh...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture virtex of entity floating_point_v7_1_16.fdgW [\fdgW(w=24,fdgsrval=(others=>'0'...]
Compiling architecture virtex of entity floating_point_v7_1_16.delayW [\delayW(w=24,delaylength=1,regis...]
Compiling architecture virtex of entity floating_point_v7_1_16.delayW [\delayW(w=24,delaylength=0,regis...]
Compiling architecture netlist of entity floating_point_v7_1_16.vmsMultCore [\vmsMultCore(aw=24,bw=24,pw=26,r...]
Compiling architecture netlist of entity floating_point_v7_1_16.xMult [\xMult(aw=24,bw=24,pw=26,roundin...]
Compiling architecture rtl of entity floating_point_v7_1_16.fix_mult_qq [\fix_mult_qq(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_16.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.floating_point_2
Compiling architecture xilinx of entity axi_utils_v2_0_7.axi_slave_3to1 [\axi_slave_3to1(c_a_tdata_width=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=23)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.zero_det_sel [\zero_det_sel(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=26)\]
Compiling architecture rtl of entity floating_point_v7_1_16.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=26,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.alignment [\alignment(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=13,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=11,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=13,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=14,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_16.addsub_logic [\addsub_logic(c_xdevicefamily="v...]
Compiling architecture rtl of entity floating_point_v7_1_16.addsub [\addsub(c_xdevicefamily="virtex7...]
Compiling architecture rtl of entity floating_point_v7_1_16.align_add [\align_add(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_16.mux4 [\mux4(c_xdevicefamily="virtex7",...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=2)\]
Compiling architecture rtl of entity floating_point_v7_1_16.mux4 [\mux4(c_xdevicefamily="virtex7",...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_16.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=27)\]
Compiling architecture rtl of entity floating_point_v7_1_16.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_16.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=3)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_16.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=9,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=8,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add_exp [\flt_add_exp(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.floating_point_0
Compiling module xil_defaultlib.complex_fpmult
Compiling module xil_defaultlib.complex_fpaddsub
Compiling module xil_defaultlib.fp_butterfly
Compiling module xil_defaultlib.fp_fft4
Compiling module xil_defaultlib.fp_stft4_top
Compiling module xil_defaultlib.tb_fp_stft4_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fp_stft4_top_behav
