// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="render_2d_render_2d,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z010-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=1177213,HLS_SYN_TPT=none,HLS_SYN_MEM=68,HLS_SYN_DSP=0,HLS_SYN_FF=5858,HLS_SYN_LUT=11338,HLS_VERSION=2022_2}" *)

module render_2d (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_vram_AWVALID,
        m_axi_vram_AWREADY,
        m_axi_vram_AWADDR,
        m_axi_vram_AWID,
        m_axi_vram_AWLEN,
        m_axi_vram_AWSIZE,
        m_axi_vram_AWBURST,
        m_axi_vram_AWLOCK,
        m_axi_vram_AWCACHE,
        m_axi_vram_AWPROT,
        m_axi_vram_AWQOS,
        m_axi_vram_AWREGION,
        m_axi_vram_AWUSER,
        m_axi_vram_WVALID,
        m_axi_vram_WREADY,
        m_axi_vram_WDATA,
        m_axi_vram_WSTRB,
        m_axi_vram_WLAST,
        m_axi_vram_WID,
        m_axi_vram_WUSER,
        m_axi_vram_ARVALID,
        m_axi_vram_ARREADY,
        m_axi_vram_ARADDR,
        m_axi_vram_ARID,
        m_axi_vram_ARLEN,
        m_axi_vram_ARSIZE,
        m_axi_vram_ARBURST,
        m_axi_vram_ARLOCK,
        m_axi_vram_ARCACHE,
        m_axi_vram_ARPROT,
        m_axi_vram_ARQOS,
        m_axi_vram_ARREGION,
        m_axi_vram_ARUSER,
        m_axi_vram_RVALID,
        m_axi_vram_RREADY,
        m_axi_vram_RDATA,
        m_axi_vram_RLAST,
        m_axi_vram_RID,
        m_axi_vram_RUSER,
        m_axi_vram_RRESP,
        m_axi_vram_BVALID,
        m_axi_vram_BREADY,
        m_axi_vram_BRESP,
        m_axi_vram_BID,
        m_axi_vram_BUSER,
        fb1_alt
);

parameter    ap_ST_fsm_state1 = 58'd1;
parameter    ap_ST_fsm_state2 = 58'd2;
parameter    ap_ST_fsm_state3 = 58'd4;
parameter    ap_ST_fsm_state4 = 58'd8;
parameter    ap_ST_fsm_state5 = 58'd16;
parameter    ap_ST_fsm_state6 = 58'd32;
parameter    ap_ST_fsm_state7 = 58'd64;
parameter    ap_ST_fsm_state8 = 58'd128;
parameter    ap_ST_fsm_state9 = 58'd256;
parameter    ap_ST_fsm_state10 = 58'd512;
parameter    ap_ST_fsm_state11 = 58'd1024;
parameter    ap_ST_fsm_state12 = 58'd2048;
parameter    ap_ST_fsm_state13 = 58'd4096;
parameter    ap_ST_fsm_state14 = 58'd8192;
parameter    ap_ST_fsm_state15 = 58'd16384;
parameter    ap_ST_fsm_state16 = 58'd32768;
parameter    ap_ST_fsm_state17 = 58'd65536;
parameter    ap_ST_fsm_state18 = 58'd131072;
parameter    ap_ST_fsm_state19 = 58'd262144;
parameter    ap_ST_fsm_state20 = 58'd524288;
parameter    ap_ST_fsm_state21 = 58'd1048576;
parameter    ap_ST_fsm_state22 = 58'd2097152;
parameter    ap_ST_fsm_state23 = 58'd4194304;
parameter    ap_ST_fsm_state24 = 58'd8388608;
parameter    ap_ST_fsm_state25 = 58'd16777216;
parameter    ap_ST_fsm_state26 = 58'd33554432;
parameter    ap_ST_fsm_state27 = 58'd67108864;
parameter    ap_ST_fsm_state28 = 58'd134217728;
parameter    ap_ST_fsm_state29 = 58'd268435456;
parameter    ap_ST_fsm_state30 = 58'd536870912;
parameter    ap_ST_fsm_state31 = 58'd1073741824;
parameter    ap_ST_fsm_state32 = 58'd2147483648;
parameter    ap_ST_fsm_state33 = 58'd4294967296;
parameter    ap_ST_fsm_state34 = 58'd8589934592;
parameter    ap_ST_fsm_state35 = 58'd17179869184;
parameter    ap_ST_fsm_state36 = 58'd34359738368;
parameter    ap_ST_fsm_state37 = 58'd68719476736;
parameter    ap_ST_fsm_state38 = 58'd137438953472;
parameter    ap_ST_fsm_state39 = 58'd274877906944;
parameter    ap_ST_fsm_state40 = 58'd549755813888;
parameter    ap_ST_fsm_state41 = 58'd1099511627776;
parameter    ap_ST_fsm_state42 = 58'd2199023255552;
parameter    ap_ST_fsm_state43 = 58'd4398046511104;
parameter    ap_ST_fsm_state44 = 58'd8796093022208;
parameter    ap_ST_fsm_state45 = 58'd17592186044416;
parameter    ap_ST_fsm_state46 = 58'd35184372088832;
parameter    ap_ST_fsm_state47 = 58'd70368744177664;
parameter    ap_ST_fsm_state48 = 58'd140737488355328;
parameter    ap_ST_fsm_state49 = 58'd281474976710656;
parameter    ap_ST_fsm_state50 = 58'd562949953421312;
parameter    ap_ST_fsm_state51 = 58'd1125899906842624;
parameter    ap_ST_fsm_state52 = 58'd2251799813685248;
parameter    ap_ST_fsm_state53 = 58'd4503599627370496;
parameter    ap_ST_fsm_state54 = 58'd9007199254740992;
parameter    ap_ST_fsm_state55 = 58'd18014398509481984;
parameter    ap_ST_fsm_state56 = 58'd36028797018963968;
parameter    ap_ST_fsm_state57 = 58'd72057594037927936;
parameter    ap_ST_fsm_state58 = 58'd144115188075855872;
parameter    C_M_AXI_VRAM_ID_WIDTH = 1;
parameter    C_M_AXI_VRAM_ADDR_WIDTH = 32;
parameter    C_M_AXI_VRAM_DATA_WIDTH = 64;
parameter    C_M_AXI_VRAM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_VRAM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_VRAM_WUSER_WIDTH = 1;
parameter    C_M_AXI_VRAM_RUSER_WIDTH = 1;
parameter    C_M_AXI_VRAM_BUSER_WIDTH = 1;
parameter    C_M_AXI_VRAM_TARGET_ADDR = 0;
parameter    C_M_AXI_VRAM_USER_VALUE = 0;
parameter    C_M_AXI_VRAM_PROT_VALUE = 0;
parameter    C_M_AXI_VRAM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_M_AXI_VRAM_WSTRB_WIDTH = (64 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_vram_AWVALID;
input   m_axi_vram_AWREADY;
output  [C_M_AXI_VRAM_ADDR_WIDTH - 1:0] m_axi_vram_AWADDR;
output  [C_M_AXI_VRAM_ID_WIDTH - 1:0] m_axi_vram_AWID;
output  [7:0] m_axi_vram_AWLEN;
output  [2:0] m_axi_vram_AWSIZE;
output  [1:0] m_axi_vram_AWBURST;
output  [1:0] m_axi_vram_AWLOCK;
output  [3:0] m_axi_vram_AWCACHE;
output  [2:0] m_axi_vram_AWPROT;
output  [3:0] m_axi_vram_AWQOS;
output  [3:0] m_axi_vram_AWREGION;
output  [C_M_AXI_VRAM_AWUSER_WIDTH - 1:0] m_axi_vram_AWUSER;
output   m_axi_vram_WVALID;
input   m_axi_vram_WREADY;
output  [C_M_AXI_VRAM_DATA_WIDTH - 1:0] m_axi_vram_WDATA;
output  [C_M_AXI_VRAM_WSTRB_WIDTH - 1:0] m_axi_vram_WSTRB;
output   m_axi_vram_WLAST;
output  [C_M_AXI_VRAM_ID_WIDTH - 1:0] m_axi_vram_WID;
output  [C_M_AXI_VRAM_WUSER_WIDTH - 1:0] m_axi_vram_WUSER;
output   m_axi_vram_ARVALID;
input   m_axi_vram_ARREADY;
output  [C_M_AXI_VRAM_ADDR_WIDTH - 1:0] m_axi_vram_ARADDR;
output  [C_M_AXI_VRAM_ID_WIDTH - 1:0] m_axi_vram_ARID;
output  [7:0] m_axi_vram_ARLEN;
output  [2:0] m_axi_vram_ARSIZE;
output  [1:0] m_axi_vram_ARBURST;
output  [1:0] m_axi_vram_ARLOCK;
output  [3:0] m_axi_vram_ARCACHE;
output  [2:0] m_axi_vram_ARPROT;
output  [3:0] m_axi_vram_ARQOS;
output  [3:0] m_axi_vram_ARREGION;
output  [C_M_AXI_VRAM_ARUSER_WIDTH - 1:0] m_axi_vram_ARUSER;
input   m_axi_vram_RVALID;
output   m_axi_vram_RREADY;
input  [C_M_AXI_VRAM_DATA_WIDTH - 1:0] m_axi_vram_RDATA;
input   m_axi_vram_RLAST;
input  [C_M_AXI_VRAM_ID_WIDTH - 1:0] m_axi_vram_RID;
input  [C_M_AXI_VRAM_RUSER_WIDTH - 1:0] m_axi_vram_RUSER;
input  [1:0] m_axi_vram_RRESP;
input   m_axi_vram_BVALID;
output   m_axi_vram_BREADY;
input  [1:0] m_axi_vram_BRESP;
input  [C_M_AXI_VRAM_ID_WIDTH - 1:0] m_axi_vram_BID;
input  [C_M_AXI_VRAM_BUSER_WIDTH - 1:0] m_axi_vram_BUSER;
input  [0:0] fb1_alt;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [57:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [7:0] bucket_address0;
reg    bucket_ce0;
reg    bucket_we0;
reg   [4:0] bucket_d0;
wire   [4:0] bucket_q0;
reg    vram_blk_n_AR;
wire    ap_CS_fsm_state3;
reg    vram_blk_n_R;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state22;
reg    vram_blk_n_AW;
wire    ap_CS_fsm_state50;
reg    vram_blk_n_W;
wire    ap_CS_fsm_state53;
reg    vram_blk_n_B;
wire    ap_CS_fsm_state58;
reg   [63:0] reg_793;
wire   [7:0] add_ln40_fu_813_p2;
reg   [7:0] add_ln40_reg_2369;
wire    ap_CS_fsm_state2;
wire   [6:0] trunc_ln41_fu_819_p1;
reg   [6:0] trunc_ln41_reg_2374;
wire   [0:0] icmp_ln40_fu_807_p2;
wire   [5:0] add_ln42_fu_854_p2;
reg   [5:0] add_ln42_reg_2395;
wire    ap_CS_fsm_state10;
wire   [4:0] trunc_ln45_fu_860_p1;
reg   [4:0] trunc_ln45_reg_2400;
wire   [0:0] icmp_ln42_fu_848_p2;
wire   [2:0] add_ln72_fu_888_p2;
reg   [2:0] add_ln72_reg_2408;
wire    ap_CS_fsm_state13;
wire   [1:0] trunc_ln73_fu_894_p1;
reg   [1:0] trunc_ln73_reg_2413;
wire   [0:0] icmp_ln72_fu_882_p2;
wire   [8:0] add_ln74_fu_929_p2;
reg   [8:0] add_ln74_reg_2435;
wire    ap_CS_fsm_state21;
wire   [10:0] add_ln103_fu_1094_p2;
reg   [10:0] add_ln103_reg_2469;
wire    ap_CS_fsm_state26;
wire   [0:0] icmp_ln103_fu_1088_p2;
wire   [31:0] enemy_bullet_V_q0;
reg   [31:0] tmp_b_V_reg_2486;
wire    ap_CS_fsm_state27;
wire   [0:0] tmp_fu_1110_p3;
reg   [0:0] tmp_reg_2497;
wire   [31:0] or6_i_fu_1225_p2;
reg   [31:0] or6_i_reg_2501;
wire    ap_CS_fsm_state28;
reg   [3:0] trunc_ln5_reg_2506;
reg   [27:0] trunc_ln113_1_reg_2511;
reg   [27:0] trunc_ln113_2_reg_2516;
reg   [3:0] trunc_ln113_3_reg_2521;
wire   [3:0] add_ln113_fu_1279_p2;
reg   [3:0] add_ln113_reg_2529;
wire    ap_CS_fsm_state29;
wire   [7:0] zext_ln114_fu_1307_p1;
reg   [7:0] zext_ln114_reg_2534;
wire   [0:0] icmp_ln113_fu_1273_p2;
wire   [0:0] and_ln117_fu_1311_p2;
reg   [0:0] and_ln117_reg_2539;
wire   [3:0] add_ln114_fu_1331_p2;
reg   [3:0] add_ln114_reg_2547;
wire    ap_CS_fsm_state30;
wire   [0:0] and_ln117_1_fu_1391_p2;
reg   [0:0] and_ln117_1_reg_2552;
wire   [0:0] icmp_ln114_fu_1325_p2;
wire   [7:0] add_ln119_fu_1396_p2;
reg   [7:0] add_ln119_reg_2556;
reg   [7:0] bucket_addr_2_reg_2561;
wire   [8:0] add_ln139_fu_1512_p2;
reg   [8:0] add_ln139_reg_2592;
wire    ap_CS_fsm_state34;
wire   [0:0] icmp_ln139_fu_1506_p2;
wire   [31:0] player_bullet_V_q0;
reg   [31:0] tmp_b_V_1_reg_2623;
wire    ap_CS_fsm_state35;
wire   [0:0] tmp_34_fu_1542_p3;
reg   [0:0] tmp_34_reg_2634;
wire   [31:0] or6_i2017_fu_1661_p2;
reg   [31:0] or6_i2017_reg_2638;
wire    ap_CS_fsm_state36;
reg   [3:0] trunc_ln7_reg_2643;
reg   [4:0] trunc_ln150_1_reg_2648;
reg   [4:0] trunc_ln150_2_reg_2653;
reg   [3:0] trunc_ln150_3_reg_2658;
wire   [3:0] add_ln150_fu_1715_p2;
reg   [3:0] add_ln150_reg_2666;
wire    ap_CS_fsm_state37;
wire   [7:0] zext_ln151_fu_1743_p1;
reg   [7:0] zext_ln151_reg_2671;
wire   [0:0] icmp_ln150_fu_1709_p2;
wire   [0:0] and_ln154_fu_1747_p2;
reg   [0:0] and_ln154_reg_2676;
wire   [3:0] add_ln151_fu_1767_p2;
reg   [3:0] add_ln151_reg_2684;
wire    ap_CS_fsm_state38;
wire   [0:0] and_ln154_1_fu_1827_p2;
reg   [0:0] and_ln154_1_reg_2689;
wire   [0:0] icmp_ln151_fu_1761_p2;
wire   [7:0] add_ln156_fu_1832_p2;
reg   [7:0] add_ln156_reg_2693;
reg   [7:0] bucket_addr_3_reg_2698;
wire   [7:0] add_ln166_fu_1933_p2;
reg   [7:0] add_ln166_reg_2709;
wire    ap_CS_fsm_state40;
wire   [3:0] select_ln166_fu_1948_p3;
reg   [3:0] select_ln166_reg_2714;
wire   [0:0] icmp_ln166_fu_1927_p2;
wire   [3:0] select_ln166_1_fu_1962_p3;
reg   [3:0] select_ln166_1_reg_2722;
wire   [7:0] empty_75_fu_2008_p2;
reg   [7:0] empty_75_reg_2730;
wire   [11:0] tmp_20_fu_2014_p3;
reg   [11:0] tmp_20_reg_2736;
wire    ap_CS_fsm_state41;
wire   [30:0] trunc_ln628_4_fu_2037_p1;
reg   [30:0] trunc_ln628_4_reg_2752;
wire    ap_CS_fsm_state42;
reg   [0:0] tmp_36_reg_2757;
wire   [30:0] trunc_ln628_5_fu_2041_p1;
reg   [30:0] trunc_ln628_5_reg_2762;
reg   [0:0] tmp_37_reg_2767;
wire   [30:0] trunc_ln628_6_fu_2065_p1;
reg   [30:0] trunc_ln628_6_reg_2782;
wire    ap_CS_fsm_state43;
reg   [0:0] tmp_40_reg_2787;
wire   [30:0] trunc_ln628_7_fu_2069_p1;
reg   [30:0] trunc_ln628_7_reg_2792;
reg   [0:0] tmp_41_reg_2797;
wire   [8:0] shl_ln265_2_mid2_fu_2073_p3;
reg   [8:0] shl_ln265_2_mid2_reg_2802;
wire    ap_CS_fsm_state44;
wire   [8:0] tmp_19_fu_2081_p3;
reg   [8:0] tmp_19_reg_2809;
wire    ap_CS_fsm_state45;
wire   [30:0] trunc_ln628_8_fu_2112_p1;
reg   [30:0] trunc_ln628_8_reg_2826;
wire    ap_CS_fsm_state46;
wire   [30:0] trunc_ln628_9_fu_2125_p1;
reg   [30:0] trunc_ln628_9_reg_2831;
wire   [0:0] xor_ln628_fu_2138_p2;
reg   [0:0] xor_ln628_reg_2836;
wire   [0:0] xor_ln628_1_fu_2145_p2;
reg   [0:0] xor_ln628_1_reg_2841;
wire   [9:0] zext_ln166_fu_2157_p1;
reg   [9:0] zext_ln166_reg_2846;
wire    ap_CS_fsm_state47;
wire   [16:0] zext_ln284_fu_2166_p1;
reg   [16:0] zext_ln284_reg_2851;
wire   [5:0] add_ln284_fu_2176_p2;
reg   [5:0] add_ln284_reg_2859;
wire    ap_CS_fsm_state48;
wire   [4:0] trunc_ln289_fu_2182_p1;
reg   [4:0] trunc_ln289_reg_2864;
wire   [0:0] icmp_ln284_fu_2170_p2;
wire   [18:0] add_ln41_4_fu_2220_p2;
reg   [18:0] add_ln41_4_reg_2869;
reg   [21:0] lshr_ln41_1_reg_2874;
wire    ap_CS_fsm_state49;
reg   [21:0] lshr_ln_reg_2879;
wire   [4:0] add_ln292_fu_2313_p2;
reg   [4:0] add_ln292_reg_2887;
wire    ap_CS_fsm_state51;
wire   [0:0] icmp_ln292_fu_2307_p2;
wire   [31:0] tile_fb_V_q1;
reg   [31:0] tile_fb_V_load_reg_2902;
wire    ap_CS_fsm_state52;
wire   [31:0] tile_fb_V_q0;
reg   [31:0] tile_fb_V_load_1_reg_2907;
reg   [11:0] bullet_sprite_V_address0;
reg    bullet_sprite_V_ce0;
reg    bullet_sprite_V_we0;
wire   [63:0] bullet_sprite_V_q0;
reg   [11:0] bullet_sprite_V_address1;
reg    bullet_sprite_V_ce1;
wire   [63:0] bullet_sprite_V_q1;
reg    bullet_sprite_V_ce2;
wire   [63:0] bullet_sprite_V_q2;
reg    bullet_sprite_V_ce3;
wire   [63:0] bullet_sprite_V_q3;
reg   [11:0] grid_info_enemy_bullets_V_address0;
reg    grid_info_enemy_bullets_V_ce0;
reg    grid_info_enemy_bullets_V_we0;
reg   [31:0] grid_info_enemy_bullets_V_d0;
wire   [31:0] grid_info_enemy_bullets_V_q0;
reg   [11:0] grid_info_enemy_bullets_V_address1;
reg    grid_info_enemy_bullets_V_ce1;
wire   [31:0] grid_info_enemy_bullets_V_q1;
reg   [10:0] grid_info_player_bullets_V_address0;
reg    grid_info_player_bullets_V_ce0;
reg    grid_info_player_bullets_V_we0;
reg   [31:0] grid_info_player_bullets_V_d0;
wire   [31:0] grid_info_player_bullets_V_q0;
wire   [10:0] grid_info_player_bullets_V_address1;
reg    grid_info_player_bullets_V_ce1;
wire   [31:0] grid_info_player_bullets_V_q1;
reg   [10:0] enemy_bullet_V_address0;
reg    enemy_bullet_V_ce0;
reg    enemy_bullet_V_we0;
wire   [31:0] enemy_bullet_V_d0;
wire   [10:0] enemy_bullet_V_address1;
reg    enemy_bullet_V_ce1;
reg    enemy_bullet_V_we1;
wire   [31:0] enemy_bullet_V_d1;
reg   [7:0] player_bullet_V_address0;
reg    player_bullet_V_ce0;
reg    player_bullet_V_we0;
wire   [31:0] player_bullet_V_d0;
wire   [7:0] player_bullet_V_address1;
reg    player_bullet_V_ce1;
reg    player_bullet_V_we1;
wire   [31:0] player_bullet_V_d1;
reg   [9:0] tile_fb_V_address0;
reg    tile_fb_V_ce0;
reg    tile_fb_V_we0;
reg   [31:0] tile_fb_V_d0;
reg   [9:0] tile_fb_V_address1;
reg    tile_fb_V_ce1;
wire    grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_ap_start;
wire    grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_ap_done;
wire    grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_ap_idle;
wire    grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_ap_ready;
wire   [9:0] grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_tile_fb_V_address0;
wire    grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_tile_fb_V_ce0;
wire    grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_tile_fb_V_we0;
wire   [31:0] grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_tile_fb_V_d0;
wire    grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_ap_start;
wire    grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_ap_done;
wire    grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_ap_idle;
wire    grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_ap_ready;
wire   [9:0] grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_tile_fb_V_address0;
wire    grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_tile_fb_V_ce0;
wire    grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_tile_fb_V_we0;
wire   [31:0] grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_tile_fb_V_d0;
wire   [9:0] grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_tile_fb_V_address1;
wire    grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_tile_fb_V_ce1;
wire   [11:0] grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_address0;
wire    grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_ce0;
wire   [11:0] grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_address1;
wire    grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_ce1;
wire   [11:0] grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_address2;
wire    grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_ce2;
wire   [11:0] grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_address3;
wire    grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_ce3;
wire    grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_ap_start;
wire    grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_ap_done;
wire    grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_ap_idle;
wire    grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_ap_ready;
wire   [9:0] grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_tile_fb_V_address0;
wire    grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_tile_fb_V_ce0;
wire    grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_tile_fb_V_we0;
wire   [31:0] grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_tile_fb_V_d0;
wire   [9:0] grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_tile_fb_V_address1;
wire    grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_tile_fb_V_ce1;
wire   [11:0] grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_bullet_sprite_V_address0;
wire    grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_bullet_sprite_V_ce0;
wire   [11:0] grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_bullet_sprite_V_address1;
wire    grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_bullet_sprite_V_ce1;
reg    vram_AWVALID;
wire    vram_AWREADY;
reg   [31:0] vram_AWADDR;
reg    vram_WVALID;
wire    vram_WREADY;
wire   [63:0] vram_WDATA;
reg    vram_ARVALID;
wire    vram_ARREADY;
reg   [31:0] vram_ARADDR;
reg   [31:0] vram_ARLEN;
wire    vram_RVALID;
reg    vram_RREADY;
wire   [63:0] vram_RDATA;
wire   [12:0] vram_RFIFONUM;
wire    vram_BVALID;
reg    vram_BREADY;
reg   [5:0] j_reg_640;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state9;
reg   [8:0] j_1_reg_651;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state23;
reg   [3:0] k_reg_663;
reg   [3:0] l_reg_674;
wire    ap_CS_fsm_state31;
reg   [3:0] k_3_reg_685;
reg   [3:0] l_1_reg_696;
wire    ap_CS_fsm_state39;
reg   [5:0] k_4_reg_707;
reg   [4:0] l_2_reg_718;
reg    ap_block_state50_io;
reg    grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_ap_start_reg;
reg    grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_ap_start_reg;
reg    grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_ap_start_reg;
wire   [31:0] zext_ln45_fu_874_p1;
wire   [31:0] zext_ln82_fu_988_p1;
wire   [0:0] icmp_ln78_fu_963_p2;
wire   [0:0] icmp_ln81_fu_969_p2;
wire   [31:0] zext_ln83_fu_999_p1;
wire   [31:0] zext_ln79_fu_1009_p1;
wire   [31:0] zext_ln80_fu_1020_p1;
wire   [31:0] zext_ln97_fu_1040_p1;
wire    ap_CS_fsm_state24;
wire   [0:0] icmp_ln95_fu_1028_p2;
wire   [31:0] zext_ln101_fu_1070_p1;
wire    ap_CS_fsm_state25;
wire   [0:0] icmp_ln99_fu_1058_p2;
wire   [31:0] zext_ln105_fu_1100_p1;
wire   [31:0] zext_ln119_fu_1401_p1;
wire   [31:0] zext_ln120_1_fu_1431_p1;
wire   [0:0] tmp_35_fu_1406_p3;
wire   [31:0] zext_ln132_fu_1458_p1;
wire    ap_CS_fsm_state32;
wire   [0:0] icmp_ln130_fu_1446_p2;
wire   [31:0] zext_ln137_fu_1488_p1;
wire    ap_CS_fsm_state33;
wire   [0:0] icmp_ln135_fu_1476_p2;
wire   [31:0] zext_ln141_fu_1522_p1;
wire   [31:0] zext_ln156_fu_1837_p1;
wire   [31:0] zext_ln157_1_fu_1879_p1;
wire   [0:0] icmp_ln156_fu_1856_p2;
wire   [31:0] p_cast234_fu_2021_p1;
wire   [31:0] p_cast235_fu_2032_p1;
wire   [31:0] p_cast236_fu_2050_p1;
wire   [31:0] p_cast237_fu_2060_p1;
wire   [31:0] p_cast239_fu_2096_p1;
wire   [31:0] p_cast240_fu_2107_p1;
wire   [31:0] zext_ln295_fu_2332_p1;
wire   [31:0] zext_ln295_1_fu_2343_p1;
wire   [31:0] zext_ln29_fu_837_p1;
wire   [31:0] zext_ln29_2_fu_912_p1;
wire   [31:0] zext_ln41_3_fu_2287_p1;
wire   [31:0] zext_ln41_1_fu_2297_p1;
reg   [7:0] i_fu_294;
reg   [2:0] i_1_fu_322;
wire   [0:0] icmp_ln74_fu_923_p2;
reg   [7:0] i_2_fu_326;
wire   [7:0] add_ln95_fu_1034_p2;
reg   [11:0] i_3_fu_330;
wire   [11:0] add_ln99_fu_1064_p2;
reg   [10:0] i_4_fu_334;
reg   [7:0] i_5_fu_338;
wire   [7:0] add_ln130_fu_1452_p2;
reg   [10:0] i_6_fu_342;
wire   [10:0] add_ln135_fu_1482_p2;
reg   [8:0] i_7_fu_346;
reg   [3:0] j_2_fu_350;
wire   [3:0] add_ln169_fu_2226_p2;
reg   [3:0] i_8_fu_354;
reg   [7:0] indvar_flatten26_fu_358;
wire   [4:0] add_ln121_fu_1436_p2;
wire   [4:0] zext_ln158_fu_1890_p1;
wire   [20:0] zext_ln_fu_828_p4;
wire   [11:0] add_ln_fu_868_p3;
wire   [20:0] zext_ln29_1_fu_903_p4;
wire   [7:0] trunc_ln77_fu_939_p1;
wire   [9:0] add_ln1_fu_943_p3;
wire   [6:0] trunc_ln79_fu_950_p1;
wire   [7:0] trunc_ln4_fu_980_p3;
wire   [7:0] or_ln83_fu_993_p2;
wire   [10:0] shl_ln_fu_954_p4;
wire   [10:0] or_ln80_fu_1014_p2;
wire   [3:0] info_width_fu_1127_p17;
wire   [8:0] p_Result_s_fu_1165_p1;
wire   [31:0] info_width_fu_1127_p18;
wire   [32:0] zext_ln186_1_fu_1181_p1;
wire   [32:0] zext_ln186_fu_1177_p1;
wire   [8:0] p_Result_1_fu_1168_p4;
wire   [32:0] zext_ln186_2_fu_1191_p1;
wire   [3:0] tmp_5_fu_1201_p4;
wire   [17:0] empty_59_fu_1210_p1;
wire   [31:0] or4_i_fu_1213_p5;
wire   [32:0] ret_V_17_fu_1195_p2;
wire   [32:0] ret_V_fu_1185_p2;
wire   [0:0] ult_fu_1285_p2;
wire   [27:0] zext_ln113_fu_1269_p1;
wire   [0:0] ult86_fu_1296_p2;
wire   [0:0] rev87_fu_1301_p2;
wire   [0:0] rev85_fu_1290_p2;
wire   [5:0] shl_ln116_1_fu_1345_p3;
wire   [7:0] shl_ln1_fu_1337_p3;
wire   [7:0] zext_ln116_fu_1353_p1;
wire   [0:0] icmp_ln117_fu_1363_p2;
wire   [27:0] zext_ln114_1_fu_1321_p1;
wire   [0:0] icmp_ln117_1_fu_1374_p2;
wire   [0:0] xor_ln117_fu_1368_p2;
wire   [0:0] xor_ln117_1_fu_1379_p2;
wire   [0:0] and_ln117_2_fu_1385_p2;
wire   [7:0] sub_ln116_fu_1357_p2;
wire   [11:0] shl_ln2_fu_1418_p3;
wire   [11:0] zext_ln120_fu_1414_p1;
wire   [11:0] add_ln120_fu_1425_p2;
wire   [7:0] trunc_ln141_fu_1518_p1;
wire   [3:0] type_V_fu_1550_p4;
wire   [0:0] icmp_ln42_2_fu_1565_p2;
wire   [0:0] icmp_ln42_1_fu_1559_p2;
wire   [0:0] or_ln42_fu_1579_p2;
wire   [4:0] select_ln42_fu_1571_p3;
wire   [4:0] info_height_fu_1585_p3;
wire   [8:0] p_Result_2_fu_1605_p1;
wire   [8:0] p_Result_3_fu_1612_p4;
wire   [9:0] select_ln143_fu_1597_p3;
wire   [9:0] zext_ln628_fu_1608_p1;
wire   [9:0] zext_ln42_fu_1593_p1;
wire   [9:0] zext_ln628_1_fu_1621_p1;
wire   [3:0] tmp_s_fu_1637_p4;
wire   [17:0] empty_65_fu_1646_p1;
wire   [31:0] or4_i1_fu_1649_p5;
wire   [9:0] add_ln149_fu_1631_p2;
wire   [9:0] add_ln148_fu_1625_p2;
wire   [0:0] ult92_fu_1721_p2;
wire   [4:0] zext_ln150_fu_1705_p1;
wire   [0:0] ult94_fu_1732_p2;
wire   [0:0] rev95_fu_1737_p2;
wire   [0:0] rev93_fu_1726_p2;
wire   [5:0] shl_ln153_1_fu_1781_p3;
wire   [7:0] shl_ln3_fu_1773_p3;
wire   [7:0] zext_ln153_fu_1789_p1;
wire   [0:0] icmp_ln154_fu_1799_p2;
wire   [4:0] zext_ln151_1_fu_1757_p1;
wire   [0:0] icmp_ln154_1_fu_1810_p2;
wire   [0:0] xor_ln154_fu_1804_p2;
wire   [0:0] xor_ln154_1_fu_1815_p2;
wire   [0:0] and_ln154_2_fu_1821_p2;
wire   [7:0] sub_ln153_fu_1793_p2;
wire   [1:0] tmp_44_fu_1846_p4;
wire   [10:0] shl_ln5_fu_1866_p3;
wire   [10:0] zext_ln157_fu_1862_p1;
wire   [10:0] add_ln157_fu_1873_p2;
wire   [3:0] trunc_ln156_fu_1842_p1;
wire   [3:0] add_ln158_fu_1884_p2;
wire   [5:0] p_shl1_fu_1909_p3;
wire   [7:0] p_shl_fu_1901_p3;
wire   [7:0] p_shl64_cast_fu_1917_p1;
wire   [0:0] icmp_ln169_fu_1942_p2;
wire   [3:0] add_ln166_1_fu_1956_p2;
wire   [5:0] p_shl64_mid1_fu_1978_p3;
wire   [7:0] p_shl63_mid1_fu_1970_p3;
wire   [7:0] p_shl64_cast_mid1_fu_1986_p1;
wire   [7:0] p_mid124_fu_1990_p2;
wire   [7:0] empty_68_fu_1921_p2;
wire   [7:0] j_2_cast_fu_2004_p1;
wire   [7:0] select_ln166_2_fu_1996_p3;
wire   [11:0] empty_76_fu_2026_p2;
wire   [11:0] empty_77_fu_2045_p2;
wire   [11:0] empty_78_fu_2055_p2;
wire   [10:0] tmp_22_fu_2089_p3;
wire   [10:0] empty_79_fu_2101_p2;
wire   [0:0] tmp_42_fu_2117_p3;
wire   [0:0] tmp_43_fu_2130_p3;
wire   [8:0] or_ln166_fu_2152_p2;
wire   [8:0] add_ln41_2_fu_2161_p2;
wire   [9:0] zext_ln289_fu_2186_p1;
wire   [9:0] add_ln289_fu_2190_p2;
wire   [16:0] shl_ln6_fu_2195_p3;
wire   [16:0] add_ln41_3_fu_2211_p2;
wire   [18:0] zext_ln41_fu_2216_p1;
wire   [18:0] shl_ln289_1_fu_2203_p3;
wire   [20:0] shl_ln41_1_fu_2244_p3;
wire   [24:0] zext_ln41_2_fu_2251_p1;
wire   [24:0] add_ln41_1_fu_2255_p2;
wire   [24:0] add_ln41_fu_2271_p2;
wire   [3:0] trunc_ln295_fu_2319_p1;
wire   [9:0] add_ln8_fu_2323_p4;
wire   [9:0] or_ln295_fu_2337_p2;
reg   [57:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
reg    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
reg    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
reg    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
reg    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
reg    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
reg    ap_ST_fsm_state58_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 58'd1;
#0 grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_ap_start_reg = 1'b0;
#0 grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_ap_start_reg = 1'b0;
#0 grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_ap_start_reg = 1'b0;
end

render_2d_bucket_RAM_AUTO_1R1W #(
    .DataWidth( 5 ),
    .AddressRange( 168 ),
    .AddressWidth( 8 ))
bucket_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bucket_address0),
    .ce0(bucket_ce0),
    .we0(bucket_we0),
    .d0(bucket_d0),
    .q0(bucket_q0)
);

render_2d_bullet_sprite_V_RAM_1WNR_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
bullet_sprite_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(bullet_sprite_V_address0),
    .ce0(bullet_sprite_V_ce0),
    .we0(bullet_sprite_V_we0),
    .d0(reg_793),
    .q0(bullet_sprite_V_q0),
    .address1(bullet_sprite_V_address1),
    .ce1(bullet_sprite_V_ce1),
    .q1(bullet_sprite_V_q1),
    .address2(grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_address2),
    .ce2(bullet_sprite_V_ce2),
    .q2(bullet_sprite_V_q2),
    .address3(grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_address3),
    .ce3(bullet_sprite_V_ce3),
    .q3(bullet_sprite_V_q3)
);

render_2d_grid_info_enemy_bullets_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 2688 ),
    .AddressWidth( 12 ))
grid_info_enemy_bullets_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grid_info_enemy_bullets_V_address0),
    .ce0(grid_info_enemy_bullets_V_ce0),
    .we0(grid_info_enemy_bullets_V_we0),
    .d0(grid_info_enemy_bullets_V_d0),
    .q0(grid_info_enemy_bullets_V_q0),
    .address1(grid_info_enemy_bullets_V_address1),
    .ce1(grid_info_enemy_bullets_V_ce1),
    .q1(grid_info_enemy_bullets_V_q1)
);

render_2d_grid_info_player_bullets_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1344 ),
    .AddressWidth( 11 ))
grid_info_player_bullets_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grid_info_player_bullets_V_address0),
    .ce0(grid_info_player_bullets_V_ce0),
    .we0(grid_info_player_bullets_V_we0),
    .d0(grid_info_player_bullets_V_d0),
    .q0(grid_info_player_bullets_V_q0),
    .address1(grid_info_player_bullets_V_address1),
    .ce1(grid_info_player_bullets_V_ce1),
    .q1(grid_info_player_bullets_V_q1)
);

render_2d_enemy_bullet_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1536 ),
    .AddressWidth( 11 ))
enemy_bullet_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(enemy_bullet_V_address0),
    .ce0(enemy_bullet_V_ce0),
    .we0(enemy_bullet_V_we0),
    .d0(enemy_bullet_V_d0),
    .q0(enemy_bullet_V_q0),
    .address1(enemy_bullet_V_address1),
    .ce1(enemy_bullet_V_ce1),
    .we1(enemy_bullet_V_we1),
    .d1(enemy_bullet_V_d1)
);

render_2d_player_bullet_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
player_bullet_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(player_bullet_V_address0),
    .ce0(player_bullet_V_ce0),
    .we0(player_bullet_V_we0),
    .d0(player_bullet_V_d0),
    .q0(player_bullet_V_q0),
    .address1(player_bullet_V_address1),
    .ce1(player_bullet_V_ce1),
    .we1(player_bullet_V_we1),
    .d1(player_bullet_V_d1)
);

render_2d_tile_fb_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
tile_fb_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(tile_fb_V_address0),
    .ce0(tile_fb_V_ce0),
    .we0(tile_fb_V_we0),
    .d0(tile_fb_V_d0),
    .q0(tile_fb_V_q0),
    .address1(tile_fb_V_address1),
    .ce1(tile_fb_V_ce1),
    .q1(tile_fb_V_q1)
);

render_2d_render_2d_Pipeline_clear_tile_y_clear_tile_x grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_ap_start),
    .ap_done(grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_ap_done),
    .ap_idle(grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_ap_idle),
    .ap_ready(grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_ap_ready),
    .tile_fb_V_address0(grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_tile_fb_V_address0),
    .tile_fb_V_ce0(grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_tile_fb_V_ce0),
    .tile_fb_V_we0(grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_tile_fb_V_we0),
    .tile_fb_V_d0(grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_tile_fb_V_d0)
);

render_2d_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_ap_start),
    .ap_done(grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_ap_done),
    .ap_idle(grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_ap_idle),
    .ap_ready(grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_ap_ready),
    .select_ln166_1(select_ln166_1_reg_2722),
    .shl_ln265_2_mid2(shl_ln265_2_mid2_reg_2802),
    .tile_fb_V_address0(grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_tile_fb_V_address0),
    .tile_fb_V_ce0(grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_tile_fb_V_ce0),
    .tile_fb_V_we0(grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_tile_fb_V_we0),
    .tile_fb_V_d0(grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_tile_fb_V_d0),
    .tile_fb_V_address1(grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_tile_fb_V_address1),
    .tile_fb_V_ce1(grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_tile_fb_V_ce1),
    .tile_fb_V_q1(tile_fb_V_q1),
    .tmp_19(tmp_19_reg_2809),
    .select_ln166(select_ln166_reg_2714),
    .tmp_bullet_V(trunc_ln628_4_reg_2752),
    .bullet_sprite_V_address0(grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_address0),
    .bullet_sprite_V_ce0(grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_ce0),
    .bullet_sprite_V_q0(bullet_sprite_V_q0),
    .bullet_sprite_V_address1(grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_address1),
    .bullet_sprite_V_ce1(grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_ce1),
    .bullet_sprite_V_q1(bullet_sprite_V_q1),
    .bullet_sprite_V_address2(grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_address2),
    .bullet_sprite_V_ce2(grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_ce2),
    .bullet_sprite_V_q2(bullet_sprite_V_q2),
    .bullet_sprite_V_address3(grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_address3),
    .bullet_sprite_V_ce3(grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_ce3),
    .bullet_sprite_V_q3(bullet_sprite_V_q3),
    .tmp_9(tmp_36_reg_2757),
    .tmp_bullet_V_1(trunc_ln628_5_reg_2762),
    .tmp_10(tmp_37_reg_2767),
    .tmp_bullet_V_2(trunc_ln628_6_reg_2782),
    .tmp_11(tmp_40_reg_2787),
    .tmp_bullet_V_3(trunc_ln628_7_reg_2792),
    .tmp_12(tmp_41_reg_2797)
);

render_2d_render_2d_Pipeline_render_player_bullets_render_player_bullets_x grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_ap_start),
    .ap_done(grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_ap_done),
    .ap_idle(grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_ap_idle),
    .ap_ready(grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_ap_ready),
    .select_ln166_1(select_ln166_1_reg_2722),
    .shl_ln265_2_mid2(shl_ln265_2_mid2_reg_2802),
    .tile_fb_V_address0(grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_tile_fb_V_address0),
    .tile_fb_V_ce0(grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_tile_fb_V_ce0),
    .tile_fb_V_we0(grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_tile_fb_V_we0),
    .tile_fb_V_d0(grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_tile_fb_V_d0),
    .tile_fb_V_address1(grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_tile_fb_V_address1),
    .tile_fb_V_ce1(grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_tile_fb_V_ce1),
    .tile_fb_V_q1(tile_fb_V_q1),
    .tmp_19(tmp_19_reg_2809),
    .select_ln166(select_ln166_reg_2714),
    .tmp_bullet_V_4(trunc_ln628_8_reg_2826),
    .bullet_sprite_V_address0(grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_bullet_sprite_V_address0),
    .bullet_sprite_V_ce0(grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_bullet_sprite_V_ce0),
    .bullet_sprite_V_q0(bullet_sprite_V_q0),
    .bullet_sprite_V_address1(grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_bullet_sprite_V_address1),
    .bullet_sprite_V_ce1(grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_bullet_sprite_V_ce1),
    .bullet_sprite_V_q1(bullet_sprite_V_q1),
    .xor_ln628(xor_ln628_reg_2836),
    .tmp_bullet_V_5(trunc_ln628_9_reg_2831),
    .xor_ln628_1(xor_ln628_1_reg_2841)
);

render_2d_vram_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 256 ),
    .MAX_WRITE_BURST_LENGTH( 256 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_VRAM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_VRAM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_VRAM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_VRAM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_VRAM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_VRAM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_VRAM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_VRAM_BUSER_WIDTH ),
    .C_TARGET_ADDR( C_M_AXI_VRAM_TARGET_ADDR ),
    .C_USER_VALUE( C_M_AXI_VRAM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_VRAM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_VRAM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 13 ),
    .USER_DW( 64 ),
    .USER_AW( 32 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
vram_m_axi_U(
    .AWVALID(m_axi_vram_AWVALID),
    .AWREADY(m_axi_vram_AWREADY),
    .AWADDR(m_axi_vram_AWADDR),
    .AWID(m_axi_vram_AWID),
    .AWLEN(m_axi_vram_AWLEN),
    .AWSIZE(m_axi_vram_AWSIZE),
    .AWBURST(m_axi_vram_AWBURST),
    .AWLOCK(m_axi_vram_AWLOCK),
    .AWCACHE(m_axi_vram_AWCACHE),
    .AWPROT(m_axi_vram_AWPROT),
    .AWQOS(m_axi_vram_AWQOS),
    .AWREGION(m_axi_vram_AWREGION),
    .AWUSER(m_axi_vram_AWUSER),
    .WVALID(m_axi_vram_WVALID),
    .WREADY(m_axi_vram_WREADY),
    .WDATA(m_axi_vram_WDATA),
    .WSTRB(m_axi_vram_WSTRB),
    .WLAST(m_axi_vram_WLAST),
    .WID(m_axi_vram_WID),
    .WUSER(m_axi_vram_WUSER),
    .ARVALID(m_axi_vram_ARVALID),
    .ARREADY(m_axi_vram_ARREADY),
    .ARADDR(m_axi_vram_ARADDR),
    .ARID(m_axi_vram_ARID),
    .ARLEN(m_axi_vram_ARLEN),
    .ARSIZE(m_axi_vram_ARSIZE),
    .ARBURST(m_axi_vram_ARBURST),
    .ARLOCK(m_axi_vram_ARLOCK),
    .ARCACHE(m_axi_vram_ARCACHE),
    .ARPROT(m_axi_vram_ARPROT),
    .ARQOS(m_axi_vram_ARQOS),
    .ARREGION(m_axi_vram_ARREGION),
    .ARUSER(m_axi_vram_ARUSER),
    .RVALID(m_axi_vram_RVALID),
    .RREADY(m_axi_vram_RREADY),
    .RDATA(m_axi_vram_RDATA),
    .RLAST(m_axi_vram_RLAST),
    .RID(m_axi_vram_RID),
    .RUSER(m_axi_vram_RUSER),
    .RRESP(m_axi_vram_RRESP),
    .BVALID(m_axi_vram_BVALID),
    .BREADY(m_axi_vram_BREADY),
    .BRESP(m_axi_vram_BRESP),
    .BID(m_axi_vram_BID),
    .BUSER(m_axi_vram_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(vram_ARVALID),
    .I_ARREADY(vram_ARREADY),
    .I_ARADDR(vram_ARADDR),
    .I_ARLEN(vram_ARLEN),
    .I_RVALID(vram_RVALID),
    .I_RREADY(vram_RREADY),
    .I_RDATA(vram_RDATA),
    .I_RFIFONUM(vram_RFIFONUM),
    .I_AWVALID(vram_AWVALID),
    .I_AWREADY(vram_AWREADY),
    .I_AWADDR(vram_AWADDR),
    .I_AWLEN(32'd16),
    .I_WVALID(vram_WVALID),
    .I_WREADY(vram_WREADY),
    .I_WDATA(vram_WDATA),
    .I_WSTRB(8'd255),
    .I_BVALID(vram_BVALID),
    .I_BREADY(vram_BREADY)
);

render_2d_mux_164_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
mux_164_32_1_1_U39(
    .din0(32'd16),
    .din1(32'd16),
    .din2(32'd16),
    .din3(32'd8),
    .din4(32'd8),
    .din5(32'd8),
    .din6(32'd16),
    .din7(32'd16),
    .din8(32'd16),
    .din9(32'd16),
    .din10(32'd16),
    .din11(32'd16),
    .din12(32'd16),
    .din13(32'd16),
    .din14(32'd32),
    .din15(32'd32),
    .din16(info_width_fu_1127_p17),
    .dout(info_width_fu_1127_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln166_fu_1927_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
            grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_ap_start_reg <= 1'b1;
        end else if ((grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_ap_ready == 1'b1)) begin
            grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state44)) begin
            grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_ap_start_reg <= 1'b1;
        end else if ((grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_ap_ready == 1'b1)) begin
            grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state46)) begin
            grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_ap_start_reg <= 1'b1;
        end else if ((grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_ap_ready == 1'b1)) begin
            grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln40_fu_807_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_1_fu_322 <= 3'd0;
    end else if (((icmp_ln74_fu_923_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        i_1_fu_322 <= add_ln72_reg_2408;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_fu_882_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        i_2_fu_326 <= 8'd0;
    end else if (((icmp_ln95_fu_1028_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24))) begin
        i_2_fu_326 <= add_ln95_fu_1034_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln95_fu_1028_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        i_3_fu_330 <= 12'd0;
    end else if (((icmp_ln99_fu_1058_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
        i_3_fu_330 <= add_ln99_fu_1064_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln99_fu_1058_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        i_4_fu_334 <= 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state29) & ((icmp_ln113_fu_1273_p2 == 1'd1) | (tmp_reg_2497 == 1'd0)))) begin
        i_4_fu_334 <= add_ln103_reg_2469;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln103_fu_1088_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
        i_5_fu_338 <= 8'd0;
    end else if (((icmp_ln130_fu_1446_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state32))) begin
        i_5_fu_338 <= add_ln130_fu_1452_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln130_fu_1446_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
        i_6_fu_342 <= 11'd0;
    end else if (((icmp_ln135_fu_1476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33))) begin
        i_6_fu_342 <= add_ln135_fu_1482_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln135_fu_1476_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
        i_7_fu_346 <= 9'd0;
    end else if (((1'b1 == ap_CS_fsm_state37) & ((icmp_ln150_fu_1709_p2 == 1'd1) | (tmp_34_reg_2634 == 1'd0)))) begin
        i_7_fu_346 <= add_ln139_reg_2592;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln139_fu_1506_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
        i_8_fu_354 <= 4'd0;
    end else if (((icmp_ln284_fu_2170_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        i_8_fu_354 <= select_ln166_1_reg_2722;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_294 <= 8'd0;
    end else if (((icmp_ln42_fu_848_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        i_fu_294 <= add_ln40_reg_2369;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln139_fu_1506_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
        indvar_flatten26_fu_358 <= 8'd0;
    end else if (((icmp_ln284_fu_2170_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        indvar_flatten26_fu_358 <= add_ln166_reg_2709;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        j_1_reg_651 <= add_ln74_reg_2435;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        j_1_reg_651 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln139_fu_1506_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
        j_2_fu_350 <= 4'd0;
    end else if (((icmp_ln284_fu_2170_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
        j_2_fu_350 <= add_ln169_fu_2226_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        j_reg_640 <= 6'd0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        j_reg_640 <= add_ln42_reg_2395;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        k_3_reg_685 <= 4'd0;
    end else if (((icmp_ln151_fu_1761_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        k_3_reg_685 <= add_ln150_reg_2666;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        k_4_reg_707 <= 6'd0;
    end else if (((vram_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        k_4_reg_707 <= add_ln284_reg_2859;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        k_reg_663 <= 4'd0;
    end else if (((icmp_ln114_fu_1325_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
        k_reg_663 <= add_ln113_reg_2529;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        l_1_reg_696 <= add_ln151_reg_2684;
    end else if (((icmp_ln150_fu_1709_p2 == 1'd0) & (tmp_34_reg_2634 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        l_1_reg_696 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state50_io) & (1'b1 == ap_CS_fsm_state50))) begin
        l_2_reg_718 <= 5'd0;
    end else if (((vram_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
        l_2_reg_718 <= add_ln292_reg_2887;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        l_reg_674 <= add_ln114_reg_2547;
    end else if (((icmp_ln113_fu_1273_p2 == 1'd0) & (tmp_reg_2497 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        l_reg_674 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln103_reg_2469 <= add_ln103_fu_1094_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_2497 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        add_ln113_reg_2529 <= add_ln113_fu_1279_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        add_ln114_reg_2547 <= add_ln114_fu_1331_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_fu_1325_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30) & (1'd1 == and_ln117_1_fu_1391_p2))) begin
        add_ln119_reg_2556 <= add_ln119_fu_1396_p2;
        bucket_addr_2_reg_2561 <= zext_ln119_fu_1401_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        add_ln139_reg_2592 <= add_ln139_fu_1512_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_34_reg_2634 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        add_ln150_reg_2666 <= add_ln150_fu_1715_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        add_ln151_reg_2684 <= add_ln151_fu_1767_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_fu_1761_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (1'd1 == and_ln154_1_fu_1827_p2))) begin
        add_ln156_reg_2693 <= add_ln156_fu_1832_p2;
        bucket_addr_3_reg_2698 <= zext_ln156_fu_1837_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        add_ln166_reg_2709 <= add_ln166_fu_1933_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        add_ln284_reg_2859 <= add_ln284_fu_2176_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        add_ln292_reg_2887 <= add_ln292_fu_2313_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln40_reg_2369 <= add_ln40_fu_813_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln284_fu_2170_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
        add_ln41_4_reg_2869[18 : 5] <= add_ln41_4_fu_2220_p2[18 : 5];
        trunc_ln289_reg_2864 <= trunc_ln289_fu_2182_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln42_reg_2395 <= add_ln42_fu_854_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln72_reg_2408 <= add_ln72_fu_888_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        add_ln74_reg_2435 <= add_ln74_fu_929_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_fu_1325_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        and_ln117_1_reg_2552 <= and_ln117_1_fu_1391_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln113_fu_1273_p2 == 1'd0) & (tmp_reg_2497 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        and_ln117_reg_2539 <= and_ln117_fu_1311_p2;
        zext_ln114_reg_2534[3 : 0] <= zext_ln114_fu_1307_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_fu_1761_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        and_ln154_1_reg_2689 <= and_ln154_1_fu_1827_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln150_fu_1709_p2 == 1'd0) & (tmp_34_reg_2634 == 1'd1) & (1'b1 == ap_CS_fsm_state37))) begin
        and_ln154_reg_2676 <= and_ln154_fu_1747_p2;
        zext_ln151_reg_2671[3 : 0] <= zext_ln151_fu_1743_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln166_fu_1927_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        empty_75_reg_2730 <= empty_75_fu_2008_p2;
        select_ln166_1_reg_2722 <= select_ln166_1_fu_1962_p3;
        select_ln166_reg_2714 <= select_ln166_fu_1948_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) & (fb1_alt == 1'd0))) begin
        lshr_ln41_1_reg_2874 <= {{add_ln41_1_fu_2255_p2[24:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) & (fb1_alt == 1'd1))) begin
        lshr_ln_reg_2879 <= {{add_ln41_fu_2271_p2[24:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        or6_i2017_reg_2638[17 : 0] <= or6_i2017_fu_1661_p2[17 : 0];
or6_i2017_reg_2638[30 : 27] <= or6_i2017_fu_1661_p2[30 : 27];
        trunc_ln150_1_reg_2648 <= {{add_ln149_fu_1631_p2[9:5]}};
        trunc_ln150_2_reg_2653 <= {{add_ln148_fu_1625_p2[9:5]}};
        trunc_ln150_3_reg_2658 <= {{tmp_b_V_1_reg_2623[8:5]}};
        trunc_ln7_reg_2643 <= {{tmp_b_V_1_reg_2623[17:14]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        or6_i_reg_2501[17 : 0] <= or6_i_fu_1225_p2[17 : 0];
or6_i_reg_2501[30 : 27] <= or6_i_fu_1225_p2[30 : 27];
        trunc_ln113_1_reg_2511 <= {{ret_V_17_fu_1195_p2[32:5]}};
        trunc_ln113_2_reg_2516 <= {{ret_V_fu_1185_p2[32:5]}};
        trunc_ln113_3_reg_2521 <= {{tmp_b_V_reg_2486[8:5]}};
        trunc_ln5_reg_2506 <= {{tmp_b_V_reg_2486[17:14]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state11))) begin
        reg_793 <= vram_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        shl_ln265_2_mid2_reg_2802[8 : 5] <= shl_ln265_2_mid2_fu_2073_p3[8 : 5];
        tmp_19_reg_2809[8 : 5] <= tmp_19_fu_2081_p3[8 : 5];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        tile_fb_V_load_1_reg_2907 <= tile_fb_V_q0;
        tile_fb_V_load_reg_2902 <= tile_fb_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        tmp_20_reg_2736[11 : 4] <= tmp_20_fu_2014_p3[11 : 4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        tmp_34_reg_2634 <= player_bullet_V_q0[32'd31];
        tmp_b_V_1_reg_2623 <= player_bullet_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        tmp_36_reg_2757 <= grid_info_enemy_bullets_V_q1[32'd31];
        tmp_37_reg_2767 <= grid_info_enemy_bullets_V_q0[32'd31];
        trunc_ln628_4_reg_2752 <= trunc_ln628_4_fu_2037_p1;
        trunc_ln628_5_reg_2762 <= trunc_ln628_5_fu_2041_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        tmp_40_reg_2787 <= grid_info_enemy_bullets_V_q0[32'd31];
        tmp_41_reg_2797 <= grid_info_enemy_bullets_V_q1[32'd31];
        trunc_ln628_6_reg_2782 <= trunc_ln628_6_fu_2065_p1;
        trunc_ln628_7_reg_2792 <= trunc_ln628_7_fu_2069_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        tmp_b_V_reg_2486 <= enemy_bullet_V_q0;
        tmp_reg_2497 <= enemy_bullet_V_q0[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln40_fu_807_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln41_reg_2374 <= trunc_ln41_fu_819_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln42_fu_848_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        trunc_ln45_reg_2400 <= trunc_ln45_fu_860_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        trunc_ln628_8_reg_2826 <= trunc_ln628_8_fu_2112_p1;
        trunc_ln628_9_reg_2831 <= trunc_ln628_9_fu_2125_p1;
        xor_ln628_1_reg_2841 <= xor_ln628_1_fu_2145_p2;
        xor_ln628_reg_2836 <= xor_ln628_fu_2138_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln72_fu_882_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        trunc_ln73_reg_2413 <= trunc_ln73_fu_894_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        zext_ln166_reg_2846[8 : 5] <= zext_ln166_fu_2157_p1[8 : 5];
        zext_ln284_reg_2851[8 : 5] <= zext_ln284_fu_2166_p1[8 : 5];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((vram_RVALID == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((vram_ARREADY == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((vram_RVALID == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((vram_ARREADY == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

always @ (*) begin
    if ((grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_ap_done == 1'b0)) begin
        ap_ST_fsm_state41_blk = 1'b1;
    end else begin
        ap_ST_fsm_state41_blk = 1'b0;
    end
end

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

always @ (*) begin
    if ((grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_ap_done == 1'b0)) begin
        ap_ST_fsm_state45_blk = 1'b1;
    end else begin
        ap_ST_fsm_state45_blk = 1'b0;
    end
end

assign ap_ST_fsm_state46_blk = 1'b0;

always @ (*) begin
    if ((grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_ap_done == 1'b0)) begin
        ap_ST_fsm_state47_blk = 1'b1;
    end else begin
        ap_ST_fsm_state47_blk = 1'b0;
    end
end

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state50_io)) begin
        ap_ST_fsm_state50_blk = 1'b1;
    end else begin
        ap_ST_fsm_state50_blk = 1'b0;
    end
end

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

always @ (*) begin
    if ((vram_WREADY == 1'b0)) begin
        ap_ST_fsm_state53_blk = 1'b1;
    end else begin
        ap_ST_fsm_state53_blk = 1'b0;
    end
end

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

always @ (*) begin
    if ((vram_BVALID == 1'b0)) begin
        ap_ST_fsm_state58_blk = 1'b1;
    end else begin
        ap_ST_fsm_state58_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln166_fu_1927_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln166_fu_1927_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        bucket_address0 = bucket_addr_3_reg_2698;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        bucket_address0 = zext_ln156_fu_1837_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        bucket_address0 = zext_ln132_fu_1458_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        bucket_address0 = bucket_addr_2_reg_2561;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        bucket_address0 = zext_ln119_fu_1401_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        bucket_address0 = zext_ln97_fu_1040_p1;
    end else begin
        bucket_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state30))) begin
        bucket_ce0 = 1'b1;
    end else begin
        bucket_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        bucket_d0 = zext_ln158_fu_1890_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        bucket_d0 = add_ln121_fu_1436_p2;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state24))) begin
        bucket_d0 = 5'd0;
    end else begin
        bucket_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln156_fu_1856_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39) & (1'd1 == and_ln154_1_reg_2689)) | ((icmp_ln130_fu_1446_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state32)) | ((tmp_35_fu_1406_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state31) & (1'd1 == and_ln117_1_reg_2552)) | ((icmp_ln95_fu_1028_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state24)))) begin
        bucket_we0 = 1'b1;
    end else begin
        bucket_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        bullet_sprite_V_address0 = zext_ln45_fu_874_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        bullet_sprite_V_address0 = grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_bullet_sprite_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        bullet_sprite_V_address0 = grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_address0;
    end else begin
        bullet_sprite_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        bullet_sprite_V_address1 = grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_bullet_sprite_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        bullet_sprite_V_address1 = grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_address1;
    end else begin
        bullet_sprite_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        bullet_sprite_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        bullet_sprite_V_ce0 = grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_bullet_sprite_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        bullet_sprite_V_ce0 = grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_ce0;
    end else begin
        bullet_sprite_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        bullet_sprite_V_ce1 = grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_bullet_sprite_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        bullet_sprite_V_ce1 = grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_ce1;
    end else begin
        bullet_sprite_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        bullet_sprite_V_ce2 = grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_ce2;
    end else begin
        bullet_sprite_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        bullet_sprite_V_ce3 = grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_bullet_sprite_V_ce3;
    end else begin
        bullet_sprite_V_ce3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        bullet_sprite_V_we0 = 1'b1;
    end else begin
        bullet_sprite_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        enemy_bullet_V_address0 = zext_ln105_fu_1100_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        enemy_bullet_V_address0 = zext_ln80_fu_1020_p1;
    end else begin
        enemy_bullet_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state26))) begin
        enemy_bullet_V_ce0 = 1'b1;
    end else begin
        enemy_bullet_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        enemy_bullet_V_ce1 = 1'b1;
    end else begin
        enemy_bullet_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln78_fu_963_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        enemy_bullet_V_we0 = 1'b1;
    end else begin
        enemy_bullet_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln78_fu_963_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        enemy_bullet_V_we1 = 1'b1;
    end else begin
        enemy_bullet_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grid_info_enemy_bullets_V_address0 = p_cast236_fu_2050_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        grid_info_enemy_bullets_V_address0 = p_cast235_fu_2032_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        grid_info_enemy_bullets_V_address0 = zext_ln120_1_fu_1431_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grid_info_enemy_bullets_V_address0 = zext_ln101_fu_1070_p1;
    end else begin
        grid_info_enemy_bullets_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grid_info_enemy_bullets_V_address1 = p_cast237_fu_2060_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        grid_info_enemy_bullets_V_address1 = p_cast234_fu_2021_p1;
    end else begin
        grid_info_enemy_bullets_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state42) | ((grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41)))) begin
        grid_info_enemy_bullets_V_ce0 = 1'b1;
    end else begin
        grid_info_enemy_bullets_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | ((grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41)))) begin
        grid_info_enemy_bullets_V_ce1 = 1'b1;
    end else begin
        grid_info_enemy_bullets_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        grid_info_enemy_bullets_V_d0 = or6_i_reg_2501;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grid_info_enemy_bullets_V_d0 = 32'd0;
    end else begin
        grid_info_enemy_bullets_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_35_fu_1406_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state31) & (1'd1 == and_ln117_1_reg_2552)) | ((icmp_ln99_fu_1058_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state25)))) begin
        grid_info_enemy_bullets_V_we0 = 1'b1;
    end else begin
        grid_info_enemy_bullets_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        grid_info_player_bullets_V_address0 = p_cast240_fu_2107_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grid_info_player_bullets_V_address0 = zext_ln157_1_fu_1879_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grid_info_player_bullets_V_address0 = zext_ln137_fu_1488_p1;
    end else begin
        grid_info_player_bullets_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state39) | ((grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state45)))) begin
        grid_info_player_bullets_V_ce0 = 1'b1;
    end else begin
        grid_info_player_bullets_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state45))) begin
        grid_info_player_bullets_V_ce1 = 1'b1;
    end else begin
        grid_info_player_bullets_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        grid_info_player_bullets_V_d0 = or6_i2017_reg_2638;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        grid_info_player_bullets_V_d0 = 32'd0;
    end else begin
        grid_info_player_bullets_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln156_fu_1856_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state39) & (1'd1 == and_ln154_1_reg_2689)) | ((icmp_ln135_fu_1476_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state33)))) begin
        grid_info_player_bullets_V_we0 = 1'b1;
    end else begin
        grid_info_player_bullets_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        player_bullet_V_address0 = zext_ln141_fu_1522_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        player_bullet_V_address0 = zext_ln83_fu_999_p1;
    end else begin
        player_bullet_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state34))) begin
        player_bullet_V_ce0 = 1'b1;
    end else begin
        player_bullet_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        player_bullet_V_ce1 = 1'b1;
    end else begin
        player_bullet_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln81_fu_969_p2 == 1'd1) & (icmp_ln78_fu_963_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        player_bullet_V_we0 = 1'b1;
    end else begin
        player_bullet_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln81_fu_969_p2 == 1'd1) & (icmp_ln78_fu_963_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        player_bullet_V_we1 = 1'b1;
    end else begin
        player_bullet_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        tile_fb_V_address0 = zext_ln295_1_fu_2343_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        tile_fb_V_address0 = grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_tile_fb_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        tile_fb_V_address0 = grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_tile_fb_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        tile_fb_V_address0 = grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_tile_fb_V_address0;
    end else begin
        tile_fb_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        tile_fb_V_address1 = zext_ln295_fu_2332_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        tile_fb_V_address1 = grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_tile_fb_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        tile_fb_V_address1 = grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_tile_fb_V_address1;
    end else begin
        tile_fb_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        tile_fb_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        tile_fb_V_ce0 = grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_tile_fb_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        tile_fb_V_ce0 = grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_tile_fb_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        tile_fb_V_ce0 = grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_tile_fb_V_ce0;
    end else begin
        tile_fb_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        tile_fb_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        tile_fb_V_ce1 = grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_tile_fb_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        tile_fb_V_ce1 = grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_tile_fb_V_ce1;
    end else begin
        tile_fb_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        tile_fb_V_d0 = grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_tile_fb_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        tile_fb_V_d0 = grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_tile_fb_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        tile_fb_V_d0 = grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_tile_fb_V_d0;
    end else begin
        tile_fb_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        tile_fb_V_we0 = grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_tile_fb_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        tile_fb_V_we0 = grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_tile_fb_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        tile_fb_V_we0 = grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_tile_fb_V_we0;
    end else begin
        tile_fb_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((vram_ARREADY == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            vram_ARADDR = zext_ln29_2_fu_912_p1;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            vram_ARADDR = zext_ln29_fu_837_p1;
        end else begin
            vram_ARADDR = 'bx;
        end
    end else begin
        vram_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((vram_ARREADY == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            vram_ARLEN = 32'd256;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            vram_ARLEN = 32'd32;
        end else begin
            vram_ARLEN = 'bx;
        end
    end else begin
        vram_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((vram_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state14)) | ((vram_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3)))) begin
        vram_ARVALID = 1'b1;
    end else begin
        vram_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state50_io) & (1'b1 == ap_CS_fsm_state50))) begin
        if ((fb1_alt == 1'd1)) begin
            vram_AWADDR = zext_ln41_1_fu_2297_p1;
        end else if ((fb1_alt == 1'd0)) begin
            vram_AWADDR = zext_ln41_3_fu_2287_p1;
        end else begin
            vram_AWADDR = 'bx;
        end
    end else begin
        vram_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state50_io) & (1'b1 == ap_CS_fsm_state50) & (fb1_alt == 1'd0)) | ((1'b0 == ap_block_state50_io) & (1'b1 == ap_CS_fsm_state50) & (fb1_alt == 1'd1)))) begin
        vram_AWVALID = 1'b1;
    end else begin
        vram_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((vram_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
        vram_BREADY = 1'b1;
    end else begin
        vram_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((vram_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state22)) | ((vram_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state11)))) begin
        vram_RREADY = 1'b1;
    end else begin
        vram_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((vram_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
        vram_WVALID = 1'b1;
    end else begin
        vram_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state3))) begin
        vram_blk_n_AR = m_axi_vram_ARREADY;
    end else begin
        vram_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state50) & (fb1_alt == 1'd0)) | ((1'b1 == ap_CS_fsm_state50) & (fb1_alt == 1'd1)))) begin
        vram_blk_n_AW = m_axi_vram_AWREADY;
    end else begin
        vram_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        vram_blk_n_B = m_axi_vram_BVALID;
    end else begin
        vram_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state11))) begin
        vram_blk_n_R = m_axi_vram_RVALID;
    end else begin
        vram_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        vram_blk_n_W = m_axi_vram_WREADY;
    end else begin
        vram_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln40_fu_807_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((vram_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((icmp_ln42_fu_848_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((vram_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state13 : begin
            if (((icmp_ln72_fu_882_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((vram_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln74_fu_923_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((vram_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln95_fu_1028_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((icmp_ln99_fu_1058_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln103_fu_1088_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            if (((tmp_fu_1110_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_CS_fsm_state29) & ((icmp_ln113_fu_1273_p2 == 1'd1) | (tmp_reg_2497 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((icmp_ln114_fu_1325_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state32 : begin
            if (((icmp_ln130_fu_1446_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            if (((icmp_ln135_fu_1476_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            if (((icmp_ln139_fu_1506_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state35 : begin
            if (((tmp_34_fu_1542_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if (((1'b1 == ap_CS_fsm_state37) & ((icmp_ln150_fu_1709_p2 == 1'd1) | (tmp_34_reg_2634 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((icmp_ln151_fu_1761_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state40 : begin
            if (((icmp_ln166_fu_1927_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state41 : begin
            if (((grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            if (((grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if (((grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            if (((icmp_ln284_fu_2170_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            if (((1'b0 == ap_block_state50_io) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state51 : begin
            if (((icmp_ln292_fu_2307_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            if (((vram_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            if (((vram_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln103_fu_1094_p2 = (i_4_fu_334 + 11'd1);

assign add_ln113_fu_1279_p2 = (k_reg_663 + 4'd1);

assign add_ln114_fu_1331_p2 = (l_reg_674 + 4'd1);

assign add_ln119_fu_1396_p2 = (sub_ln116_fu_1357_p2 + zext_ln114_reg_2534);

assign add_ln120_fu_1425_p2 = (shl_ln2_fu_1418_p3 + zext_ln120_fu_1414_p1);

assign add_ln121_fu_1436_p2 = (bucket_q0 + 5'd1);

assign add_ln130_fu_1452_p2 = (i_5_fu_338 + 8'd1);

assign add_ln135_fu_1482_p2 = (i_6_fu_342 + 11'd1);

assign add_ln139_fu_1512_p2 = (i_7_fu_346 + 9'd1);

assign add_ln148_fu_1625_p2 = (select_ln143_fu_1597_p3 + zext_ln628_fu_1608_p1);

assign add_ln149_fu_1631_p2 = (zext_ln42_fu_1593_p1 + zext_ln628_1_fu_1621_p1);

assign add_ln150_fu_1715_p2 = (k_3_reg_685 + 4'd1);

assign add_ln151_fu_1767_p2 = (l_1_reg_696 + 4'd1);

assign add_ln156_fu_1832_p2 = (sub_ln153_fu_1793_p2 + zext_ln151_reg_2671);

assign add_ln157_fu_1873_p2 = (shl_ln5_fu_1866_p3 + zext_ln157_fu_1862_p1);

assign add_ln158_fu_1884_p2 = (trunc_ln156_fu_1842_p1 + 4'd1);

assign add_ln166_1_fu_1956_p2 = (i_8_fu_354 + 4'd1);

assign add_ln166_fu_1933_p2 = (indvar_flatten26_fu_358 + 8'd1);

assign add_ln169_fu_2226_p2 = (select_ln166_reg_2714 + 4'd1);

assign add_ln1_fu_943_p3 = {{trunc_ln73_reg_2413}, {trunc_ln77_fu_939_p1}};

assign add_ln284_fu_2176_p2 = (k_4_reg_707 + 6'd1);

assign add_ln289_fu_2190_p2 = (zext_ln289_fu_2186_p1 + zext_ln166_reg_2846);

assign add_ln292_fu_2313_p2 = (l_2_reg_718 + 5'd1);

assign add_ln40_fu_813_p2 = (i_fu_294 + 8'd1);

assign add_ln41_1_fu_2255_p2 = ($signed(zext_ln41_2_fu_2251_p1) + $signed(25'd18006016));

assign add_ln41_2_fu_2161_p2 = (tmp_19_reg_2809 + 9'd32);

assign add_ln41_3_fu_2211_p2 = (shl_ln6_fu_2195_p3 + zext_ln284_reg_2851);

assign add_ln41_4_fu_2220_p2 = (zext_ln41_fu_2216_p1 + shl_ln289_1_fu_2203_p3);

assign add_ln41_fu_2271_p2 = ($signed(zext_ln41_2_fu_2251_p1) + $signed(25'd20463616));

assign add_ln42_fu_854_p2 = (j_reg_640 + 6'd1);

assign add_ln72_fu_888_p2 = (i_1_fu_322 + 3'd1);

assign add_ln74_fu_929_p2 = (j_1_reg_651 + 9'd1);

assign add_ln8_fu_2323_p4 = {{{trunc_ln289_reg_2864}, {trunc_ln295_fu_2319_p1}}, {1'd0}};

assign add_ln95_fu_1034_p2 = (i_2_fu_326 + 8'd1);

assign add_ln99_fu_1064_p2 = (i_3_fu_330 + 12'd1);

assign add_ln_fu_868_p3 = {{trunc_ln41_reg_2374}, {trunc_ln45_reg_2400}};

assign and_ln117_1_fu_1391_p2 = (and_ln117_reg_2539 & and_ln117_2_fu_1385_p2);

assign and_ln117_2_fu_1385_p2 = (xor_ln117_fu_1368_p2 & xor_ln117_1_fu_1379_p2);

assign and_ln117_fu_1311_p2 = (rev87_fu_1301_p2 & rev85_fu_1290_p2);

assign and_ln154_1_fu_1827_p2 = (and_ln154_reg_2676 & and_ln154_2_fu_1821_p2);

assign and_ln154_2_fu_1821_p2 = (xor_ln154_fu_1804_p2 & xor_ln154_1_fu_1815_p2);

assign and_ln154_fu_1747_p2 = (rev95_fu_1737_p2 & rev93_fu_1726_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state50_io = (((vram_AWREADY == 1'b0) & (fb1_alt == 1'd0)) | ((vram_AWREADY == 1'b0) & (fb1_alt == 1'd1)));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_59_fu_1210_p1 = tmp_b_V_reg_2486[17:0];

assign empty_65_fu_1646_p1 = tmp_b_V_1_reg_2623[17:0];

assign empty_68_fu_1921_p2 = (p_shl_fu_1901_p3 - p_shl64_cast_fu_1917_p1);

assign empty_75_fu_2008_p2 = (j_2_cast_fu_2004_p1 + select_ln166_2_fu_1996_p3);

assign empty_76_fu_2026_p2 = (tmp_20_fu_2014_p3 | 12'd1);

assign empty_77_fu_2045_p2 = (tmp_20_reg_2736 | 12'd2);

assign empty_78_fu_2055_p2 = (tmp_20_reg_2736 | 12'd3);

assign empty_79_fu_2101_p2 = (tmp_22_fu_2089_p3 | 11'd1);

assign enemy_bullet_V_address1 = zext_ln79_fu_1009_p1;

assign enemy_bullet_V_d0 = {{reg_793[63:32]}};

assign enemy_bullet_V_d1 = reg_793[31:0];

assign grid_info_player_bullets_V_address1 = p_cast239_fu_2096_p1;

assign grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_ap_start = grp_render_2d_Pipeline_clear_tile_y_clear_tile_x_fu_729_ap_start_reg;

assign grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_ap_start = grp_render_2d_Pipeline_render_enemy_bullets_render_enemy_bullets_x_fu_734_ap_start_reg;

assign grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_ap_start = grp_render_2d_Pipeline_render_player_bullets_render_player_bullets_x_fu_752_ap_start_reg;

assign icmp_ln103_fu_1088_p2 = ((i_4_fu_334 == 11'd1536) ? 1'b1 : 1'b0);

assign icmp_ln113_fu_1273_p2 = ((k_reg_663 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln114_fu_1325_p2 = ((l_reg_674 == 4'd14) ? 1'b1 : 1'b0);

assign icmp_ln117_1_fu_1374_p2 = ((trunc_ln113_1_reg_2511 < zext_ln114_1_fu_1321_p1) ? 1'b1 : 1'b0);

assign icmp_ln117_fu_1363_p2 = ((l_reg_674 < trunc_ln5_reg_2506) ? 1'b1 : 1'b0);

assign icmp_ln130_fu_1446_p2 = ((i_5_fu_338 == 8'd168) ? 1'b1 : 1'b0);

assign icmp_ln135_fu_1476_p2 = ((i_6_fu_342 == 11'd1344) ? 1'b1 : 1'b0);

assign icmp_ln139_fu_1506_p2 = ((i_7_fu_346 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln150_fu_1709_p2 = ((k_3_reg_685 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln151_fu_1761_p2 = ((l_1_reg_696 == 4'd14) ? 1'b1 : 1'b0);

assign icmp_ln154_1_fu_1810_p2 = ((trunc_ln150_1_reg_2648 < zext_ln151_1_fu_1757_p1) ? 1'b1 : 1'b0);

assign icmp_ln154_fu_1799_p2 = ((l_1_reg_696 < trunc_ln7_reg_2643) ? 1'b1 : 1'b0);

assign icmp_ln156_fu_1856_p2 = ((tmp_44_fu_1846_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln166_fu_1927_p2 = ((indvar_flatten26_fu_358 == 8'd168) ? 1'b1 : 1'b0);

assign icmp_ln169_fu_1942_p2 = ((j_2_fu_350 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln284_fu_2170_p2 = ((k_4_reg_707 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln292_fu_2307_p2 = ((l_2_reg_718 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln40_fu_807_p2 = ((i_fu_294 == 8'd128) ? 1'b1 : 1'b0);

assign icmp_ln42_1_fu_1559_p2 = ((type_V_fu_1550_p4 == 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln42_2_fu_1565_p2 = ((type_V_fu_1550_p4 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_848_p2 = ((j_reg_640 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln72_fu_882_p2 = ((i_1_fu_322 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln74_fu_923_p2 = ((j_1_reg_651 == 9'd256) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_963_p2 = ((add_ln1_fu_943_p3 < 10'd768) ? 1'b1 : 1'b0);

assign icmp_ln81_fu_969_p2 = ((add_ln1_fu_943_p3 < 10'd896) ? 1'b1 : 1'b0);

assign icmp_ln95_fu_1028_p2 = ((i_2_fu_326 == 8'd168) ? 1'b1 : 1'b0);

assign icmp_ln99_fu_1058_p2 = ((i_3_fu_330 == 12'd2688) ? 1'b1 : 1'b0);

assign info_height_fu_1585_p3 = ((or_ln42_fu_1579_p2[0:0] == 1'b1) ? select_ln42_fu_1571_p3 : 5'd16);

assign info_width_fu_1127_p17 = {{tmp_b_V_reg_2486[30:27]}};

assign j_2_cast_fu_2004_p1 = select_ln166_fu_1948_p3;

assign or4_i1_fu_1649_p5 = {{{{{{1'd0}, {tmp_s_fu_1637_p4}}}, {9'd0}}}, {empty_65_fu_1646_p1}};

assign or4_i_fu_1213_p5 = {{{{{{1'd0}, {tmp_5_fu_1201_p4}}}, {9'd0}}}, {empty_59_fu_1210_p1}};

assign or6_i2017_fu_1661_p2 = (or4_i1_fu_1649_p5 | 32'd2147483648);

assign or6_i_fu_1225_p2 = (or4_i_fu_1213_p5 | 32'd2147483648);

assign or_ln166_fu_2152_p2 = (shl_ln265_2_mid2_reg_2802 | 9'd16);

assign or_ln295_fu_2337_p2 = (10'd1 | add_ln8_fu_2323_p4);

assign or_ln42_fu_1579_p2 = (icmp_ln42_2_fu_1565_p2 | icmp_ln42_1_fu_1559_p2);

assign or_ln80_fu_1014_p2 = (shl_ln_fu_954_p4 | 11'd1);

assign or_ln83_fu_993_p2 = (trunc_ln4_fu_980_p3 | 8'd1);

assign p_Result_1_fu_1168_p4 = {{tmp_b_V_reg_2486[17:9]}};

assign p_Result_2_fu_1605_p1 = tmp_b_V_1_reg_2623[8:0];

assign p_Result_3_fu_1612_p4 = {{tmp_b_V_1_reg_2623[17:9]}};

assign p_Result_s_fu_1165_p1 = tmp_b_V_reg_2486[8:0];

assign p_cast234_fu_2021_p1 = tmp_20_fu_2014_p3;

assign p_cast235_fu_2032_p1 = empty_76_fu_2026_p2;

assign p_cast236_fu_2050_p1 = empty_77_fu_2045_p2;

assign p_cast237_fu_2060_p1 = empty_78_fu_2055_p2;

assign p_cast239_fu_2096_p1 = tmp_22_fu_2089_p3;

assign p_cast240_fu_2107_p1 = empty_79_fu_2101_p2;

assign p_mid124_fu_1990_p2 = (p_shl63_mid1_fu_1970_p3 - p_shl64_cast_mid1_fu_1986_p1);

assign p_shl1_fu_1909_p3 = {{i_8_fu_354}, {2'd0}};

assign p_shl63_mid1_fu_1970_p3 = {{add_ln166_1_fu_1956_p2}, {4'd0}};

assign p_shl64_cast_fu_1917_p1 = p_shl1_fu_1909_p3;

assign p_shl64_cast_mid1_fu_1986_p1 = p_shl64_mid1_fu_1978_p3;

assign p_shl64_mid1_fu_1978_p3 = {{add_ln166_1_fu_1956_p2}, {2'd0}};

assign p_shl_fu_1901_p3 = {{i_8_fu_354}, {4'd0}};

assign player_bullet_V_address1 = zext_ln82_fu_988_p1;

assign player_bullet_V_d0 = {{reg_793[63:32]}};

assign player_bullet_V_d1 = reg_793[31:0];

assign ret_V_17_fu_1195_p2 = (zext_ln186_1_fu_1181_p1 + zext_ln186_2_fu_1191_p1);

assign ret_V_fu_1185_p2 = (zext_ln186_1_fu_1181_p1 + zext_ln186_fu_1177_p1);

assign rev85_fu_1290_p2 = (ult_fu_1285_p2 ^ 1'd1);

assign rev87_fu_1301_p2 = (ult86_fu_1296_p2 ^ 1'd1);

assign rev93_fu_1726_p2 = (ult92_fu_1721_p2 ^ 1'd1);

assign rev95_fu_1737_p2 = (ult94_fu_1732_p2 ^ 1'd1);

assign select_ln143_fu_1597_p3 = ((or_ln42_fu_1579_p2[0:0] == 1'b1) ? 10'd64 : 10'd16);

assign select_ln166_1_fu_1962_p3 = ((icmp_ln169_fu_1942_p2[0:0] == 1'b1) ? add_ln166_1_fu_1956_p2 : i_8_fu_354);

assign select_ln166_2_fu_1996_p3 = ((icmp_ln169_fu_1942_p2[0:0] == 1'b1) ? p_mid124_fu_1990_p2 : empty_68_fu_1921_p2);

assign select_ln166_fu_1948_p3 = ((icmp_ln169_fu_1942_p2[0:0] == 1'b1) ? 4'd0 : j_2_fu_350);

assign select_ln42_fu_1571_p3 = ((icmp_ln42_2_fu_1565_p2[0:0] == 1'b1) ? 5'd20 : 5'd12);

assign shl_ln116_1_fu_1345_p3 = {{l_reg_674}, {2'd0}};

assign shl_ln153_1_fu_1781_p3 = {{l_1_reg_696}, {2'd0}};

assign shl_ln1_fu_1337_p3 = {{l_reg_674}, {4'd0}};

assign shl_ln265_2_mid2_fu_2073_p3 = {{select_ln166_1_reg_2722}, {5'd0}};

assign shl_ln289_1_fu_2203_p3 = {{add_ln289_fu_2190_p2}, {9'd0}};

assign shl_ln2_fu_1418_p3 = {{add_ln119_reg_2556}, {4'd0}};

assign shl_ln3_fu_1773_p3 = {{l_1_reg_696}, {4'd0}};

assign shl_ln41_1_fu_2244_p3 = {{add_ln41_4_reg_2869}, {2'd0}};

assign shl_ln5_fu_1866_p3 = {{add_ln156_reg_2693}, {3'd0}};

assign shl_ln6_fu_2195_p3 = {{add_ln289_fu_2190_p2}, {7'd0}};

assign shl_ln_fu_954_p4 = {{{trunc_ln73_reg_2413}, {trunc_ln77_fu_939_p1}}, {1'd0}};

assign sub_ln116_fu_1357_p2 = (shl_ln1_fu_1337_p3 - zext_ln116_fu_1353_p1);

assign sub_ln153_fu_1793_p2 = (shl_ln3_fu_1773_p3 - zext_ln153_fu_1789_p1);

assign tmp_19_fu_2081_p3 = {{select_ln166_reg_2714}, {5'd0}};

assign tmp_20_fu_2014_p3 = {{empty_75_reg_2730}, {4'd0}};

assign tmp_22_fu_2089_p3 = {{empty_75_reg_2730}, {3'd0}};

assign tmp_34_fu_1542_p3 = player_bullet_V_q0[32'd31];

assign tmp_35_fu_1406_p3 = bucket_q0[32'd4];

assign tmp_42_fu_2117_p3 = grid_info_player_bullets_V_q1[32'd31];

assign tmp_43_fu_2130_p3 = grid_info_player_bullets_V_q0[32'd31];

assign tmp_44_fu_1846_p4 = {{bucket_q0[4:3]}};

assign tmp_5_fu_1201_p4 = {{tmp_b_V_reg_2486[30:27]}};

assign tmp_fu_1110_p3 = enemy_bullet_V_q0[32'd31];

assign tmp_s_fu_1637_p4 = {{tmp_b_V_1_reg_2623[30:27]}};

assign trunc_ln141_fu_1518_p1 = i_7_fu_346[7:0];

assign trunc_ln156_fu_1842_p1 = bucket_q0[3:0];

assign trunc_ln289_fu_2182_p1 = k_4_reg_707[4:0];

assign trunc_ln295_fu_2319_p1 = l_2_reg_718[3:0];

assign trunc_ln41_fu_819_p1 = i_fu_294[6:0];

assign trunc_ln45_fu_860_p1 = j_reg_640[4:0];

assign trunc_ln4_fu_980_p3 = {{trunc_ln79_fu_950_p1}, {1'd0}};

assign trunc_ln628_4_fu_2037_p1 = grid_info_enemy_bullets_V_q1[30:0];

assign trunc_ln628_5_fu_2041_p1 = grid_info_enemy_bullets_V_q0[30:0];

assign trunc_ln628_6_fu_2065_p1 = grid_info_enemy_bullets_V_q0[30:0];

assign trunc_ln628_7_fu_2069_p1 = grid_info_enemy_bullets_V_q1[30:0];

assign trunc_ln628_8_fu_2112_p1 = grid_info_player_bullets_V_q1[30:0];

assign trunc_ln628_9_fu_2125_p1 = grid_info_player_bullets_V_q0[30:0];

assign trunc_ln73_fu_894_p1 = i_1_fu_322[1:0];

assign trunc_ln77_fu_939_p1 = j_1_reg_651[7:0];

assign trunc_ln79_fu_950_p1 = j_1_reg_651[6:0];

assign type_V_fu_1550_p4 = {{tmp_b_V_1_reg_2623[30:27]}};

assign ult86_fu_1296_p2 = ((trunc_ln113_2_reg_2516 < zext_ln113_fu_1269_p1) ? 1'b1 : 1'b0);

assign ult92_fu_1721_p2 = ((k_3_reg_685 < trunc_ln150_3_reg_2658) ? 1'b1 : 1'b0);

assign ult94_fu_1732_p2 = ((trunc_ln150_2_reg_2653 < zext_ln150_fu_1705_p1) ? 1'b1 : 1'b0);

assign ult_fu_1285_p2 = ((k_reg_663 < trunc_ln113_3_reg_2521) ? 1'b1 : 1'b0);

assign vram_WDATA = {{tile_fb_V_load_1_reg_2907}, {tile_fb_V_load_reg_2902}};

assign xor_ln117_1_fu_1379_p2 = (icmp_ln117_1_fu_1374_p2 ^ 1'd1);

assign xor_ln117_fu_1368_p2 = (icmp_ln117_fu_1363_p2 ^ 1'd1);

assign xor_ln154_1_fu_1815_p2 = (icmp_ln154_1_fu_1810_p2 ^ 1'd1);

assign xor_ln154_fu_1804_p2 = (icmp_ln154_fu_1799_p2 ^ 1'd1);

assign xor_ln628_1_fu_2145_p2 = (tmp_43_fu_2130_p3 ^ 1'd1);

assign xor_ln628_fu_2138_p2 = (tmp_42_fu_2117_p3 ^ 1'd1);

assign zext_ln101_fu_1070_p1 = i_3_fu_330;

assign zext_ln105_fu_1100_p1 = i_4_fu_334;

assign zext_ln113_fu_1269_p1 = k_reg_663;

assign zext_ln114_1_fu_1321_p1 = l_reg_674;

assign zext_ln114_fu_1307_p1 = k_reg_663;

assign zext_ln116_fu_1353_p1 = shl_ln116_1_fu_1345_p3;

assign zext_ln119_fu_1401_p1 = add_ln119_fu_1396_p2;

assign zext_ln120_1_fu_1431_p1 = add_ln120_fu_1425_p2;

assign zext_ln120_fu_1414_p1 = bucket_q0;

assign zext_ln132_fu_1458_p1 = i_5_fu_338;

assign zext_ln137_fu_1488_p1 = i_6_fu_342;

assign zext_ln141_fu_1522_p1 = trunc_ln141_fu_1518_p1;

assign zext_ln150_fu_1705_p1 = k_3_reg_685;

assign zext_ln151_1_fu_1757_p1 = l_1_reg_696;

assign zext_ln151_fu_1743_p1 = k_3_reg_685;

assign zext_ln153_fu_1789_p1 = shl_ln153_1_fu_1781_p3;

assign zext_ln156_fu_1837_p1 = add_ln156_fu_1832_p2;

assign zext_ln157_1_fu_1879_p1 = add_ln157_fu_1873_p2;

assign zext_ln157_fu_1862_p1 = bucket_q0;

assign zext_ln158_fu_1890_p1 = add_ln158_fu_1884_p2;

assign zext_ln166_fu_2157_p1 = or_ln166_fu_2152_p2;

assign zext_ln186_1_fu_1181_p1 = info_width_fu_1127_p18;

assign zext_ln186_2_fu_1191_p1 = p_Result_1_fu_1168_p4;

assign zext_ln186_fu_1177_p1 = p_Result_s_fu_1165_p1;

assign zext_ln284_fu_2166_p1 = add_ln41_2_fu_2161_p2;

assign zext_ln289_fu_2186_p1 = trunc_ln289_fu_2182_p1;

assign zext_ln295_1_fu_2343_p1 = or_ln295_fu_2337_p2;

assign zext_ln295_fu_2332_p1 = add_ln8_fu_2323_p4;

assign zext_ln29_1_fu_903_p4 = {{{{11'd1032}, {trunc_ln73_reg_2413}}}, {8'd0}};

assign zext_ln29_2_fu_912_p1 = zext_ln29_1_fu_903_p4;

assign zext_ln29_fu_837_p1 = zext_ln_fu_828_p4;

assign zext_ln41_1_fu_2297_p1 = lshr_ln_reg_2879;

assign zext_ln41_2_fu_2251_p1 = shl_ln41_1_fu_2244_p3;

assign zext_ln41_3_fu_2287_p1 = lshr_ln41_1_reg_2874;

assign zext_ln41_fu_2216_p1 = add_ln41_3_fu_2211_p2;

assign zext_ln42_fu_1593_p1 = info_height_fu_1585_p3;

assign zext_ln45_fu_874_p1 = add_ln_fu_868_p3;

assign zext_ln628_1_fu_1621_p1 = p_Result_3_fu_1612_p4;

assign zext_ln628_fu_1608_p1 = p_Result_2_fu_1605_p1;

assign zext_ln79_fu_1009_p1 = shl_ln_fu_954_p4;

assign zext_ln80_fu_1020_p1 = or_ln80_fu_1014_p2;

assign zext_ln82_fu_988_p1 = trunc_ln4_fu_980_p3;

assign zext_ln83_fu_999_p1 = or_ln83_fu_993_p2;

assign zext_ln97_fu_1040_p1 = i_2_fu_326;

assign zext_ln_fu_828_p4 = {{{{8'd128}, {trunc_ln41_reg_2374}}}, {6'd0}};

always @ (posedge ap_clk) begin
    or6_i_reg_2501[26:18] <= 9'b000000000;
    or6_i_reg_2501[31] <= 1'b1;
    zext_ln114_reg_2534[7:4] <= 4'b0000;
    or6_i2017_reg_2638[26:18] <= 9'b000000000;
    or6_i2017_reg_2638[31] <= 1'b1;
    zext_ln151_reg_2671[7:4] <= 4'b0000;
    tmp_20_reg_2736[3:0] <= 4'b0000;
    shl_ln265_2_mid2_reg_2802[4:0] <= 5'b00000;
    tmp_19_reg_2809[4:0] <= 5'b00000;
    zext_ln166_reg_2846[4:0] <= 5'b10000;
    zext_ln166_reg_2846[9] <= 1'b0;
    zext_ln284_reg_2851[4:0] <= 5'b00000;
    zext_ln284_reg_2851[16:9] <= 8'b00000000;
    add_ln41_4_reg_2869[4:0] <= 5'b00000;
end

endmodule //render_2d
