// Seed: 4059666469
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  assign module_2.id_2 = 0;
  input wire id_1;
  logic id_4 = -1, id_5;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input wor id_2,
    input tri0 id_3,
    output tri0 id_4,
    input wand id_5,
    output tri1 id_6,
    input tri1 id_7,
    output wand id_8,
    input wor id_9,
    input tri0 id_10
);
  time id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
endmodule
program module_2 (
    output wire id_0,
    input supply1 id_1,
    output logic id_2
);
  always id_2 = (id_1 || -1'd0 + -1);
  logic id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endprogram
