Timing Report Max Delay Analysis

SmartTime Version 
Microsemi Corporation - Microsemi Libero Software Release  (Version 12.700.0.21)
Date: Mon Sep 23 18:44:01 2019


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Operating Conditions: slow_lv_ht
Scenario for Timing Analysis: timing_analysis


-----------------------------------------------------
SUMMARY

Clock Domain:               CCC_0_0/CCC_0_0/pll_inst_0/OUT0
Period (ns):                5.957
Frequency (MHz):            167.870
Required Period (ns):       9.000
Required Frequency (MHz):   111.111
External Setup (ns):        0.862
Max Clock-To-Out (ns):      9.574

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT1
Period (ns):                3.425
Frequency (MHz):            291.971
Required Period (ns):       6.000
Required Frequency (MHz):   166.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      16.051

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT2
Period (ns):                1.250
Frequency (MHz):            800.000
Required Period (ns):       1.500
Required Frequency (MHz):   666.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q
Period (ns):                10.000
Frequency (MHz):            100.000
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q
Period (ns):                10.000
Frequency (MHz):            100.000
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q
Period (ns):                0.428
Frequency (MHz):            2336.449
Required Period (ns):       N/A
Required Frequency (MHz):   N/A
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               REF_CLK_0
Period (ns):                2.000
Frequency (MHz):            500.000
Required Period (ns):       20.000
Required Frequency (MHz):   50.000
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               TCK
Period (ns):                27.146
Frequency (MHz):            36.838
Required Period (ns):       33.330
Required Frequency (MHz):   30.003
External Setup (ns):        8.953
Max Clock-To-Out (ns):      7.271

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT0
Period (ns):                N/A
Frequency (MHz):            N/A
Required Period (ns):       1.500
Required Frequency (MHz):   666.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

Clock Domain:               DDR3_0_0/CCC_0/pll_inst_0/OUT3
Period (ns):                1.250
Frequency (MHz):            800.000
Required Period (ns):       1.500
Required Frequency (MHz):   666.667
External Setup (ns):        N/A
Max Clock-To-Out (ns):      N/A

                            Input to Output
Max Delay (ns):             N/A

END SUMMARY
-----------------------------------------------------

Clock Domain CCC_0_0/CCC_0_0/pll_inst_0/OUT0

SET Register to Register

Path 1
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[15]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              5.900
  Slack (ns):              3.043
  Arrival (ns):            9.058
  Required (ns):          12.101
  Setup (ns):              0.000
  Minimum Period (ns):     5.957

Path 2
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[15]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              5.901
  Slack (ns):              3.043
  Arrival (ns):            9.059
  Required (ns):          12.102
  Setup (ns):              0.000
  Minimum Period (ns):     5.957

Path 3
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  Delay (ns):              5.870
  Slack (ns):              3.066
  Arrival (ns):            9.035
  Required (ns):          12.101
  Setup (ns):              0.000
  Minimum Period (ns):     5.934

Path 4
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[2]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[63]:D
  Delay (ns):              5.871
  Slack (ns):              3.066
  Arrival (ns):            9.036
  Required (ns):          12.102
  Setup (ns):              0.000
  Minimum Period (ns):     5.934

Path 5
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[15]:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[62]:D
  Delay (ns):              5.868
  Slack (ns):              3.079
  Arrival (ns):            9.026
  Required (ns):          12.105
  Setup (ns):              0.000
  Minimum Period (ns):     5.921


Expanded Path 1
  From: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[15]:CLK
  To: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
  data required time                                 12.101
  data arrival time                          -        9.058
  slack                                               3.043
  ________________________________________________________
  Data arrival time calculation
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.384          Clock generation
  1.384                        
               +     0.158          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  1.542                        CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.151          cell: ADLIB:ICB_CLKINT
  1.693                        CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.381          net: CCC_0_0/CCC_0_0/clkint_0_NET
  2.074                        CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.147          cell: ADLIB:GB
  2.221                        CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.375          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  2.596                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  2.648                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1:Y (f)
               +     0.510          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1
  3.158                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[15]:CLK (r)
               +     0.175          cell: ADLIB:SLE
  3.333                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[15]:Q (r)
               +     0.643          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[15]
  3.976                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/CFG_30:A (r)
               +     0.066          cell: ADLIB:CFG4_IP_ABCD
  4.042                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/CFG_30:Y (r)
               +     0.020          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/A_net[15]
  4.062                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:A[15] (r)
               +     2.135          cell: ADLIB:MACC_IP
  6.197                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_0_0/MACC_PHYS_INST/INST_MACC_IP:CDOUT[21] (r)
               +     0.006          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0_cas[21]
  6.203                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0/MACC_PHYS_INST/INST_MACC_IP:CDIN[21] (r)
               +     1.526          cell: ADLIB:MACC_IP
  7.729                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/WideMult_1_0/MACC_PHYS_INST/INST_MACC_IP:P[14] (r)
               +     0.393          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_122[31]
  8.122                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_31:A (r)
               +     0.046          cell: ADLIB:ARI1_CC
  8.168                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_31:P (f)
               +     0.014          net: NET_CC_CONFIG5820
  8.182                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_2:P[7] (f)
               +     0.257          cell: ADLIB:CC_CONFIG
  8.439                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_2:CO (f)
               +     0.016          net: CI_TO_CO5694
  8.455                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_3:CI (f)
               +     0.174          cell: ADLIB:CC_CONFIG
  8.629                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_0_CC_3:CC[8] (r)
               +     0.000          net: NET_CC_CONFIG5875
  8.629                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_44:CC (r)
               +     0.055          cell: ADLIB:ARI1_CC
  8.684                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123_0_cry_44:S (r)
               +     0.304          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/_T_123[44]
  8.988                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_12_0_iv[61]:D (r)
               +     0.048          cell: ADLIB:CFG4
  9.036                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_12_0_iv[61]:Y (r)
               +     0.022          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder_12[61]
  9.058                        MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D (r)
                                    
  9.058                        data arrival time
  ________________________________________________________
  Data required time calculation
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.254          Clock generation
  10.254                       
               +     0.144          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  10.398                       CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.131          cell: ADLIB:ICB_CLKINT
  10.529                       CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.347          net: CCC_0_0/CCC_0_0/clkint_0_NET
  10.876                       CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.133          cell: ADLIB:GB
  11.009                       CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.337          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  11.346                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1:A (r)
               +     0.047          cell: ADLIB:RGB
  11.393                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1:Y (f)
               +     0.453          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1
  11.846                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:CLK (r)
               +     0.255          
  12.101                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  12.101                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/tile/core/div/remainder[61]:D
                                    
  12.101                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: SPISDI
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[0]:D
  Delay (ns):              3.705
  Arrival (ns):            3.705
  Setup (ns):              0.000
  External Setup (ns):     0.862

Path 2
  From: SPISDI
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0]:D
  Delay (ns):              3.448
  Arrival (ns):            3.448
  Setup (ns):              0.000
  External Setup (ns):     0.607

Path 3
  From: RX
  To:   UART_apb_0/UART_apb_0/uUART/make_RX/samples[2]:D
  Delay (ns):              3.361
  Arrival (ns):            3.361
  Setup (ns):              0.000
  External Setup (ns):     0.527

Path 4
  From: SPISDI
  To:   SPI_Controller_0/SPI_Controller_0/USPI/UCC/data_rx_q1:D
  Delay (ns):              3.347
  Arrival (ns):            3.347
  Setup (ns):              0.000
  External Setup (ns):     0.506


Expanded Path 1
  From: SPISDI
  To: SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[0]:D
  data required time                                    N/C
  data arrival time                          -        3.705
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        SPISDI (f)
               +     0.000          net: SPISDI
  0.000                        SPISDI_ibuf/U_IOPAD:PAD (f)
               +     0.731          cell: ADLIB:IOPAD_IN
  0.731                        SPISDI_ibuf/U_IOPAD:Y (f)
               +     0.000          net: SPISDI_ibuf/YIN
  0.731                        SPISDI_ibuf/U_IOIN:YIN (f)
               +     0.338          cell: ADLIB:IOIN_IB_E
  1.069                        SPISDI_ibuf/U_IOIN:Y (f)
               +     2.276          net: SPISDI_c
  3.345                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_di_mux:B (f)
               +     0.078          cell: ADLIB:CFG3
  3.423                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_di_mux:Y (f)
               +     0.282          net: SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_di_mux_Z
  3.705                        SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[0]:D (f)
                                    
  3.705                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.254          Clock generation
  N/C                          
               +     0.144          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.131          cell: ADLIB:ICB_CLKINT
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.347          net: CCC_0_0/CCC_0_0/clkint_0_NET
  N/C                          CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.133          cell: ADLIB:GB
  N/C                          CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.321          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB14:A (r)
               +     0.047          cell: ADLIB:RGB
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB14:Y (f)
               +     0.466          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB14_rgb_net_1
  N/C                          SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[0]:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[0]:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK
  To:   GPIO_OUT[3]
  Delay (ns):              6.419
  Arrival (ns):            9.574
  Clock to Out (ns):       9.574

Path 2
  From: COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK
  To:   GPIO_OUT[2]
  Delay (ns):              6.375
  Arrival (ns):            9.530
  Clock to Out (ns):       9.530

Path 3
  From: COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK
  To:   GPIO_OUT[1]
  Delay (ns):              6.370
  Arrival (ns):            9.525
  Clock to Out (ns):       9.525

Path 4
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_direct:CLK
  To:   SPISDO
  Delay (ns):              6.163
  Arrival (ns):            9.288
  Clock to Out (ns):       9.288

Path 5
  From: SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_ssel_pos:CLK
  To:   SPISS
  Delay (ns):              6.150
  Arrival (ns):            9.281
  Clock to Out (ns):       9.281


Expanded Path 1
  From: COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK
  To: GPIO_OUT[3]
  data required time                                    N/C
  data arrival time                          -        9.574
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.384          Clock generation
  1.384                        
               +     0.158          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  1.542                        CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.151          cell: ADLIB:ICB_CLKINT
  1.693                        CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.381          net: CCC_0_0/CCC_0_0/clkint_0_NET
  2.074                        CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.147          cell: ADLIB:GB
  2.221                        CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.365          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  2.586                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB15:A (r)
               +     0.052          cell: ADLIB:RGB
  2.638                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB15:Y (f)
               +     0.517          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB15_rgb_net_1
  3.155                        COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK (r)
               +     0.166          cell: ADLIB:SLE
  3.321                        COREGPIO_0_0/COREGPIO_0_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:Q (f)
               +     3.301          net: GPIO_OUT_c[3]
  6.622                        GPIO_OUT_obuf[3]/U_IOTRI:D (f)
               +     0.918          cell: ADLIB:IOTRI_OB_EB
  7.540                        GPIO_OUT_obuf[3]/U_IOTRI:DOUT (f)
               +     0.000          net: GPIO_OUT_obuf[3]/DOUT
  7.540                        GPIO_OUT_obuf[3]/U_IOPAD:D (f)
               +     2.034          cell: ADLIB:IOPAD_TRI
  9.574                        GPIO_OUT_obuf[3]/U_IOPAD:PAD (f)
               +     0.000          net: GPIO_OUT[3]
  9.574                        GPIO_OUT[3] (f)
                                    
  9.574                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.254          Clock generation
  N/C                          
                                    
  N/C                          GPIO_OUT[3] (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[12]:ALn
  Delay (ns):              3.537
  Slack (ns):              5.207
  Arrival (ns):            6.687
  Required (ns):          11.894
  Recovery (ns):           0.183
  Minimum Period (ns):     3.793
  Skew (ns):               0.073

Path 2
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[10]:ALn
  Delay (ns):              3.537
  Slack (ns):              5.207
  Arrival (ns):            6.687
  Required (ns):          11.894
  Recovery (ns):           0.183
  Minimum Period (ns):     3.793
  Skew (ns):               0.073

Path 3
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[12]:ALn
  Delay (ns):              3.537
  Slack (ns):              5.207
  Arrival (ns):            6.687
  Required (ns):          11.894
  Recovery (ns):           0.183
  Minimum Period (ns):     3.793
  Skew (ns):               0.073

Path 4
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[65]:ALn
  Delay (ns):              3.541
  Slack (ns):              5.207
  Arrival (ns):            6.691
  Required (ns):          11.898
  Recovery (ns):           0.183
  Minimum Period (ns):     3.793
  Skew (ns):               0.069

Path 5
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[13]:ALn
  Delay (ns):              3.536
  Slack (ns):              5.208
  Arrival (ns):            6.686
  Required (ns):          11.894
  Recovery (ns):           0.183
  Minimum Period (ns):     3.792
  Skew (ns):               0.073


Expanded Path 1
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:CLK
  To: AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[12]:ALn
  data required time                                 11.894
  data arrival time                          -        6.687
  slack                                               5.207
  ________________________________________________________
  Data arrival time calculation
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  0.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.384          Clock generation
  1.384                        
               +     0.158          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  1.542                        CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.151          cell: ADLIB:ICB_CLKINT
  1.693                        CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.381          net: CCC_0_0/CCC_0_0/clkint_0_NET
  2.074                        CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.147          cell: ADLIB:GB
  2.221                        CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.368          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  2.589                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB6:A (r)
               +     0.052          cell: ADLIB:RGB
  2.641                        CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB6:Y (f)
               +     0.509          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB6_rgb_net_1
  3.150                        AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:CLK (r)
               +     0.175          cell: ADLIB:SLE
  3.325                        AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset:Q (r)
               +     2.265          net: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_Z
  5.590                        AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26:A (r)
               +     0.115          cell: ADLIB:GB
  5.705                        AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26:Y (r)
               +     0.371          net: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0_Y
  6.076                        AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0_RGB1_RGB4:A (r)
               +     0.052          cell: ADLIB:RGB
  6.128                        AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0_RGB1_RGB4:Y (f)
               +     0.559          net: AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/sysReset_RNIS26/U0_RGB1_RGB4_rgb_net_1
  6.687                        AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[12]:ALn (r)
                                    
  6.687                        data arrival time
  ________________________________________________________
  Data required time calculation
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  9.000                        CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.254          Clock generation
  10.254                       
               +     0.144          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  10.398                       CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.131          cell: ADLIB:ICB_CLKINT
  10.529                       CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.347          net: CCC_0_0/CCC_0_0/clkint_0_NET
  10.876                       CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.133          cell: ADLIB:GB
  11.009                       CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.327          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  11.336                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB8:A (r)
               +     0.047          cell: ADLIB:RGB
  11.383                       CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB8:Y (f)
               +     0.477          net: CCC_0_0/CCC_0_0/clkint_0/U0_RGB1_RGB8_rgb_net_1
  11.860                       AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[12]:CLK (r)
               +     0.217          
  12.077                       clock reconvergence pessimism
               -     0.183          Library recovery time: ADLIB:SLE
  11.894                       AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[12]:ALn
                                    
  11.894                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

Path 1
  From: resetn
  To:   reset_syn_1_inst_0/reset_syn_3_0/dff_0:ALn
  Delay (ns):              6.760
  Arrival (ns):            6.760
  Recovery (ns):           0.170
  External Recovery (ns):   4.053

Path 2
  From: resetn
  To:   reset_syn_1_inst_0/reset_syn_3_0/dff_1:ALn
  Delay (ns):              6.760
  Arrival (ns):            6.760
  Recovery (ns):           0.170
  External Recovery (ns):   4.053


Expanded Path 1
  From: resetn
  To: reset_syn_1_inst_0/reset_syn_3_0/dff_0:ALn
  data required time                                    N/C
  data arrival time                          -        6.760
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        resetn (r)
               +     0.000          net: resetn
  0.000                        resetn_ibuf/U_IOPAD:PAD (r)
               +     0.599          cell: ADLIB:IOPAD_IN
  0.599                        resetn_ibuf/U_IOPAD:Y (r)
               +     0.000          net: resetn_ibuf/YIN
  0.599                        resetn_ibuf/U_IOIN:YIN (r)
               +     0.336          cell: ADLIB:IOIN_IB_E
  0.935                        resetn_ibuf/U_IOIN:Y (r)
               +     3.278          net: resetn_c
  4.213                        reset_syn_1_inst_0/reset_syn_3_0/un1_C:A (r)
               +     0.048          cell: ADLIB:CFG3
  4.261                        reset_syn_1_inst_0/reset_syn_3_0/un1_C:Y (r)
               +     2.499          net: reset_syn_1_inst_0/reset_syn_3_0/un1_INTERNAL_RST_arst_i
  6.760                        reset_syn_1_inst_0/reset_syn_3_0/dff_0:ALn (r)
                                    
  6.760                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0/OUT0
               +     0.000          Clock source
  N/C                          CCC_0_0/CCC_0_0/pll_inst_0:OUT0 (r)
               +     1.254          Clock generation
  N/C                          
               +     0.144          net: CCC_0_0/CCC_0_0/pll_inst_0_clkint_0
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:A (r)
               +     0.131          cell: ADLIB:ICB_CLKINT
  N/C                          CCC_0_0/CCC_0_0/clkint_0_1:Y (r)
               +     0.347          net: CCC_0_0/CCC_0_0/clkint_0_NET
  N/C                          CCC_0_0/CCC_0_0/clkint_0:A (r)
               +     0.133          cell: ADLIB:GB
  N/C                          CCC_0_0/CCC_0_0/clkint_0:Y (r)
               +     0.346          net: CCC_0_0/CCC_0_0/clkint_0/U0_Y
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1:A (r)
               +     0.047          cell: ADLIB:RGB
  N/C                          CCC_0_0/CCC_0_0/clkint_0/U0_RGB1:Y (f)
               +     0.475          net: CCC_0_0_OUT0_FABCLK_0
  N/C                          reset_syn_1_inst_0/reset_syn_3_0/dff_0:CLK (r)
               -     0.170          Library recovery time: ADLIB:SLE
  N/C                          reset_syn_1_inst_0/reset_syn_3_0/dff_0:ALn


END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET TCK to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

No Path 

END SET TCK to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to CCC_0_0/CCC_0_0/pll_inst_0/OUT0

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT1

SET Register to Register

Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/act_ack[0]:D
  Delay (ns):              3.392
  Slack (ns):              2.575
  Arrival (ns):            9.842
  Required (ns):          12.417
  Setup (ns):              0.000
  Minimum Period (ns):     3.425

Path 2
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/MSC_i_187/burst_xfer_active:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/pending_cmd:EN
  Delay (ns):              3.209
  Slack (ns):              2.576
  Arrival (ns):            9.675
  Required (ns):          12.251
  Setup (ns):              0.121
  Minimum Period (ns):     3.424

Path 3
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_225/MSC_i_226/cal_init_mr_addr_1[3]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/act_ack[0]:D
  Delay (ns):              3.332
  Slack (ns):              2.628
  Arrival (ns):            9.789
  Required (ns):          12.417
  Setup (ns):              0.000
  Minimum Period (ns):     3.372

Path 4
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/wr_ack[2]:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_w_req_delayed[2]:EN
  Delay (ns):              3.209
  Slack (ns):              2.633
  Arrival (ns):            9.684
  Required (ns):          12.317
  Setup (ns):              0.121
  Minimum Period (ns):     3.367

Path 5
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_208/rw_queued:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_183/rmw_w_req_delayed[2]:EN
  Delay (ns):              3.195
  Slack (ns):              2.647
  Arrival (ns):            9.670
  Required (ns):          12.317
  Setup (ns):              0.121
  Minimum Period (ns):     3.353


Expanded Path 1
  From: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK
  To: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/act_ack[0]:D
  data required time                                 12.417
  data arrival time                          -        9.842
  slack                                               2.575
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.395          Clock generation
  4.395                        
               +     0.204          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  4.599                        DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  4.726                        DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.589          net: DDR3_0_0/CCC_0/clkint_4_NET
  5.315                        DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.158          cell: ADLIB:GB
  5.473                        DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.383          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  5.856                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4:A (r)
               +     0.052          cell: ADLIB:RGB
  5.908                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4:Y (f)
               +     0.542          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4_rgb_net_1
  6.450                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:CLK (r)
               +     0.175          cell: ADLIB:SLE
  6.625                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/user_mr_w_req:Q (r)
               +     0.444          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_net_427
  7.069                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/em4_req_0_0_a2_2_1:C (r)
               +     0.048          cell: ADLIB:CFG4
  7.117                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/em4_req_0_0_a2_2_1:Y (r)
               +     0.734          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_net_539
  7.851                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mode_req_i_1_i_a2_1:B (r)
               +     0.129          cell: ADLIB:CFG4
  7.980                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mode_req_i_1_i_a2_1:Y (f)
               +     0.250          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_net_945
  8.230                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mode_req_i_1:A (f)
               +     0.155          cell: ADLIB:CFG4
  8.385                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mode_req_i_1:Y (f)
               +     0.070          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_net_974
  8.455                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mode_req_i:C (f)
               +     0.061          cell: ADLIB:CFG4
  8.516                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/mode_req_i:Y (r)
               +     0.456          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_net_978
  8.972                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/activate_command_ready:C (r)
               +     0.061          cell: ADLIB:CFG4
  9.033                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_192/activate_command_ready:Y (f)
               +     0.672          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_net_901
  9.705                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/baaddr_act_0_sqmuxa:A (f)
               +     0.047          cell: ADLIB:CFG2
  9.752                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/baaddr_act_0_sqmuxa:Y (f)
               +     0.090          net: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_net_886
  9.842                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/act_ack[0]:D (f)
                                    
  9.842                        data arrival time
  ________________________________________________________
  Data required time calculation
  6.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  6.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     3.987          Clock generation
  9.987                        
               +     0.186          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  10.173                       DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.110          cell: ADLIB:ICB_CLKINT
  10.283                       DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.537          net: DDR3_0_0/CCC_0/clkint_4_NET
  10.820                       DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.144          cell: ADLIB:GB
  10.964                       DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.345          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  11.309                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4:A (r)
               +     0.047          cell: ADLIB:RGB
  11.356                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4:Y (f)
               +     0.509          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4_rgb_net_1
  11.865                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/act_ack[0]:CLK (r)
               +     0.552          
  12.417                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  12.417                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/act_ack[0]:D
                                    
  12.417                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK
  To:   CTRLR_READY
  Delay (ns):              9.580
  Arrival (ns):           16.051
  Clock to Out (ns):      16.051


Expanded Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK
  To: CTRLR_READY
  data required time                                    N/C
  data arrival time                          -       16.051
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.395          Clock generation
  4.395                        
               +     0.204          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  4.599                        DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  4.726                        DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.589          net: DDR3_0_0/CCC_0/clkint_4_NET
  5.315                        DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.158          cell: ADLIB:GB
  5.473                        DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.384          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  5.857                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:A (r)
               +     0.052          cell: ADLIB:RGB
  5.909                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:Y (f)
               +     0.562          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
  6.471                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:CLK (r)
               +     0.166          cell: ADLIB:SLE
  6.637                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13]:Q (f)
               +     6.462          net: CTRLR_READY_c
  13.099                       CTRLR_READY_obuf/U_IOTRI:D (f)
               +     0.918          cell: ADLIB:IOTRI_OB_EB
  14.017                       CTRLR_READY_obuf/U_IOTRI:DOUT (f)
               +     0.000          net: CTRLR_READY_obuf/DOUT
  14.017                       CTRLR_READY_obuf/U_IOPAD:D (f)
               +     2.034          cell: ADLIB:IOPAD_TRI
  16.051                       CTRLR_READY_obuf/U_IOPAD:PAD (f)
               +     0.000          net: CTRLR_READY
  16.051                       CTRLR_READY (f)
                                    
  16.051                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  N/C                          DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     3.987          Clock generation
  N/C                          
                                    
  N/C                          CTRLR_READY (f)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[10]:ALn
  Delay (ns):              2.598
  Slack (ns):              3.101
  Arrival (ns):            9.030
  Required (ns):          12.131
  Recovery (ns):           0.183
  Minimum Period (ns):     2.899
  Skew (ns):               0.118

Path 2
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[13]:ALn
  Delay (ns):              2.599
  Slack (ns):              3.101
  Arrival (ns):            9.031
  Required (ns):          12.132
  Recovery (ns):           0.183
  Minimum Period (ns):     2.899
  Skew (ns):               0.117

Path 3
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[8]:ALn
  Delay (ns):              2.599
  Slack (ns):              3.101
  Arrival (ns):            9.031
  Required (ns):          12.132
  Recovery (ns):           0.183
  Minimum Period (ns):     2.899
  Skew (ns):               0.117

Path 4
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[16]:ALn
  Delay (ns):              2.598
  Slack (ns):              3.102
  Arrival (ns):            9.030
  Required (ns):          12.132
  Recovery (ns):           0.183
  Minimum Period (ns):     2.898
  Skew (ns):               0.117

Path 5
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To:   DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[9]:ALn
  Delay (ns):              2.598
  Slack (ns):              3.102
  Arrival (ns):            9.030
  Required (ns):          12.132
  Recovery (ns):           0.183
  Minimum Period (ns):     2.898
  Skew (ns):               0.117


Expanded Path 1
  From: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK
  To: DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[10]:ALn
  data required time                                 12.131
  data arrival time                          -        9.030
  slack                                               3.101
  ________________________________________________________
  Data arrival time calculation
  0.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  0.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     4.395          Clock generation
  4.395                        
               +     0.204          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  4.599                        DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.127          cell: ADLIB:ICB_CLKINT
  4.726                        DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.589          net: DDR3_0_0/CCC_0/clkint_4_NET
  5.315                        DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.158          cell: ADLIB:GB
  5.473                        DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.384          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  5.857                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:A (r)
               +     0.052          cell: ADLIB:RGB
  5.909                        DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2:Y (f)
               +     0.523          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2_rgb_net_1
  6.432                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:CLK (r)
               +     0.175          cell: ADLIB:SLE
  6.607                        DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep:Q (r)
               +     2.423          net: DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_Z
  9.030                        DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[10]:ALn (r)
                                    
  9.030                        data arrival time
  ________________________________________________________
  Data required time calculation
  6.000                        DDR3_0_0/CCC_0/pll_inst_0/OUT1
               +     0.000          Clock source
  6.000                        DDR3_0_0/CCC_0/pll_inst_0:OUT1 (r)
               +     3.987          Clock generation
  9.987                        
               +     0.186          net: DDR3_0_0/CCC_0/pll_inst_0_clkint_4
  10.173                       DDR3_0_0/CCC_0/clkint_4_1:A (r)
               +     0.110          cell: ADLIB:ICB_CLKINT
  10.283                       DDR3_0_0/CCC_0/clkint_4_1:Y (r)
               +     0.537          net: DDR3_0_0/CCC_0/clkint_4_NET
  10.820                       DDR3_0_0/CCC_0/clkint_4:A (r)
               +     0.144          cell: ADLIB:GB
  10.964                       DDR3_0_0/CCC_0/clkint_4:Y (r)
               +     0.341          net: DDR3_0_0/CCC_0/clkint_4/U0_Y
  11.305                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB8:A (r)
               +     0.047          cell: ADLIB:RGB
  11.352                       DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB8:Y (f)
               +     0.448          net: DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB8_rgb_net_1
  11.800                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[10]:CLK (r)
               +     0.514          
  12.314                       clock reconvergence pessimism
               -     0.183          Library recovery time: ADLIB:SLE
  12.131                       DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/awaddr_r1[10]:ALn
                                    
  12.131                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT2 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT2 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT1

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT2

Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:HS_IO_CLK[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT3 to DDR3_0_0/CCC_0/pll_inst_0/OUT2

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8]:Q

Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_MOVE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9]:Q

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin DDR3_0_0/CCC_0/pll_inst_0:PHASE_ROTATE

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0]:Q

----------------------------------------------------

Clock Domain REF_CLK_0

Info: The maximum frequency of this clock domain is limited by the minimum pulse widths of pin REF_CLK_0_ibuf/U_IOPAD:PAD

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain TCK

SET Register to Register

Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D
  Delay (ns):             15.299
  Slack (ns):              3.092
  Arrival (ns):           15.299
  Required (ns):          18.391
  Setup (ns):              0.000
  Minimum Period (ns):    27.146

Path 2
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDO
  Delay (ns):              5.345
  Slack (ns):              7.177
  Arrival (ns):            7.271
  Required (ns):          14.448
  Setup (ns):              2.217
  Minimum Period (ns):    18.976

Path 3
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDO
  Delay (ns):              5.316
  Slack (ns):              7.206
  Arrival (ns):            7.242
  Required (ns):          14.448
  Setup (ns):              2.217
  Minimum Period (ns):    18.918

Path 4
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:D
  Delay (ns):              6.900
  Slack (ns):             11.694
  Arrival (ns):            8.826
  Required (ns):          20.520
  Setup (ns):              0.000
  Minimum Period (ns):     9.942

Path 5
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:CLK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/q:D
  Delay (ns):              6.899
  Slack (ns):             11.695
  Arrival (ns):            8.825
  Required (ns):          20.520
  Setup (ns):              0.000
  Minimum Period (ns):     9.940


Expanded Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D
  data required time                                 18.391
  data arrival time                          -       15.299
  slack                                               3.092
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     8.220          cell: ADLIB:UJTAG_SEC
  8.220                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI (r)
               +     4.725          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI
  12.945                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A (r)
               +     0.185          cell: ADLIB:CFG1D
  13.130                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y (r)
               +     0.152          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_2
  13.282                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A (r)
               +     0.185          cell: ADLIB:CFG1D
  13.467                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y (r)
               +     0.192          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_3
  13.659                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A (r)
               +     0.185          cell: ADLIB:CFG1D
  13.844                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y (r)
               +     0.632          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt
  14.476                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4:C (r)
               +     0.048          cell: ADLIB:CFG4
  14.524                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4:Y (r)
               +     0.120          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4_Z
  14.644                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m6:B (r)
               +     0.129          cell: ADLIB:CFG3
  14.773                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m6:Y (f)
               +     0.425          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/countnextzero
  15.198                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2:A (f)
               +     0.078          cell: ADLIB:CFG2
  15.276                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2:Y (f)
               +     0.023          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2_Z
  15.299                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D (f)
                                    
  15.299                       data arrival time
  ________________________________________________________
  Data required time calculation
  16.665                       TCK
               +     0.000          Clock source
  16.665                       TCK (f)
               +     0.000          net: TCK
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (f)
               +     0.000          cell: ADLIB:UJTAG_SEC
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (f)
               +     0.143          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  16.808                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (f)
               +     0.180          cell: ADLIB:ICB_CLKINT
  16.988                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (f)
               +     0.416          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  17.404                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (f)
               +     0.129          cell: ADLIB:GB
  17.533                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (f)
               +     0.339          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  17.872                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A (f)
               +     0.049          cell: ADLIB:RGB
  17.921                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y (r)
               +     0.470          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK
  18.391                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK (r)
               +     0.000          
  18.391                       clock reconvergence pessimism
               -     0.000          Library setup time: ADLIB:SLE
  18.391                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:D
                                    
  18.391                       data required time


END SET Register to Register

----------------------------------------------------

SET External Setup

Path 1
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:D
  Delay (ns):             12.646
  Arrival (ns):           12.646
  Setup (ns):              0.000
  External Setup (ns):     8.953

Path 2
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/q:D
  Delay (ns):             12.645
  Arrival (ns):           12.645
  Setup (ns):              0.000
  External Setup (ns):     8.952

Path 3
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/q:D
  Delay (ns):             12.629
  Arrival (ns):           12.629
  Setup (ns):              0.000
  External Setup (ns):     8.936

Path 4
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/q:D
  Delay (ns):             12.629
  Arrival (ns):           12.629
  Setup (ns):              0.000
  External Setup (ns):     8.936

Path 5
  From: TDI
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D
  Delay (ns):             12.149
  Arrival (ns):           12.149
  Setup (ns):              0.000
  External Setup (ns):     8.437


Expanded Path 1
  From: TDI
  To: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:D
  data required time                                    N/C
  data arrival time                          -       12.646
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        TDI (r)
               +     0.000          net: TDI
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TDI (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI (r)
               +     4.725          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI
  4.725                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A (r)
               +     0.185          cell: ADLIB:CFG1D
  4.910                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y (r)
               +     0.152          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_2
  5.062                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A (r)
               +     0.185          cell: ADLIB:CFG1D
  5.247                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y (r)
               +     0.192          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt_UTDI_3
  5.439                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A (r)
               +     0.185          cell: ADLIB:CFG1D
  5.624                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y (r)
               +     0.520          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDIInt
  6.144                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/dut_tms_int:B (r)
               +     0.081          cell: ADLIB:CFG3
  6.225                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/dut_tms_int:Y (r)
               +     0.053          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/dut_tms_int_Z
  6.278                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[0].BUFD_BLK:A (r)
               +     0.081          cell: ADLIB:CFG1
  6.359                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[0].BUFD_BLK:Y (r)
               +     0.364          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[1]
  6.723                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[1].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  6.771                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[1].BUFD_BLK:Y (r)
               +     0.108          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[2]
  6.879                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[2].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  6.927                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[2].BUFD_BLK:Y (r)
               +     0.066          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[3]
  6.993                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[3].BUFD_BLK:A (r)
               +     0.081          cell: ADLIB:CFG1
  7.074                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[3].BUFD_BLK:Y (r)
               +     0.119          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[4]
  7.193                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[4].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  7.241                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[4].BUFD_BLK:Y (r)
               +     0.056          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[5]
  7.297                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[5].BUFD_BLK:A (r)
               +     0.081          cell: ADLIB:CFG1
  7.378                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[5].BUFD_BLK:Y (r)
               +     0.107          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[6]
  7.485                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[6].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  7.533                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[6].BUFD_BLK:Y (r)
               +     0.120          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[7]
  7.653                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[7].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  7.701                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[7].BUFD_BLK:Y (r)
               +     0.121          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[8]
  7.822                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[8].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  7.870                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[8].BUFD_BLK:Y (r)
               +     0.121          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[9]
  7.991                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[9].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  8.039                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[9].BUFD_BLK:Y (r)
               +     0.111          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[10]
  8.150                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[10].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  8.198                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[10].BUFD_BLK:Y (r)
               +     0.112          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[11]
  8.310                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[11].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  8.358                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[11].BUFD_BLK:Y (r)
               +     0.065          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[12]
  8.423                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[12].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  8.471                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[12].BUFD_BLK:Y (r)
               +     0.225          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[13]
  8.696                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[13].BUFD_BLK:A (r)
               +     0.066          cell: ADLIB:CFG1
  8.762                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[13].BUFD_BLK:Y (r)
               +     0.114          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[14]
  8.876                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[14].BUFD_BLK:A (r)
               +     0.066          cell: ADLIB:CFG1
  8.942                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[14].BUFD_BLK:Y (r)
               +     0.118          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[15]
  9.060                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[15].BUFD_BLK:A (r)
               +     0.066          cell: ADLIB:CFG1
  9.126                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[15].BUFD_BLK:Y (r)
               +     0.073          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[16]
  9.199                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[16].BUFD_BLK:A (r)
               +     0.066          cell: ADLIB:CFG1
  9.265                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[16].BUFD_BLK:Y (r)
               +     0.127          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[17]
  9.392                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[17].BUFD_BLK:A (r)
               +     0.066          cell: ADLIB:CFG1
  9.458                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[17].BUFD_BLK:Y (r)
               +     0.126          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[18]
  9.584                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[18].BUFD_BLK:A (r)
               +     0.066          cell: ADLIB:CFG1
  9.650                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[18].BUFD_BLK:Y (r)
               +     0.059          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[19]
  9.709                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[19].BUFD_BLK:A (r)
               +     0.066          cell: ADLIB:CFG1
  9.775                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[19].BUFD_BLK:Y (r)
               +     0.125          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[20]
  9.900                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[20].BUFD_BLK:A (r)
               +     0.066          cell: ADLIB:CFG1
  9.966                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[20].BUFD_BLK:Y (r)
               +     0.114          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[21]
  10.080                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[21].BUFD_BLK:A (r)
               +     0.066          cell: ADLIB:CFG1
  10.146                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[21].BUFD_BLK:Y (r)
               +     0.112          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[22]
  10.258                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[22].BUFD_BLK:A (r)
               +     0.066          cell: ADLIB:CFG1
  10.324                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[22].BUFD_BLK:Y (r)
               +     0.069          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[23]
  10.393                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[23].BUFD_BLK:A (r)
               +     0.105          cell: ADLIB:CFG1
  10.498                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[23].BUFD_BLK:Y (r)
               +     0.126          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[24]
  10.624                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[24].BUFD_BLK:A (r)
               +     0.066          cell: ADLIB:CFG1
  10.690                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[24].BUFD_BLK:Y (r)
               +     0.385          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[25]
  11.075                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[25].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  11.123                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[25].BUFD_BLK:Y (r)
               +     0.065          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[26]
  11.188                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[26].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  11.236                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[26].BUFD_BLK:Y (r)
               +     0.121          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[27]
  11.357                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[27].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  11.405                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[27].BUFD_BLK:Y (r)
               +     0.106          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[28]
  11.511                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[28].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  11.559                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[28].BUFD_BLK:Y (r)
               +     0.106          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[29]
  11.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[29].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  11.713                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[29].BUFD_BLK:Y (r)
               +     0.067          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[30]
  11.780                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[30].BUFD_BLK:A (r)
               +     0.081          cell: ADLIB:CFG1
  11.861                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[30].BUFD_BLK:Y (r)
               +     0.110          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[31]
  11.971                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[31].BUFD_BLK:A (r)
               +     0.081          cell: ADLIB:CFG1
  12.052                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[31].BUFD_BLK:Y (r)
               +     0.107          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[32]
  12.159                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[32].BUFD_BLK:A (r)
               +     0.048          cell: ADLIB:CFG1
  12.207                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[32].BUFD_BLK:Y (r)
               +     0.066          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/delay_sel[33]
  12.273                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[33].BUFD_BLK:A (r)
               +     0.081          cell: ADLIB:CFG1
  12.354                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[33].BUFD_BLK:Y (r)
               +     0.220          net: COREJTAGDebug_0_0_TGT_TMS_0
  12.574                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q_RNO:D (r)
               +     0.048          cell: ADLIB:CFG4
  12.622                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q_RNO:Y (r)
               +     0.024          net: MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/N_15_i
  12.646                       MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:D (r)
                                    
  12.646                       data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK
               +     0.000          Clock source
  N/C                          TCK (r)
               +     0.000          net: TCK
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (r)
               +     0.140          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (r)
               +     0.160          cell: ADLIB:ICB_CLKINT
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (r)
               +     0.415          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (r)
               +     0.137          cell: ADLIB:GB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (r)
               +     0.330          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A (r)
               +     0.047          cell: ADLIB:RGB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y (f)
               +     0.537          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A (r)
               +     0.190          cell: ADLIB:CFG4
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y (f)
               +     0.767          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/un1_DUT_TCK
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:A (f)
               +     0.098          cell: ADLIB:GB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB:Y (f)
               +     0.336          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0:A (f)
               +     0.049          cell: ADLIB:RGB
  N/C                          COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0:Y (r)
               +     0.487          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0_rgb_net_1
  N/C                          MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:CLK (r)
               -     0.000          Library setup time: ADLIB:SLE
  N/C                          MiV_AXI_0/MiV_AXI_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:D


END SET External Setup

----------------------------------------------------

SET Clock to Output

Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK
  To:   TDO
  Delay (ns):              5.345
  Arrival (ns):            7.271
  Clock to Out (ns):       7.271

Path 2
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV:CLK
  To:   TDO
  Delay (ns):              5.316
  Arrival (ns):            7.242
  Clock to Out (ns):       7.242


Expanded Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK
  To: TDO
  data required time                                    N/C
  data arrival time                          -        7.271
  slack                                                 N/C
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (r)
               +     0.154          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  0.154                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (r)
               +     0.185          cell: ADLIB:ICB_CLKINT
  0.339                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (r)
               +     0.455          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  0.794                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (r)
               +     0.151          cell: ADLIB:GB
  0.945                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (r)
               +     0.369          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  1.314                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A (r)
               +     0.052          cell: ADLIB:RGB
  1.366                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y (f)
               +     0.560          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK
  1.926                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:CLK (r)
               +     0.179          cell: ADLIB:SLE
  2.105                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/UTDO:Q (r)
               +     0.142          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDOInt[0]
  2.247                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]:B (r)
               +     0.105          cell: ADLIB:CFG2
  2.352                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]:Y (r)
               +     4.919          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/UTDODriven[0]
  7.271                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDO (r)
               +     0.000          cell: ADLIB:UJTAG_SEC
  7.271                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TDO (r)
               +     0.000          net: TDO
  7.271                        TDO (r)
                                    
  7.271                        data arrival time
  ________________________________________________________
  Data required time calculation
  N/C                          TCK
               +     0.000          Clock source
  N/C                          TCK (r)
                                    
  N/C                          TDO (r)


END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn
  Delay (ns):              9.588
  Slack (ns):              8.633
  Arrival (ns):            9.588
  Required (ns):          18.221
  Recovery (ns):           0.170
  Minimum Period (ns):    16.064
  Skew (ns):              -1.726

Path 2
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn
  Delay (ns):              9.588
  Slack (ns):              8.633
  Arrival (ns):            9.588
  Required (ns):          18.221
  Recovery (ns):           0.170
  Minimum Period (ns):    16.064
  Skew (ns):              -1.726

Path 3
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/q:ALn
  Delay (ns):             19.453
  Slack (ns):             17.400
  Arrival (ns):           19.453
  Required (ns):          36.853
  Recovery (ns):           0.170
  Minimum Period (ns):    15.930
  Skew (ns):              -3.693

Path 4
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/q:ALn
  Delay (ns):             19.453
  Slack (ns):             17.400
  Arrival (ns):           19.453
  Required (ns):          36.853
  Recovery (ns):           0.170
  Minimum Period (ns):    15.930
  Skew (ns):              -3.693

Path 5
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To:   MiV_AXI_0/MiV_AXI_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/q:ALn
  Delay (ns):             19.453
  Slack (ns):             17.400
  Arrival (ns):           19.453
  Required (ns):          36.853
  Recovery (ns):           0.170
  Minimum Period (ns):    15.930
  Skew (ns):              -3.693


Expanded Path 1
  From: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK
  To: COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn
  data required time                                 18.221
  data arrival time                          -        9.588
  slack                                               8.633
  ________________________________________________________
  Data arrival time calculation
  0.000                        TCK
               +     0.000          Clock source
  0.000                        TCK (r)
               +     0.000          net: TCK
  0.000                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (r)
               +     3.273          cell: ADLIB:UJTAG_SEC
  3.273                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:URSTB (r)
               +     5.153          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB
  8.426                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:A (r)
               +     0.185          cell: ADLIB:CFG1D
  8.611                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:Y (r)
               +     0.092          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB_2
  8.703                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:A (r)
               +     0.185          cell: ADLIB:CFG1D
  8.888                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:Y (r)
               +     0.153          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst_URSTB_3
  9.041                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:A (r)
               +     0.185          cell: ADLIB:CFG1D
  9.226                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:Y (r)
               +     0.362          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iURSTB_arst
  9.588                        COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn (r)
                                    
  9.588                        data arrival time
  ________________________________________________________
  Data required time calculation
  16.665                       TCK
               +     0.000          Clock source
  16.665                       TCK (f)
               +     0.000          net: TCK
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK (f)
               +     0.000          cell: ADLIB:UJTAG_SEC
  16.665                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK (f)
               +     0.143          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_0
  16.808                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:A (f)
               +     0.180          cell: ADLIB:ICB_CLKINT
  16.988                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_1:Y (f)
               +     0.416          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8_NET
  17.404                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:A (f)
               +     0.129          cell: ADLIB:GB
  17.533                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8:Y (f)
               +     0.339          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_Y
  17.872                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:A (f)
               +     0.049          cell: ADLIB:RGB
  17.921                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK_inferred_clock_RNIVRO8/U0_RGB1:Y (r)
               +     0.470          net: COREJTAGDebug_0_0/COREJTAGDebug_0_0/iUDRCK
  18.391                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:CLK (r)
               +     0.000          
  18.391                       clock reconvergence pessimism
               -     0.170          Library recovery time: ADLIB:SLE
  18.221                       COREJTAGDebug_0_0/COREJTAGDebug_0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn
                                    
  18.221                       data required time


END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to TCK

No Path 

END SET CCC_0_0/CCC_0_0/pll_inst_0/OUT0 to TCK

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT0

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

Clock Domain DDR3_0_0/CCC_0/pll_inst_0/OUT3

Info: The maximum frequency of this clock domain is limited by the period of pin DDR3_0_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_IOD_0:RX_DQS_90[0]

SET Register to Register

No Path 

END SET Register to Register

----------------------------------------------------

SET External Setup

No Path 

END SET External Setup

----------------------------------------------------

SET Clock to Output

No Path 

END SET Clock to Output

----------------------------------------------------

SET Register to Asynchronous

No Path 

END SET Register to Asynchronous

----------------------------------------------------

SET External Recovery

No Path 

END SET External Recovery

----------------------------------------------------

SET Asynchronous to Register

No Path 

END SET Asynchronous to Register

----------------------------------------------------

SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT3

No Path 

END SET DDR3_0_0/CCC_0/pll_inst_0/OUT1 to DDR3_0_0/CCC_0/pll_inst_0/OUT3

----------------------------------------------------

Path set Pin to Pin

SET Input to Output

No Path 

END SET Input to Output

----------------------------------------------------

Path set User Sets

