<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv</a>
time_elapsed: 0.097s
ram usage: 11560 KB
</pre>
<pre class="log">

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv:1</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;checker&#39;
checker clocking_example (logic sig1, sig2, default_clk, rst,
^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv:1</a>: syntax error, unexpected IDENTIFIER
checker clocking_example (logic sig1, sig2, default_clk, rst,
        ^~~~~~~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv:2</a>: syntax error, unexpected event, expecting IDENTIFIER or do or final
event e1, e2, e3 );
^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv:2</a>: Unsupported: event data types
event e1, e2, e3 );
^~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv.html#l-2" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv:2</a>: syntax error, unexpected &#39;)&#39;, expecting &#39;,&#39; or &#39;;&#39;
event e1, e2, e3 );
                 ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv:4</a>: syntax error, unexpected default
default clocking @(posedge default_clk); endclocking
^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv.html#l-19" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p492.sv:19</a>: Unsupported: SystemVerilog 2009 reserved word not implemented: &#39;endchecker&#39;
endchecker
^~~~~~~~~~
%Error: Exiting due to 7 error(s)
        ... See the manual and https://verilator.org for more assistance.

</pre>
</body>