<stg><name>feedforward</name>


<trans_list>

<trans id="1597" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1759" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1760" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1600" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond188" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1763" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1603" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1847" from="6" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1848" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1765" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1766" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1769" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1770" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1771" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1772" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1773" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1774" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1775" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1776" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1777" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1778" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1779" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1780" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1781" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1782" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1783" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1784" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1785" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1786" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1787" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1788" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1789" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1790" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1791" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1792" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1793" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1794" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1795" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1796" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1797" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1798" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1799" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1800" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1801" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1802" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1803" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1804" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1805" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1806" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1807" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1808" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1809" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1810" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1811" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1812" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1813" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1814" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1815" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1816" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1817" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1818" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1819" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1820" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1821" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1822" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1823" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1824" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1825" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1826" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1827" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1828" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1829" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1830" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1831" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1832" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1833" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1834" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1835" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1836" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1837" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1838" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1839" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1840" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1841" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1842" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1843" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1844" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1845" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1846" from="88" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1689" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1859" from="90" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1860" from="90" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1850" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1851" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1852" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1853" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1854" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1855" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1856" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1857" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1858" from="99" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1702" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1703" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1862" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1863" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1864" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1865" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1866" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1872" from="107" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1873" from="107" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1867" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1868" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1869" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1870" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1871" from="112" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1722" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1723" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1724" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1725" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1726" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1727" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1728" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1729" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1730" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1731" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1732" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1733" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1734" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1735" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1736" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1737" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1738" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1739" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1740" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1741" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1742" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1743" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1744" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1745" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1746" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1747" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1748" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1749" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1750" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1751" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1752" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1753" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1754" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1755" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1756" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1757" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
:6 %l1y = alloca i64 1

]]></Node>
<StgValue><ssdm name="l1y"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
:7 %wy_sum = alloca i64 1

]]></Node>
<StgValue><ssdm name="wy_sum"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln22 = br void %memset.loop8

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
memset.loop8:0 %empty = phi i7 0, void, i7 %empty_12, void %memset.loop8.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
memset.loop8:1 %empty_12 = add i7 %empty, i7 1

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop8:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
memset.loop8:3 %exitcond199 = icmp_eq  i7 %empty, i7 72

]]></Node>
<StgValue><ssdm name="exitcond199"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop8:4 %empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 72, i64 72, i64 72

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop8:5 %br_ln0 = br i1 %exitcond199, void %memset.loop8.split, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="7">
<![CDATA[
memset.loop8.split:0 %p_cast = zext i7 %empty

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop8.split:1 %l1y_addr = getelementptr i32 %l1y, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="l1y_addr"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
memset.loop8.split:2 %store_ln0 = store i32 0, i7 %l1y_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond199" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
memset.loop8.split:3 %br_ln0 = br void %memset.loop8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.preheader:0 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty_14 = phi i7 %empty_15, void %memset.loop.split, i7 0, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
memset.loop:1 %empty_15 = add i7 %empty_14, i7 1

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
memset.loop:3 %exitcond188 = icmp_eq  i7 %empty_14, i7 72

]]></Node>
<StgValue><ssdm name="exitcond188"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:4 %empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 72, i64 72, i64 72

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond188, void %memset.loop.split, void %split.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="7">
<![CDATA[
memset.loop.split:0 %p_cast1 = zext i7 %empty_14

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:1 %wy_sum_addr = getelementptr i32 %wy_sum, i64 0, i64 %p_cast1

]]></Node>
<StgValue><ssdm name="wy_sum_addr"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
memset.loop.split:2 %store_ln0 = store i32 0, i7 %wy_sum_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond188" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:3 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:0 %wy_sum_addr_2 = getelementptr i32 %wy_sum, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="wy_sum_addr_2"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:1 %wy_sum_addr_3 = getelementptr i32 %wy_sum, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="wy_sum_addr_3"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:2 %wy_sum_addr_4 = getelementptr i32 %wy_sum, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="wy_sum_addr_4"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:3 %wy_sum_addr_5 = getelementptr i32 %wy_sum, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="wy_sum_addr_5"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:4 %wy_sum_addr_6 = getelementptr i32 %wy_sum, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="wy_sum_addr_6"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:5 %wy_sum_addr_7 = getelementptr i32 %wy_sum, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="wy_sum_addr_7"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:6 %wy_sum_addr_8 = getelementptr i32 %wy_sum, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="wy_sum_addr_8"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:7 %wy_sum_addr_9 = getelementptr i32 %wy_sum, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="wy_sum_addr_9"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:8 %wy_sum_addr_10 = getelementptr i32 %wy_sum, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="wy_sum_addr_10"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:9 %wy_sum_addr_11 = getelementptr i32 %wy_sum, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="wy_sum_addr_11"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:10 %wy_sum_addr_12 = getelementptr i32 %wy_sum, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="wy_sum_addr_12"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:11 %wy_sum_addr_13 = getelementptr i32 %wy_sum, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="wy_sum_addr_13"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:12 %wy_sum_addr_14 = getelementptr i32 %wy_sum, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="wy_sum_addr_14"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:13 %wy_sum_addr_15 = getelementptr i32 %wy_sum, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="wy_sum_addr_15"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:14 %wy_sum_addr_16 = getelementptr i32 %wy_sum, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="wy_sum_addr_16"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:15 %wy_sum_addr_17 = getelementptr i32 %wy_sum, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="wy_sum_addr_17"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:16 %wy_sum_addr_18 = getelementptr i32 %wy_sum, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="wy_sum_addr_18"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:17 %wy_sum_addr_19 = getelementptr i32 %wy_sum, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="wy_sum_addr_19"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:18 %wy_sum_addr_20 = getelementptr i32 %wy_sum, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="wy_sum_addr_20"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:19 %wy_sum_addr_21 = getelementptr i32 %wy_sum, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="wy_sum_addr_21"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:20 %wy_sum_addr_22 = getelementptr i32 %wy_sum, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="wy_sum_addr_22"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:21 %wy_sum_addr_23 = getelementptr i32 %wy_sum, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="wy_sum_addr_23"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:22 %wy_sum_addr_24 = getelementptr i32 %wy_sum, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="wy_sum_addr_24"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:23 %wy_sum_addr_25 = getelementptr i32 %wy_sum, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="wy_sum_addr_25"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:24 %wy_sum_addr_26 = getelementptr i32 %wy_sum, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="wy_sum_addr_26"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:25 %wy_sum_addr_27 = getelementptr i32 %wy_sum, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="wy_sum_addr_27"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:26 %wy_sum_addr_28 = getelementptr i32 %wy_sum, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="wy_sum_addr_28"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:27 %wy_sum_addr_29 = getelementptr i32 %wy_sum, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="wy_sum_addr_29"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:28 %wy_sum_addr_30 = getelementptr i32 %wy_sum, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="wy_sum_addr_30"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:29 %wy_sum_addr_31 = getelementptr i32 %wy_sum, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="wy_sum_addr_31"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:30 %wy_sum_addr_32 = getelementptr i32 %wy_sum, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="wy_sum_addr_32"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:31 %wy_sum_addr_33 = getelementptr i32 %wy_sum, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="wy_sum_addr_33"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:32 %wy_sum_addr_34 = getelementptr i32 %wy_sum, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="wy_sum_addr_34"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:33 %wy_sum_addr_35 = getelementptr i32 %wy_sum, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="wy_sum_addr_35"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:34 %wy_sum_addr_36 = getelementptr i32 %wy_sum, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="wy_sum_addr_36"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:35 %wy_sum_addr_37 = getelementptr i32 %wy_sum, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="wy_sum_addr_37"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:36 %wy_sum_addr_38 = getelementptr i32 %wy_sum, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="wy_sum_addr_38"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:37 %wy_sum_addr_39 = getelementptr i32 %wy_sum, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="wy_sum_addr_39"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:38 %wy_sum_addr_40 = getelementptr i32 %wy_sum, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="wy_sum_addr_40"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:39 %wy_sum_addr_41 = getelementptr i32 %wy_sum, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="wy_sum_addr_41"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:40 %wy_sum_addr_42 = getelementptr i32 %wy_sum, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="wy_sum_addr_42"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:41 %wy_sum_addr_43 = getelementptr i32 %wy_sum, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="wy_sum_addr_43"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:42 %wy_sum_addr_44 = getelementptr i32 %wy_sum, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="wy_sum_addr_44"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:43 %wy_sum_addr_45 = getelementptr i32 %wy_sum, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="wy_sum_addr_45"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:44 %wy_sum_addr_46 = getelementptr i32 %wy_sum, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="wy_sum_addr_46"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:45 %wy_sum_addr_47 = getelementptr i32 %wy_sum, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="wy_sum_addr_47"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:46 %wy_sum_addr_48 = getelementptr i32 %wy_sum, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="wy_sum_addr_48"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:47 %wy_sum_addr_49 = getelementptr i32 %wy_sum, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="wy_sum_addr_49"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:48 %wy_sum_addr_50 = getelementptr i32 %wy_sum, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="wy_sum_addr_50"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:49 %wy_sum_addr_51 = getelementptr i32 %wy_sum, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="wy_sum_addr_51"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:50 %wy_sum_addr_52 = getelementptr i32 %wy_sum, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="wy_sum_addr_52"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:51 %wy_sum_addr_53 = getelementptr i32 %wy_sum, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="wy_sum_addr_53"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:52 %wy_sum_addr_54 = getelementptr i32 %wy_sum, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="wy_sum_addr_54"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:53 %wy_sum_addr_55 = getelementptr i32 %wy_sum, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="wy_sum_addr_55"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:54 %wy_sum_addr_56 = getelementptr i32 %wy_sum, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="wy_sum_addr_56"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:55 %wy_sum_addr_57 = getelementptr i32 %wy_sum, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="wy_sum_addr_57"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:56 %wy_sum_addr_58 = getelementptr i32 %wy_sum, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="wy_sum_addr_58"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:57 %wy_sum_addr_59 = getelementptr i32 %wy_sum, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="wy_sum_addr_59"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:58 %wy_sum_addr_60 = getelementptr i32 %wy_sum, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="wy_sum_addr_60"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:59 %wy_sum_addr_61 = getelementptr i32 %wy_sum, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="wy_sum_addr_61"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:60 %wy_sum_addr_62 = getelementptr i32 %wy_sum, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="wy_sum_addr_62"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:61 %wy_sum_addr_63 = getelementptr i32 %wy_sum, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="wy_sum_addr_63"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:62 %wy_sum_addr_64 = getelementptr i32 %wy_sum, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="wy_sum_addr_64"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:63 %wy_sum_addr_65 = getelementptr i32 %wy_sum, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="wy_sum_addr_65"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:64 %wy_sum_addr_66 = getelementptr i32 %wy_sum, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="wy_sum_addr_66"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:65 %wy_sum_addr_67 = getelementptr i32 %wy_sum, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="wy_sum_addr_67"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:66 %wy_sum_addr_68 = getelementptr i32 %wy_sum, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="wy_sum_addr_68"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:67 %wy_sum_addr_69 = getelementptr i32 %wy_sum, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="wy_sum_addr_69"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:68 %wy_sum_addr_70 = getelementptr i32 %wy_sum, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="wy_sum_addr_70"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:69 %wy_sum_addr_71 = getelementptr i32 %wy_sum, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="wy_sum_addr_71"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:70 %wy_sum_addr_72 = getelementptr i32 %wy_sum, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="wy_sum_addr_72"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.preheader:71 %wy_sum_addr_73 = getelementptr i32 %wy_sum, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="wy_sum_addr_73"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
split.preheader:72 %br_ln31 = br void %split

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
split:0 %i = phi i8 %add_ln31, void %.split6, i8 0, void %split.preheader

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
split:1 %add_ln31 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
split:2 %icmp_ln31 = icmp_eq  i8 %i, i8 178

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
split:3 %empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 178, i64 178, i64 178

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
split:4 %br_ln31 = br i1 %icmp_ln31, void %.split6, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="8">
<![CDATA[
.split6:0 %zext_ln31 = zext i8 %i

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.split6:1 %tmp_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %i, i6 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
.split6:2 %tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %i, i3 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="11">
<![CDATA[
.split6:3 %zext_ln34 = zext i11 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:4 %add_ln34 = add i14 %tmp_3, i14 %zext_ln34

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="14">
<![CDATA[
.split6:5 %zext_ln34_1 = zext i14 %add_ln34

]]></Node>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:6 %w1_addr = getelementptr i32 %w1, i64 0, i64 %zext_ln34_1

]]></Node>
<StgValue><ssdm name="w1_addr"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:222 %x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln31

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="8">
<![CDATA[
.split6:223 %x_load = load i8 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="14">
<![CDATA[
.split6:225 %w1_load = load i14 %w1_addr

]]></Node>
<StgValue><ssdm name="w1_load"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="7">
<![CDATA[
.split6:227 %wy_sum_load_1 = load i7 %wy_sum_addr_2

]]></Node>
<StgValue><ssdm name="wy_sum_load_1"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="7">
<![CDATA[
.split6:232 %wy_sum_load_2 = load i7 %wy_sum_addr_3

]]></Node>
<StgValue><ssdm name="wy_sum_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:7 %or_ln34 = or i14 %add_ln34, i14 1

]]></Node>
<StgValue><ssdm name="or_ln34"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="14">
<![CDATA[
.split6:8 %zext_ln34_2 = zext i14 %or_ln34

]]></Node>
<StgValue><ssdm name="zext_ln34_2"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:9 %w1_addr_1 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_2

]]></Node>
<StgValue><ssdm name="w1_addr_1"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="8">
<![CDATA[
.split6:223 %x_load = load i8 %x_addr

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="14">
<![CDATA[
.split6:225 %w1_load = load i14 %w1_addr

]]></Node>
<StgValue><ssdm name="w1_load"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="7">
<![CDATA[
.split6:227 %wy_sum_load_1 = load i7 %wy_sum_addr_2

]]></Node>
<StgValue><ssdm name="wy_sum_load_1"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="14">
<![CDATA[
.split6:230 %w1_load_1 = load i14 %w1_addr_1

]]></Node>
<StgValue><ssdm name="w1_load_1"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="7">
<![CDATA[
.split6:232 %wy_sum_load_2 = load i7 %wy_sum_addr_3

]]></Node>
<StgValue><ssdm name="wy_sum_load_2"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="7">
<![CDATA[
.split6:237 %wy_sum_load_3 = load i7 %wy_sum_addr_4

]]></Node>
<StgValue><ssdm name="wy_sum_load_3"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="7">
<![CDATA[
.split6:242 %wy_sum_load_4 = load i7 %wy_sum_addr_5

]]></Node>
<StgValue><ssdm name="wy_sum_load_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:10 %or_ln34_1 = or i14 %add_ln34, i14 2

]]></Node>
<StgValue><ssdm name="or_ln34_1"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="14">
<![CDATA[
.split6:11 %zext_ln34_3 = zext i14 %or_ln34_1

]]></Node>
<StgValue><ssdm name="zext_ln34_3"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:12 %w1_addr_2 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_3

]]></Node>
<StgValue><ssdm name="w1_addr_2"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32">
<![CDATA[
.split6:224 %empty_18 = bitcast i32 %x_load

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:226 %mul = fmul i32 %w1_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="14">
<![CDATA[
.split6:230 %w1_load_1 = load i14 %w1_addr_1

]]></Node>
<StgValue><ssdm name="w1_load_1"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="14">
<![CDATA[
.split6:235 %w1_load_2 = load i14 %w1_addr_2

]]></Node>
<StgValue><ssdm name="w1_load_2"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="7">
<![CDATA[
.split6:237 %wy_sum_load_3 = load i7 %wy_sum_addr_4

]]></Node>
<StgValue><ssdm name="wy_sum_load_3"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="7">
<![CDATA[
.split6:242 %wy_sum_load_4 = load i7 %wy_sum_addr_5

]]></Node>
<StgValue><ssdm name="wy_sum_load_4"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="7">
<![CDATA[
.split6:247 %wy_sum_load_5 = load i7 %wy_sum_addr_6

]]></Node>
<StgValue><ssdm name="wy_sum_load_5"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="7">
<![CDATA[
.split6:252 %wy_sum_load_6 = load i7 %wy_sum_addr_7

]]></Node>
<StgValue><ssdm name="wy_sum_load_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="291" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:13 %or_ln34_2 = or i14 %add_ln34, i14 3

]]></Node>
<StgValue><ssdm name="or_ln34_2"/></StgValue>
</operation>

<operation id="292" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="14">
<![CDATA[
.split6:14 %zext_ln34_4 = zext i14 %or_ln34_2

]]></Node>
<StgValue><ssdm name="zext_ln34_4"/></StgValue>
</operation>

<operation id="293" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:15 %w1_addr_3 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_4

]]></Node>
<StgValue><ssdm name="w1_addr_3"/></StgValue>
</operation>

<operation id="294" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:226 %mul = fmul i32 %w1_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="295" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:231 %mul_1 = fmul i32 %w1_load_1, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="296" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="14">
<![CDATA[
.split6:235 %w1_load_2 = load i14 %w1_addr_2

]]></Node>
<StgValue><ssdm name="w1_load_2"/></StgValue>
</operation>

<operation id="297" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="14">
<![CDATA[
.split6:240 %w1_load_3 = load i14 %w1_addr_3

]]></Node>
<StgValue><ssdm name="w1_load_3"/></StgValue>
</operation>

<operation id="298" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="7">
<![CDATA[
.split6:247 %wy_sum_load_5 = load i7 %wy_sum_addr_6

]]></Node>
<StgValue><ssdm name="wy_sum_load_5"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="7">
<![CDATA[
.split6:252 %wy_sum_load_6 = load i7 %wy_sum_addr_7

]]></Node>
<StgValue><ssdm name="wy_sum_load_6"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="7">
<![CDATA[
.split6:257 %wy_sum_load_7 = load i7 %wy_sum_addr_8

]]></Node>
<StgValue><ssdm name="wy_sum_load_7"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="7">
<![CDATA[
.split6:262 %wy_sum_load_8 = load i7 %wy_sum_addr_9

]]></Node>
<StgValue><ssdm name="wy_sum_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="302" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:16 %or_ln34_3 = or i14 %add_ln34, i14 4

]]></Node>
<StgValue><ssdm name="or_ln34_3"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="14">
<![CDATA[
.split6:17 %zext_ln34_5 = zext i14 %or_ln34_3

]]></Node>
<StgValue><ssdm name="zext_ln34_5"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:18 %w1_addr_4 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_5

]]></Node>
<StgValue><ssdm name="w1_addr_4"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:226 %mul = fmul i32 %w1_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:231 %mul_1 = fmul i32 %w1_load_1, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:236 %mul_2 = fmul i32 %w1_load_2, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="308" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="14">
<![CDATA[
.split6:240 %w1_load_3 = load i14 %w1_addr_3

]]></Node>
<StgValue><ssdm name="w1_load_3"/></StgValue>
</operation>

<operation id="309" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="14">
<![CDATA[
.split6:245 %w1_load_4 = load i14 %w1_addr_4

]]></Node>
<StgValue><ssdm name="w1_load_4"/></StgValue>
</operation>

<operation id="310" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="7">
<![CDATA[
.split6:257 %wy_sum_load_7 = load i7 %wy_sum_addr_8

]]></Node>
<StgValue><ssdm name="wy_sum_load_7"/></StgValue>
</operation>

<operation id="311" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="7">
<![CDATA[
.split6:262 %wy_sum_load_8 = load i7 %wy_sum_addr_9

]]></Node>
<StgValue><ssdm name="wy_sum_load_8"/></StgValue>
</operation>

<operation id="312" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="7">
<![CDATA[
.split6:267 %wy_sum_load_9 = load i7 %wy_sum_addr_10

]]></Node>
<StgValue><ssdm name="wy_sum_load_9"/></StgValue>
</operation>

<operation id="313" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="7">
<![CDATA[
.split6:272 %wy_sum_load_10 = load i7 %wy_sum_addr_11

]]></Node>
<StgValue><ssdm name="wy_sum_load_10"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:19 %or_ln34_4 = or i14 %add_ln34, i14 5

]]></Node>
<StgValue><ssdm name="or_ln34_4"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="14">
<![CDATA[
.split6:20 %zext_ln34_6 = zext i14 %or_ln34_4

]]></Node>
<StgValue><ssdm name="zext_ln34_6"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:21 %w1_addr_5 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_6

]]></Node>
<StgValue><ssdm name="w1_addr_5"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:226 %mul = fmul i32 %w1_load, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:231 %mul_1 = fmul i32 %w1_load_1, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:236 %mul_2 = fmul i32 %w1_load_2, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:241 %mul_3 = fmul i32 %w1_load_3, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="14">
<![CDATA[
.split6:245 %w1_load_4 = load i14 %w1_addr_4

]]></Node>
<StgValue><ssdm name="w1_load_4"/></StgValue>
</operation>

<operation id="322" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="14">
<![CDATA[
.split6:250 %w1_load_5 = load i14 %w1_addr_5

]]></Node>
<StgValue><ssdm name="w1_load_5"/></StgValue>
</operation>

<operation id="323" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="7">
<![CDATA[
.split6:267 %wy_sum_load_9 = load i7 %wy_sum_addr_10

]]></Node>
<StgValue><ssdm name="wy_sum_load_9"/></StgValue>
</operation>

<operation id="324" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="7">
<![CDATA[
.split6:272 %wy_sum_load_10 = load i7 %wy_sum_addr_11

]]></Node>
<StgValue><ssdm name="wy_sum_load_10"/></StgValue>
</operation>

<operation id="325" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="7">
<![CDATA[
.split6:277 %wy_sum_load_11 = load i7 %wy_sum_addr_12

]]></Node>
<StgValue><ssdm name="wy_sum_load_11"/></StgValue>
</operation>

<operation id="326" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="7">
<![CDATA[
.split6:282 %wy_sum_load_12 = load i7 %wy_sum_addr_13

]]></Node>
<StgValue><ssdm name="wy_sum_load_12"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="327" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:22 %or_ln34_5 = or i14 %add_ln34, i14 6

]]></Node>
<StgValue><ssdm name="or_ln34_5"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="14">
<![CDATA[
.split6:23 %zext_ln34_7 = zext i14 %or_ln34_5

]]></Node>
<StgValue><ssdm name="zext_ln34_7"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:24 %w1_addr_6 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_7

]]></Node>
<StgValue><ssdm name="w1_addr_6"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:228 %add = fadd i32 %wy_sum_load_1, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:231 %mul_1 = fmul i32 %w1_load_1, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:236 %mul_2 = fmul i32 %w1_load_2, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:241 %mul_3 = fmul i32 %w1_load_3, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:246 %mul_4 = fmul i32 %w1_load_4, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="335" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="14">
<![CDATA[
.split6:250 %w1_load_5 = load i14 %w1_addr_5

]]></Node>
<StgValue><ssdm name="w1_load_5"/></StgValue>
</operation>

<operation id="336" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="14">
<![CDATA[
.split6:255 %w1_load_6 = load i14 %w1_addr_6

]]></Node>
<StgValue><ssdm name="w1_load_6"/></StgValue>
</operation>

<operation id="337" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="7">
<![CDATA[
.split6:277 %wy_sum_load_11 = load i7 %wy_sum_addr_12

]]></Node>
<StgValue><ssdm name="wy_sum_load_11"/></StgValue>
</operation>

<operation id="338" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="7">
<![CDATA[
.split6:282 %wy_sum_load_12 = load i7 %wy_sum_addr_13

]]></Node>
<StgValue><ssdm name="wy_sum_load_12"/></StgValue>
</operation>

<operation id="339" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="7">
<![CDATA[
.split6:287 %wy_sum_load_13 = load i7 %wy_sum_addr_14

]]></Node>
<StgValue><ssdm name="wy_sum_load_13"/></StgValue>
</operation>

<operation id="340" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="7">
<![CDATA[
.split6:292 %wy_sum_load_14 = load i7 %wy_sum_addr_15

]]></Node>
<StgValue><ssdm name="wy_sum_load_14"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:25 %or_ln34_6 = or i14 %add_ln34, i14 7

]]></Node>
<StgValue><ssdm name="or_ln34_6"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="14">
<![CDATA[
.split6:26 %zext_ln34_8 = zext i14 %or_ln34_6

]]></Node>
<StgValue><ssdm name="zext_ln34_8"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:27 %w1_addr_7 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_8

]]></Node>
<StgValue><ssdm name="w1_addr_7"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:228 %add = fadd i32 %wy_sum_load_1, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:233 %add_1 = fadd i32 %wy_sum_load_2, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:236 %mul_2 = fmul i32 %w1_load_2, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:241 %mul_3 = fmul i32 %w1_load_3, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:246 %mul_4 = fmul i32 %w1_load_4, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:251 %mul_5 = fmul i32 %w1_load_5, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="14">
<![CDATA[
.split6:255 %w1_load_6 = load i14 %w1_addr_6

]]></Node>
<StgValue><ssdm name="w1_load_6"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="14">
<![CDATA[
.split6:260 %w1_load_7 = load i14 %w1_addr_7

]]></Node>
<StgValue><ssdm name="w1_load_7"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="7">
<![CDATA[
.split6:287 %wy_sum_load_13 = load i7 %wy_sum_addr_14

]]></Node>
<StgValue><ssdm name="wy_sum_load_13"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="7">
<![CDATA[
.split6:292 %wy_sum_load_14 = load i7 %wy_sum_addr_15

]]></Node>
<StgValue><ssdm name="wy_sum_load_14"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="7">
<![CDATA[
.split6:297 %wy_sum_load_15 = load i7 %wy_sum_addr_16

]]></Node>
<StgValue><ssdm name="wy_sum_load_15"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="7">
<![CDATA[
.split6:302 %wy_sum_load_16 = load i7 %wy_sum_addr_17

]]></Node>
<StgValue><ssdm name="wy_sum_load_16"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="356" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:28 %add_ln34_1 = add i14 %add_ln34, i14 8

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="14">
<![CDATA[
.split6:29 %zext_ln34_9 = zext i14 %add_ln34_1

]]></Node>
<StgValue><ssdm name="zext_ln34_9"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:30 %w1_addr_8 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_9

]]></Node>
<StgValue><ssdm name="w1_addr_8"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:228 %add = fadd i32 %wy_sum_load_1, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:233 %add_1 = fadd i32 %wy_sum_load_2, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:238 %add_2 = fadd i32 %wy_sum_load_3, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:241 %mul_3 = fmul i32 %w1_load_3, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:246 %mul_4 = fmul i32 %w1_load_4, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:251 %mul_5 = fmul i32 %w1_load_5, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:256 %mul_6 = fmul i32 %w1_load_6, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="14">
<![CDATA[
.split6:260 %w1_load_7 = load i14 %w1_addr_7

]]></Node>
<StgValue><ssdm name="w1_load_7"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="14">
<![CDATA[
.split6:265 %w1_load_8 = load i14 %w1_addr_8

]]></Node>
<StgValue><ssdm name="w1_load_8"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="7">
<![CDATA[
.split6:297 %wy_sum_load_15 = load i7 %wy_sum_addr_16

]]></Node>
<StgValue><ssdm name="wy_sum_load_15"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="7">
<![CDATA[
.split6:302 %wy_sum_load_16 = load i7 %wy_sum_addr_17

]]></Node>
<StgValue><ssdm name="wy_sum_load_16"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="7">
<![CDATA[
.split6:307 %wy_sum_load_17 = load i7 %wy_sum_addr_18

]]></Node>
<StgValue><ssdm name="wy_sum_load_17"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="7">
<![CDATA[
.split6:312 %wy_sum_load_18 = load i7 %wy_sum_addr_19

]]></Node>
<StgValue><ssdm name="wy_sum_load_18"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="372" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:31 %add_ln34_2 = add i14 %add_ln34, i14 9

]]></Node>
<StgValue><ssdm name="add_ln34_2"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="14">
<![CDATA[
.split6:32 %zext_ln34_10 = zext i14 %add_ln34_2

]]></Node>
<StgValue><ssdm name="zext_ln34_10"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:33 %w1_addr_9 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_10

]]></Node>
<StgValue><ssdm name="w1_addr_9"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:228 %add = fadd i32 %wy_sum_load_1, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:233 %add_1 = fadd i32 %wy_sum_load_2, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:238 %add_2 = fadd i32 %wy_sum_load_3, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:243 %add_3 = fadd i32 %wy_sum_load_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:246 %mul_4 = fmul i32 %w1_load_4, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:251 %mul_5 = fmul i32 %w1_load_5, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:256 %mul_6 = fmul i32 %w1_load_6, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:261 %mul_7 = fmul i32 %w1_load_7, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="14">
<![CDATA[
.split6:265 %w1_load_8 = load i14 %w1_addr_8

]]></Node>
<StgValue><ssdm name="w1_load_8"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="14">
<![CDATA[
.split6:270 %w1_load_9 = load i14 %w1_addr_9

]]></Node>
<StgValue><ssdm name="w1_load_9"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="7">
<![CDATA[
.split6:307 %wy_sum_load_17 = load i7 %wy_sum_addr_18

]]></Node>
<StgValue><ssdm name="wy_sum_load_17"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="7">
<![CDATA[
.split6:312 %wy_sum_load_18 = load i7 %wy_sum_addr_19

]]></Node>
<StgValue><ssdm name="wy_sum_load_18"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="7">
<![CDATA[
.split6:317 %wy_sum_load_19 = load i7 %wy_sum_addr_20

]]></Node>
<StgValue><ssdm name="wy_sum_load_19"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="7">
<![CDATA[
.split6:322 %wy_sum_load_20 = load i7 %wy_sum_addr_21

]]></Node>
<StgValue><ssdm name="wy_sum_load_20"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="389" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:34 %add_ln34_3 = add i14 %add_ln34, i14 10

]]></Node>
<StgValue><ssdm name="add_ln34_3"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="14">
<![CDATA[
.split6:35 %zext_ln34_11 = zext i14 %add_ln34_3

]]></Node>
<StgValue><ssdm name="zext_ln34_11"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:36 %w1_addr_10 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_11

]]></Node>
<StgValue><ssdm name="w1_addr_10"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:228 %add = fadd i32 %wy_sum_load_1, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:233 %add_1 = fadd i32 %wy_sum_load_2, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:238 %add_2 = fadd i32 %wy_sum_load_3, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:243 %add_3 = fadd i32 %wy_sum_load_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="396" st_id="16" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:248 %add_4 = fadd i32 %wy_sum_load_5, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="397" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:251 %mul_5 = fmul i32 %w1_load_5, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="398" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:256 %mul_6 = fmul i32 %w1_load_6, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="399" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:261 %mul_7 = fmul i32 %w1_load_7, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="400" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:266 %mul_8 = fmul i32 %w1_load_8, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="401" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="14">
<![CDATA[
.split6:270 %w1_load_9 = load i14 %w1_addr_9

]]></Node>
<StgValue><ssdm name="w1_load_9"/></StgValue>
</operation>

<operation id="402" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="14">
<![CDATA[
.split6:275 %w1_load_10 = load i14 %w1_addr_10

]]></Node>
<StgValue><ssdm name="w1_load_10"/></StgValue>
</operation>

<operation id="403" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="7">
<![CDATA[
.split6:317 %wy_sum_load_19 = load i7 %wy_sum_addr_20

]]></Node>
<StgValue><ssdm name="wy_sum_load_19"/></StgValue>
</operation>

<operation id="404" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="7">
<![CDATA[
.split6:322 %wy_sum_load_20 = load i7 %wy_sum_addr_21

]]></Node>
<StgValue><ssdm name="wy_sum_load_20"/></StgValue>
</operation>

<operation id="405" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="7">
<![CDATA[
.split6:327 %wy_sum_load_21 = load i7 %wy_sum_addr_22

]]></Node>
<StgValue><ssdm name="wy_sum_load_21"/></StgValue>
</operation>

<operation id="406" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="7">
<![CDATA[
.split6:332 %wy_sum_load_22 = load i7 %wy_sum_addr_23

]]></Node>
<StgValue><ssdm name="wy_sum_load_22"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="407" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:37 %add_ln34_4 = add i14 %add_ln34, i14 11

]]></Node>
<StgValue><ssdm name="add_ln34_4"/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="14">
<![CDATA[
.split6:38 %zext_ln34_12 = zext i14 %add_ln34_4

]]></Node>
<StgValue><ssdm name="zext_ln34_12"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:39 %w1_addr_11 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_12

]]></Node>
<StgValue><ssdm name="w1_addr_11"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:233 %add_1 = fadd i32 %wy_sum_load_2, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:238 %add_2 = fadd i32 %wy_sum_load_3, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:243 %add_3 = fadd i32 %wy_sum_load_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:248 %add_4 = fadd i32 %wy_sum_load_5, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:253 %add_5 = fadd i32 %wy_sum_load_6, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:256 %mul_6 = fmul i32 %w1_load_6, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:261 %mul_7 = fmul i32 %w1_load_7, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="417" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:266 %mul_8 = fmul i32 %w1_load_8, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="418" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:271 %mul_9 = fmul i32 %w1_load_9, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="419" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="14">
<![CDATA[
.split6:275 %w1_load_10 = load i14 %w1_addr_10

]]></Node>
<StgValue><ssdm name="w1_load_10"/></StgValue>
</operation>

<operation id="420" st_id="17" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="14">
<![CDATA[
.split6:280 %w1_load_11 = load i14 %w1_addr_11

]]></Node>
<StgValue><ssdm name="w1_load_11"/></StgValue>
</operation>

<operation id="421" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="7">
<![CDATA[
.split6:327 %wy_sum_load_21 = load i7 %wy_sum_addr_22

]]></Node>
<StgValue><ssdm name="wy_sum_load_21"/></StgValue>
</operation>

<operation id="422" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="7">
<![CDATA[
.split6:332 %wy_sum_load_22 = load i7 %wy_sum_addr_23

]]></Node>
<StgValue><ssdm name="wy_sum_load_22"/></StgValue>
</operation>

<operation id="423" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="7">
<![CDATA[
.split6:337 %wy_sum_load_23 = load i7 %wy_sum_addr_24

]]></Node>
<StgValue><ssdm name="wy_sum_load_23"/></StgValue>
</operation>

<operation id="424" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="7">
<![CDATA[
.split6:342 %wy_sum_load_24 = load i7 %wy_sum_addr_25

]]></Node>
<StgValue><ssdm name="wy_sum_load_24"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="425" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:40 %add_ln34_5 = add i14 %add_ln34, i14 12

]]></Node>
<StgValue><ssdm name="add_ln34_5"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="14">
<![CDATA[
.split6:41 %zext_ln34_13 = zext i14 %add_ln34_5

]]></Node>
<StgValue><ssdm name="zext_ln34_13"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:42 %w1_addr_12 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_13

]]></Node>
<StgValue><ssdm name="w1_addr_12"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:238 %add_2 = fadd i32 %wy_sum_load_3, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:243 %add_3 = fadd i32 %wy_sum_load_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:248 %add_4 = fadd i32 %wy_sum_load_5, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:253 %add_5 = fadd i32 %wy_sum_load_6, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:258 %add_6 = fadd i32 %wy_sum_load_7, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:261 %mul_7 = fmul i32 %w1_load_7, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="434" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:266 %mul_8 = fmul i32 %w1_load_8, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="435" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:271 %mul_9 = fmul i32 %w1_load_9, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="436" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:276 %mul_s = fmul i32 %w1_load_10, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="14">
<![CDATA[
.split6:280 %w1_load_11 = load i14 %w1_addr_11

]]></Node>
<StgValue><ssdm name="w1_load_11"/></StgValue>
</operation>

<operation id="438" st_id="18" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="14">
<![CDATA[
.split6:285 %w1_load_12 = load i14 %w1_addr_12

]]></Node>
<StgValue><ssdm name="w1_load_12"/></StgValue>
</operation>

<operation id="439" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="7">
<![CDATA[
.split6:337 %wy_sum_load_23 = load i7 %wy_sum_addr_24

]]></Node>
<StgValue><ssdm name="wy_sum_load_23"/></StgValue>
</operation>

<operation id="440" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="7">
<![CDATA[
.split6:342 %wy_sum_load_24 = load i7 %wy_sum_addr_25

]]></Node>
<StgValue><ssdm name="wy_sum_load_24"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="7">
<![CDATA[
.split6:347 %wy_sum_load_25 = load i7 %wy_sum_addr_26

]]></Node>
<StgValue><ssdm name="wy_sum_load_25"/></StgValue>
</operation>

<operation id="442" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="7">
<![CDATA[
.split6:352 %wy_sum_load_26 = load i7 %wy_sum_addr_27

]]></Node>
<StgValue><ssdm name="wy_sum_load_26"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="443" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:43 %add_ln34_6 = add i14 %add_ln34, i14 13

]]></Node>
<StgValue><ssdm name="add_ln34_6"/></StgValue>
</operation>

<operation id="444" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="14">
<![CDATA[
.split6:44 %zext_ln34_14 = zext i14 %add_ln34_6

]]></Node>
<StgValue><ssdm name="zext_ln34_14"/></StgValue>
</operation>

<operation id="445" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:45 %w1_addr_13 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_14

]]></Node>
<StgValue><ssdm name="w1_addr_13"/></StgValue>
</operation>

<operation id="446" st_id="19" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:243 %add_3 = fadd i32 %wy_sum_load_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="447" st_id="19" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:248 %add_4 = fadd i32 %wy_sum_load_5, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="448" st_id="19" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:253 %add_5 = fadd i32 %wy_sum_load_6, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="449" st_id="19" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:258 %add_6 = fadd i32 %wy_sum_load_7, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="450" st_id="19" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:263 %add_7 = fadd i32 %wy_sum_load_8, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="451" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:266 %mul_8 = fmul i32 %w1_load_8, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_8"/></StgValue>
</operation>

<operation id="452" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:271 %mul_9 = fmul i32 %w1_load_9, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="453" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:276 %mul_s = fmul i32 %w1_load_10, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="454" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:281 %mul_10 = fmul i32 %w1_load_11, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="455" st_id="19" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="14">
<![CDATA[
.split6:285 %w1_load_12 = load i14 %w1_addr_12

]]></Node>
<StgValue><ssdm name="w1_load_12"/></StgValue>
</operation>

<operation id="456" st_id="19" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="14">
<![CDATA[
.split6:290 %w1_load_13 = load i14 %w1_addr_13

]]></Node>
<StgValue><ssdm name="w1_load_13"/></StgValue>
</operation>

<operation id="457" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="7">
<![CDATA[
.split6:347 %wy_sum_load_25 = load i7 %wy_sum_addr_26

]]></Node>
<StgValue><ssdm name="wy_sum_load_25"/></StgValue>
</operation>

<operation id="458" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="7">
<![CDATA[
.split6:352 %wy_sum_load_26 = load i7 %wy_sum_addr_27

]]></Node>
<StgValue><ssdm name="wy_sum_load_26"/></StgValue>
</operation>

<operation id="459" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="7">
<![CDATA[
.split6:357 %wy_sum_load_27 = load i7 %wy_sum_addr_28

]]></Node>
<StgValue><ssdm name="wy_sum_load_27"/></StgValue>
</operation>

<operation id="460" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="7">
<![CDATA[
.split6:362 %wy_sum_load_28 = load i7 %wy_sum_addr_29

]]></Node>
<StgValue><ssdm name="wy_sum_load_28"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="461" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:46 %add_ln34_7 = add i14 %add_ln34, i14 14

]]></Node>
<StgValue><ssdm name="add_ln34_7"/></StgValue>
</operation>

<operation id="462" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="14">
<![CDATA[
.split6:47 %zext_ln34_15 = zext i14 %add_ln34_7

]]></Node>
<StgValue><ssdm name="zext_ln34_15"/></StgValue>
</operation>

<operation id="463" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:48 %w1_addr_14 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_15

]]></Node>
<StgValue><ssdm name="w1_addr_14"/></StgValue>
</operation>

<operation id="464" st_id="20" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:248 %add_4 = fadd i32 %wy_sum_load_5, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="465" st_id="20" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:253 %add_5 = fadd i32 %wy_sum_load_6, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="466" st_id="20" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:258 %add_6 = fadd i32 %wy_sum_load_7, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="467" st_id="20" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:263 %add_7 = fadd i32 %wy_sum_load_8, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="468" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:268 %add_8 = fadd i32 %wy_sum_load_9, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>

<operation id="469" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:271 %mul_9 = fmul i32 %w1_load_9, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_9"/></StgValue>
</operation>

<operation id="470" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:276 %mul_s = fmul i32 %w1_load_10, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="471" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:281 %mul_10 = fmul i32 %w1_load_11, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="472" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:286 %mul_11 = fmul i32 %w1_load_12, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="473" st_id="20" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="14">
<![CDATA[
.split6:290 %w1_load_13 = load i14 %w1_addr_13

]]></Node>
<StgValue><ssdm name="w1_load_13"/></StgValue>
</operation>

<operation id="474" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="14">
<![CDATA[
.split6:295 %w1_load_14 = load i14 %w1_addr_14

]]></Node>
<StgValue><ssdm name="w1_load_14"/></StgValue>
</operation>

<operation id="475" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="7">
<![CDATA[
.split6:357 %wy_sum_load_27 = load i7 %wy_sum_addr_28

]]></Node>
<StgValue><ssdm name="wy_sum_load_27"/></StgValue>
</operation>

<operation id="476" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="7">
<![CDATA[
.split6:362 %wy_sum_load_28 = load i7 %wy_sum_addr_29

]]></Node>
<StgValue><ssdm name="wy_sum_load_28"/></StgValue>
</operation>

<operation id="477" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="7">
<![CDATA[
.split6:367 %wy_sum_load_29 = load i7 %wy_sum_addr_30

]]></Node>
<StgValue><ssdm name="wy_sum_load_29"/></StgValue>
</operation>

<operation id="478" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="7">
<![CDATA[
.split6:372 %wy_sum_load_30 = load i7 %wy_sum_addr_31

]]></Node>
<StgValue><ssdm name="wy_sum_load_30"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="479" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:49 %add_ln34_8 = add i14 %add_ln34, i14 15

]]></Node>
<StgValue><ssdm name="add_ln34_8"/></StgValue>
</operation>

<operation id="480" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="14">
<![CDATA[
.split6:50 %zext_ln34_16 = zext i14 %add_ln34_8

]]></Node>
<StgValue><ssdm name="zext_ln34_16"/></StgValue>
</operation>

<operation id="481" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:51 %w1_addr_15 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_16

]]></Node>
<StgValue><ssdm name="w1_addr_15"/></StgValue>
</operation>

<operation id="482" st_id="21" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:253 %add_5 = fadd i32 %wy_sum_load_6, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="483" st_id="21" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:258 %add_6 = fadd i32 %wy_sum_load_7, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="484" st_id="21" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:263 %add_7 = fadd i32 %wy_sum_load_8, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="485" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:268 %add_8 = fadd i32 %wy_sum_load_9, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>

<operation id="486" st_id="21" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:273 %add_9 = fadd i32 %wy_sum_load_10, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>

<operation id="487" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:276 %mul_s = fmul i32 %w1_load_10, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="488" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:281 %mul_10 = fmul i32 %w1_load_11, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="489" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:286 %mul_11 = fmul i32 %w1_load_12, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="490" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:291 %mul_12 = fmul i32 %w1_load_13, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="491" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="14">
<![CDATA[
.split6:295 %w1_load_14 = load i14 %w1_addr_14

]]></Node>
<StgValue><ssdm name="w1_load_14"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="14">
<![CDATA[
.split6:300 %w1_load_15 = load i14 %w1_addr_15

]]></Node>
<StgValue><ssdm name="w1_load_15"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="7">
<![CDATA[
.split6:367 %wy_sum_load_29 = load i7 %wy_sum_addr_30

]]></Node>
<StgValue><ssdm name="wy_sum_load_29"/></StgValue>
</operation>

<operation id="494" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="7">
<![CDATA[
.split6:372 %wy_sum_load_30 = load i7 %wy_sum_addr_31

]]></Node>
<StgValue><ssdm name="wy_sum_load_30"/></StgValue>
</operation>

<operation id="495" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="7">
<![CDATA[
.split6:377 %wy_sum_load_31 = load i7 %wy_sum_addr_32

]]></Node>
<StgValue><ssdm name="wy_sum_load_31"/></StgValue>
</operation>

<operation id="496" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="7">
<![CDATA[
.split6:382 %wy_sum_load_32 = load i7 %wy_sum_addr_33

]]></Node>
<StgValue><ssdm name="wy_sum_load_32"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="497" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:52 %add_ln34_9 = add i14 %add_ln34, i14 16

]]></Node>
<StgValue><ssdm name="add_ln34_9"/></StgValue>
</operation>

<operation id="498" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="14">
<![CDATA[
.split6:53 %zext_ln34_17 = zext i14 %add_ln34_9

]]></Node>
<StgValue><ssdm name="zext_ln34_17"/></StgValue>
</operation>

<operation id="499" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:54 %w1_addr_16 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_17

]]></Node>
<StgValue><ssdm name="w1_addr_16"/></StgValue>
</operation>

<operation id="500" st_id="22" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:258 %add_6 = fadd i32 %wy_sum_load_7, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="501" st_id="22" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:263 %add_7 = fadd i32 %wy_sum_load_8, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="502" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:268 %add_8 = fadd i32 %wy_sum_load_9, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>

<operation id="503" st_id="22" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:273 %add_9 = fadd i32 %wy_sum_load_10, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>

<operation id="504" st_id="22" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:278 %add_s = fadd i32 %wy_sum_load_11, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>

<operation id="505" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:281 %mul_10 = fmul i32 %w1_load_11, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_10"/></StgValue>
</operation>

<operation id="506" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:286 %mul_11 = fmul i32 %w1_load_12, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="507" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:291 %mul_12 = fmul i32 %w1_load_13, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="508" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:296 %mul_13 = fmul i32 %w1_load_14, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="509" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="14">
<![CDATA[
.split6:300 %w1_load_15 = load i14 %w1_addr_15

]]></Node>
<StgValue><ssdm name="w1_load_15"/></StgValue>
</operation>

<operation id="510" st_id="22" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="14">
<![CDATA[
.split6:305 %w1_load_16 = load i14 %w1_addr_16

]]></Node>
<StgValue><ssdm name="w1_load_16"/></StgValue>
</operation>

<operation id="511" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="7">
<![CDATA[
.split6:377 %wy_sum_load_31 = load i7 %wy_sum_addr_32

]]></Node>
<StgValue><ssdm name="wy_sum_load_31"/></StgValue>
</operation>

<operation id="512" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="7">
<![CDATA[
.split6:382 %wy_sum_load_32 = load i7 %wy_sum_addr_33

]]></Node>
<StgValue><ssdm name="wy_sum_load_32"/></StgValue>
</operation>

<operation id="513" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="7">
<![CDATA[
.split6:387 %wy_sum_load_33 = load i7 %wy_sum_addr_34

]]></Node>
<StgValue><ssdm name="wy_sum_load_33"/></StgValue>
</operation>

<operation id="514" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="7">
<![CDATA[
.split6:392 %wy_sum_load_34 = load i7 %wy_sum_addr_35

]]></Node>
<StgValue><ssdm name="wy_sum_load_34"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="515" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:55 %add_ln34_10 = add i14 %add_ln34, i14 17

]]></Node>
<StgValue><ssdm name="add_ln34_10"/></StgValue>
</operation>

<operation id="516" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="14">
<![CDATA[
.split6:56 %zext_ln34_18 = zext i14 %add_ln34_10

]]></Node>
<StgValue><ssdm name="zext_ln34_18"/></StgValue>
</operation>

<operation id="517" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:57 %w1_addr_17 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_18

]]></Node>
<StgValue><ssdm name="w1_addr_17"/></StgValue>
</operation>

<operation id="518" st_id="23" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:263 %add_7 = fadd i32 %wy_sum_load_8, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="519" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:268 %add_8 = fadd i32 %wy_sum_load_9, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>

<operation id="520" st_id="23" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:273 %add_9 = fadd i32 %wy_sum_load_10, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>

<operation id="521" st_id="23" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:278 %add_s = fadd i32 %wy_sum_load_11, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>

<operation id="522" st_id="23" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:283 %add_10 = fadd i32 %wy_sum_load_12, i32 %mul_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>

<operation id="523" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:286 %mul_11 = fmul i32 %w1_load_12, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_11"/></StgValue>
</operation>

<operation id="524" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:291 %mul_12 = fmul i32 %w1_load_13, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="525" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:296 %mul_13 = fmul i32 %w1_load_14, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="526" st_id="23" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:301 %mul_14 = fmul i32 %w1_load_15, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="527" st_id="23" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="14">
<![CDATA[
.split6:305 %w1_load_16 = load i14 %w1_addr_16

]]></Node>
<StgValue><ssdm name="w1_load_16"/></StgValue>
</operation>

<operation id="528" st_id="23" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="14">
<![CDATA[
.split6:310 %w1_load_17 = load i14 %w1_addr_17

]]></Node>
<StgValue><ssdm name="w1_load_17"/></StgValue>
</operation>

<operation id="529" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="7">
<![CDATA[
.split6:387 %wy_sum_load_33 = load i7 %wy_sum_addr_34

]]></Node>
<StgValue><ssdm name="wy_sum_load_33"/></StgValue>
</operation>

<operation id="530" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="7">
<![CDATA[
.split6:392 %wy_sum_load_34 = load i7 %wy_sum_addr_35

]]></Node>
<StgValue><ssdm name="wy_sum_load_34"/></StgValue>
</operation>

<operation id="531" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="7">
<![CDATA[
.split6:397 %wy_sum_load_35 = load i7 %wy_sum_addr_36

]]></Node>
<StgValue><ssdm name="wy_sum_load_35"/></StgValue>
</operation>

<operation id="532" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="7">
<![CDATA[
.split6:402 %wy_sum_load_36 = load i7 %wy_sum_addr_37

]]></Node>
<StgValue><ssdm name="wy_sum_load_36"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="533" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:58 %add_ln34_11 = add i14 %add_ln34, i14 18

]]></Node>
<StgValue><ssdm name="add_ln34_11"/></StgValue>
</operation>

<operation id="534" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="14">
<![CDATA[
.split6:59 %zext_ln34_19 = zext i14 %add_ln34_11

]]></Node>
<StgValue><ssdm name="zext_ln34_19"/></StgValue>
</operation>

<operation id="535" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:60 %w1_addr_18 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_19

]]></Node>
<StgValue><ssdm name="w1_addr_18"/></StgValue>
</operation>

<operation id="536" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:268 %add_8 = fadd i32 %wy_sum_load_9, i32 %mul_8

]]></Node>
<StgValue><ssdm name="add_8"/></StgValue>
</operation>

<operation id="537" st_id="24" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:273 %add_9 = fadd i32 %wy_sum_load_10, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>

<operation id="538" st_id="24" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:278 %add_s = fadd i32 %wy_sum_load_11, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>

<operation id="539" st_id="24" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:283 %add_10 = fadd i32 %wy_sum_load_12, i32 %mul_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>

<operation id="540" st_id="24" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:288 %add_11 = fadd i32 %wy_sum_load_13, i32 %mul_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>

<operation id="541" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:291 %mul_12 = fmul i32 %w1_load_13, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="542" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:296 %mul_13 = fmul i32 %w1_load_14, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="543" st_id="24" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:301 %mul_14 = fmul i32 %w1_load_15, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="544" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:306 %mul_15 = fmul i32 %w1_load_16, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="545" st_id="24" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="14">
<![CDATA[
.split6:310 %w1_load_17 = load i14 %w1_addr_17

]]></Node>
<StgValue><ssdm name="w1_load_17"/></StgValue>
</operation>

<operation id="546" st_id="24" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="14">
<![CDATA[
.split6:315 %w1_load_18 = load i14 %w1_addr_18

]]></Node>
<StgValue><ssdm name="w1_load_18"/></StgValue>
</operation>

<operation id="547" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="7">
<![CDATA[
.split6:397 %wy_sum_load_35 = load i7 %wy_sum_addr_36

]]></Node>
<StgValue><ssdm name="wy_sum_load_35"/></StgValue>
</operation>

<operation id="548" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="7">
<![CDATA[
.split6:402 %wy_sum_load_36 = load i7 %wy_sum_addr_37

]]></Node>
<StgValue><ssdm name="wy_sum_load_36"/></StgValue>
</operation>

<operation id="549" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="7">
<![CDATA[
.split6:407 %wy_sum_load_37 = load i7 %wy_sum_addr_38

]]></Node>
<StgValue><ssdm name="wy_sum_load_37"/></StgValue>
</operation>

<operation id="550" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="7">
<![CDATA[
.split6:412 %wy_sum_load_38 = load i7 %wy_sum_addr_39

]]></Node>
<StgValue><ssdm name="wy_sum_load_38"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="551" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:61 %add_ln34_12 = add i14 %add_ln34, i14 19

]]></Node>
<StgValue><ssdm name="add_ln34_12"/></StgValue>
</operation>

<operation id="552" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="14">
<![CDATA[
.split6:62 %zext_ln34_20 = zext i14 %add_ln34_12

]]></Node>
<StgValue><ssdm name="zext_ln34_20"/></StgValue>
</operation>

<operation id="553" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:63 %w1_addr_19 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_20

]]></Node>
<StgValue><ssdm name="w1_addr_19"/></StgValue>
</operation>

<operation id="554" st_id="25" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:273 %add_9 = fadd i32 %wy_sum_load_10, i32 %mul_9

]]></Node>
<StgValue><ssdm name="add_9"/></StgValue>
</operation>

<operation id="555" st_id="25" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:278 %add_s = fadd i32 %wy_sum_load_11, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>

<operation id="556" st_id="25" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:283 %add_10 = fadd i32 %wy_sum_load_12, i32 %mul_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>

<operation id="557" st_id="25" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:288 %add_11 = fadd i32 %wy_sum_load_13, i32 %mul_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>

<operation id="558" st_id="25" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:293 %add_12 = fadd i32 %wy_sum_load_14, i32 %mul_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>

<operation id="559" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:296 %mul_13 = fmul i32 %w1_load_14, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="560" st_id="25" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:301 %mul_14 = fmul i32 %w1_load_15, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="561" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:306 %mul_15 = fmul i32 %w1_load_16, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="562" st_id="25" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:311 %mul_16 = fmul i32 %w1_load_17, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="563" st_id="25" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="14">
<![CDATA[
.split6:315 %w1_load_18 = load i14 %w1_addr_18

]]></Node>
<StgValue><ssdm name="w1_load_18"/></StgValue>
</operation>

<operation id="564" st_id="25" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="14">
<![CDATA[
.split6:320 %w1_load_19 = load i14 %w1_addr_19

]]></Node>
<StgValue><ssdm name="w1_load_19"/></StgValue>
</operation>

<operation id="565" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="7">
<![CDATA[
.split6:407 %wy_sum_load_37 = load i7 %wy_sum_addr_38

]]></Node>
<StgValue><ssdm name="wy_sum_load_37"/></StgValue>
</operation>

<operation id="566" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="7">
<![CDATA[
.split6:412 %wy_sum_load_38 = load i7 %wy_sum_addr_39

]]></Node>
<StgValue><ssdm name="wy_sum_load_38"/></StgValue>
</operation>

<operation id="567" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="7">
<![CDATA[
.split6:417 %wy_sum_load_39 = load i7 %wy_sum_addr_40

]]></Node>
<StgValue><ssdm name="wy_sum_load_39"/></StgValue>
</operation>

<operation id="568" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="7">
<![CDATA[
.split6:422 %wy_sum_load_40 = load i7 %wy_sum_addr_41

]]></Node>
<StgValue><ssdm name="wy_sum_load_40"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="569" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:64 %add_ln34_13 = add i14 %add_ln34, i14 20

]]></Node>
<StgValue><ssdm name="add_ln34_13"/></StgValue>
</operation>

<operation id="570" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="14">
<![CDATA[
.split6:65 %zext_ln34_21 = zext i14 %add_ln34_13

]]></Node>
<StgValue><ssdm name="zext_ln34_21"/></StgValue>
</operation>

<operation id="571" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:66 %w1_addr_20 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_21

]]></Node>
<StgValue><ssdm name="w1_addr_20"/></StgValue>
</operation>

<operation id="572" st_id="26" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:278 %add_s = fadd i32 %wy_sum_load_11, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>

<operation id="573" st_id="26" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:283 %add_10 = fadd i32 %wy_sum_load_12, i32 %mul_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>

<operation id="574" st_id="26" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:288 %add_11 = fadd i32 %wy_sum_load_13, i32 %mul_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>

<operation id="575" st_id="26" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:293 %add_12 = fadd i32 %wy_sum_load_14, i32 %mul_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>

<operation id="576" st_id="26" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:298 %add_13 = fadd i32 %wy_sum_load_15, i32 %mul_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>

<operation id="577" st_id="26" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:301 %mul_14 = fmul i32 %w1_load_15, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="578" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:306 %mul_15 = fmul i32 %w1_load_16, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="579" st_id="26" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:311 %mul_16 = fmul i32 %w1_load_17, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="580" st_id="26" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:316 %mul_17 = fmul i32 %w1_load_18, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>

<operation id="581" st_id="26" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="14">
<![CDATA[
.split6:320 %w1_load_19 = load i14 %w1_addr_19

]]></Node>
<StgValue><ssdm name="w1_load_19"/></StgValue>
</operation>

<operation id="582" st_id="26" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="14">
<![CDATA[
.split6:325 %w1_load_20 = load i14 %w1_addr_20

]]></Node>
<StgValue><ssdm name="w1_load_20"/></StgValue>
</operation>

<operation id="583" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="7">
<![CDATA[
.split6:417 %wy_sum_load_39 = load i7 %wy_sum_addr_40

]]></Node>
<StgValue><ssdm name="wy_sum_load_39"/></StgValue>
</operation>

<operation id="584" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="7">
<![CDATA[
.split6:422 %wy_sum_load_40 = load i7 %wy_sum_addr_41

]]></Node>
<StgValue><ssdm name="wy_sum_load_40"/></StgValue>
</operation>

<operation id="585" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="7">
<![CDATA[
.split6:427 %wy_sum_load_41 = load i7 %wy_sum_addr_42

]]></Node>
<StgValue><ssdm name="wy_sum_load_41"/></StgValue>
</operation>

<operation id="586" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="7">
<![CDATA[
.split6:432 %wy_sum_load_42 = load i7 %wy_sum_addr_43

]]></Node>
<StgValue><ssdm name="wy_sum_load_42"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="587" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:67 %add_ln34_14 = add i14 %add_ln34, i14 21

]]></Node>
<StgValue><ssdm name="add_ln34_14"/></StgValue>
</operation>

<operation id="588" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="14">
<![CDATA[
.split6:68 %zext_ln34_22 = zext i14 %add_ln34_14

]]></Node>
<StgValue><ssdm name="zext_ln34_22"/></StgValue>
</operation>

<operation id="589" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:69 %w1_addr_21 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_22

]]></Node>
<StgValue><ssdm name="w1_addr_21"/></StgValue>
</operation>

<operation id="590" st_id="27" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:283 %add_10 = fadd i32 %wy_sum_load_12, i32 %mul_10

]]></Node>
<StgValue><ssdm name="add_10"/></StgValue>
</operation>

<operation id="591" st_id="27" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:288 %add_11 = fadd i32 %wy_sum_load_13, i32 %mul_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>

<operation id="592" st_id="27" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:293 %add_12 = fadd i32 %wy_sum_load_14, i32 %mul_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>

<operation id="593" st_id="27" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:298 %add_13 = fadd i32 %wy_sum_load_15, i32 %mul_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>

<operation id="594" st_id="27" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:303 %add_14 = fadd i32 %wy_sum_load_16, i32 %mul_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>

<operation id="595" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:306 %mul_15 = fmul i32 %w1_load_16, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="596" st_id="27" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:311 %mul_16 = fmul i32 %w1_load_17, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="597" st_id="27" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:316 %mul_17 = fmul i32 %w1_load_18, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>

<operation id="598" st_id="27" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:321 %mul_18 = fmul i32 %w1_load_19, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>

<operation id="599" st_id="27" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="14">
<![CDATA[
.split6:325 %w1_load_20 = load i14 %w1_addr_20

]]></Node>
<StgValue><ssdm name="w1_load_20"/></StgValue>
</operation>

<operation id="600" st_id="27" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="14">
<![CDATA[
.split6:330 %w1_load_21 = load i14 %w1_addr_21

]]></Node>
<StgValue><ssdm name="w1_load_21"/></StgValue>
</operation>

<operation id="601" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="7">
<![CDATA[
.split6:427 %wy_sum_load_41 = load i7 %wy_sum_addr_42

]]></Node>
<StgValue><ssdm name="wy_sum_load_41"/></StgValue>
</operation>

<operation id="602" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="7">
<![CDATA[
.split6:432 %wy_sum_load_42 = load i7 %wy_sum_addr_43

]]></Node>
<StgValue><ssdm name="wy_sum_load_42"/></StgValue>
</operation>

<operation id="603" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="7">
<![CDATA[
.split6:437 %wy_sum_load_43 = load i7 %wy_sum_addr_44

]]></Node>
<StgValue><ssdm name="wy_sum_load_43"/></StgValue>
</operation>

<operation id="604" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="7">
<![CDATA[
.split6:442 %wy_sum_load_44 = load i7 %wy_sum_addr_45

]]></Node>
<StgValue><ssdm name="wy_sum_load_44"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="605" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:70 %add_ln34_15 = add i14 %add_ln34, i14 22

]]></Node>
<StgValue><ssdm name="add_ln34_15"/></StgValue>
</operation>

<operation id="606" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="14">
<![CDATA[
.split6:71 %zext_ln34_23 = zext i14 %add_ln34_15

]]></Node>
<StgValue><ssdm name="zext_ln34_23"/></StgValue>
</operation>

<operation id="607" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:72 %w1_addr_22 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_23

]]></Node>
<StgValue><ssdm name="w1_addr_22"/></StgValue>
</operation>

<operation id="608" st_id="28" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:288 %add_11 = fadd i32 %wy_sum_load_13, i32 %mul_11

]]></Node>
<StgValue><ssdm name="add_11"/></StgValue>
</operation>

<operation id="609" st_id="28" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:293 %add_12 = fadd i32 %wy_sum_load_14, i32 %mul_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>

<operation id="610" st_id="28" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:298 %add_13 = fadd i32 %wy_sum_load_15, i32 %mul_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>

<operation id="611" st_id="28" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:303 %add_14 = fadd i32 %wy_sum_load_16, i32 %mul_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>

<operation id="612" st_id="28" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:308 %add_15 = fadd i32 %wy_sum_load_17, i32 %mul_15

]]></Node>
<StgValue><ssdm name="add_15"/></StgValue>
</operation>

<operation id="613" st_id="28" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:311 %mul_16 = fmul i32 %w1_load_17, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="614" st_id="28" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:316 %mul_17 = fmul i32 %w1_load_18, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>

<operation id="615" st_id="28" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:321 %mul_18 = fmul i32 %w1_load_19, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>

<operation id="616" st_id="28" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:326 %mul_19 = fmul i32 %w1_load_20, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>

<operation id="617" st_id="28" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="14">
<![CDATA[
.split6:330 %w1_load_21 = load i14 %w1_addr_21

]]></Node>
<StgValue><ssdm name="w1_load_21"/></StgValue>
</operation>

<operation id="618" st_id="28" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="14">
<![CDATA[
.split6:335 %w1_load_22 = load i14 %w1_addr_22

]]></Node>
<StgValue><ssdm name="w1_load_22"/></StgValue>
</operation>

<operation id="619" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="7">
<![CDATA[
.split6:437 %wy_sum_load_43 = load i7 %wy_sum_addr_44

]]></Node>
<StgValue><ssdm name="wy_sum_load_43"/></StgValue>
</operation>

<operation id="620" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="7">
<![CDATA[
.split6:442 %wy_sum_load_44 = load i7 %wy_sum_addr_45

]]></Node>
<StgValue><ssdm name="wy_sum_load_44"/></StgValue>
</operation>

<operation id="621" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="7">
<![CDATA[
.split6:447 %wy_sum_load_45 = load i7 %wy_sum_addr_46

]]></Node>
<StgValue><ssdm name="wy_sum_load_45"/></StgValue>
</operation>

<operation id="622" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="7">
<![CDATA[
.split6:452 %wy_sum_load_46 = load i7 %wy_sum_addr_47

]]></Node>
<StgValue><ssdm name="wy_sum_load_46"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="623" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:73 %add_ln34_16 = add i14 %add_ln34, i14 23

]]></Node>
<StgValue><ssdm name="add_ln34_16"/></StgValue>
</operation>

<operation id="624" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="14">
<![CDATA[
.split6:74 %zext_ln34_24 = zext i14 %add_ln34_16

]]></Node>
<StgValue><ssdm name="zext_ln34_24"/></StgValue>
</operation>

<operation id="625" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:75 %w1_addr_23 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_24

]]></Node>
<StgValue><ssdm name="w1_addr_23"/></StgValue>
</operation>

<operation id="626" st_id="29" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:293 %add_12 = fadd i32 %wy_sum_load_14, i32 %mul_12

]]></Node>
<StgValue><ssdm name="add_12"/></StgValue>
</operation>

<operation id="627" st_id="29" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:298 %add_13 = fadd i32 %wy_sum_load_15, i32 %mul_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>

<operation id="628" st_id="29" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:303 %add_14 = fadd i32 %wy_sum_load_16, i32 %mul_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>

<operation id="629" st_id="29" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:308 %add_15 = fadd i32 %wy_sum_load_17, i32 %mul_15

]]></Node>
<StgValue><ssdm name="add_15"/></StgValue>
</operation>

<operation id="630" st_id="29" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:313 %add_16 = fadd i32 %wy_sum_load_18, i32 %mul_16

]]></Node>
<StgValue><ssdm name="add_16"/></StgValue>
</operation>

<operation id="631" st_id="29" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:316 %mul_17 = fmul i32 %w1_load_18, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_17"/></StgValue>
</operation>

<operation id="632" st_id="29" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:321 %mul_18 = fmul i32 %w1_load_19, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>

<operation id="633" st_id="29" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:326 %mul_19 = fmul i32 %w1_load_20, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>

<operation id="634" st_id="29" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:331 %mul_20 = fmul i32 %w1_load_21, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>

<operation id="635" st_id="29" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="14">
<![CDATA[
.split6:335 %w1_load_22 = load i14 %w1_addr_22

]]></Node>
<StgValue><ssdm name="w1_load_22"/></StgValue>
</operation>

<operation id="636" st_id="29" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="14">
<![CDATA[
.split6:340 %w1_load_23 = load i14 %w1_addr_23

]]></Node>
<StgValue><ssdm name="w1_load_23"/></StgValue>
</operation>

<operation id="637" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="7">
<![CDATA[
.split6:447 %wy_sum_load_45 = load i7 %wy_sum_addr_46

]]></Node>
<StgValue><ssdm name="wy_sum_load_45"/></StgValue>
</operation>

<operation id="638" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="7">
<![CDATA[
.split6:452 %wy_sum_load_46 = load i7 %wy_sum_addr_47

]]></Node>
<StgValue><ssdm name="wy_sum_load_46"/></StgValue>
</operation>

<operation id="639" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="7">
<![CDATA[
.split6:457 %wy_sum_load_47 = load i7 %wy_sum_addr_48

]]></Node>
<StgValue><ssdm name="wy_sum_load_47"/></StgValue>
</operation>

<operation id="640" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="7">
<![CDATA[
.split6:462 %wy_sum_load_48 = load i7 %wy_sum_addr_49

]]></Node>
<StgValue><ssdm name="wy_sum_load_48"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="641" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:76 %add_ln34_17 = add i14 %add_ln34, i14 24

]]></Node>
<StgValue><ssdm name="add_ln34_17"/></StgValue>
</operation>

<operation id="642" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="14">
<![CDATA[
.split6:77 %zext_ln34_25 = zext i14 %add_ln34_17

]]></Node>
<StgValue><ssdm name="zext_ln34_25"/></StgValue>
</operation>

<operation id="643" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:78 %w1_addr_24 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_25

]]></Node>
<StgValue><ssdm name="w1_addr_24"/></StgValue>
</operation>

<operation id="644" st_id="30" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:298 %add_13 = fadd i32 %wy_sum_load_15, i32 %mul_13

]]></Node>
<StgValue><ssdm name="add_13"/></StgValue>
</operation>

<operation id="645" st_id="30" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:303 %add_14 = fadd i32 %wy_sum_load_16, i32 %mul_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>

<operation id="646" st_id="30" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:308 %add_15 = fadd i32 %wy_sum_load_17, i32 %mul_15

]]></Node>
<StgValue><ssdm name="add_15"/></StgValue>
</operation>

<operation id="647" st_id="30" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:313 %add_16 = fadd i32 %wy_sum_load_18, i32 %mul_16

]]></Node>
<StgValue><ssdm name="add_16"/></StgValue>
</operation>

<operation id="648" st_id="30" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:318 %add_17 = fadd i32 %wy_sum_load_19, i32 %mul_17

]]></Node>
<StgValue><ssdm name="add_17"/></StgValue>
</operation>

<operation id="649" st_id="30" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:321 %mul_18 = fmul i32 %w1_load_19, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_18"/></StgValue>
</operation>

<operation id="650" st_id="30" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:326 %mul_19 = fmul i32 %w1_load_20, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>

<operation id="651" st_id="30" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:331 %mul_20 = fmul i32 %w1_load_21, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>

<operation id="652" st_id="30" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:336 %mul_21 = fmul i32 %w1_load_22, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>

<operation id="653" st_id="30" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="14">
<![CDATA[
.split6:340 %w1_load_23 = load i14 %w1_addr_23

]]></Node>
<StgValue><ssdm name="w1_load_23"/></StgValue>
</operation>

<operation id="654" st_id="30" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="14">
<![CDATA[
.split6:345 %w1_load_24 = load i14 %w1_addr_24

]]></Node>
<StgValue><ssdm name="w1_load_24"/></StgValue>
</operation>

<operation id="655" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="7">
<![CDATA[
.split6:457 %wy_sum_load_47 = load i7 %wy_sum_addr_48

]]></Node>
<StgValue><ssdm name="wy_sum_load_47"/></StgValue>
</operation>

<operation id="656" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="7">
<![CDATA[
.split6:462 %wy_sum_load_48 = load i7 %wy_sum_addr_49

]]></Node>
<StgValue><ssdm name="wy_sum_load_48"/></StgValue>
</operation>

<operation id="657" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="7">
<![CDATA[
.split6:467 %wy_sum_load_49 = load i7 %wy_sum_addr_50

]]></Node>
<StgValue><ssdm name="wy_sum_load_49"/></StgValue>
</operation>

<operation id="658" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="7">
<![CDATA[
.split6:472 %wy_sum_load_50 = load i7 %wy_sum_addr_51

]]></Node>
<StgValue><ssdm name="wy_sum_load_50"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="659" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:79 %add_ln34_18 = add i14 %add_ln34, i14 25

]]></Node>
<StgValue><ssdm name="add_ln34_18"/></StgValue>
</operation>

<operation id="660" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="14">
<![CDATA[
.split6:80 %zext_ln34_26 = zext i14 %add_ln34_18

]]></Node>
<StgValue><ssdm name="zext_ln34_26"/></StgValue>
</operation>

<operation id="661" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:81 %w1_addr_25 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_26

]]></Node>
<StgValue><ssdm name="w1_addr_25"/></StgValue>
</operation>

<operation id="662" st_id="31" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:303 %add_14 = fadd i32 %wy_sum_load_16, i32 %mul_14

]]></Node>
<StgValue><ssdm name="add_14"/></StgValue>
</operation>

<operation id="663" st_id="31" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:308 %add_15 = fadd i32 %wy_sum_load_17, i32 %mul_15

]]></Node>
<StgValue><ssdm name="add_15"/></StgValue>
</operation>

<operation id="664" st_id="31" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:313 %add_16 = fadd i32 %wy_sum_load_18, i32 %mul_16

]]></Node>
<StgValue><ssdm name="add_16"/></StgValue>
</operation>

<operation id="665" st_id="31" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:318 %add_17 = fadd i32 %wy_sum_load_19, i32 %mul_17

]]></Node>
<StgValue><ssdm name="add_17"/></StgValue>
</operation>

<operation id="666" st_id="31" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:323 %add_18 = fadd i32 %wy_sum_load_20, i32 %mul_18

]]></Node>
<StgValue><ssdm name="add_18"/></StgValue>
</operation>

<operation id="667" st_id="31" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:326 %mul_19 = fmul i32 %w1_load_20, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_19"/></StgValue>
</operation>

<operation id="668" st_id="31" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:331 %mul_20 = fmul i32 %w1_load_21, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>

<operation id="669" st_id="31" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:336 %mul_21 = fmul i32 %w1_load_22, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>

<operation id="670" st_id="31" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:341 %mul_22 = fmul i32 %w1_load_23, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>

<operation id="671" st_id="31" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="14">
<![CDATA[
.split6:345 %w1_load_24 = load i14 %w1_addr_24

]]></Node>
<StgValue><ssdm name="w1_load_24"/></StgValue>
</operation>

<operation id="672" st_id="31" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="14">
<![CDATA[
.split6:350 %w1_load_25 = load i14 %w1_addr_25

]]></Node>
<StgValue><ssdm name="w1_load_25"/></StgValue>
</operation>

<operation id="673" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="7">
<![CDATA[
.split6:467 %wy_sum_load_49 = load i7 %wy_sum_addr_50

]]></Node>
<StgValue><ssdm name="wy_sum_load_49"/></StgValue>
</operation>

<operation id="674" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="7">
<![CDATA[
.split6:472 %wy_sum_load_50 = load i7 %wy_sum_addr_51

]]></Node>
<StgValue><ssdm name="wy_sum_load_50"/></StgValue>
</operation>

<operation id="675" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="7">
<![CDATA[
.split6:477 %wy_sum_load_51 = load i7 %wy_sum_addr_52

]]></Node>
<StgValue><ssdm name="wy_sum_load_51"/></StgValue>
</operation>

<operation id="676" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="7">
<![CDATA[
.split6:482 %wy_sum_load_52 = load i7 %wy_sum_addr_53

]]></Node>
<StgValue><ssdm name="wy_sum_load_52"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="677" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:82 %add_ln34_19 = add i14 %add_ln34, i14 26

]]></Node>
<StgValue><ssdm name="add_ln34_19"/></StgValue>
</operation>

<operation id="678" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="14">
<![CDATA[
.split6:83 %zext_ln34_27 = zext i14 %add_ln34_19

]]></Node>
<StgValue><ssdm name="zext_ln34_27"/></StgValue>
</operation>

<operation id="679" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:84 %w1_addr_26 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_27

]]></Node>
<StgValue><ssdm name="w1_addr_26"/></StgValue>
</operation>

<operation id="680" st_id="32" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:308 %add_15 = fadd i32 %wy_sum_load_17, i32 %mul_15

]]></Node>
<StgValue><ssdm name="add_15"/></StgValue>
</operation>

<operation id="681" st_id="32" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:313 %add_16 = fadd i32 %wy_sum_load_18, i32 %mul_16

]]></Node>
<StgValue><ssdm name="add_16"/></StgValue>
</operation>

<operation id="682" st_id="32" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:318 %add_17 = fadd i32 %wy_sum_load_19, i32 %mul_17

]]></Node>
<StgValue><ssdm name="add_17"/></StgValue>
</operation>

<operation id="683" st_id="32" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:323 %add_18 = fadd i32 %wy_sum_load_20, i32 %mul_18

]]></Node>
<StgValue><ssdm name="add_18"/></StgValue>
</operation>

<operation id="684" st_id="32" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:328 %add_19 = fadd i32 %wy_sum_load_21, i32 %mul_19

]]></Node>
<StgValue><ssdm name="add_19"/></StgValue>
</operation>

<operation id="685" st_id="32" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:331 %mul_20 = fmul i32 %w1_load_21, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_20"/></StgValue>
</operation>

<operation id="686" st_id="32" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:336 %mul_21 = fmul i32 %w1_load_22, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>

<operation id="687" st_id="32" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:341 %mul_22 = fmul i32 %w1_load_23, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>

<operation id="688" st_id="32" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:346 %mul_23 = fmul i32 %w1_load_24, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>

<operation id="689" st_id="32" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="14">
<![CDATA[
.split6:350 %w1_load_25 = load i14 %w1_addr_25

]]></Node>
<StgValue><ssdm name="w1_load_25"/></StgValue>
</operation>

<operation id="690" st_id="32" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="14">
<![CDATA[
.split6:355 %w1_load_26 = load i14 %w1_addr_26

]]></Node>
<StgValue><ssdm name="w1_load_26"/></StgValue>
</operation>

<operation id="691" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="7">
<![CDATA[
.split6:477 %wy_sum_load_51 = load i7 %wy_sum_addr_52

]]></Node>
<StgValue><ssdm name="wy_sum_load_51"/></StgValue>
</operation>

<operation id="692" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="7">
<![CDATA[
.split6:482 %wy_sum_load_52 = load i7 %wy_sum_addr_53

]]></Node>
<StgValue><ssdm name="wy_sum_load_52"/></StgValue>
</operation>

<operation id="693" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="7">
<![CDATA[
.split6:487 %wy_sum_load_53 = load i7 %wy_sum_addr_54

]]></Node>
<StgValue><ssdm name="wy_sum_load_53"/></StgValue>
</operation>

<operation id="694" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="7">
<![CDATA[
.split6:492 %wy_sum_load_54 = load i7 %wy_sum_addr_55

]]></Node>
<StgValue><ssdm name="wy_sum_load_54"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="695" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:85 %add_ln34_20 = add i14 %add_ln34, i14 27

]]></Node>
<StgValue><ssdm name="add_ln34_20"/></StgValue>
</operation>

<operation id="696" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="14">
<![CDATA[
.split6:86 %zext_ln34_28 = zext i14 %add_ln34_20

]]></Node>
<StgValue><ssdm name="zext_ln34_28"/></StgValue>
</operation>

<operation id="697" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:87 %w1_addr_27 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_28

]]></Node>
<StgValue><ssdm name="w1_addr_27"/></StgValue>
</operation>

<operation id="698" st_id="33" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:313 %add_16 = fadd i32 %wy_sum_load_18, i32 %mul_16

]]></Node>
<StgValue><ssdm name="add_16"/></StgValue>
</operation>

<operation id="699" st_id="33" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:318 %add_17 = fadd i32 %wy_sum_load_19, i32 %mul_17

]]></Node>
<StgValue><ssdm name="add_17"/></StgValue>
</operation>

<operation id="700" st_id="33" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:323 %add_18 = fadd i32 %wy_sum_load_20, i32 %mul_18

]]></Node>
<StgValue><ssdm name="add_18"/></StgValue>
</operation>

<operation id="701" st_id="33" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:328 %add_19 = fadd i32 %wy_sum_load_21, i32 %mul_19

]]></Node>
<StgValue><ssdm name="add_19"/></StgValue>
</operation>

<operation id="702" st_id="33" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:333 %add_20 = fadd i32 %wy_sum_load_22, i32 %mul_20

]]></Node>
<StgValue><ssdm name="add_20"/></StgValue>
</operation>

<operation id="703" st_id="33" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:336 %mul_21 = fmul i32 %w1_load_22, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_21"/></StgValue>
</operation>

<operation id="704" st_id="33" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:341 %mul_22 = fmul i32 %w1_load_23, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>

<operation id="705" st_id="33" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:346 %mul_23 = fmul i32 %w1_load_24, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>

<operation id="706" st_id="33" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:351 %mul_24 = fmul i32 %w1_load_25, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>

<operation id="707" st_id="33" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="14">
<![CDATA[
.split6:355 %w1_load_26 = load i14 %w1_addr_26

]]></Node>
<StgValue><ssdm name="w1_load_26"/></StgValue>
</operation>

<operation id="708" st_id="33" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="14">
<![CDATA[
.split6:360 %w1_load_27 = load i14 %w1_addr_27

]]></Node>
<StgValue><ssdm name="w1_load_27"/></StgValue>
</operation>

<operation id="709" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="7">
<![CDATA[
.split6:487 %wy_sum_load_53 = load i7 %wy_sum_addr_54

]]></Node>
<StgValue><ssdm name="wy_sum_load_53"/></StgValue>
</operation>

<operation id="710" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="7">
<![CDATA[
.split6:492 %wy_sum_load_54 = load i7 %wy_sum_addr_55

]]></Node>
<StgValue><ssdm name="wy_sum_load_54"/></StgValue>
</operation>

<operation id="711" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="7">
<![CDATA[
.split6:497 %wy_sum_load_55 = load i7 %wy_sum_addr_56

]]></Node>
<StgValue><ssdm name="wy_sum_load_55"/></StgValue>
</operation>

<operation id="712" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="7">
<![CDATA[
.split6:502 %wy_sum_load_56 = load i7 %wy_sum_addr_57

]]></Node>
<StgValue><ssdm name="wy_sum_load_56"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="713" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:88 %add_ln34_21 = add i14 %add_ln34, i14 28

]]></Node>
<StgValue><ssdm name="add_ln34_21"/></StgValue>
</operation>

<operation id="714" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="14">
<![CDATA[
.split6:89 %zext_ln34_29 = zext i14 %add_ln34_21

]]></Node>
<StgValue><ssdm name="zext_ln34_29"/></StgValue>
</operation>

<operation id="715" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:90 %w1_addr_28 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_29

]]></Node>
<StgValue><ssdm name="w1_addr_28"/></StgValue>
</operation>

<operation id="716" st_id="34" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:318 %add_17 = fadd i32 %wy_sum_load_19, i32 %mul_17

]]></Node>
<StgValue><ssdm name="add_17"/></StgValue>
</operation>

<operation id="717" st_id="34" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:323 %add_18 = fadd i32 %wy_sum_load_20, i32 %mul_18

]]></Node>
<StgValue><ssdm name="add_18"/></StgValue>
</operation>

<operation id="718" st_id="34" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:328 %add_19 = fadd i32 %wy_sum_load_21, i32 %mul_19

]]></Node>
<StgValue><ssdm name="add_19"/></StgValue>
</operation>

<operation id="719" st_id="34" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:333 %add_20 = fadd i32 %wy_sum_load_22, i32 %mul_20

]]></Node>
<StgValue><ssdm name="add_20"/></StgValue>
</operation>

<operation id="720" st_id="34" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:338 %add_21 = fadd i32 %wy_sum_load_23, i32 %mul_21

]]></Node>
<StgValue><ssdm name="add_21"/></StgValue>
</operation>

<operation id="721" st_id="34" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:341 %mul_22 = fmul i32 %w1_load_23, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_22"/></StgValue>
</operation>

<operation id="722" st_id="34" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:346 %mul_23 = fmul i32 %w1_load_24, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>

<operation id="723" st_id="34" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:351 %mul_24 = fmul i32 %w1_load_25, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>

<operation id="724" st_id="34" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:356 %mul_25 = fmul i32 %w1_load_26, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>

<operation id="725" st_id="34" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="14">
<![CDATA[
.split6:360 %w1_load_27 = load i14 %w1_addr_27

]]></Node>
<StgValue><ssdm name="w1_load_27"/></StgValue>
</operation>

<operation id="726" st_id="34" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="14">
<![CDATA[
.split6:365 %w1_load_28 = load i14 %w1_addr_28

]]></Node>
<StgValue><ssdm name="w1_load_28"/></StgValue>
</operation>

<operation id="727" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="7">
<![CDATA[
.split6:497 %wy_sum_load_55 = load i7 %wy_sum_addr_56

]]></Node>
<StgValue><ssdm name="wy_sum_load_55"/></StgValue>
</operation>

<operation id="728" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="7">
<![CDATA[
.split6:502 %wy_sum_load_56 = load i7 %wy_sum_addr_57

]]></Node>
<StgValue><ssdm name="wy_sum_load_56"/></StgValue>
</operation>

<operation id="729" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="7">
<![CDATA[
.split6:507 %wy_sum_load_57 = load i7 %wy_sum_addr_58

]]></Node>
<StgValue><ssdm name="wy_sum_load_57"/></StgValue>
</operation>

<operation id="730" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="7">
<![CDATA[
.split6:512 %wy_sum_load_58 = load i7 %wy_sum_addr_59

]]></Node>
<StgValue><ssdm name="wy_sum_load_58"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="731" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:91 %add_ln34_22 = add i14 %add_ln34, i14 29

]]></Node>
<StgValue><ssdm name="add_ln34_22"/></StgValue>
</operation>

<operation id="732" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="14">
<![CDATA[
.split6:92 %zext_ln34_30 = zext i14 %add_ln34_22

]]></Node>
<StgValue><ssdm name="zext_ln34_30"/></StgValue>
</operation>

<operation id="733" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:93 %w1_addr_29 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_30

]]></Node>
<StgValue><ssdm name="w1_addr_29"/></StgValue>
</operation>

<operation id="734" st_id="35" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:323 %add_18 = fadd i32 %wy_sum_load_20, i32 %mul_18

]]></Node>
<StgValue><ssdm name="add_18"/></StgValue>
</operation>

<operation id="735" st_id="35" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:328 %add_19 = fadd i32 %wy_sum_load_21, i32 %mul_19

]]></Node>
<StgValue><ssdm name="add_19"/></StgValue>
</operation>

<operation id="736" st_id="35" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:333 %add_20 = fadd i32 %wy_sum_load_22, i32 %mul_20

]]></Node>
<StgValue><ssdm name="add_20"/></StgValue>
</operation>

<operation id="737" st_id="35" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:338 %add_21 = fadd i32 %wy_sum_load_23, i32 %mul_21

]]></Node>
<StgValue><ssdm name="add_21"/></StgValue>
</operation>

<operation id="738" st_id="35" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:343 %add_22 = fadd i32 %wy_sum_load_24, i32 %mul_22

]]></Node>
<StgValue><ssdm name="add_22"/></StgValue>
</operation>

<operation id="739" st_id="35" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:346 %mul_23 = fmul i32 %w1_load_24, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_23"/></StgValue>
</operation>

<operation id="740" st_id="35" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:351 %mul_24 = fmul i32 %w1_load_25, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>

<operation id="741" st_id="35" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:356 %mul_25 = fmul i32 %w1_load_26, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>

<operation id="742" st_id="35" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:361 %mul_26 = fmul i32 %w1_load_27, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_26"/></StgValue>
</operation>

<operation id="743" st_id="35" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="14">
<![CDATA[
.split6:365 %w1_load_28 = load i14 %w1_addr_28

]]></Node>
<StgValue><ssdm name="w1_load_28"/></StgValue>
</operation>

<operation id="744" st_id="35" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="14">
<![CDATA[
.split6:370 %w1_load_29 = load i14 %w1_addr_29

]]></Node>
<StgValue><ssdm name="w1_load_29"/></StgValue>
</operation>

<operation id="745" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="7">
<![CDATA[
.split6:507 %wy_sum_load_57 = load i7 %wy_sum_addr_58

]]></Node>
<StgValue><ssdm name="wy_sum_load_57"/></StgValue>
</operation>

<operation id="746" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="7">
<![CDATA[
.split6:512 %wy_sum_load_58 = load i7 %wy_sum_addr_59

]]></Node>
<StgValue><ssdm name="wy_sum_load_58"/></StgValue>
</operation>

<operation id="747" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="7">
<![CDATA[
.split6:517 %wy_sum_load_59 = load i7 %wy_sum_addr_60

]]></Node>
<StgValue><ssdm name="wy_sum_load_59"/></StgValue>
</operation>

<operation id="748" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="7">
<![CDATA[
.split6:522 %wy_sum_load_60 = load i7 %wy_sum_addr_61

]]></Node>
<StgValue><ssdm name="wy_sum_load_60"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="749" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:94 %add_ln34_23 = add i14 %add_ln34, i14 30

]]></Node>
<StgValue><ssdm name="add_ln34_23"/></StgValue>
</operation>

<operation id="750" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="14">
<![CDATA[
.split6:95 %zext_ln34_31 = zext i14 %add_ln34_23

]]></Node>
<StgValue><ssdm name="zext_ln34_31"/></StgValue>
</operation>

<operation id="751" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:96 %w1_addr_30 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_31

]]></Node>
<StgValue><ssdm name="w1_addr_30"/></StgValue>
</operation>

<operation id="752" st_id="36" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:328 %add_19 = fadd i32 %wy_sum_load_21, i32 %mul_19

]]></Node>
<StgValue><ssdm name="add_19"/></StgValue>
</operation>

<operation id="753" st_id="36" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:333 %add_20 = fadd i32 %wy_sum_load_22, i32 %mul_20

]]></Node>
<StgValue><ssdm name="add_20"/></StgValue>
</operation>

<operation id="754" st_id="36" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:338 %add_21 = fadd i32 %wy_sum_load_23, i32 %mul_21

]]></Node>
<StgValue><ssdm name="add_21"/></StgValue>
</operation>

<operation id="755" st_id="36" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:343 %add_22 = fadd i32 %wy_sum_load_24, i32 %mul_22

]]></Node>
<StgValue><ssdm name="add_22"/></StgValue>
</operation>

<operation id="756" st_id="36" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:348 %add_23 = fadd i32 %wy_sum_load_25, i32 %mul_23

]]></Node>
<StgValue><ssdm name="add_23"/></StgValue>
</operation>

<operation id="757" st_id="36" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:351 %mul_24 = fmul i32 %w1_load_25, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_24"/></StgValue>
</operation>

<operation id="758" st_id="36" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:356 %mul_25 = fmul i32 %w1_load_26, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>

<operation id="759" st_id="36" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:361 %mul_26 = fmul i32 %w1_load_27, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_26"/></StgValue>
</operation>

<operation id="760" st_id="36" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:366 %mul_27 = fmul i32 %w1_load_28, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_27"/></StgValue>
</operation>

<operation id="761" st_id="36" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="14">
<![CDATA[
.split6:370 %w1_load_29 = load i14 %w1_addr_29

]]></Node>
<StgValue><ssdm name="w1_load_29"/></StgValue>
</operation>

<operation id="762" st_id="36" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="14">
<![CDATA[
.split6:375 %w1_load_30 = load i14 %w1_addr_30

]]></Node>
<StgValue><ssdm name="w1_load_30"/></StgValue>
</operation>

<operation id="763" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="7">
<![CDATA[
.split6:517 %wy_sum_load_59 = load i7 %wy_sum_addr_60

]]></Node>
<StgValue><ssdm name="wy_sum_load_59"/></StgValue>
</operation>

<operation id="764" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="7">
<![CDATA[
.split6:522 %wy_sum_load_60 = load i7 %wy_sum_addr_61

]]></Node>
<StgValue><ssdm name="wy_sum_load_60"/></StgValue>
</operation>

<operation id="765" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="7">
<![CDATA[
.split6:527 %wy_sum_load_61 = load i7 %wy_sum_addr_62

]]></Node>
<StgValue><ssdm name="wy_sum_load_61"/></StgValue>
</operation>

<operation id="766" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="7">
<![CDATA[
.split6:532 %wy_sum_load_62 = load i7 %wy_sum_addr_63

]]></Node>
<StgValue><ssdm name="wy_sum_load_62"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="767" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:97 %add_ln34_24 = add i14 %add_ln34, i14 31

]]></Node>
<StgValue><ssdm name="add_ln34_24"/></StgValue>
</operation>

<operation id="768" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="14">
<![CDATA[
.split6:98 %zext_ln34_32 = zext i14 %add_ln34_24

]]></Node>
<StgValue><ssdm name="zext_ln34_32"/></StgValue>
</operation>

<operation id="769" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:99 %w1_addr_31 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_32

]]></Node>
<StgValue><ssdm name="w1_addr_31"/></StgValue>
</operation>

<operation id="770" st_id="37" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:333 %add_20 = fadd i32 %wy_sum_load_22, i32 %mul_20

]]></Node>
<StgValue><ssdm name="add_20"/></StgValue>
</operation>

<operation id="771" st_id="37" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:338 %add_21 = fadd i32 %wy_sum_load_23, i32 %mul_21

]]></Node>
<StgValue><ssdm name="add_21"/></StgValue>
</operation>

<operation id="772" st_id="37" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:343 %add_22 = fadd i32 %wy_sum_load_24, i32 %mul_22

]]></Node>
<StgValue><ssdm name="add_22"/></StgValue>
</operation>

<operation id="773" st_id="37" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:348 %add_23 = fadd i32 %wy_sum_load_25, i32 %mul_23

]]></Node>
<StgValue><ssdm name="add_23"/></StgValue>
</operation>

<operation id="774" st_id="37" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:353 %add_24 = fadd i32 %wy_sum_load_26, i32 %mul_24

]]></Node>
<StgValue><ssdm name="add_24"/></StgValue>
</operation>

<operation id="775" st_id="37" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:356 %mul_25 = fmul i32 %w1_load_26, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_25"/></StgValue>
</operation>

<operation id="776" st_id="37" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:361 %mul_26 = fmul i32 %w1_load_27, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_26"/></StgValue>
</operation>

<operation id="777" st_id="37" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:366 %mul_27 = fmul i32 %w1_load_28, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_27"/></StgValue>
</operation>

<operation id="778" st_id="37" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:371 %mul_28 = fmul i32 %w1_load_29, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_28"/></StgValue>
</operation>

<operation id="779" st_id="37" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="14">
<![CDATA[
.split6:375 %w1_load_30 = load i14 %w1_addr_30

]]></Node>
<StgValue><ssdm name="w1_load_30"/></StgValue>
</operation>

<operation id="780" st_id="37" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="14">
<![CDATA[
.split6:380 %w1_load_31 = load i14 %w1_addr_31

]]></Node>
<StgValue><ssdm name="w1_load_31"/></StgValue>
</operation>

<operation id="781" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="7">
<![CDATA[
.split6:527 %wy_sum_load_61 = load i7 %wy_sum_addr_62

]]></Node>
<StgValue><ssdm name="wy_sum_load_61"/></StgValue>
</operation>

<operation id="782" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="7">
<![CDATA[
.split6:532 %wy_sum_load_62 = load i7 %wy_sum_addr_63

]]></Node>
<StgValue><ssdm name="wy_sum_load_62"/></StgValue>
</operation>

<operation id="783" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="7">
<![CDATA[
.split6:537 %wy_sum_load_63 = load i7 %wy_sum_addr_64

]]></Node>
<StgValue><ssdm name="wy_sum_load_63"/></StgValue>
</operation>

<operation id="784" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="7">
<![CDATA[
.split6:542 %wy_sum_load_64 = load i7 %wy_sum_addr_65

]]></Node>
<StgValue><ssdm name="wy_sum_load_64"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="785" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:100 %add_ln34_25 = add i14 %add_ln34, i14 32

]]></Node>
<StgValue><ssdm name="add_ln34_25"/></StgValue>
</operation>

<operation id="786" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="14">
<![CDATA[
.split6:101 %zext_ln34_33 = zext i14 %add_ln34_25

]]></Node>
<StgValue><ssdm name="zext_ln34_33"/></StgValue>
</operation>

<operation id="787" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:102 %w1_addr_32 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_33

]]></Node>
<StgValue><ssdm name="w1_addr_32"/></StgValue>
</operation>

<operation id="788" st_id="38" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:338 %add_21 = fadd i32 %wy_sum_load_23, i32 %mul_21

]]></Node>
<StgValue><ssdm name="add_21"/></StgValue>
</operation>

<operation id="789" st_id="38" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:343 %add_22 = fadd i32 %wy_sum_load_24, i32 %mul_22

]]></Node>
<StgValue><ssdm name="add_22"/></StgValue>
</operation>

<operation id="790" st_id="38" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:348 %add_23 = fadd i32 %wy_sum_load_25, i32 %mul_23

]]></Node>
<StgValue><ssdm name="add_23"/></StgValue>
</operation>

<operation id="791" st_id="38" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:353 %add_24 = fadd i32 %wy_sum_load_26, i32 %mul_24

]]></Node>
<StgValue><ssdm name="add_24"/></StgValue>
</operation>

<operation id="792" st_id="38" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:358 %add_25 = fadd i32 %wy_sum_load_27, i32 %mul_25

]]></Node>
<StgValue><ssdm name="add_25"/></StgValue>
</operation>

<operation id="793" st_id="38" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:361 %mul_26 = fmul i32 %w1_load_27, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_26"/></StgValue>
</operation>

<operation id="794" st_id="38" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:366 %mul_27 = fmul i32 %w1_load_28, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_27"/></StgValue>
</operation>

<operation id="795" st_id="38" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:371 %mul_28 = fmul i32 %w1_load_29, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_28"/></StgValue>
</operation>

<operation id="796" st_id="38" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:376 %mul_29 = fmul i32 %w1_load_30, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_29"/></StgValue>
</operation>

<operation id="797" st_id="38" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="14">
<![CDATA[
.split6:380 %w1_load_31 = load i14 %w1_addr_31

]]></Node>
<StgValue><ssdm name="w1_load_31"/></StgValue>
</operation>

<operation id="798" st_id="38" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="14">
<![CDATA[
.split6:385 %w1_load_32 = load i14 %w1_addr_32

]]></Node>
<StgValue><ssdm name="w1_load_32"/></StgValue>
</operation>

<operation id="799" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="7">
<![CDATA[
.split6:537 %wy_sum_load_63 = load i7 %wy_sum_addr_64

]]></Node>
<StgValue><ssdm name="wy_sum_load_63"/></StgValue>
</operation>

<operation id="800" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="7">
<![CDATA[
.split6:542 %wy_sum_load_64 = load i7 %wy_sum_addr_65

]]></Node>
<StgValue><ssdm name="wy_sum_load_64"/></StgValue>
</operation>

<operation id="801" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="7">
<![CDATA[
.split6:547 %wy_sum_load_65 = load i7 %wy_sum_addr_66

]]></Node>
<StgValue><ssdm name="wy_sum_load_65"/></StgValue>
</operation>

<operation id="802" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="7">
<![CDATA[
.split6:552 %wy_sum_load_66 = load i7 %wy_sum_addr_67

]]></Node>
<StgValue><ssdm name="wy_sum_load_66"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="803" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:103 %add_ln34_26 = add i14 %add_ln34, i14 33

]]></Node>
<StgValue><ssdm name="add_ln34_26"/></StgValue>
</operation>

<operation id="804" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="14">
<![CDATA[
.split6:104 %zext_ln34_34 = zext i14 %add_ln34_26

]]></Node>
<StgValue><ssdm name="zext_ln34_34"/></StgValue>
</operation>

<operation id="805" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:105 %w1_addr_33 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_34

]]></Node>
<StgValue><ssdm name="w1_addr_33"/></StgValue>
</operation>

<operation id="806" st_id="39" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:343 %add_22 = fadd i32 %wy_sum_load_24, i32 %mul_22

]]></Node>
<StgValue><ssdm name="add_22"/></StgValue>
</operation>

<operation id="807" st_id="39" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:348 %add_23 = fadd i32 %wy_sum_load_25, i32 %mul_23

]]></Node>
<StgValue><ssdm name="add_23"/></StgValue>
</operation>

<operation id="808" st_id="39" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:353 %add_24 = fadd i32 %wy_sum_load_26, i32 %mul_24

]]></Node>
<StgValue><ssdm name="add_24"/></StgValue>
</operation>

<operation id="809" st_id="39" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:358 %add_25 = fadd i32 %wy_sum_load_27, i32 %mul_25

]]></Node>
<StgValue><ssdm name="add_25"/></StgValue>
</operation>

<operation id="810" st_id="39" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:363 %add_26 = fadd i32 %wy_sum_load_28, i32 %mul_26

]]></Node>
<StgValue><ssdm name="add_26"/></StgValue>
</operation>

<operation id="811" st_id="39" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:366 %mul_27 = fmul i32 %w1_load_28, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_27"/></StgValue>
</operation>

<operation id="812" st_id="39" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:371 %mul_28 = fmul i32 %w1_load_29, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_28"/></StgValue>
</operation>

<operation id="813" st_id="39" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:376 %mul_29 = fmul i32 %w1_load_30, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_29"/></StgValue>
</operation>

<operation id="814" st_id="39" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:381 %mul_30 = fmul i32 %w1_load_31, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_30"/></StgValue>
</operation>

<operation id="815" st_id="39" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="14">
<![CDATA[
.split6:385 %w1_load_32 = load i14 %w1_addr_32

]]></Node>
<StgValue><ssdm name="w1_load_32"/></StgValue>
</operation>

<operation id="816" st_id="39" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="14">
<![CDATA[
.split6:390 %w1_load_33 = load i14 %w1_addr_33

]]></Node>
<StgValue><ssdm name="w1_load_33"/></StgValue>
</operation>

<operation id="817" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="7">
<![CDATA[
.split6:547 %wy_sum_load_65 = load i7 %wy_sum_addr_66

]]></Node>
<StgValue><ssdm name="wy_sum_load_65"/></StgValue>
</operation>

<operation id="818" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="7">
<![CDATA[
.split6:552 %wy_sum_load_66 = load i7 %wy_sum_addr_67

]]></Node>
<StgValue><ssdm name="wy_sum_load_66"/></StgValue>
</operation>

<operation id="819" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="7">
<![CDATA[
.split6:557 %wy_sum_load_67 = load i7 %wy_sum_addr_68

]]></Node>
<StgValue><ssdm name="wy_sum_load_67"/></StgValue>
</operation>

<operation id="820" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="7">
<![CDATA[
.split6:562 %wy_sum_load_68 = load i7 %wy_sum_addr_69

]]></Node>
<StgValue><ssdm name="wy_sum_load_68"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="821" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:106 %add_ln34_27 = add i14 %add_ln34, i14 34

]]></Node>
<StgValue><ssdm name="add_ln34_27"/></StgValue>
</operation>

<operation id="822" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="14">
<![CDATA[
.split6:107 %zext_ln34_35 = zext i14 %add_ln34_27

]]></Node>
<StgValue><ssdm name="zext_ln34_35"/></StgValue>
</operation>

<operation id="823" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:108 %w1_addr_34 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_35

]]></Node>
<StgValue><ssdm name="w1_addr_34"/></StgValue>
</operation>

<operation id="824" st_id="40" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:348 %add_23 = fadd i32 %wy_sum_load_25, i32 %mul_23

]]></Node>
<StgValue><ssdm name="add_23"/></StgValue>
</operation>

<operation id="825" st_id="40" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:353 %add_24 = fadd i32 %wy_sum_load_26, i32 %mul_24

]]></Node>
<StgValue><ssdm name="add_24"/></StgValue>
</operation>

<operation id="826" st_id="40" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:358 %add_25 = fadd i32 %wy_sum_load_27, i32 %mul_25

]]></Node>
<StgValue><ssdm name="add_25"/></StgValue>
</operation>

<operation id="827" st_id="40" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:363 %add_26 = fadd i32 %wy_sum_load_28, i32 %mul_26

]]></Node>
<StgValue><ssdm name="add_26"/></StgValue>
</operation>

<operation id="828" st_id="40" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:368 %add_27 = fadd i32 %wy_sum_load_29, i32 %mul_27

]]></Node>
<StgValue><ssdm name="add_27"/></StgValue>
</operation>

<operation id="829" st_id="40" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:371 %mul_28 = fmul i32 %w1_load_29, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_28"/></StgValue>
</operation>

<operation id="830" st_id="40" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:376 %mul_29 = fmul i32 %w1_load_30, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_29"/></StgValue>
</operation>

<operation id="831" st_id="40" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:381 %mul_30 = fmul i32 %w1_load_31, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_30"/></StgValue>
</operation>

<operation id="832" st_id="40" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:386 %mul_31 = fmul i32 %w1_load_32, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_31"/></StgValue>
</operation>

<operation id="833" st_id="40" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="14">
<![CDATA[
.split6:390 %w1_load_33 = load i14 %w1_addr_33

]]></Node>
<StgValue><ssdm name="w1_load_33"/></StgValue>
</operation>

<operation id="834" st_id="40" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="14">
<![CDATA[
.split6:395 %w1_load_34 = load i14 %w1_addr_34

]]></Node>
<StgValue><ssdm name="w1_load_34"/></StgValue>
</operation>

<operation id="835" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="7">
<![CDATA[
.split6:557 %wy_sum_load_67 = load i7 %wy_sum_addr_68

]]></Node>
<StgValue><ssdm name="wy_sum_load_67"/></StgValue>
</operation>

<operation id="836" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="7">
<![CDATA[
.split6:562 %wy_sum_load_68 = load i7 %wy_sum_addr_69

]]></Node>
<StgValue><ssdm name="wy_sum_load_68"/></StgValue>
</operation>

<operation id="837" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="7">
<![CDATA[
.split6:567 %wy_sum_load_69 = load i7 %wy_sum_addr_70

]]></Node>
<StgValue><ssdm name="wy_sum_load_69"/></StgValue>
</operation>

<operation id="838" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="7">
<![CDATA[
.split6:572 %wy_sum_load_70 = load i7 %wy_sum_addr_71

]]></Node>
<StgValue><ssdm name="wy_sum_load_70"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="839" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:109 %add_ln34_28 = add i14 %add_ln34, i14 35

]]></Node>
<StgValue><ssdm name="add_ln34_28"/></StgValue>
</operation>

<operation id="840" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="14">
<![CDATA[
.split6:110 %zext_ln34_36 = zext i14 %add_ln34_28

]]></Node>
<StgValue><ssdm name="zext_ln34_36"/></StgValue>
</operation>

<operation id="841" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:111 %w1_addr_35 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_36

]]></Node>
<StgValue><ssdm name="w1_addr_35"/></StgValue>
</operation>

<operation id="842" st_id="41" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:353 %add_24 = fadd i32 %wy_sum_load_26, i32 %mul_24

]]></Node>
<StgValue><ssdm name="add_24"/></StgValue>
</operation>

<operation id="843" st_id="41" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:358 %add_25 = fadd i32 %wy_sum_load_27, i32 %mul_25

]]></Node>
<StgValue><ssdm name="add_25"/></StgValue>
</operation>

<operation id="844" st_id="41" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:363 %add_26 = fadd i32 %wy_sum_load_28, i32 %mul_26

]]></Node>
<StgValue><ssdm name="add_26"/></StgValue>
</operation>

<operation id="845" st_id="41" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:368 %add_27 = fadd i32 %wy_sum_load_29, i32 %mul_27

]]></Node>
<StgValue><ssdm name="add_27"/></StgValue>
</operation>

<operation id="846" st_id="41" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:373 %add_28 = fadd i32 %wy_sum_load_30, i32 %mul_28

]]></Node>
<StgValue><ssdm name="add_28"/></StgValue>
</operation>

<operation id="847" st_id="41" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:376 %mul_29 = fmul i32 %w1_load_30, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_29"/></StgValue>
</operation>

<operation id="848" st_id="41" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:381 %mul_30 = fmul i32 %w1_load_31, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_30"/></StgValue>
</operation>

<operation id="849" st_id="41" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:386 %mul_31 = fmul i32 %w1_load_32, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_31"/></StgValue>
</operation>

<operation id="850" st_id="41" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:391 %mul_32 = fmul i32 %w1_load_33, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_32"/></StgValue>
</operation>

<operation id="851" st_id="41" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="14">
<![CDATA[
.split6:395 %w1_load_34 = load i14 %w1_addr_34

]]></Node>
<StgValue><ssdm name="w1_load_34"/></StgValue>
</operation>

<operation id="852" st_id="41" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="14">
<![CDATA[
.split6:400 %w1_load_35 = load i14 %w1_addr_35

]]></Node>
<StgValue><ssdm name="w1_load_35"/></StgValue>
</operation>

<operation id="853" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="7">
<![CDATA[
.split6:567 %wy_sum_load_69 = load i7 %wy_sum_addr_70

]]></Node>
<StgValue><ssdm name="wy_sum_load_69"/></StgValue>
</operation>

<operation id="854" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="7">
<![CDATA[
.split6:572 %wy_sum_load_70 = load i7 %wy_sum_addr_71

]]></Node>
<StgValue><ssdm name="wy_sum_load_70"/></StgValue>
</operation>

<operation id="855" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="7">
<![CDATA[
.split6:577 %wy_sum_load_71 = load i7 %wy_sum_addr_72

]]></Node>
<StgValue><ssdm name="wy_sum_load_71"/></StgValue>
</operation>

<operation id="856" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="7">
<![CDATA[
.split6:582 %wy_sum_load_72 = load i7 %wy_sum_addr_73

]]></Node>
<StgValue><ssdm name="wy_sum_load_72"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="857" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:112 %add_ln34_29 = add i14 %add_ln34, i14 36

]]></Node>
<StgValue><ssdm name="add_ln34_29"/></StgValue>
</operation>

<operation id="858" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="14">
<![CDATA[
.split6:113 %zext_ln34_37 = zext i14 %add_ln34_29

]]></Node>
<StgValue><ssdm name="zext_ln34_37"/></StgValue>
</operation>

<operation id="859" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:114 %w1_addr_36 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_37

]]></Node>
<StgValue><ssdm name="w1_addr_36"/></StgValue>
</operation>

<operation id="860" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:229 %store_ln34 = store i32 %add, i7 %wy_sum_addr_2

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="861" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:234 %store_ln34 = store i32 %add_1, i7 %wy_sum_addr_3

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="862" st_id="42" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:358 %add_25 = fadd i32 %wy_sum_load_27, i32 %mul_25

]]></Node>
<StgValue><ssdm name="add_25"/></StgValue>
</operation>

<operation id="863" st_id="42" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:363 %add_26 = fadd i32 %wy_sum_load_28, i32 %mul_26

]]></Node>
<StgValue><ssdm name="add_26"/></StgValue>
</operation>

<operation id="864" st_id="42" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:368 %add_27 = fadd i32 %wy_sum_load_29, i32 %mul_27

]]></Node>
<StgValue><ssdm name="add_27"/></StgValue>
</operation>

<operation id="865" st_id="42" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:373 %add_28 = fadd i32 %wy_sum_load_30, i32 %mul_28

]]></Node>
<StgValue><ssdm name="add_28"/></StgValue>
</operation>

<operation id="866" st_id="42" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:378 %add_29 = fadd i32 %wy_sum_load_31, i32 %mul_29

]]></Node>
<StgValue><ssdm name="add_29"/></StgValue>
</operation>

<operation id="867" st_id="42" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:381 %mul_30 = fmul i32 %w1_load_31, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_30"/></StgValue>
</operation>

<operation id="868" st_id="42" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:386 %mul_31 = fmul i32 %w1_load_32, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_31"/></StgValue>
</operation>

<operation id="869" st_id="42" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:391 %mul_32 = fmul i32 %w1_load_33, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_32"/></StgValue>
</operation>

<operation id="870" st_id="42" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:396 %mul_33 = fmul i32 %w1_load_34, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_33"/></StgValue>
</operation>

<operation id="871" st_id="42" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="14">
<![CDATA[
.split6:400 %w1_load_35 = load i14 %w1_addr_35

]]></Node>
<StgValue><ssdm name="w1_load_35"/></StgValue>
</operation>

<operation id="872" st_id="42" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="14">
<![CDATA[
.split6:405 %w1_load_36 = load i14 %w1_addr_36

]]></Node>
<StgValue><ssdm name="w1_load_36"/></StgValue>
</operation>

<operation id="873" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="7">
<![CDATA[
.split6:577 %wy_sum_load_71 = load i7 %wy_sum_addr_72

]]></Node>
<StgValue><ssdm name="wy_sum_load_71"/></StgValue>
</operation>

<operation id="874" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="7">
<![CDATA[
.split6:582 %wy_sum_load_72 = load i7 %wy_sum_addr_73

]]></Node>
<StgValue><ssdm name="wy_sum_load_72"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="875" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:115 %add_ln34_30 = add i14 %add_ln34, i14 37

]]></Node>
<StgValue><ssdm name="add_ln34_30"/></StgValue>
</operation>

<operation id="876" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="14">
<![CDATA[
.split6:116 %zext_ln34_38 = zext i14 %add_ln34_30

]]></Node>
<StgValue><ssdm name="zext_ln34_38"/></StgValue>
</operation>

<operation id="877" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:117 %w1_addr_37 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_38

]]></Node>
<StgValue><ssdm name="w1_addr_37"/></StgValue>
</operation>

<operation id="878" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:239 %store_ln34 = store i32 %add_2, i7 %wy_sum_addr_4

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="879" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:244 %store_ln34 = store i32 %add_3, i7 %wy_sum_addr_5

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="880" st_id="43" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:363 %add_26 = fadd i32 %wy_sum_load_28, i32 %mul_26

]]></Node>
<StgValue><ssdm name="add_26"/></StgValue>
</operation>

<operation id="881" st_id="43" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:368 %add_27 = fadd i32 %wy_sum_load_29, i32 %mul_27

]]></Node>
<StgValue><ssdm name="add_27"/></StgValue>
</operation>

<operation id="882" st_id="43" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:373 %add_28 = fadd i32 %wy_sum_load_30, i32 %mul_28

]]></Node>
<StgValue><ssdm name="add_28"/></StgValue>
</operation>

<operation id="883" st_id="43" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:378 %add_29 = fadd i32 %wy_sum_load_31, i32 %mul_29

]]></Node>
<StgValue><ssdm name="add_29"/></StgValue>
</operation>

<operation id="884" st_id="43" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:383 %add_30 = fadd i32 %wy_sum_load_32, i32 %mul_30

]]></Node>
<StgValue><ssdm name="add_30"/></StgValue>
</operation>

<operation id="885" st_id="43" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:386 %mul_31 = fmul i32 %w1_load_32, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_31"/></StgValue>
</operation>

<operation id="886" st_id="43" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:391 %mul_32 = fmul i32 %w1_load_33, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_32"/></StgValue>
</operation>

<operation id="887" st_id="43" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:396 %mul_33 = fmul i32 %w1_load_34, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_33"/></StgValue>
</operation>

<operation id="888" st_id="43" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:401 %mul_34 = fmul i32 %w1_load_35, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_34"/></StgValue>
</operation>

<operation id="889" st_id="43" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="14">
<![CDATA[
.split6:405 %w1_load_36 = load i14 %w1_addr_36

]]></Node>
<StgValue><ssdm name="w1_load_36"/></StgValue>
</operation>

<operation id="890" st_id="43" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="14">
<![CDATA[
.split6:410 %w1_load_37 = load i14 %w1_addr_37

]]></Node>
<StgValue><ssdm name="w1_load_37"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="891" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:118 %add_ln34_31 = add i14 %add_ln34, i14 38

]]></Node>
<StgValue><ssdm name="add_ln34_31"/></StgValue>
</operation>

<operation id="892" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="14">
<![CDATA[
.split6:119 %zext_ln34_39 = zext i14 %add_ln34_31

]]></Node>
<StgValue><ssdm name="zext_ln34_39"/></StgValue>
</operation>

<operation id="893" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:120 %w1_addr_38 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_39

]]></Node>
<StgValue><ssdm name="w1_addr_38"/></StgValue>
</operation>

<operation id="894" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:249 %store_ln34 = store i32 %add_4, i7 %wy_sum_addr_6

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="895" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:254 %store_ln34 = store i32 %add_5, i7 %wy_sum_addr_7

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="896" st_id="44" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:368 %add_27 = fadd i32 %wy_sum_load_29, i32 %mul_27

]]></Node>
<StgValue><ssdm name="add_27"/></StgValue>
</operation>

<operation id="897" st_id="44" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:373 %add_28 = fadd i32 %wy_sum_load_30, i32 %mul_28

]]></Node>
<StgValue><ssdm name="add_28"/></StgValue>
</operation>

<operation id="898" st_id="44" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:378 %add_29 = fadd i32 %wy_sum_load_31, i32 %mul_29

]]></Node>
<StgValue><ssdm name="add_29"/></StgValue>
</operation>

<operation id="899" st_id="44" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:383 %add_30 = fadd i32 %wy_sum_load_32, i32 %mul_30

]]></Node>
<StgValue><ssdm name="add_30"/></StgValue>
</operation>

<operation id="900" st_id="44" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:388 %add_31 = fadd i32 %wy_sum_load_33, i32 %mul_31

]]></Node>
<StgValue><ssdm name="add_31"/></StgValue>
</operation>

<operation id="901" st_id="44" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:391 %mul_32 = fmul i32 %w1_load_33, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_32"/></StgValue>
</operation>

<operation id="902" st_id="44" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:396 %mul_33 = fmul i32 %w1_load_34, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_33"/></StgValue>
</operation>

<operation id="903" st_id="44" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:401 %mul_34 = fmul i32 %w1_load_35, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_34"/></StgValue>
</operation>

<operation id="904" st_id="44" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:406 %mul_35 = fmul i32 %w1_load_36, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_35"/></StgValue>
</operation>

<operation id="905" st_id="44" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="14">
<![CDATA[
.split6:410 %w1_load_37 = load i14 %w1_addr_37

]]></Node>
<StgValue><ssdm name="w1_load_37"/></StgValue>
</operation>

<operation id="906" st_id="44" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="14">
<![CDATA[
.split6:415 %w1_load_38 = load i14 %w1_addr_38

]]></Node>
<StgValue><ssdm name="w1_load_38"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="907" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:121 %add_ln34_32 = add i14 %add_ln34, i14 39

]]></Node>
<StgValue><ssdm name="add_ln34_32"/></StgValue>
</operation>

<operation id="908" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="14">
<![CDATA[
.split6:122 %zext_ln34_40 = zext i14 %add_ln34_32

]]></Node>
<StgValue><ssdm name="zext_ln34_40"/></StgValue>
</operation>

<operation id="909" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:123 %w1_addr_39 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_40

]]></Node>
<StgValue><ssdm name="w1_addr_39"/></StgValue>
</operation>

<operation id="910" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:259 %store_ln34 = store i32 %add_6, i7 %wy_sum_addr_8

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="911" st_id="45" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:264 %store_ln34 = store i32 %add_7, i7 %wy_sum_addr_9

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="912" st_id="45" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:373 %add_28 = fadd i32 %wy_sum_load_30, i32 %mul_28

]]></Node>
<StgValue><ssdm name="add_28"/></StgValue>
</operation>

<operation id="913" st_id="45" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:378 %add_29 = fadd i32 %wy_sum_load_31, i32 %mul_29

]]></Node>
<StgValue><ssdm name="add_29"/></StgValue>
</operation>

<operation id="914" st_id="45" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:383 %add_30 = fadd i32 %wy_sum_load_32, i32 %mul_30

]]></Node>
<StgValue><ssdm name="add_30"/></StgValue>
</operation>

<operation id="915" st_id="45" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:388 %add_31 = fadd i32 %wy_sum_load_33, i32 %mul_31

]]></Node>
<StgValue><ssdm name="add_31"/></StgValue>
</operation>

<operation id="916" st_id="45" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:393 %add_32 = fadd i32 %wy_sum_load_34, i32 %mul_32

]]></Node>
<StgValue><ssdm name="add_32"/></StgValue>
</operation>

<operation id="917" st_id="45" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:396 %mul_33 = fmul i32 %w1_load_34, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_33"/></StgValue>
</operation>

<operation id="918" st_id="45" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:401 %mul_34 = fmul i32 %w1_load_35, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_34"/></StgValue>
</operation>

<operation id="919" st_id="45" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:406 %mul_35 = fmul i32 %w1_load_36, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_35"/></StgValue>
</operation>

<operation id="920" st_id="45" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:411 %mul_36 = fmul i32 %w1_load_37, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_36"/></StgValue>
</operation>

<operation id="921" st_id="45" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="14">
<![CDATA[
.split6:415 %w1_load_38 = load i14 %w1_addr_38

]]></Node>
<StgValue><ssdm name="w1_load_38"/></StgValue>
</operation>

<operation id="922" st_id="45" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="14">
<![CDATA[
.split6:420 %w1_load_39 = load i14 %w1_addr_39

]]></Node>
<StgValue><ssdm name="w1_load_39"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="923" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:124 %add_ln34_33 = add i14 %add_ln34, i14 40

]]></Node>
<StgValue><ssdm name="add_ln34_33"/></StgValue>
</operation>

<operation id="924" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="14">
<![CDATA[
.split6:125 %zext_ln34_41 = zext i14 %add_ln34_33

]]></Node>
<StgValue><ssdm name="zext_ln34_41"/></StgValue>
</operation>

<operation id="925" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:126 %w1_addr_40 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_41

]]></Node>
<StgValue><ssdm name="w1_addr_40"/></StgValue>
</operation>

<operation id="926" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:269 %store_ln34 = store i32 %add_8, i7 %wy_sum_addr_10

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="927" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:274 %store_ln34 = store i32 %add_9, i7 %wy_sum_addr_11

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="928" st_id="46" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:378 %add_29 = fadd i32 %wy_sum_load_31, i32 %mul_29

]]></Node>
<StgValue><ssdm name="add_29"/></StgValue>
</operation>

<operation id="929" st_id="46" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:383 %add_30 = fadd i32 %wy_sum_load_32, i32 %mul_30

]]></Node>
<StgValue><ssdm name="add_30"/></StgValue>
</operation>

<operation id="930" st_id="46" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:388 %add_31 = fadd i32 %wy_sum_load_33, i32 %mul_31

]]></Node>
<StgValue><ssdm name="add_31"/></StgValue>
</operation>

<operation id="931" st_id="46" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:393 %add_32 = fadd i32 %wy_sum_load_34, i32 %mul_32

]]></Node>
<StgValue><ssdm name="add_32"/></StgValue>
</operation>

<operation id="932" st_id="46" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:398 %add_33 = fadd i32 %wy_sum_load_35, i32 %mul_33

]]></Node>
<StgValue><ssdm name="add_33"/></StgValue>
</operation>

<operation id="933" st_id="46" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:401 %mul_34 = fmul i32 %w1_load_35, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_34"/></StgValue>
</operation>

<operation id="934" st_id="46" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:406 %mul_35 = fmul i32 %w1_load_36, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_35"/></StgValue>
</operation>

<operation id="935" st_id="46" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:411 %mul_36 = fmul i32 %w1_load_37, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_36"/></StgValue>
</operation>

<operation id="936" st_id="46" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:416 %mul_37 = fmul i32 %w1_load_38, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_37"/></StgValue>
</operation>

<operation id="937" st_id="46" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="14">
<![CDATA[
.split6:420 %w1_load_39 = load i14 %w1_addr_39

]]></Node>
<StgValue><ssdm name="w1_load_39"/></StgValue>
</operation>

<operation id="938" st_id="46" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="14">
<![CDATA[
.split6:425 %w1_load_40 = load i14 %w1_addr_40

]]></Node>
<StgValue><ssdm name="w1_load_40"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="939" st_id="47" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:127 %add_ln34_34 = add i14 %add_ln34, i14 41

]]></Node>
<StgValue><ssdm name="add_ln34_34"/></StgValue>
</operation>

<operation id="940" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="14">
<![CDATA[
.split6:128 %zext_ln34_42 = zext i14 %add_ln34_34

]]></Node>
<StgValue><ssdm name="zext_ln34_42"/></StgValue>
</operation>

<operation id="941" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:129 %w1_addr_41 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_42

]]></Node>
<StgValue><ssdm name="w1_addr_41"/></StgValue>
</operation>

<operation id="942" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:279 %store_ln34 = store i32 %add_s, i7 %wy_sum_addr_12

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="943" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:284 %store_ln34 = store i32 %add_10, i7 %wy_sum_addr_13

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="944" st_id="47" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:383 %add_30 = fadd i32 %wy_sum_load_32, i32 %mul_30

]]></Node>
<StgValue><ssdm name="add_30"/></StgValue>
</operation>

<operation id="945" st_id="47" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:388 %add_31 = fadd i32 %wy_sum_load_33, i32 %mul_31

]]></Node>
<StgValue><ssdm name="add_31"/></StgValue>
</operation>

<operation id="946" st_id="47" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:393 %add_32 = fadd i32 %wy_sum_load_34, i32 %mul_32

]]></Node>
<StgValue><ssdm name="add_32"/></StgValue>
</operation>

<operation id="947" st_id="47" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:398 %add_33 = fadd i32 %wy_sum_load_35, i32 %mul_33

]]></Node>
<StgValue><ssdm name="add_33"/></StgValue>
</operation>

<operation id="948" st_id="47" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:403 %add_34 = fadd i32 %wy_sum_load_36, i32 %mul_34

]]></Node>
<StgValue><ssdm name="add_34"/></StgValue>
</operation>

<operation id="949" st_id="47" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:406 %mul_35 = fmul i32 %w1_load_36, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_35"/></StgValue>
</operation>

<operation id="950" st_id="47" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:411 %mul_36 = fmul i32 %w1_load_37, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_36"/></StgValue>
</operation>

<operation id="951" st_id="47" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:416 %mul_37 = fmul i32 %w1_load_38, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_37"/></StgValue>
</operation>

<operation id="952" st_id="47" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:421 %mul_38 = fmul i32 %w1_load_39, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_38"/></StgValue>
</operation>

<operation id="953" st_id="47" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="14">
<![CDATA[
.split6:425 %w1_load_40 = load i14 %w1_addr_40

]]></Node>
<StgValue><ssdm name="w1_load_40"/></StgValue>
</operation>

<operation id="954" st_id="47" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="14">
<![CDATA[
.split6:430 %w1_load_41 = load i14 %w1_addr_41

]]></Node>
<StgValue><ssdm name="w1_load_41"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="955" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:130 %add_ln34_35 = add i14 %add_ln34, i14 42

]]></Node>
<StgValue><ssdm name="add_ln34_35"/></StgValue>
</operation>

<operation id="956" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="14">
<![CDATA[
.split6:131 %zext_ln34_43 = zext i14 %add_ln34_35

]]></Node>
<StgValue><ssdm name="zext_ln34_43"/></StgValue>
</operation>

<operation id="957" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:132 %w1_addr_42 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_43

]]></Node>
<StgValue><ssdm name="w1_addr_42"/></StgValue>
</operation>

<operation id="958" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:289 %store_ln34 = store i32 %add_11, i7 %wy_sum_addr_14

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="959" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:294 %store_ln34 = store i32 %add_12, i7 %wy_sum_addr_15

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="960" st_id="48" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:388 %add_31 = fadd i32 %wy_sum_load_33, i32 %mul_31

]]></Node>
<StgValue><ssdm name="add_31"/></StgValue>
</operation>

<operation id="961" st_id="48" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:393 %add_32 = fadd i32 %wy_sum_load_34, i32 %mul_32

]]></Node>
<StgValue><ssdm name="add_32"/></StgValue>
</operation>

<operation id="962" st_id="48" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:398 %add_33 = fadd i32 %wy_sum_load_35, i32 %mul_33

]]></Node>
<StgValue><ssdm name="add_33"/></StgValue>
</operation>

<operation id="963" st_id="48" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:403 %add_34 = fadd i32 %wy_sum_load_36, i32 %mul_34

]]></Node>
<StgValue><ssdm name="add_34"/></StgValue>
</operation>

<operation id="964" st_id="48" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:408 %add_35 = fadd i32 %wy_sum_load_37, i32 %mul_35

]]></Node>
<StgValue><ssdm name="add_35"/></StgValue>
</operation>

<operation id="965" st_id="48" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:411 %mul_36 = fmul i32 %w1_load_37, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_36"/></StgValue>
</operation>

<operation id="966" st_id="48" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:416 %mul_37 = fmul i32 %w1_load_38, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_37"/></StgValue>
</operation>

<operation id="967" st_id="48" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:421 %mul_38 = fmul i32 %w1_load_39, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_38"/></StgValue>
</operation>

<operation id="968" st_id="48" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:426 %mul_39 = fmul i32 %w1_load_40, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_39"/></StgValue>
</operation>

<operation id="969" st_id="48" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="14">
<![CDATA[
.split6:430 %w1_load_41 = load i14 %w1_addr_41

]]></Node>
<StgValue><ssdm name="w1_load_41"/></StgValue>
</operation>

<operation id="970" st_id="48" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="14">
<![CDATA[
.split6:435 %w1_load_42 = load i14 %w1_addr_42

]]></Node>
<StgValue><ssdm name="w1_load_42"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="971" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:133 %add_ln34_36 = add i14 %add_ln34, i14 43

]]></Node>
<StgValue><ssdm name="add_ln34_36"/></StgValue>
</operation>

<operation id="972" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="14">
<![CDATA[
.split6:134 %zext_ln34_44 = zext i14 %add_ln34_36

]]></Node>
<StgValue><ssdm name="zext_ln34_44"/></StgValue>
</operation>

<operation id="973" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:135 %w1_addr_43 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_44

]]></Node>
<StgValue><ssdm name="w1_addr_43"/></StgValue>
</operation>

<operation id="974" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:299 %store_ln34 = store i32 %add_13, i7 %wy_sum_addr_16

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="975" st_id="49" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:304 %store_ln34 = store i32 %add_14, i7 %wy_sum_addr_17

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="976" st_id="49" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:393 %add_32 = fadd i32 %wy_sum_load_34, i32 %mul_32

]]></Node>
<StgValue><ssdm name="add_32"/></StgValue>
</operation>

<operation id="977" st_id="49" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:398 %add_33 = fadd i32 %wy_sum_load_35, i32 %mul_33

]]></Node>
<StgValue><ssdm name="add_33"/></StgValue>
</operation>

<operation id="978" st_id="49" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:403 %add_34 = fadd i32 %wy_sum_load_36, i32 %mul_34

]]></Node>
<StgValue><ssdm name="add_34"/></StgValue>
</operation>

<operation id="979" st_id="49" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:408 %add_35 = fadd i32 %wy_sum_load_37, i32 %mul_35

]]></Node>
<StgValue><ssdm name="add_35"/></StgValue>
</operation>

<operation id="980" st_id="49" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:413 %add_36 = fadd i32 %wy_sum_load_38, i32 %mul_36

]]></Node>
<StgValue><ssdm name="add_36"/></StgValue>
</operation>

<operation id="981" st_id="49" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:416 %mul_37 = fmul i32 %w1_load_38, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_37"/></StgValue>
</operation>

<operation id="982" st_id="49" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:421 %mul_38 = fmul i32 %w1_load_39, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_38"/></StgValue>
</operation>

<operation id="983" st_id="49" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:426 %mul_39 = fmul i32 %w1_load_40, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_39"/></StgValue>
</operation>

<operation id="984" st_id="49" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:431 %mul_40 = fmul i32 %w1_load_41, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_40"/></StgValue>
</operation>

<operation id="985" st_id="49" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="14">
<![CDATA[
.split6:435 %w1_load_42 = load i14 %w1_addr_42

]]></Node>
<StgValue><ssdm name="w1_load_42"/></StgValue>
</operation>

<operation id="986" st_id="49" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="14">
<![CDATA[
.split6:440 %w1_load_43 = load i14 %w1_addr_43

]]></Node>
<StgValue><ssdm name="w1_load_43"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="987" st_id="50" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:136 %add_ln34_37 = add i14 %add_ln34, i14 44

]]></Node>
<StgValue><ssdm name="add_ln34_37"/></StgValue>
</operation>

<operation id="988" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="14">
<![CDATA[
.split6:137 %zext_ln34_45 = zext i14 %add_ln34_37

]]></Node>
<StgValue><ssdm name="zext_ln34_45"/></StgValue>
</operation>

<operation id="989" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:138 %w1_addr_44 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_45

]]></Node>
<StgValue><ssdm name="w1_addr_44"/></StgValue>
</operation>

<operation id="990" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:309 %store_ln34 = store i32 %add_15, i7 %wy_sum_addr_18

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="991" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:314 %store_ln34 = store i32 %add_16, i7 %wy_sum_addr_19

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="992" st_id="50" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:398 %add_33 = fadd i32 %wy_sum_load_35, i32 %mul_33

]]></Node>
<StgValue><ssdm name="add_33"/></StgValue>
</operation>

<operation id="993" st_id="50" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:403 %add_34 = fadd i32 %wy_sum_load_36, i32 %mul_34

]]></Node>
<StgValue><ssdm name="add_34"/></StgValue>
</operation>

<operation id="994" st_id="50" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:408 %add_35 = fadd i32 %wy_sum_load_37, i32 %mul_35

]]></Node>
<StgValue><ssdm name="add_35"/></StgValue>
</operation>

<operation id="995" st_id="50" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:413 %add_36 = fadd i32 %wy_sum_load_38, i32 %mul_36

]]></Node>
<StgValue><ssdm name="add_36"/></StgValue>
</operation>

<operation id="996" st_id="50" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:418 %add_37 = fadd i32 %wy_sum_load_39, i32 %mul_37

]]></Node>
<StgValue><ssdm name="add_37"/></StgValue>
</operation>

<operation id="997" st_id="50" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:421 %mul_38 = fmul i32 %w1_load_39, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_38"/></StgValue>
</operation>

<operation id="998" st_id="50" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:426 %mul_39 = fmul i32 %w1_load_40, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_39"/></StgValue>
</operation>

<operation id="999" st_id="50" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:431 %mul_40 = fmul i32 %w1_load_41, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_40"/></StgValue>
</operation>

<operation id="1000" st_id="50" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:436 %mul_41 = fmul i32 %w1_load_42, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_41"/></StgValue>
</operation>

<operation id="1001" st_id="50" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="14">
<![CDATA[
.split6:440 %w1_load_43 = load i14 %w1_addr_43

]]></Node>
<StgValue><ssdm name="w1_load_43"/></StgValue>
</operation>

<operation id="1002" st_id="50" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="14">
<![CDATA[
.split6:445 %w1_load_44 = load i14 %w1_addr_44

]]></Node>
<StgValue><ssdm name="w1_load_44"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1003" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:139 %add_ln34_38 = add i14 %add_ln34, i14 45

]]></Node>
<StgValue><ssdm name="add_ln34_38"/></StgValue>
</operation>

<operation id="1004" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="14">
<![CDATA[
.split6:140 %zext_ln34_46 = zext i14 %add_ln34_38

]]></Node>
<StgValue><ssdm name="zext_ln34_46"/></StgValue>
</operation>

<operation id="1005" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:141 %w1_addr_45 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_46

]]></Node>
<StgValue><ssdm name="w1_addr_45"/></StgValue>
</operation>

<operation id="1006" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:319 %store_ln34 = store i32 %add_17, i7 %wy_sum_addr_20

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1007" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:324 %store_ln34 = store i32 %add_18, i7 %wy_sum_addr_21

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1008" st_id="51" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:403 %add_34 = fadd i32 %wy_sum_load_36, i32 %mul_34

]]></Node>
<StgValue><ssdm name="add_34"/></StgValue>
</operation>

<operation id="1009" st_id="51" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:408 %add_35 = fadd i32 %wy_sum_load_37, i32 %mul_35

]]></Node>
<StgValue><ssdm name="add_35"/></StgValue>
</operation>

<operation id="1010" st_id="51" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:413 %add_36 = fadd i32 %wy_sum_load_38, i32 %mul_36

]]></Node>
<StgValue><ssdm name="add_36"/></StgValue>
</operation>

<operation id="1011" st_id="51" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:418 %add_37 = fadd i32 %wy_sum_load_39, i32 %mul_37

]]></Node>
<StgValue><ssdm name="add_37"/></StgValue>
</operation>

<operation id="1012" st_id="51" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:423 %add_38 = fadd i32 %wy_sum_load_40, i32 %mul_38

]]></Node>
<StgValue><ssdm name="add_38"/></StgValue>
</operation>

<operation id="1013" st_id="51" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:426 %mul_39 = fmul i32 %w1_load_40, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_39"/></StgValue>
</operation>

<operation id="1014" st_id="51" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:431 %mul_40 = fmul i32 %w1_load_41, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_40"/></StgValue>
</operation>

<operation id="1015" st_id="51" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:436 %mul_41 = fmul i32 %w1_load_42, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_41"/></StgValue>
</operation>

<operation id="1016" st_id="51" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:441 %mul_42 = fmul i32 %w1_load_43, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_42"/></StgValue>
</operation>

<operation id="1017" st_id="51" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="14">
<![CDATA[
.split6:445 %w1_load_44 = load i14 %w1_addr_44

]]></Node>
<StgValue><ssdm name="w1_load_44"/></StgValue>
</operation>

<operation id="1018" st_id="51" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="14">
<![CDATA[
.split6:450 %w1_load_45 = load i14 %w1_addr_45

]]></Node>
<StgValue><ssdm name="w1_load_45"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1019" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:142 %add_ln34_39 = add i14 %add_ln34, i14 46

]]></Node>
<StgValue><ssdm name="add_ln34_39"/></StgValue>
</operation>

<operation id="1020" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="14">
<![CDATA[
.split6:143 %zext_ln34_47 = zext i14 %add_ln34_39

]]></Node>
<StgValue><ssdm name="zext_ln34_47"/></StgValue>
</operation>

<operation id="1021" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:144 %w1_addr_46 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_47

]]></Node>
<StgValue><ssdm name="w1_addr_46"/></StgValue>
</operation>

<operation id="1022" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:329 %store_ln34 = store i32 %add_19, i7 %wy_sum_addr_22

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1023" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:334 %store_ln34 = store i32 %add_20, i7 %wy_sum_addr_23

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1024" st_id="52" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:408 %add_35 = fadd i32 %wy_sum_load_37, i32 %mul_35

]]></Node>
<StgValue><ssdm name="add_35"/></StgValue>
</operation>

<operation id="1025" st_id="52" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:413 %add_36 = fadd i32 %wy_sum_load_38, i32 %mul_36

]]></Node>
<StgValue><ssdm name="add_36"/></StgValue>
</operation>

<operation id="1026" st_id="52" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:418 %add_37 = fadd i32 %wy_sum_load_39, i32 %mul_37

]]></Node>
<StgValue><ssdm name="add_37"/></StgValue>
</operation>

<operation id="1027" st_id="52" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:423 %add_38 = fadd i32 %wy_sum_load_40, i32 %mul_38

]]></Node>
<StgValue><ssdm name="add_38"/></StgValue>
</operation>

<operation id="1028" st_id="52" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:428 %add_39 = fadd i32 %wy_sum_load_41, i32 %mul_39

]]></Node>
<StgValue><ssdm name="add_39"/></StgValue>
</operation>

<operation id="1029" st_id="52" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:431 %mul_40 = fmul i32 %w1_load_41, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_40"/></StgValue>
</operation>

<operation id="1030" st_id="52" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:436 %mul_41 = fmul i32 %w1_load_42, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_41"/></StgValue>
</operation>

<operation id="1031" st_id="52" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:441 %mul_42 = fmul i32 %w1_load_43, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_42"/></StgValue>
</operation>

<operation id="1032" st_id="52" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:446 %mul_43 = fmul i32 %w1_load_44, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_43"/></StgValue>
</operation>

<operation id="1033" st_id="52" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="14">
<![CDATA[
.split6:450 %w1_load_45 = load i14 %w1_addr_45

]]></Node>
<StgValue><ssdm name="w1_load_45"/></StgValue>
</operation>

<operation id="1034" st_id="52" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="14">
<![CDATA[
.split6:455 %w1_load_46 = load i14 %w1_addr_46

]]></Node>
<StgValue><ssdm name="w1_load_46"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1035" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:145 %add_ln34_40 = add i14 %add_ln34, i14 47

]]></Node>
<StgValue><ssdm name="add_ln34_40"/></StgValue>
</operation>

<operation id="1036" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="14">
<![CDATA[
.split6:146 %zext_ln34_48 = zext i14 %add_ln34_40

]]></Node>
<StgValue><ssdm name="zext_ln34_48"/></StgValue>
</operation>

<operation id="1037" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:147 %w1_addr_47 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_48

]]></Node>
<StgValue><ssdm name="w1_addr_47"/></StgValue>
</operation>

<operation id="1038" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:339 %store_ln34 = store i32 %add_21, i7 %wy_sum_addr_24

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1039" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:344 %store_ln34 = store i32 %add_22, i7 %wy_sum_addr_25

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1040" st_id="53" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:413 %add_36 = fadd i32 %wy_sum_load_38, i32 %mul_36

]]></Node>
<StgValue><ssdm name="add_36"/></StgValue>
</operation>

<operation id="1041" st_id="53" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:418 %add_37 = fadd i32 %wy_sum_load_39, i32 %mul_37

]]></Node>
<StgValue><ssdm name="add_37"/></StgValue>
</operation>

<operation id="1042" st_id="53" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:423 %add_38 = fadd i32 %wy_sum_load_40, i32 %mul_38

]]></Node>
<StgValue><ssdm name="add_38"/></StgValue>
</operation>

<operation id="1043" st_id="53" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:428 %add_39 = fadd i32 %wy_sum_load_41, i32 %mul_39

]]></Node>
<StgValue><ssdm name="add_39"/></StgValue>
</operation>

<operation id="1044" st_id="53" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:433 %add_40 = fadd i32 %wy_sum_load_42, i32 %mul_40

]]></Node>
<StgValue><ssdm name="add_40"/></StgValue>
</operation>

<operation id="1045" st_id="53" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:436 %mul_41 = fmul i32 %w1_load_42, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_41"/></StgValue>
</operation>

<operation id="1046" st_id="53" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:441 %mul_42 = fmul i32 %w1_load_43, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_42"/></StgValue>
</operation>

<operation id="1047" st_id="53" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:446 %mul_43 = fmul i32 %w1_load_44, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_43"/></StgValue>
</operation>

<operation id="1048" st_id="53" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:451 %mul_44 = fmul i32 %w1_load_45, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_44"/></StgValue>
</operation>

<operation id="1049" st_id="53" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="14">
<![CDATA[
.split6:455 %w1_load_46 = load i14 %w1_addr_46

]]></Node>
<StgValue><ssdm name="w1_load_46"/></StgValue>
</operation>

<operation id="1050" st_id="53" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="14">
<![CDATA[
.split6:460 %w1_load_47 = load i14 %w1_addr_47

]]></Node>
<StgValue><ssdm name="w1_load_47"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1051" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:148 %add_ln34_41 = add i14 %add_ln34, i14 48

]]></Node>
<StgValue><ssdm name="add_ln34_41"/></StgValue>
</operation>

<operation id="1052" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="14">
<![CDATA[
.split6:149 %zext_ln34_49 = zext i14 %add_ln34_41

]]></Node>
<StgValue><ssdm name="zext_ln34_49"/></StgValue>
</operation>

<operation id="1053" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:150 %w1_addr_48 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_49

]]></Node>
<StgValue><ssdm name="w1_addr_48"/></StgValue>
</operation>

<operation id="1054" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:349 %store_ln34 = store i32 %add_23, i7 %wy_sum_addr_26

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1055" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:354 %store_ln34 = store i32 %add_24, i7 %wy_sum_addr_27

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1056" st_id="54" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:418 %add_37 = fadd i32 %wy_sum_load_39, i32 %mul_37

]]></Node>
<StgValue><ssdm name="add_37"/></StgValue>
</operation>

<operation id="1057" st_id="54" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:423 %add_38 = fadd i32 %wy_sum_load_40, i32 %mul_38

]]></Node>
<StgValue><ssdm name="add_38"/></StgValue>
</operation>

<operation id="1058" st_id="54" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:428 %add_39 = fadd i32 %wy_sum_load_41, i32 %mul_39

]]></Node>
<StgValue><ssdm name="add_39"/></StgValue>
</operation>

<operation id="1059" st_id="54" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:433 %add_40 = fadd i32 %wy_sum_load_42, i32 %mul_40

]]></Node>
<StgValue><ssdm name="add_40"/></StgValue>
</operation>

<operation id="1060" st_id="54" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:438 %add_41 = fadd i32 %wy_sum_load_43, i32 %mul_41

]]></Node>
<StgValue><ssdm name="add_41"/></StgValue>
</operation>

<operation id="1061" st_id="54" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:441 %mul_42 = fmul i32 %w1_load_43, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_42"/></StgValue>
</operation>

<operation id="1062" st_id="54" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:446 %mul_43 = fmul i32 %w1_load_44, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_43"/></StgValue>
</operation>

<operation id="1063" st_id="54" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:451 %mul_44 = fmul i32 %w1_load_45, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_44"/></StgValue>
</operation>

<operation id="1064" st_id="54" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:456 %mul_45 = fmul i32 %w1_load_46, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_45"/></StgValue>
</operation>

<operation id="1065" st_id="54" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="14">
<![CDATA[
.split6:460 %w1_load_47 = load i14 %w1_addr_47

]]></Node>
<StgValue><ssdm name="w1_load_47"/></StgValue>
</operation>

<operation id="1066" st_id="54" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="14">
<![CDATA[
.split6:465 %w1_load_48 = load i14 %w1_addr_48

]]></Node>
<StgValue><ssdm name="w1_load_48"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1067" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:151 %add_ln34_42 = add i14 %add_ln34, i14 49

]]></Node>
<StgValue><ssdm name="add_ln34_42"/></StgValue>
</operation>

<operation id="1068" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="14">
<![CDATA[
.split6:152 %zext_ln34_50 = zext i14 %add_ln34_42

]]></Node>
<StgValue><ssdm name="zext_ln34_50"/></StgValue>
</operation>

<operation id="1069" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:153 %w1_addr_49 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_50

]]></Node>
<StgValue><ssdm name="w1_addr_49"/></StgValue>
</operation>

<operation id="1070" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:359 %store_ln34 = store i32 %add_25, i7 %wy_sum_addr_28

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1071" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:364 %store_ln34 = store i32 %add_26, i7 %wy_sum_addr_29

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1072" st_id="55" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:423 %add_38 = fadd i32 %wy_sum_load_40, i32 %mul_38

]]></Node>
<StgValue><ssdm name="add_38"/></StgValue>
</operation>

<operation id="1073" st_id="55" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:428 %add_39 = fadd i32 %wy_sum_load_41, i32 %mul_39

]]></Node>
<StgValue><ssdm name="add_39"/></StgValue>
</operation>

<operation id="1074" st_id="55" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:433 %add_40 = fadd i32 %wy_sum_load_42, i32 %mul_40

]]></Node>
<StgValue><ssdm name="add_40"/></StgValue>
</operation>

<operation id="1075" st_id="55" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:438 %add_41 = fadd i32 %wy_sum_load_43, i32 %mul_41

]]></Node>
<StgValue><ssdm name="add_41"/></StgValue>
</operation>

<operation id="1076" st_id="55" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:443 %add_42 = fadd i32 %wy_sum_load_44, i32 %mul_42

]]></Node>
<StgValue><ssdm name="add_42"/></StgValue>
</operation>

<operation id="1077" st_id="55" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:446 %mul_43 = fmul i32 %w1_load_44, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_43"/></StgValue>
</operation>

<operation id="1078" st_id="55" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:451 %mul_44 = fmul i32 %w1_load_45, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_44"/></StgValue>
</operation>

<operation id="1079" st_id="55" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:456 %mul_45 = fmul i32 %w1_load_46, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_45"/></StgValue>
</operation>

<operation id="1080" st_id="55" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:461 %mul_46 = fmul i32 %w1_load_47, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_46"/></StgValue>
</operation>

<operation id="1081" st_id="55" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="14">
<![CDATA[
.split6:465 %w1_load_48 = load i14 %w1_addr_48

]]></Node>
<StgValue><ssdm name="w1_load_48"/></StgValue>
</operation>

<operation id="1082" st_id="55" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="14">
<![CDATA[
.split6:470 %w1_load_49 = load i14 %w1_addr_49

]]></Node>
<StgValue><ssdm name="w1_load_49"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1083" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:154 %add_ln34_43 = add i14 %add_ln34, i14 50

]]></Node>
<StgValue><ssdm name="add_ln34_43"/></StgValue>
</operation>

<operation id="1084" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="14">
<![CDATA[
.split6:155 %zext_ln34_51 = zext i14 %add_ln34_43

]]></Node>
<StgValue><ssdm name="zext_ln34_51"/></StgValue>
</operation>

<operation id="1085" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:156 %w1_addr_50 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_51

]]></Node>
<StgValue><ssdm name="w1_addr_50"/></StgValue>
</operation>

<operation id="1086" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:369 %store_ln34 = store i32 %add_27, i7 %wy_sum_addr_30

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1087" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:374 %store_ln34 = store i32 %add_28, i7 %wy_sum_addr_31

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1088" st_id="56" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:428 %add_39 = fadd i32 %wy_sum_load_41, i32 %mul_39

]]></Node>
<StgValue><ssdm name="add_39"/></StgValue>
</operation>

<operation id="1089" st_id="56" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:433 %add_40 = fadd i32 %wy_sum_load_42, i32 %mul_40

]]></Node>
<StgValue><ssdm name="add_40"/></StgValue>
</operation>

<operation id="1090" st_id="56" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:438 %add_41 = fadd i32 %wy_sum_load_43, i32 %mul_41

]]></Node>
<StgValue><ssdm name="add_41"/></StgValue>
</operation>

<operation id="1091" st_id="56" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:443 %add_42 = fadd i32 %wy_sum_load_44, i32 %mul_42

]]></Node>
<StgValue><ssdm name="add_42"/></StgValue>
</operation>

<operation id="1092" st_id="56" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:448 %add_43 = fadd i32 %wy_sum_load_45, i32 %mul_43

]]></Node>
<StgValue><ssdm name="add_43"/></StgValue>
</operation>

<operation id="1093" st_id="56" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:451 %mul_44 = fmul i32 %w1_load_45, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_44"/></StgValue>
</operation>

<operation id="1094" st_id="56" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:456 %mul_45 = fmul i32 %w1_load_46, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_45"/></StgValue>
</operation>

<operation id="1095" st_id="56" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:461 %mul_46 = fmul i32 %w1_load_47, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_46"/></StgValue>
</operation>

<operation id="1096" st_id="56" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:466 %mul_47 = fmul i32 %w1_load_48, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_47"/></StgValue>
</operation>

<operation id="1097" st_id="56" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="14">
<![CDATA[
.split6:470 %w1_load_49 = load i14 %w1_addr_49

]]></Node>
<StgValue><ssdm name="w1_load_49"/></StgValue>
</operation>

<operation id="1098" st_id="56" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="14">
<![CDATA[
.split6:475 %w1_load_50 = load i14 %w1_addr_50

]]></Node>
<StgValue><ssdm name="w1_load_50"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1099" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:157 %add_ln34_44 = add i14 %add_ln34, i14 51

]]></Node>
<StgValue><ssdm name="add_ln34_44"/></StgValue>
</operation>

<operation id="1100" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="14">
<![CDATA[
.split6:158 %zext_ln34_52 = zext i14 %add_ln34_44

]]></Node>
<StgValue><ssdm name="zext_ln34_52"/></StgValue>
</operation>

<operation id="1101" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:159 %w1_addr_51 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_52

]]></Node>
<StgValue><ssdm name="w1_addr_51"/></StgValue>
</operation>

<operation id="1102" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:379 %store_ln34 = store i32 %add_29, i7 %wy_sum_addr_32

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1103" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:384 %store_ln34 = store i32 %add_30, i7 %wy_sum_addr_33

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1104" st_id="57" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:433 %add_40 = fadd i32 %wy_sum_load_42, i32 %mul_40

]]></Node>
<StgValue><ssdm name="add_40"/></StgValue>
</operation>

<operation id="1105" st_id="57" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:438 %add_41 = fadd i32 %wy_sum_load_43, i32 %mul_41

]]></Node>
<StgValue><ssdm name="add_41"/></StgValue>
</operation>

<operation id="1106" st_id="57" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:443 %add_42 = fadd i32 %wy_sum_load_44, i32 %mul_42

]]></Node>
<StgValue><ssdm name="add_42"/></StgValue>
</operation>

<operation id="1107" st_id="57" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:448 %add_43 = fadd i32 %wy_sum_load_45, i32 %mul_43

]]></Node>
<StgValue><ssdm name="add_43"/></StgValue>
</operation>

<operation id="1108" st_id="57" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:453 %add_44 = fadd i32 %wy_sum_load_46, i32 %mul_44

]]></Node>
<StgValue><ssdm name="add_44"/></StgValue>
</operation>

<operation id="1109" st_id="57" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:456 %mul_45 = fmul i32 %w1_load_46, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_45"/></StgValue>
</operation>

<operation id="1110" st_id="57" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:461 %mul_46 = fmul i32 %w1_load_47, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_46"/></StgValue>
</operation>

<operation id="1111" st_id="57" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:466 %mul_47 = fmul i32 %w1_load_48, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_47"/></StgValue>
</operation>

<operation id="1112" st_id="57" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:471 %mul_48 = fmul i32 %w1_load_49, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_48"/></StgValue>
</operation>

<operation id="1113" st_id="57" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="14">
<![CDATA[
.split6:475 %w1_load_50 = load i14 %w1_addr_50

]]></Node>
<StgValue><ssdm name="w1_load_50"/></StgValue>
</operation>

<operation id="1114" st_id="57" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="14">
<![CDATA[
.split6:480 %w1_load_51 = load i14 %w1_addr_51

]]></Node>
<StgValue><ssdm name="w1_load_51"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1115" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:160 %add_ln34_45 = add i14 %add_ln34, i14 52

]]></Node>
<StgValue><ssdm name="add_ln34_45"/></StgValue>
</operation>

<operation id="1116" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="14">
<![CDATA[
.split6:161 %zext_ln34_53 = zext i14 %add_ln34_45

]]></Node>
<StgValue><ssdm name="zext_ln34_53"/></StgValue>
</operation>

<operation id="1117" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:162 %w1_addr_52 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_53

]]></Node>
<StgValue><ssdm name="w1_addr_52"/></StgValue>
</operation>

<operation id="1118" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:389 %store_ln34 = store i32 %add_31, i7 %wy_sum_addr_34

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1119" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:394 %store_ln34 = store i32 %add_32, i7 %wy_sum_addr_35

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1120" st_id="58" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:438 %add_41 = fadd i32 %wy_sum_load_43, i32 %mul_41

]]></Node>
<StgValue><ssdm name="add_41"/></StgValue>
</operation>

<operation id="1121" st_id="58" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:443 %add_42 = fadd i32 %wy_sum_load_44, i32 %mul_42

]]></Node>
<StgValue><ssdm name="add_42"/></StgValue>
</operation>

<operation id="1122" st_id="58" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:448 %add_43 = fadd i32 %wy_sum_load_45, i32 %mul_43

]]></Node>
<StgValue><ssdm name="add_43"/></StgValue>
</operation>

<operation id="1123" st_id="58" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:453 %add_44 = fadd i32 %wy_sum_load_46, i32 %mul_44

]]></Node>
<StgValue><ssdm name="add_44"/></StgValue>
</operation>

<operation id="1124" st_id="58" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:458 %add_45 = fadd i32 %wy_sum_load_47, i32 %mul_45

]]></Node>
<StgValue><ssdm name="add_45"/></StgValue>
</operation>

<operation id="1125" st_id="58" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:461 %mul_46 = fmul i32 %w1_load_47, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_46"/></StgValue>
</operation>

<operation id="1126" st_id="58" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:466 %mul_47 = fmul i32 %w1_load_48, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_47"/></StgValue>
</operation>

<operation id="1127" st_id="58" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:471 %mul_48 = fmul i32 %w1_load_49, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_48"/></StgValue>
</operation>

<operation id="1128" st_id="58" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:476 %mul_49 = fmul i32 %w1_load_50, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_49"/></StgValue>
</operation>

<operation id="1129" st_id="58" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="14">
<![CDATA[
.split6:480 %w1_load_51 = load i14 %w1_addr_51

]]></Node>
<StgValue><ssdm name="w1_load_51"/></StgValue>
</operation>

<operation id="1130" st_id="58" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="14">
<![CDATA[
.split6:485 %w1_load_52 = load i14 %w1_addr_52

]]></Node>
<StgValue><ssdm name="w1_load_52"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1131" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:163 %add_ln34_46 = add i14 %add_ln34, i14 53

]]></Node>
<StgValue><ssdm name="add_ln34_46"/></StgValue>
</operation>

<operation id="1132" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="14">
<![CDATA[
.split6:164 %zext_ln34_54 = zext i14 %add_ln34_46

]]></Node>
<StgValue><ssdm name="zext_ln34_54"/></StgValue>
</operation>

<operation id="1133" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:165 %w1_addr_53 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_54

]]></Node>
<StgValue><ssdm name="w1_addr_53"/></StgValue>
</operation>

<operation id="1134" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:399 %store_ln34 = store i32 %add_33, i7 %wy_sum_addr_36

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1135" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:404 %store_ln34 = store i32 %add_34, i7 %wy_sum_addr_37

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1136" st_id="59" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:443 %add_42 = fadd i32 %wy_sum_load_44, i32 %mul_42

]]></Node>
<StgValue><ssdm name="add_42"/></StgValue>
</operation>

<operation id="1137" st_id="59" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:448 %add_43 = fadd i32 %wy_sum_load_45, i32 %mul_43

]]></Node>
<StgValue><ssdm name="add_43"/></StgValue>
</operation>

<operation id="1138" st_id="59" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:453 %add_44 = fadd i32 %wy_sum_load_46, i32 %mul_44

]]></Node>
<StgValue><ssdm name="add_44"/></StgValue>
</operation>

<operation id="1139" st_id="59" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:458 %add_45 = fadd i32 %wy_sum_load_47, i32 %mul_45

]]></Node>
<StgValue><ssdm name="add_45"/></StgValue>
</operation>

<operation id="1140" st_id="59" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:463 %add_46 = fadd i32 %wy_sum_load_48, i32 %mul_46

]]></Node>
<StgValue><ssdm name="add_46"/></StgValue>
</operation>

<operation id="1141" st_id="59" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:466 %mul_47 = fmul i32 %w1_load_48, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_47"/></StgValue>
</operation>

<operation id="1142" st_id="59" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:471 %mul_48 = fmul i32 %w1_load_49, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_48"/></StgValue>
</operation>

<operation id="1143" st_id="59" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:476 %mul_49 = fmul i32 %w1_load_50, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_49"/></StgValue>
</operation>

<operation id="1144" st_id="59" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:481 %mul_50 = fmul i32 %w1_load_51, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_50"/></StgValue>
</operation>

<operation id="1145" st_id="59" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="14">
<![CDATA[
.split6:485 %w1_load_52 = load i14 %w1_addr_52

]]></Node>
<StgValue><ssdm name="w1_load_52"/></StgValue>
</operation>

<operation id="1146" st_id="59" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="14">
<![CDATA[
.split6:490 %w1_load_53 = load i14 %w1_addr_53

]]></Node>
<StgValue><ssdm name="w1_load_53"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1147" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:166 %add_ln34_47 = add i14 %add_ln34, i14 54

]]></Node>
<StgValue><ssdm name="add_ln34_47"/></StgValue>
</operation>

<operation id="1148" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="14">
<![CDATA[
.split6:167 %zext_ln34_55 = zext i14 %add_ln34_47

]]></Node>
<StgValue><ssdm name="zext_ln34_55"/></StgValue>
</operation>

<operation id="1149" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:168 %w1_addr_54 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_55

]]></Node>
<StgValue><ssdm name="w1_addr_54"/></StgValue>
</operation>

<operation id="1150" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:409 %store_ln34 = store i32 %add_35, i7 %wy_sum_addr_38

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1151" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:414 %store_ln34 = store i32 %add_36, i7 %wy_sum_addr_39

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1152" st_id="60" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:448 %add_43 = fadd i32 %wy_sum_load_45, i32 %mul_43

]]></Node>
<StgValue><ssdm name="add_43"/></StgValue>
</operation>

<operation id="1153" st_id="60" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:453 %add_44 = fadd i32 %wy_sum_load_46, i32 %mul_44

]]></Node>
<StgValue><ssdm name="add_44"/></StgValue>
</operation>

<operation id="1154" st_id="60" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:458 %add_45 = fadd i32 %wy_sum_load_47, i32 %mul_45

]]></Node>
<StgValue><ssdm name="add_45"/></StgValue>
</operation>

<operation id="1155" st_id="60" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:463 %add_46 = fadd i32 %wy_sum_load_48, i32 %mul_46

]]></Node>
<StgValue><ssdm name="add_46"/></StgValue>
</operation>

<operation id="1156" st_id="60" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:468 %add_47 = fadd i32 %wy_sum_load_49, i32 %mul_47

]]></Node>
<StgValue><ssdm name="add_47"/></StgValue>
</operation>

<operation id="1157" st_id="60" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:471 %mul_48 = fmul i32 %w1_load_49, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_48"/></StgValue>
</operation>

<operation id="1158" st_id="60" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:476 %mul_49 = fmul i32 %w1_load_50, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_49"/></StgValue>
</operation>

<operation id="1159" st_id="60" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:481 %mul_50 = fmul i32 %w1_load_51, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_50"/></StgValue>
</operation>

<operation id="1160" st_id="60" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:486 %mul_51 = fmul i32 %w1_load_52, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_51"/></StgValue>
</operation>

<operation id="1161" st_id="60" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="14">
<![CDATA[
.split6:490 %w1_load_53 = load i14 %w1_addr_53

]]></Node>
<StgValue><ssdm name="w1_load_53"/></StgValue>
</operation>

<operation id="1162" st_id="60" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="14">
<![CDATA[
.split6:495 %w1_load_54 = load i14 %w1_addr_54

]]></Node>
<StgValue><ssdm name="w1_load_54"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1163" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:169 %add_ln34_48 = add i14 %add_ln34, i14 55

]]></Node>
<StgValue><ssdm name="add_ln34_48"/></StgValue>
</operation>

<operation id="1164" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="14">
<![CDATA[
.split6:170 %zext_ln34_56 = zext i14 %add_ln34_48

]]></Node>
<StgValue><ssdm name="zext_ln34_56"/></StgValue>
</operation>

<operation id="1165" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:171 %w1_addr_55 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_56

]]></Node>
<StgValue><ssdm name="w1_addr_55"/></StgValue>
</operation>

<operation id="1166" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:419 %store_ln34 = store i32 %add_37, i7 %wy_sum_addr_40

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1167" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:424 %store_ln34 = store i32 %add_38, i7 %wy_sum_addr_41

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1168" st_id="61" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:453 %add_44 = fadd i32 %wy_sum_load_46, i32 %mul_44

]]></Node>
<StgValue><ssdm name="add_44"/></StgValue>
</operation>

<operation id="1169" st_id="61" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:458 %add_45 = fadd i32 %wy_sum_load_47, i32 %mul_45

]]></Node>
<StgValue><ssdm name="add_45"/></StgValue>
</operation>

<operation id="1170" st_id="61" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:463 %add_46 = fadd i32 %wy_sum_load_48, i32 %mul_46

]]></Node>
<StgValue><ssdm name="add_46"/></StgValue>
</operation>

<operation id="1171" st_id="61" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:468 %add_47 = fadd i32 %wy_sum_load_49, i32 %mul_47

]]></Node>
<StgValue><ssdm name="add_47"/></StgValue>
</operation>

<operation id="1172" st_id="61" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:473 %add_48 = fadd i32 %wy_sum_load_50, i32 %mul_48

]]></Node>
<StgValue><ssdm name="add_48"/></StgValue>
</operation>

<operation id="1173" st_id="61" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:476 %mul_49 = fmul i32 %w1_load_50, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_49"/></StgValue>
</operation>

<operation id="1174" st_id="61" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:481 %mul_50 = fmul i32 %w1_load_51, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_50"/></StgValue>
</operation>

<operation id="1175" st_id="61" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:486 %mul_51 = fmul i32 %w1_load_52, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_51"/></StgValue>
</operation>

<operation id="1176" st_id="61" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:491 %mul_52 = fmul i32 %w1_load_53, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_52"/></StgValue>
</operation>

<operation id="1177" st_id="61" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="14">
<![CDATA[
.split6:495 %w1_load_54 = load i14 %w1_addr_54

]]></Node>
<StgValue><ssdm name="w1_load_54"/></StgValue>
</operation>

<operation id="1178" st_id="61" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="14">
<![CDATA[
.split6:500 %w1_load_55 = load i14 %w1_addr_55

]]></Node>
<StgValue><ssdm name="w1_load_55"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1179" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:172 %add_ln34_49 = add i14 %add_ln34, i14 56

]]></Node>
<StgValue><ssdm name="add_ln34_49"/></StgValue>
</operation>

<operation id="1180" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="14">
<![CDATA[
.split6:173 %zext_ln34_57 = zext i14 %add_ln34_49

]]></Node>
<StgValue><ssdm name="zext_ln34_57"/></StgValue>
</operation>

<operation id="1181" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:174 %w1_addr_56 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_57

]]></Node>
<StgValue><ssdm name="w1_addr_56"/></StgValue>
</operation>

<operation id="1182" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:429 %store_ln34 = store i32 %add_39, i7 %wy_sum_addr_42

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1183" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:434 %store_ln34 = store i32 %add_40, i7 %wy_sum_addr_43

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1184" st_id="62" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:458 %add_45 = fadd i32 %wy_sum_load_47, i32 %mul_45

]]></Node>
<StgValue><ssdm name="add_45"/></StgValue>
</operation>

<operation id="1185" st_id="62" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:463 %add_46 = fadd i32 %wy_sum_load_48, i32 %mul_46

]]></Node>
<StgValue><ssdm name="add_46"/></StgValue>
</operation>

<operation id="1186" st_id="62" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:468 %add_47 = fadd i32 %wy_sum_load_49, i32 %mul_47

]]></Node>
<StgValue><ssdm name="add_47"/></StgValue>
</operation>

<operation id="1187" st_id="62" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:473 %add_48 = fadd i32 %wy_sum_load_50, i32 %mul_48

]]></Node>
<StgValue><ssdm name="add_48"/></StgValue>
</operation>

<operation id="1188" st_id="62" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:478 %add_49 = fadd i32 %wy_sum_load_51, i32 %mul_49

]]></Node>
<StgValue><ssdm name="add_49"/></StgValue>
</operation>

<operation id="1189" st_id="62" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:481 %mul_50 = fmul i32 %w1_load_51, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_50"/></StgValue>
</operation>

<operation id="1190" st_id="62" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:486 %mul_51 = fmul i32 %w1_load_52, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_51"/></StgValue>
</operation>

<operation id="1191" st_id="62" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:491 %mul_52 = fmul i32 %w1_load_53, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_52"/></StgValue>
</operation>

<operation id="1192" st_id="62" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:496 %mul_53 = fmul i32 %w1_load_54, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_53"/></StgValue>
</operation>

<operation id="1193" st_id="62" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="14">
<![CDATA[
.split6:500 %w1_load_55 = load i14 %w1_addr_55

]]></Node>
<StgValue><ssdm name="w1_load_55"/></StgValue>
</operation>

<operation id="1194" st_id="62" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="14">
<![CDATA[
.split6:505 %w1_load_56 = load i14 %w1_addr_56

]]></Node>
<StgValue><ssdm name="w1_load_56"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1195" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:175 %add_ln34_50 = add i14 %add_ln34, i14 57

]]></Node>
<StgValue><ssdm name="add_ln34_50"/></StgValue>
</operation>

<operation id="1196" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="14">
<![CDATA[
.split6:176 %zext_ln34_58 = zext i14 %add_ln34_50

]]></Node>
<StgValue><ssdm name="zext_ln34_58"/></StgValue>
</operation>

<operation id="1197" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:177 %w1_addr_57 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_58

]]></Node>
<StgValue><ssdm name="w1_addr_57"/></StgValue>
</operation>

<operation id="1198" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:439 %store_ln34 = store i32 %add_41, i7 %wy_sum_addr_44

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1199" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:444 %store_ln34 = store i32 %add_42, i7 %wy_sum_addr_45

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1200" st_id="63" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:463 %add_46 = fadd i32 %wy_sum_load_48, i32 %mul_46

]]></Node>
<StgValue><ssdm name="add_46"/></StgValue>
</operation>

<operation id="1201" st_id="63" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:468 %add_47 = fadd i32 %wy_sum_load_49, i32 %mul_47

]]></Node>
<StgValue><ssdm name="add_47"/></StgValue>
</operation>

<operation id="1202" st_id="63" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:473 %add_48 = fadd i32 %wy_sum_load_50, i32 %mul_48

]]></Node>
<StgValue><ssdm name="add_48"/></StgValue>
</operation>

<operation id="1203" st_id="63" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:478 %add_49 = fadd i32 %wy_sum_load_51, i32 %mul_49

]]></Node>
<StgValue><ssdm name="add_49"/></StgValue>
</operation>

<operation id="1204" st_id="63" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:483 %add_50 = fadd i32 %wy_sum_load_52, i32 %mul_50

]]></Node>
<StgValue><ssdm name="add_50"/></StgValue>
</operation>

<operation id="1205" st_id="63" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:486 %mul_51 = fmul i32 %w1_load_52, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_51"/></StgValue>
</operation>

<operation id="1206" st_id="63" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:491 %mul_52 = fmul i32 %w1_load_53, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_52"/></StgValue>
</operation>

<operation id="1207" st_id="63" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:496 %mul_53 = fmul i32 %w1_load_54, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_53"/></StgValue>
</operation>

<operation id="1208" st_id="63" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:501 %mul_54 = fmul i32 %w1_load_55, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_54"/></StgValue>
</operation>

<operation id="1209" st_id="63" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="14">
<![CDATA[
.split6:505 %w1_load_56 = load i14 %w1_addr_56

]]></Node>
<StgValue><ssdm name="w1_load_56"/></StgValue>
</operation>

<operation id="1210" st_id="63" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="14">
<![CDATA[
.split6:510 %w1_load_57 = load i14 %w1_addr_57

]]></Node>
<StgValue><ssdm name="w1_load_57"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1211" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:178 %add_ln34_51 = add i14 %add_ln34, i14 58

]]></Node>
<StgValue><ssdm name="add_ln34_51"/></StgValue>
</operation>

<operation id="1212" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="14">
<![CDATA[
.split6:179 %zext_ln34_59 = zext i14 %add_ln34_51

]]></Node>
<StgValue><ssdm name="zext_ln34_59"/></StgValue>
</operation>

<operation id="1213" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:180 %w1_addr_58 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_59

]]></Node>
<StgValue><ssdm name="w1_addr_58"/></StgValue>
</operation>

<operation id="1214" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:449 %store_ln34 = store i32 %add_43, i7 %wy_sum_addr_46

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1215" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:454 %store_ln34 = store i32 %add_44, i7 %wy_sum_addr_47

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1216" st_id="64" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:468 %add_47 = fadd i32 %wy_sum_load_49, i32 %mul_47

]]></Node>
<StgValue><ssdm name="add_47"/></StgValue>
</operation>

<operation id="1217" st_id="64" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:473 %add_48 = fadd i32 %wy_sum_load_50, i32 %mul_48

]]></Node>
<StgValue><ssdm name="add_48"/></StgValue>
</operation>

<operation id="1218" st_id="64" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:478 %add_49 = fadd i32 %wy_sum_load_51, i32 %mul_49

]]></Node>
<StgValue><ssdm name="add_49"/></StgValue>
</operation>

<operation id="1219" st_id="64" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:483 %add_50 = fadd i32 %wy_sum_load_52, i32 %mul_50

]]></Node>
<StgValue><ssdm name="add_50"/></StgValue>
</operation>

<operation id="1220" st_id="64" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:488 %add_51 = fadd i32 %wy_sum_load_53, i32 %mul_51

]]></Node>
<StgValue><ssdm name="add_51"/></StgValue>
</operation>

<operation id="1221" st_id="64" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:491 %mul_52 = fmul i32 %w1_load_53, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_52"/></StgValue>
</operation>

<operation id="1222" st_id="64" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:496 %mul_53 = fmul i32 %w1_load_54, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_53"/></StgValue>
</operation>

<operation id="1223" st_id="64" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:501 %mul_54 = fmul i32 %w1_load_55, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_54"/></StgValue>
</operation>

<operation id="1224" st_id="64" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:506 %mul_55 = fmul i32 %w1_load_56, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_55"/></StgValue>
</operation>

<operation id="1225" st_id="64" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="14">
<![CDATA[
.split6:510 %w1_load_57 = load i14 %w1_addr_57

]]></Node>
<StgValue><ssdm name="w1_load_57"/></StgValue>
</operation>

<operation id="1226" st_id="64" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="14">
<![CDATA[
.split6:515 %w1_load_58 = load i14 %w1_addr_58

]]></Node>
<StgValue><ssdm name="w1_load_58"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1227" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:181 %add_ln34_52 = add i14 %add_ln34, i14 59

]]></Node>
<StgValue><ssdm name="add_ln34_52"/></StgValue>
</operation>

<operation id="1228" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="14">
<![CDATA[
.split6:182 %zext_ln34_60 = zext i14 %add_ln34_52

]]></Node>
<StgValue><ssdm name="zext_ln34_60"/></StgValue>
</operation>

<operation id="1229" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:183 %w1_addr_59 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_60

]]></Node>
<StgValue><ssdm name="w1_addr_59"/></StgValue>
</operation>

<operation id="1230" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:459 %store_ln34 = store i32 %add_45, i7 %wy_sum_addr_48

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1231" st_id="65" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:464 %store_ln34 = store i32 %add_46, i7 %wy_sum_addr_49

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1232" st_id="65" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:473 %add_48 = fadd i32 %wy_sum_load_50, i32 %mul_48

]]></Node>
<StgValue><ssdm name="add_48"/></StgValue>
</operation>

<operation id="1233" st_id="65" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:478 %add_49 = fadd i32 %wy_sum_load_51, i32 %mul_49

]]></Node>
<StgValue><ssdm name="add_49"/></StgValue>
</operation>

<operation id="1234" st_id="65" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:483 %add_50 = fadd i32 %wy_sum_load_52, i32 %mul_50

]]></Node>
<StgValue><ssdm name="add_50"/></StgValue>
</operation>

<operation id="1235" st_id="65" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:488 %add_51 = fadd i32 %wy_sum_load_53, i32 %mul_51

]]></Node>
<StgValue><ssdm name="add_51"/></StgValue>
</operation>

<operation id="1236" st_id="65" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:493 %add_52 = fadd i32 %wy_sum_load_54, i32 %mul_52

]]></Node>
<StgValue><ssdm name="add_52"/></StgValue>
</operation>

<operation id="1237" st_id="65" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:496 %mul_53 = fmul i32 %w1_load_54, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_53"/></StgValue>
</operation>

<operation id="1238" st_id="65" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:501 %mul_54 = fmul i32 %w1_load_55, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_54"/></StgValue>
</operation>

<operation id="1239" st_id="65" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:506 %mul_55 = fmul i32 %w1_load_56, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_55"/></StgValue>
</operation>

<operation id="1240" st_id="65" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:511 %mul_56 = fmul i32 %w1_load_57, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_56"/></StgValue>
</operation>

<operation id="1241" st_id="65" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="14">
<![CDATA[
.split6:515 %w1_load_58 = load i14 %w1_addr_58

]]></Node>
<StgValue><ssdm name="w1_load_58"/></StgValue>
</operation>

<operation id="1242" st_id="65" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="14">
<![CDATA[
.split6:520 %w1_load_59 = load i14 %w1_addr_59

]]></Node>
<StgValue><ssdm name="w1_load_59"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1243" st_id="66" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:184 %add_ln34_53 = add i14 %add_ln34, i14 60

]]></Node>
<StgValue><ssdm name="add_ln34_53"/></StgValue>
</operation>

<operation id="1244" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="14">
<![CDATA[
.split6:185 %zext_ln34_61 = zext i14 %add_ln34_53

]]></Node>
<StgValue><ssdm name="zext_ln34_61"/></StgValue>
</operation>

<operation id="1245" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:186 %w1_addr_60 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_61

]]></Node>
<StgValue><ssdm name="w1_addr_60"/></StgValue>
</operation>

<operation id="1246" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:469 %store_ln34 = store i32 %add_47, i7 %wy_sum_addr_50

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1247" st_id="66" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:474 %store_ln34 = store i32 %add_48, i7 %wy_sum_addr_51

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1248" st_id="66" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:478 %add_49 = fadd i32 %wy_sum_load_51, i32 %mul_49

]]></Node>
<StgValue><ssdm name="add_49"/></StgValue>
</operation>

<operation id="1249" st_id="66" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:483 %add_50 = fadd i32 %wy_sum_load_52, i32 %mul_50

]]></Node>
<StgValue><ssdm name="add_50"/></StgValue>
</operation>

<operation id="1250" st_id="66" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:488 %add_51 = fadd i32 %wy_sum_load_53, i32 %mul_51

]]></Node>
<StgValue><ssdm name="add_51"/></StgValue>
</operation>

<operation id="1251" st_id="66" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:493 %add_52 = fadd i32 %wy_sum_load_54, i32 %mul_52

]]></Node>
<StgValue><ssdm name="add_52"/></StgValue>
</operation>

<operation id="1252" st_id="66" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:498 %add_53 = fadd i32 %wy_sum_load_55, i32 %mul_53

]]></Node>
<StgValue><ssdm name="add_53"/></StgValue>
</operation>

<operation id="1253" st_id="66" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:501 %mul_54 = fmul i32 %w1_load_55, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_54"/></StgValue>
</operation>

<operation id="1254" st_id="66" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:506 %mul_55 = fmul i32 %w1_load_56, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_55"/></StgValue>
</operation>

<operation id="1255" st_id="66" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:511 %mul_56 = fmul i32 %w1_load_57, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_56"/></StgValue>
</operation>

<operation id="1256" st_id="66" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:516 %mul_57 = fmul i32 %w1_load_58, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_57"/></StgValue>
</operation>

<operation id="1257" st_id="66" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="14">
<![CDATA[
.split6:520 %w1_load_59 = load i14 %w1_addr_59

]]></Node>
<StgValue><ssdm name="w1_load_59"/></StgValue>
</operation>

<operation id="1258" st_id="66" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="14">
<![CDATA[
.split6:525 %w1_load_60 = load i14 %w1_addr_60

]]></Node>
<StgValue><ssdm name="w1_load_60"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1259" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:187 %add_ln34_54 = add i14 %add_ln34, i14 61

]]></Node>
<StgValue><ssdm name="add_ln34_54"/></StgValue>
</operation>

<operation id="1260" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="14">
<![CDATA[
.split6:188 %zext_ln34_62 = zext i14 %add_ln34_54

]]></Node>
<StgValue><ssdm name="zext_ln34_62"/></StgValue>
</operation>

<operation id="1261" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:189 %w1_addr_61 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_62

]]></Node>
<StgValue><ssdm name="w1_addr_61"/></StgValue>
</operation>

<operation id="1262" st_id="67" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:479 %store_ln34 = store i32 %add_49, i7 %wy_sum_addr_52

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1263" st_id="67" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:483 %add_50 = fadd i32 %wy_sum_load_52, i32 %mul_50

]]></Node>
<StgValue><ssdm name="add_50"/></StgValue>
</operation>

<operation id="1264" st_id="67" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:488 %add_51 = fadd i32 %wy_sum_load_53, i32 %mul_51

]]></Node>
<StgValue><ssdm name="add_51"/></StgValue>
</operation>

<operation id="1265" st_id="67" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:493 %add_52 = fadd i32 %wy_sum_load_54, i32 %mul_52

]]></Node>
<StgValue><ssdm name="add_52"/></StgValue>
</operation>

<operation id="1266" st_id="67" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:498 %add_53 = fadd i32 %wy_sum_load_55, i32 %mul_53

]]></Node>
<StgValue><ssdm name="add_53"/></StgValue>
</operation>

<operation id="1267" st_id="67" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:503 %add_54 = fadd i32 %wy_sum_load_56, i32 %mul_54

]]></Node>
<StgValue><ssdm name="add_54"/></StgValue>
</operation>

<operation id="1268" st_id="67" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:506 %mul_55 = fmul i32 %w1_load_56, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_55"/></StgValue>
</operation>

<operation id="1269" st_id="67" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:511 %mul_56 = fmul i32 %w1_load_57, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_56"/></StgValue>
</operation>

<operation id="1270" st_id="67" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:516 %mul_57 = fmul i32 %w1_load_58, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_57"/></StgValue>
</operation>

<operation id="1271" st_id="67" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:521 %mul_58 = fmul i32 %w1_load_59, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_58"/></StgValue>
</operation>

<operation id="1272" st_id="67" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="14">
<![CDATA[
.split6:525 %w1_load_60 = load i14 %w1_addr_60

]]></Node>
<StgValue><ssdm name="w1_load_60"/></StgValue>
</operation>

<operation id="1273" st_id="67" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="14">
<![CDATA[
.split6:530 %w1_load_61 = load i14 %w1_addr_61

]]></Node>
<StgValue><ssdm name="w1_load_61"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1274" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:190 %add_ln34_55 = add i14 %add_ln34, i14 62

]]></Node>
<StgValue><ssdm name="add_ln34_55"/></StgValue>
</operation>

<operation id="1275" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="14">
<![CDATA[
.split6:191 %zext_ln34_63 = zext i14 %add_ln34_55

]]></Node>
<StgValue><ssdm name="zext_ln34_63"/></StgValue>
</operation>

<operation id="1276" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:192 %w1_addr_62 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_63

]]></Node>
<StgValue><ssdm name="w1_addr_62"/></StgValue>
</operation>

<operation id="1277" st_id="68" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:484 %store_ln34 = store i32 %add_50, i7 %wy_sum_addr_53

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1278" st_id="68" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:488 %add_51 = fadd i32 %wy_sum_load_53, i32 %mul_51

]]></Node>
<StgValue><ssdm name="add_51"/></StgValue>
</operation>

<operation id="1279" st_id="68" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:493 %add_52 = fadd i32 %wy_sum_load_54, i32 %mul_52

]]></Node>
<StgValue><ssdm name="add_52"/></StgValue>
</operation>

<operation id="1280" st_id="68" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:498 %add_53 = fadd i32 %wy_sum_load_55, i32 %mul_53

]]></Node>
<StgValue><ssdm name="add_53"/></StgValue>
</operation>

<operation id="1281" st_id="68" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:503 %add_54 = fadd i32 %wy_sum_load_56, i32 %mul_54

]]></Node>
<StgValue><ssdm name="add_54"/></StgValue>
</operation>

<operation id="1282" st_id="68" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:508 %add_55 = fadd i32 %wy_sum_load_57, i32 %mul_55

]]></Node>
<StgValue><ssdm name="add_55"/></StgValue>
</operation>

<operation id="1283" st_id="68" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:511 %mul_56 = fmul i32 %w1_load_57, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_56"/></StgValue>
</operation>

<operation id="1284" st_id="68" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:516 %mul_57 = fmul i32 %w1_load_58, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_57"/></StgValue>
</operation>

<operation id="1285" st_id="68" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:521 %mul_58 = fmul i32 %w1_load_59, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_58"/></StgValue>
</operation>

<operation id="1286" st_id="68" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:526 %mul_59 = fmul i32 %w1_load_60, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_59"/></StgValue>
</operation>

<operation id="1287" st_id="68" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="14">
<![CDATA[
.split6:530 %w1_load_61 = load i14 %w1_addr_61

]]></Node>
<StgValue><ssdm name="w1_load_61"/></StgValue>
</operation>

<operation id="1288" st_id="68" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="14">
<![CDATA[
.split6:535 %w1_load_62 = load i14 %w1_addr_62

]]></Node>
<StgValue><ssdm name="w1_load_62"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1289" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:193 %add_ln34_56 = add i14 %add_ln34, i14 63

]]></Node>
<StgValue><ssdm name="add_ln34_56"/></StgValue>
</operation>

<operation id="1290" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="14">
<![CDATA[
.split6:194 %zext_ln34_64 = zext i14 %add_ln34_56

]]></Node>
<StgValue><ssdm name="zext_ln34_64"/></StgValue>
</operation>

<operation id="1291" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:195 %w1_addr_63 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_64

]]></Node>
<StgValue><ssdm name="w1_addr_63"/></StgValue>
</operation>

<operation id="1292" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:489 %store_ln34 = store i32 %add_51, i7 %wy_sum_addr_54

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1293" st_id="69" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:493 %add_52 = fadd i32 %wy_sum_load_54, i32 %mul_52

]]></Node>
<StgValue><ssdm name="add_52"/></StgValue>
</operation>

<operation id="1294" st_id="69" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:498 %add_53 = fadd i32 %wy_sum_load_55, i32 %mul_53

]]></Node>
<StgValue><ssdm name="add_53"/></StgValue>
</operation>

<operation id="1295" st_id="69" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:503 %add_54 = fadd i32 %wy_sum_load_56, i32 %mul_54

]]></Node>
<StgValue><ssdm name="add_54"/></StgValue>
</operation>

<operation id="1296" st_id="69" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:508 %add_55 = fadd i32 %wy_sum_load_57, i32 %mul_55

]]></Node>
<StgValue><ssdm name="add_55"/></StgValue>
</operation>

<operation id="1297" st_id="69" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:513 %add_56 = fadd i32 %wy_sum_load_58, i32 %mul_56

]]></Node>
<StgValue><ssdm name="add_56"/></StgValue>
</operation>

<operation id="1298" st_id="69" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:516 %mul_57 = fmul i32 %w1_load_58, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_57"/></StgValue>
</operation>

<operation id="1299" st_id="69" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:521 %mul_58 = fmul i32 %w1_load_59, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_58"/></StgValue>
</operation>

<operation id="1300" st_id="69" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:526 %mul_59 = fmul i32 %w1_load_60, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_59"/></StgValue>
</operation>

<operation id="1301" st_id="69" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:531 %mul_60 = fmul i32 %w1_load_61, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_60"/></StgValue>
</operation>

<operation id="1302" st_id="69" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="14">
<![CDATA[
.split6:535 %w1_load_62 = load i14 %w1_addr_62

]]></Node>
<StgValue><ssdm name="w1_load_62"/></StgValue>
</operation>

<operation id="1303" st_id="69" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="14">
<![CDATA[
.split6:540 %w1_load_63 = load i14 %w1_addr_63

]]></Node>
<StgValue><ssdm name="w1_load_63"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1304" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:196 %add_ln34_57 = add i14 %add_ln34, i14 64

]]></Node>
<StgValue><ssdm name="add_ln34_57"/></StgValue>
</operation>

<operation id="1305" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="14">
<![CDATA[
.split6:197 %zext_ln34_65 = zext i14 %add_ln34_57

]]></Node>
<StgValue><ssdm name="zext_ln34_65"/></StgValue>
</operation>

<operation id="1306" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:198 %w1_addr_64 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_65

]]></Node>
<StgValue><ssdm name="w1_addr_64"/></StgValue>
</operation>

<operation id="1307" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:494 %store_ln34 = store i32 %add_52, i7 %wy_sum_addr_55

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1308" st_id="70" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:498 %add_53 = fadd i32 %wy_sum_load_55, i32 %mul_53

]]></Node>
<StgValue><ssdm name="add_53"/></StgValue>
</operation>

<operation id="1309" st_id="70" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:503 %add_54 = fadd i32 %wy_sum_load_56, i32 %mul_54

]]></Node>
<StgValue><ssdm name="add_54"/></StgValue>
</operation>

<operation id="1310" st_id="70" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:508 %add_55 = fadd i32 %wy_sum_load_57, i32 %mul_55

]]></Node>
<StgValue><ssdm name="add_55"/></StgValue>
</operation>

<operation id="1311" st_id="70" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:513 %add_56 = fadd i32 %wy_sum_load_58, i32 %mul_56

]]></Node>
<StgValue><ssdm name="add_56"/></StgValue>
</operation>

<operation id="1312" st_id="70" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:518 %add_57 = fadd i32 %wy_sum_load_59, i32 %mul_57

]]></Node>
<StgValue><ssdm name="add_57"/></StgValue>
</operation>

<operation id="1313" st_id="70" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:521 %mul_58 = fmul i32 %w1_load_59, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_58"/></StgValue>
</operation>

<operation id="1314" st_id="70" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:526 %mul_59 = fmul i32 %w1_load_60, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_59"/></StgValue>
</operation>

<operation id="1315" st_id="70" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:531 %mul_60 = fmul i32 %w1_load_61, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_60"/></StgValue>
</operation>

<operation id="1316" st_id="70" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:536 %mul_61 = fmul i32 %w1_load_62, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_61"/></StgValue>
</operation>

<operation id="1317" st_id="70" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="14">
<![CDATA[
.split6:540 %w1_load_63 = load i14 %w1_addr_63

]]></Node>
<StgValue><ssdm name="w1_load_63"/></StgValue>
</operation>

<operation id="1318" st_id="70" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="14">
<![CDATA[
.split6:545 %w1_load_64 = load i14 %w1_addr_64

]]></Node>
<StgValue><ssdm name="w1_load_64"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1319" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:199 %add_ln34_58 = add i14 %add_ln34, i14 65

]]></Node>
<StgValue><ssdm name="add_ln34_58"/></StgValue>
</operation>

<operation id="1320" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="14">
<![CDATA[
.split6:200 %zext_ln34_66 = zext i14 %add_ln34_58

]]></Node>
<StgValue><ssdm name="zext_ln34_66"/></StgValue>
</operation>

<operation id="1321" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:201 %w1_addr_65 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_66

]]></Node>
<StgValue><ssdm name="w1_addr_65"/></StgValue>
</operation>

<operation id="1322" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:499 %store_ln34 = store i32 %add_53, i7 %wy_sum_addr_56

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1323" st_id="71" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:503 %add_54 = fadd i32 %wy_sum_load_56, i32 %mul_54

]]></Node>
<StgValue><ssdm name="add_54"/></StgValue>
</operation>

<operation id="1324" st_id="71" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:508 %add_55 = fadd i32 %wy_sum_load_57, i32 %mul_55

]]></Node>
<StgValue><ssdm name="add_55"/></StgValue>
</operation>

<operation id="1325" st_id="71" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:513 %add_56 = fadd i32 %wy_sum_load_58, i32 %mul_56

]]></Node>
<StgValue><ssdm name="add_56"/></StgValue>
</operation>

<operation id="1326" st_id="71" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:518 %add_57 = fadd i32 %wy_sum_load_59, i32 %mul_57

]]></Node>
<StgValue><ssdm name="add_57"/></StgValue>
</operation>

<operation id="1327" st_id="71" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:523 %add_58 = fadd i32 %wy_sum_load_60, i32 %mul_58

]]></Node>
<StgValue><ssdm name="add_58"/></StgValue>
</operation>

<operation id="1328" st_id="71" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:526 %mul_59 = fmul i32 %w1_load_60, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_59"/></StgValue>
</operation>

<operation id="1329" st_id="71" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:531 %mul_60 = fmul i32 %w1_load_61, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_60"/></StgValue>
</operation>

<operation id="1330" st_id="71" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:536 %mul_61 = fmul i32 %w1_load_62, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_61"/></StgValue>
</operation>

<operation id="1331" st_id="71" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:541 %mul_62 = fmul i32 %w1_load_63, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_62"/></StgValue>
</operation>

<operation id="1332" st_id="71" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="32" op_0_bw="14">
<![CDATA[
.split6:545 %w1_load_64 = load i14 %w1_addr_64

]]></Node>
<StgValue><ssdm name="w1_load_64"/></StgValue>
</operation>

<operation id="1333" st_id="71" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="14">
<![CDATA[
.split6:550 %w1_load_65 = load i14 %w1_addr_65

]]></Node>
<StgValue><ssdm name="w1_load_65"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1334" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:202 %add_ln34_59 = add i14 %add_ln34, i14 66

]]></Node>
<StgValue><ssdm name="add_ln34_59"/></StgValue>
</operation>

<operation id="1335" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="14">
<![CDATA[
.split6:203 %zext_ln34_67 = zext i14 %add_ln34_59

]]></Node>
<StgValue><ssdm name="zext_ln34_67"/></StgValue>
</operation>

<operation id="1336" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:204 %w1_addr_66 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_67

]]></Node>
<StgValue><ssdm name="w1_addr_66"/></StgValue>
</operation>

<operation id="1337" st_id="72" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:504 %store_ln34 = store i32 %add_54, i7 %wy_sum_addr_57

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1338" st_id="72" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:508 %add_55 = fadd i32 %wy_sum_load_57, i32 %mul_55

]]></Node>
<StgValue><ssdm name="add_55"/></StgValue>
</operation>

<operation id="1339" st_id="72" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:513 %add_56 = fadd i32 %wy_sum_load_58, i32 %mul_56

]]></Node>
<StgValue><ssdm name="add_56"/></StgValue>
</operation>

<operation id="1340" st_id="72" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:518 %add_57 = fadd i32 %wy_sum_load_59, i32 %mul_57

]]></Node>
<StgValue><ssdm name="add_57"/></StgValue>
</operation>

<operation id="1341" st_id="72" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:523 %add_58 = fadd i32 %wy_sum_load_60, i32 %mul_58

]]></Node>
<StgValue><ssdm name="add_58"/></StgValue>
</operation>

<operation id="1342" st_id="72" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:528 %add_59 = fadd i32 %wy_sum_load_61, i32 %mul_59

]]></Node>
<StgValue><ssdm name="add_59"/></StgValue>
</operation>

<operation id="1343" st_id="72" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:531 %mul_60 = fmul i32 %w1_load_61, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_60"/></StgValue>
</operation>

<operation id="1344" st_id="72" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:536 %mul_61 = fmul i32 %w1_load_62, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_61"/></StgValue>
</operation>

<operation id="1345" st_id="72" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:541 %mul_62 = fmul i32 %w1_load_63, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_62"/></StgValue>
</operation>

<operation id="1346" st_id="72" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:546 %mul_63 = fmul i32 %w1_load_64, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_63"/></StgValue>
</operation>

<operation id="1347" st_id="72" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="14">
<![CDATA[
.split6:550 %w1_load_65 = load i14 %w1_addr_65

]]></Node>
<StgValue><ssdm name="w1_load_65"/></StgValue>
</operation>

<operation id="1348" st_id="72" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="14">
<![CDATA[
.split6:555 %w1_load_66 = load i14 %w1_addr_66

]]></Node>
<StgValue><ssdm name="w1_load_66"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1349" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:205 %add_ln34_60 = add i14 %add_ln34, i14 67

]]></Node>
<StgValue><ssdm name="add_ln34_60"/></StgValue>
</operation>

<operation id="1350" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="14">
<![CDATA[
.split6:206 %zext_ln34_68 = zext i14 %add_ln34_60

]]></Node>
<StgValue><ssdm name="zext_ln34_68"/></StgValue>
</operation>

<operation id="1351" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:207 %w1_addr_67 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_68

]]></Node>
<StgValue><ssdm name="w1_addr_67"/></StgValue>
</operation>

<operation id="1352" st_id="73" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:509 %store_ln34 = store i32 %add_55, i7 %wy_sum_addr_58

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1353" st_id="73" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:513 %add_56 = fadd i32 %wy_sum_load_58, i32 %mul_56

]]></Node>
<StgValue><ssdm name="add_56"/></StgValue>
</operation>

<operation id="1354" st_id="73" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:518 %add_57 = fadd i32 %wy_sum_load_59, i32 %mul_57

]]></Node>
<StgValue><ssdm name="add_57"/></StgValue>
</operation>

<operation id="1355" st_id="73" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:523 %add_58 = fadd i32 %wy_sum_load_60, i32 %mul_58

]]></Node>
<StgValue><ssdm name="add_58"/></StgValue>
</operation>

<operation id="1356" st_id="73" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:528 %add_59 = fadd i32 %wy_sum_load_61, i32 %mul_59

]]></Node>
<StgValue><ssdm name="add_59"/></StgValue>
</operation>

<operation id="1357" st_id="73" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:533 %add_60 = fadd i32 %wy_sum_load_62, i32 %mul_60

]]></Node>
<StgValue><ssdm name="add_60"/></StgValue>
</operation>

<operation id="1358" st_id="73" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:536 %mul_61 = fmul i32 %w1_load_62, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_61"/></StgValue>
</operation>

<operation id="1359" st_id="73" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:541 %mul_62 = fmul i32 %w1_load_63, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_62"/></StgValue>
</operation>

<operation id="1360" st_id="73" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:546 %mul_63 = fmul i32 %w1_load_64, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_63"/></StgValue>
</operation>

<operation id="1361" st_id="73" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:551 %mul_64 = fmul i32 %w1_load_65, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_64"/></StgValue>
</operation>

<operation id="1362" st_id="73" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="14">
<![CDATA[
.split6:555 %w1_load_66 = load i14 %w1_addr_66

]]></Node>
<StgValue><ssdm name="w1_load_66"/></StgValue>
</operation>

<operation id="1363" st_id="73" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="14">
<![CDATA[
.split6:560 %w1_load_67 = load i14 %w1_addr_67

]]></Node>
<StgValue><ssdm name="w1_load_67"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1364" st_id="74" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:208 %add_ln34_61 = add i14 %add_ln34, i14 68

]]></Node>
<StgValue><ssdm name="add_ln34_61"/></StgValue>
</operation>

<operation id="1365" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="14">
<![CDATA[
.split6:209 %zext_ln34_69 = zext i14 %add_ln34_61

]]></Node>
<StgValue><ssdm name="zext_ln34_69"/></StgValue>
</operation>

<operation id="1366" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:210 %w1_addr_68 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_69

]]></Node>
<StgValue><ssdm name="w1_addr_68"/></StgValue>
</operation>

<operation id="1367" st_id="74" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:514 %store_ln34 = store i32 %add_56, i7 %wy_sum_addr_59

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1368" st_id="74" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:518 %add_57 = fadd i32 %wy_sum_load_59, i32 %mul_57

]]></Node>
<StgValue><ssdm name="add_57"/></StgValue>
</operation>

<operation id="1369" st_id="74" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:523 %add_58 = fadd i32 %wy_sum_load_60, i32 %mul_58

]]></Node>
<StgValue><ssdm name="add_58"/></StgValue>
</operation>

<operation id="1370" st_id="74" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:528 %add_59 = fadd i32 %wy_sum_load_61, i32 %mul_59

]]></Node>
<StgValue><ssdm name="add_59"/></StgValue>
</operation>

<operation id="1371" st_id="74" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:533 %add_60 = fadd i32 %wy_sum_load_62, i32 %mul_60

]]></Node>
<StgValue><ssdm name="add_60"/></StgValue>
</operation>

<operation id="1372" st_id="74" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:538 %add_61 = fadd i32 %wy_sum_load_63, i32 %mul_61

]]></Node>
<StgValue><ssdm name="add_61"/></StgValue>
</operation>

<operation id="1373" st_id="74" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:541 %mul_62 = fmul i32 %w1_load_63, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_62"/></StgValue>
</operation>

<operation id="1374" st_id="74" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:546 %mul_63 = fmul i32 %w1_load_64, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_63"/></StgValue>
</operation>

<operation id="1375" st_id="74" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:551 %mul_64 = fmul i32 %w1_load_65, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_64"/></StgValue>
</operation>

<operation id="1376" st_id="74" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:556 %mul_65 = fmul i32 %w1_load_66, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_65"/></StgValue>
</operation>

<operation id="1377" st_id="74" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="14">
<![CDATA[
.split6:560 %w1_load_67 = load i14 %w1_addr_67

]]></Node>
<StgValue><ssdm name="w1_load_67"/></StgValue>
</operation>

<operation id="1378" st_id="74" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="14">
<![CDATA[
.split6:565 %w1_load_68 = load i14 %w1_addr_68

]]></Node>
<StgValue><ssdm name="w1_load_68"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1379" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:211 %add_ln34_62 = add i14 %add_ln34, i14 69

]]></Node>
<StgValue><ssdm name="add_ln34_62"/></StgValue>
</operation>

<operation id="1380" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="14">
<![CDATA[
.split6:212 %zext_ln34_70 = zext i14 %add_ln34_62

]]></Node>
<StgValue><ssdm name="zext_ln34_70"/></StgValue>
</operation>

<operation id="1381" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:213 %w1_addr_69 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_70

]]></Node>
<StgValue><ssdm name="w1_addr_69"/></StgValue>
</operation>

<operation id="1382" st_id="75" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:519 %store_ln34 = store i32 %add_57, i7 %wy_sum_addr_60

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1383" st_id="75" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:523 %add_58 = fadd i32 %wy_sum_load_60, i32 %mul_58

]]></Node>
<StgValue><ssdm name="add_58"/></StgValue>
</operation>

<operation id="1384" st_id="75" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:528 %add_59 = fadd i32 %wy_sum_load_61, i32 %mul_59

]]></Node>
<StgValue><ssdm name="add_59"/></StgValue>
</operation>

<operation id="1385" st_id="75" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:533 %add_60 = fadd i32 %wy_sum_load_62, i32 %mul_60

]]></Node>
<StgValue><ssdm name="add_60"/></StgValue>
</operation>

<operation id="1386" st_id="75" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:538 %add_61 = fadd i32 %wy_sum_load_63, i32 %mul_61

]]></Node>
<StgValue><ssdm name="add_61"/></StgValue>
</operation>

<operation id="1387" st_id="75" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:543 %add_62 = fadd i32 %wy_sum_load_64, i32 %mul_62

]]></Node>
<StgValue><ssdm name="add_62"/></StgValue>
</operation>

<operation id="1388" st_id="75" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:546 %mul_63 = fmul i32 %w1_load_64, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_63"/></StgValue>
</operation>

<operation id="1389" st_id="75" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:551 %mul_64 = fmul i32 %w1_load_65, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_64"/></StgValue>
</operation>

<operation id="1390" st_id="75" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:556 %mul_65 = fmul i32 %w1_load_66, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_65"/></StgValue>
</operation>

<operation id="1391" st_id="75" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:561 %mul_66 = fmul i32 %w1_load_67, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_66"/></StgValue>
</operation>

<operation id="1392" st_id="75" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="14">
<![CDATA[
.split6:565 %w1_load_68 = load i14 %w1_addr_68

]]></Node>
<StgValue><ssdm name="w1_load_68"/></StgValue>
</operation>

<operation id="1393" st_id="75" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="14">
<![CDATA[
.split6:570 %w1_load_69 = load i14 %w1_addr_69

]]></Node>
<StgValue><ssdm name="w1_load_69"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1394" st_id="76" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:214 %add_ln34_63 = add i14 %add_ln34, i14 70

]]></Node>
<StgValue><ssdm name="add_ln34_63"/></StgValue>
</operation>

<operation id="1395" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="14">
<![CDATA[
.split6:215 %zext_ln34_71 = zext i14 %add_ln34_63

]]></Node>
<StgValue><ssdm name="zext_ln34_71"/></StgValue>
</operation>

<operation id="1396" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:216 %w1_addr_70 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_71

]]></Node>
<StgValue><ssdm name="w1_addr_70"/></StgValue>
</operation>

<operation id="1397" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:524 %store_ln34 = store i32 %add_58, i7 %wy_sum_addr_61

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1398" st_id="76" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:528 %add_59 = fadd i32 %wy_sum_load_61, i32 %mul_59

]]></Node>
<StgValue><ssdm name="add_59"/></StgValue>
</operation>

<operation id="1399" st_id="76" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:533 %add_60 = fadd i32 %wy_sum_load_62, i32 %mul_60

]]></Node>
<StgValue><ssdm name="add_60"/></StgValue>
</operation>

<operation id="1400" st_id="76" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:538 %add_61 = fadd i32 %wy_sum_load_63, i32 %mul_61

]]></Node>
<StgValue><ssdm name="add_61"/></StgValue>
</operation>

<operation id="1401" st_id="76" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:543 %add_62 = fadd i32 %wy_sum_load_64, i32 %mul_62

]]></Node>
<StgValue><ssdm name="add_62"/></StgValue>
</operation>

<operation id="1402" st_id="76" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:548 %add_63 = fadd i32 %wy_sum_load_65, i32 %mul_63

]]></Node>
<StgValue><ssdm name="add_63"/></StgValue>
</operation>

<operation id="1403" st_id="76" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:551 %mul_64 = fmul i32 %w1_load_65, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_64"/></StgValue>
</operation>

<operation id="1404" st_id="76" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:556 %mul_65 = fmul i32 %w1_load_66, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_65"/></StgValue>
</operation>

<operation id="1405" st_id="76" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:561 %mul_66 = fmul i32 %w1_load_67, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_66"/></StgValue>
</operation>

<operation id="1406" st_id="76" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:566 %mul_67 = fmul i32 %w1_load_68, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_67"/></StgValue>
</operation>

<operation id="1407" st_id="76" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="14">
<![CDATA[
.split6:570 %w1_load_69 = load i14 %w1_addr_69

]]></Node>
<StgValue><ssdm name="w1_load_69"/></StgValue>
</operation>

<operation id="1408" st_id="76" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="14">
<![CDATA[
.split6:575 %w1_load_70 = load i14 %w1_addr_70

]]></Node>
<StgValue><ssdm name="w1_load_70"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1409" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split6:217 %add_ln34_64 = add i14 %add_ln34, i14 71

]]></Node>
<StgValue><ssdm name="add_ln34_64"/></StgValue>
</operation>

<operation id="1410" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="14">
<![CDATA[
.split6:218 %zext_ln34_72 = zext i14 %add_ln34_64

]]></Node>
<StgValue><ssdm name="zext_ln34_72"/></StgValue>
</operation>

<operation id="1411" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:219 %w1_addr_71 = getelementptr i32 %w1, i64 0, i64 %zext_ln34_72

]]></Node>
<StgValue><ssdm name="w1_addr_71"/></StgValue>
</operation>

<operation id="1412" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:529 %store_ln34 = store i32 %add_59, i7 %wy_sum_addr_62

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1413" st_id="77" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:533 %add_60 = fadd i32 %wy_sum_load_62, i32 %mul_60

]]></Node>
<StgValue><ssdm name="add_60"/></StgValue>
</operation>

<operation id="1414" st_id="77" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:538 %add_61 = fadd i32 %wy_sum_load_63, i32 %mul_61

]]></Node>
<StgValue><ssdm name="add_61"/></StgValue>
</operation>

<operation id="1415" st_id="77" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:543 %add_62 = fadd i32 %wy_sum_load_64, i32 %mul_62

]]></Node>
<StgValue><ssdm name="add_62"/></StgValue>
</operation>

<operation id="1416" st_id="77" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:548 %add_63 = fadd i32 %wy_sum_load_65, i32 %mul_63

]]></Node>
<StgValue><ssdm name="add_63"/></StgValue>
</operation>

<operation id="1417" st_id="77" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:553 %add_64 = fadd i32 %wy_sum_load_66, i32 %mul_64

]]></Node>
<StgValue><ssdm name="add_64"/></StgValue>
</operation>

<operation id="1418" st_id="77" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:556 %mul_65 = fmul i32 %w1_load_66, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_65"/></StgValue>
</operation>

<operation id="1419" st_id="77" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:561 %mul_66 = fmul i32 %w1_load_67, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_66"/></StgValue>
</operation>

<operation id="1420" st_id="77" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:566 %mul_67 = fmul i32 %w1_load_68, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_67"/></StgValue>
</operation>

<operation id="1421" st_id="77" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:571 %mul_68 = fmul i32 %w1_load_69, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_68"/></StgValue>
</operation>

<operation id="1422" st_id="77" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="14">
<![CDATA[
.split6:575 %w1_load_70 = load i14 %w1_addr_70

]]></Node>
<StgValue><ssdm name="w1_load_70"/></StgValue>
</operation>

<operation id="1423" st_id="77" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="14">
<![CDATA[
.split6:580 %w1_load_71 = load i14 %w1_addr_71

]]></Node>
<StgValue><ssdm name="w1_load_71"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1424" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:534 %store_ln34 = store i32 %add_60, i7 %wy_sum_addr_63

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1425" st_id="78" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:538 %add_61 = fadd i32 %wy_sum_load_63, i32 %mul_61

]]></Node>
<StgValue><ssdm name="add_61"/></StgValue>
</operation>

<operation id="1426" st_id="78" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:543 %add_62 = fadd i32 %wy_sum_load_64, i32 %mul_62

]]></Node>
<StgValue><ssdm name="add_62"/></StgValue>
</operation>

<operation id="1427" st_id="78" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:548 %add_63 = fadd i32 %wy_sum_load_65, i32 %mul_63

]]></Node>
<StgValue><ssdm name="add_63"/></StgValue>
</operation>

<operation id="1428" st_id="78" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:553 %add_64 = fadd i32 %wy_sum_load_66, i32 %mul_64

]]></Node>
<StgValue><ssdm name="add_64"/></StgValue>
</operation>

<operation id="1429" st_id="78" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:558 %add_65 = fadd i32 %wy_sum_load_67, i32 %mul_65

]]></Node>
<StgValue><ssdm name="add_65"/></StgValue>
</operation>

<operation id="1430" st_id="78" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:561 %mul_66 = fmul i32 %w1_load_67, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_66"/></StgValue>
</operation>

<operation id="1431" st_id="78" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:566 %mul_67 = fmul i32 %w1_load_68, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_67"/></StgValue>
</operation>

<operation id="1432" st_id="78" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:571 %mul_68 = fmul i32 %w1_load_69, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_68"/></StgValue>
</operation>

<operation id="1433" st_id="78" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:576 %mul_69 = fmul i32 %w1_load_70, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_69"/></StgValue>
</operation>

<operation id="1434" st_id="78" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="14">
<![CDATA[
.split6:580 %w1_load_71 = load i14 %w1_addr_71

]]></Node>
<StgValue><ssdm name="w1_load_71"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1435" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:539 %store_ln34 = store i32 %add_61, i7 %wy_sum_addr_64

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1436" st_id="79" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:543 %add_62 = fadd i32 %wy_sum_load_64, i32 %mul_62

]]></Node>
<StgValue><ssdm name="add_62"/></StgValue>
</operation>

<operation id="1437" st_id="79" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:548 %add_63 = fadd i32 %wy_sum_load_65, i32 %mul_63

]]></Node>
<StgValue><ssdm name="add_63"/></StgValue>
</operation>

<operation id="1438" st_id="79" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:553 %add_64 = fadd i32 %wy_sum_load_66, i32 %mul_64

]]></Node>
<StgValue><ssdm name="add_64"/></StgValue>
</operation>

<operation id="1439" st_id="79" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:558 %add_65 = fadd i32 %wy_sum_load_67, i32 %mul_65

]]></Node>
<StgValue><ssdm name="add_65"/></StgValue>
</operation>

<operation id="1440" st_id="79" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:563 %add_66 = fadd i32 %wy_sum_load_68, i32 %mul_66

]]></Node>
<StgValue><ssdm name="add_66"/></StgValue>
</operation>

<operation id="1441" st_id="79" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:566 %mul_67 = fmul i32 %w1_load_68, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_67"/></StgValue>
</operation>

<operation id="1442" st_id="79" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:571 %mul_68 = fmul i32 %w1_load_69, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_68"/></StgValue>
</operation>

<operation id="1443" st_id="79" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:576 %mul_69 = fmul i32 %w1_load_70, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_69"/></StgValue>
</operation>

<operation id="1444" st_id="79" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:581 %mul_70 = fmul i32 %w1_load_71, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_70"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1445" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:544 %store_ln34 = store i32 %add_62, i7 %wy_sum_addr_65

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1446" st_id="80" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:548 %add_63 = fadd i32 %wy_sum_load_65, i32 %mul_63

]]></Node>
<StgValue><ssdm name="add_63"/></StgValue>
</operation>

<operation id="1447" st_id="80" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:553 %add_64 = fadd i32 %wy_sum_load_66, i32 %mul_64

]]></Node>
<StgValue><ssdm name="add_64"/></StgValue>
</operation>

<operation id="1448" st_id="80" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:558 %add_65 = fadd i32 %wy_sum_load_67, i32 %mul_65

]]></Node>
<StgValue><ssdm name="add_65"/></StgValue>
</operation>

<operation id="1449" st_id="80" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:563 %add_66 = fadd i32 %wy_sum_load_68, i32 %mul_66

]]></Node>
<StgValue><ssdm name="add_66"/></StgValue>
</operation>

<operation id="1450" st_id="80" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:568 %add_67 = fadd i32 %wy_sum_load_69, i32 %mul_67

]]></Node>
<StgValue><ssdm name="add_67"/></StgValue>
</operation>

<operation id="1451" st_id="80" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:571 %mul_68 = fmul i32 %w1_load_69, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_68"/></StgValue>
</operation>

<operation id="1452" st_id="80" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:576 %mul_69 = fmul i32 %w1_load_70, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_69"/></StgValue>
</operation>

<operation id="1453" st_id="80" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:581 %mul_70 = fmul i32 %w1_load_71, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_70"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1454" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:549 %store_ln34 = store i32 %add_63, i7 %wy_sum_addr_66

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1455" st_id="81" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:553 %add_64 = fadd i32 %wy_sum_load_66, i32 %mul_64

]]></Node>
<StgValue><ssdm name="add_64"/></StgValue>
</operation>

<operation id="1456" st_id="81" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:558 %add_65 = fadd i32 %wy_sum_load_67, i32 %mul_65

]]></Node>
<StgValue><ssdm name="add_65"/></StgValue>
</operation>

<operation id="1457" st_id="81" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:563 %add_66 = fadd i32 %wy_sum_load_68, i32 %mul_66

]]></Node>
<StgValue><ssdm name="add_66"/></StgValue>
</operation>

<operation id="1458" st_id="81" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:568 %add_67 = fadd i32 %wy_sum_load_69, i32 %mul_67

]]></Node>
<StgValue><ssdm name="add_67"/></StgValue>
</operation>

<operation id="1459" st_id="81" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:573 %add_68 = fadd i32 %wy_sum_load_70, i32 %mul_68

]]></Node>
<StgValue><ssdm name="add_68"/></StgValue>
</operation>

<operation id="1460" st_id="81" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:576 %mul_69 = fmul i32 %w1_load_70, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_69"/></StgValue>
</operation>

<operation id="1461" st_id="81" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:581 %mul_70 = fmul i32 %w1_load_71, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_70"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1462" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:554 %store_ln34 = store i32 %add_64, i7 %wy_sum_addr_67

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1463" st_id="82" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:558 %add_65 = fadd i32 %wy_sum_load_67, i32 %mul_65

]]></Node>
<StgValue><ssdm name="add_65"/></StgValue>
</operation>

<operation id="1464" st_id="82" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:563 %add_66 = fadd i32 %wy_sum_load_68, i32 %mul_66

]]></Node>
<StgValue><ssdm name="add_66"/></StgValue>
</operation>

<operation id="1465" st_id="82" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:568 %add_67 = fadd i32 %wy_sum_load_69, i32 %mul_67

]]></Node>
<StgValue><ssdm name="add_67"/></StgValue>
</operation>

<operation id="1466" st_id="82" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:573 %add_68 = fadd i32 %wy_sum_load_70, i32 %mul_68

]]></Node>
<StgValue><ssdm name="add_68"/></StgValue>
</operation>

<operation id="1467" st_id="82" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:578 %add_69 = fadd i32 %wy_sum_load_71, i32 %mul_69

]]></Node>
<StgValue><ssdm name="add_69"/></StgValue>
</operation>

<operation id="1468" st_id="82" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:581 %mul_70 = fmul i32 %w1_load_71, i32 %empty_18

]]></Node>
<StgValue><ssdm name="mul_70"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1469" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:559 %store_ln34 = store i32 %add_65, i7 %wy_sum_addr_68

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1470" st_id="83" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:563 %add_66 = fadd i32 %wy_sum_load_68, i32 %mul_66

]]></Node>
<StgValue><ssdm name="add_66"/></StgValue>
</operation>

<operation id="1471" st_id="83" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:568 %add_67 = fadd i32 %wy_sum_load_69, i32 %mul_67

]]></Node>
<StgValue><ssdm name="add_67"/></StgValue>
</operation>

<operation id="1472" st_id="83" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:573 %add_68 = fadd i32 %wy_sum_load_70, i32 %mul_68

]]></Node>
<StgValue><ssdm name="add_68"/></StgValue>
</operation>

<operation id="1473" st_id="83" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:578 %add_69 = fadd i32 %wy_sum_load_71, i32 %mul_69

]]></Node>
<StgValue><ssdm name="add_69"/></StgValue>
</operation>

<operation id="1474" st_id="83" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:583 %add_70 = fadd i32 %wy_sum_load_72, i32 %mul_70

]]></Node>
<StgValue><ssdm name="add_70"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1475" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:564 %store_ln34 = store i32 %add_66, i7 %wy_sum_addr_69

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1476" st_id="84" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:568 %add_67 = fadd i32 %wy_sum_load_69, i32 %mul_67

]]></Node>
<StgValue><ssdm name="add_67"/></StgValue>
</operation>

<operation id="1477" st_id="84" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:573 %add_68 = fadd i32 %wy_sum_load_70, i32 %mul_68

]]></Node>
<StgValue><ssdm name="add_68"/></StgValue>
</operation>

<operation id="1478" st_id="84" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:578 %add_69 = fadd i32 %wy_sum_load_71, i32 %mul_69

]]></Node>
<StgValue><ssdm name="add_69"/></StgValue>
</operation>

<operation id="1479" st_id="84" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:583 %add_70 = fadd i32 %wy_sum_load_72, i32 %mul_70

]]></Node>
<StgValue><ssdm name="add_70"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1480" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:569 %store_ln34 = store i32 %add_67, i7 %wy_sum_addr_70

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1481" st_id="85" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:573 %add_68 = fadd i32 %wy_sum_load_70, i32 %mul_68

]]></Node>
<StgValue><ssdm name="add_68"/></StgValue>
</operation>

<operation id="1482" st_id="85" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:578 %add_69 = fadd i32 %wy_sum_load_71, i32 %mul_69

]]></Node>
<StgValue><ssdm name="add_69"/></StgValue>
</operation>

<operation id="1483" st_id="85" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:583 %add_70 = fadd i32 %wy_sum_load_72, i32 %mul_70

]]></Node>
<StgValue><ssdm name="add_70"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1484" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:574 %store_ln34 = store i32 %add_68, i7 %wy_sum_addr_71

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1485" st_id="86" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:578 %add_69 = fadd i32 %wy_sum_load_71, i32 %mul_69

]]></Node>
<StgValue><ssdm name="add_69"/></StgValue>
</operation>

<operation id="1486" st_id="86" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:583 %add_70 = fadd i32 %wy_sum_load_72, i32 %mul_70

]]></Node>
<StgValue><ssdm name="add_70"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1487" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:579 %store_ln34 = store i32 %add_69, i7 %wy_sum_addr_72

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1488" st_id="87" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:583 %add_70 = fadd i32 %wy_sum_load_72, i32 %mul_70

]]></Node>
<StgValue><ssdm name="add_70"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1489" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split6:220 %specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 10, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln21"/></StgValue>
</operation>

<operation id="1490" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:221 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="1491" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split6:584 %store_ln34 = store i32 %add_70, i7 %wy_sum_addr_73

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="1492" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0">
<![CDATA[
.split6:585 %br_ln0 = br void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1493" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln38 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1494" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0 %o = phi i7 %add_ln38, void %.split2, i7 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="o"/></StgValue>
</operation>

<operation id="1495" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1 %add_ln38 = add i7 %o, i7 1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="1496" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:2 %icmp_ln38 = icmp_eq  i7 %o, i7 72

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="1497" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3 %empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 72, i64 72, i64 72

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="1498" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln38 = br i1 %icmp_ln38, void %.split2, void

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="1499" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="64" op_0_bw="7">
<![CDATA[
.split2:0 %zext_ln38 = zext i7 %o

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="1500" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:3 %wy_sum_addr_1 = getelementptr i32 %wy_sum, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="wy_sum_addr_1"/></StgValue>
</operation>

<operation id="1501" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="7">
<![CDATA[
.split2:4 %wy_sum_load = load i7 %wy_sum_addr_1

]]></Node>
<StgValue><ssdm name="wy_sum_load"/></StgValue>
</operation>

<operation id="1502" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:5 %b1_addr = getelementptr i32 %b1, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="b1_addr"/></StgValue>
</operation>

<operation id="1503" st_id="90" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="7">
<![CDATA[
.split2:6 %b1_load = load i7 %b1_addr

]]></Node>
<StgValue><ssdm name="b1_load"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1504" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="32" op_0_bw="7">
<![CDATA[
.split2:4 %wy_sum_load = load i7 %wy_sum_addr_1

]]></Node>
<StgValue><ssdm name="wy_sum_load"/></StgValue>
</operation>

<operation id="1505" st_id="91" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="7">
<![CDATA[
.split2:6 %b1_load = load i7 %b1_addr

]]></Node>
<StgValue><ssdm name="b1_load"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1506" st_id="92" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:7 %x_assign = fadd i32 %wy_sum_load, i32 %b1_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1507" st_id="93" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:7 %x_assign = fadd i32 %wy_sum_load, i32 %b1_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1508" st_id="94" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:7 %x_assign = fadd i32 %wy_sum_load, i32 %b1_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1509" st_id="95" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:7 %x_assign = fadd i32 %wy_sum_load, i32 %b1_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1510" st_id="96" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:7 %x_assign = fadd i32 %wy_sum_load, i32 %b1_load

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1511" st_id="97" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:14 %tmp_2 = fcmp_olt  i32 %x_assign, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1512" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32">
<![CDATA[
.split2:8 %bitcast_ln9 = bitcast i32 %x_assign

]]></Node>
<StgValue><ssdm name="bitcast_ln9"/></StgValue>
</operation>

<operation id="1513" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split2:9 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1514" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="23" op_0_bw="32">
<![CDATA[
.split2:10 %trunc_ln9 = trunc i32 %bitcast_ln9

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="1515" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split2:11 %icmp_ln9 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="1516" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split2:12 %icmp_ln9_1 = icmp_eq  i23 %trunc_ln9, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln9_1"/></StgValue>
</operation>

<operation id="1517" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:13 %or_ln9 = or i1 %icmp_ln9_1, i1 %icmp_ln9

]]></Node>
<StgValue><ssdm name="or_ln9"/></StgValue>
</operation>

<operation id="1518" st_id="98" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split2:14 %tmp_2 = fcmp_olt  i32 %x_assign, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1519" st_id="98" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split2:15 %and_ln9 = and i1 %or_ln9, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln9"/></StgValue>
</operation>

<operation id="1520" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split2:16 %select_ln9 = select i1 %and_ln9, i32 0, i32 %x_assign

]]></Node>
<StgValue><ssdm name="select_ln9"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1521" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split2:1 %specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 10, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln21"/></StgValue>
</operation>

<operation id="1522" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split2:2 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="1523" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split2:17 %l1y_addr_1 = getelementptr i32 %l1y, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="l1y_addr_1"/></StgValue>
</operation>

<operation id="1524" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split2:18 %store_ln40 = store i32 %select_ln9, i7 %l1y_addr_1

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="1525" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
.split2:19 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1526" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %y_addr = getelementptr i32 %y, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="y_addr"/></StgValue>
</operation>

<operation id="1527" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="1">
<![CDATA[
:1 %y_load = load i1 %y_addr

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1528" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="1">
<![CDATA[
:1 %y_load = load i1 %y_addr

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="1529" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32">
<![CDATA[
:2 %bitcast_ln46 = bitcast i32 %y_load

]]></Node>
<StgValue><ssdm name="bitcast_ln46"/></StgValue>
</operation>

<operation id="1530" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln44 = br void

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1531" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %i_1 = phi i7 %add_ln44, void %.split, i7 0, void

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="1532" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %icmp_ln44 = icmp_eq  i7 %i_1, i7 72

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="1533" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln44 = br i1 %icmp_ln44, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="1534" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="64" op_0_bw="7">
<![CDATA[
.split:0 %zext_ln44 = zext i7 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="1535" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %w2_0_addr = getelementptr i32 %w2_0, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="w2_0_addr"/></StgValue>
</operation>

<operation id="1536" st_id="102" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="7">
<![CDATA[
.split:4 %w2_0_load = load i7 %w2_0_addr

]]></Node>
<StgValue><ssdm name="w2_0_load"/></StgValue>
</operation>

<operation id="1537" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:5 %l1y_addr_2 = getelementptr i32 %l1y, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="l1y_addr_2"/></StgValue>
</operation>

<operation id="1538" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="7">
<![CDATA[
.split:6 %l1y_load = load i7 %l1y_addr_2

]]></Node>
<StgValue><ssdm name="l1y_load"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1539" st_id="103" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="7">
<![CDATA[
.split:4 %w2_0_load = load i7 %w2_0_addr

]]></Node>
<StgValue><ssdm name="w2_0_load"/></StgValue>
</operation>

<operation id="1540" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="7">
<![CDATA[
.split:6 %l1y_load = load i7 %l1y_addr_2

]]></Node>
<StgValue><ssdm name="l1y_load"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1541" st_id="104" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %mul1 = fmul i32 %w2_0_load, i32 %l1y_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1542" st_id="105" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %mul1 = fmul i32 %w2_0_load, i32 %l1y_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1543" st_id="106" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %mul1 = fmul i32 %w2_0_load, i32 %l1y_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1544" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %empty_20 = phi i32 %add3, void %.split, i32 %bitcast_ln46, void

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="1545" st_id="107" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2 %add_ln44 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="1546" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_21 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 72, i64 72, i64 72

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="1547" st_id="107" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:7 %mul1 = fmul i32 %w2_0_load, i32 %l1y_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1548" st_id="108" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:8 %add3 = fadd i32 %empty_20, i32 %mul1

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1549" st_id="109" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:8 %add3 = fadd i32 %empty_20, i32 %mul1

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1550" st_id="110" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:8 %add3 = fadd i32 %empty_20, i32 %mul1

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1551" st_id="111" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:8 %add3 = fadd i32 %empty_20, i32 %mul1

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1552" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:1 %specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 10, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln21"/></StgValue>
</operation>

<operation id="1553" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:2 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="1554" st_id="112" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:8 %add3 = fadd i32 %empty_20, i32 %mul1

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="1555" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
.split:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1556" st_id="113" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %x_assign_1 = fadd i32 %empty_20, i32 -0.592766

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1557" st_id="114" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %x_assign_1 = fadd i32 %empty_20, i32 -0.592766

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1558" st_id="115" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %x_assign_1 = fadd i32 %empty_20, i32 -0.592766

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1559" st_id="116" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %x_assign_1 = fadd i32 %empty_20, i32 -0.592766

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1560" st_id="117" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %x_assign_1 = fadd i32 %empty_20, i32 -0.592766

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1561" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32">
<![CDATA[
:1 %bitcast_ln13 = bitcast i32 %x_assign_1

]]></Node>
<StgValue><ssdm name="bitcast_ln13"/></StgValue>
</operation>

<operation id="1562" st_id="118" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %xor_ln13 = xor i32 %bitcast_ln13, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln13"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1563" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32">
<![CDATA[
:3 %bitcast_ln13_1 = bitcast i32 %xor_ln13

]]></Node>
<StgValue><ssdm name="bitcast_ln13_1"/></StgValue>
</operation>

<operation id="1564" st_id="119" stage="9" lat="9">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1565" st_id="120" stage="8" lat="9">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1566" st_id="121" stage="7" lat="9">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1567" st_id="122" stage="6" lat="9">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1568" st_id="123" stage="5" lat="9">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1569" st_id="124" stage="4" lat="9">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1570" st_id="125" stage="3" lat="9">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1571" st_id="126" stage="2" lat="9">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1572" st_id="127" stage="1" lat="9">
<core>FExp_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %tmp = fexp i32 @llvm.exp.f32, i32 %bitcast_ln13_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1573" st_id="128" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_i = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1574" st_id="129" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_i = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1575" st_id="130" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_i = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1576" st_id="131" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_i = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1577" st_id="132" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_i = fadd i32 %tmp, i32 1

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1578" st_id="133" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1579" st_id="134" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1580" st_id="135" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1581" st_id="136" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1582" st_id="137" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1583" st_id="138" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1584" st_id="139" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1585" st_id="140" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1586" st_id="141" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1587" st_id="142" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1588" st_id="143" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1589" st_id="144" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1590" st_id="145" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1591" st_id="146" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1592" st_id="147" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1593" st_id="148" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %div_i = fdiv i32 1, i32 %add_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1594" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32">
<![CDATA[
:7 %bitcast_ln49 = bitcast i32 %div_i

]]></Node>
<StgValue><ssdm name="bitcast_ln49"/></StgValue>
</operation>

<operation id="1595" st_id="149" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
:8 %store_ln49 = store i32 %bitcast_ln49, i1 %y_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="1596" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0">
<![CDATA[
:9 %ret_ln50 = ret

]]></Node>
<StgValue><ssdm name="ret_ln50"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
