{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480681169622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480681169626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 12:19:29 2016 " "Processing started: Fri Dec 02 12:19:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480681169626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480681169626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EX13_top -c EX13_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off EX13_top -c EX13_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480681169626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480681170189 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480681170189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi2dac.v 1 1 " "Found 1 design units, including 1 entities, in source file spi2dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2dac " "Found entity 1: spi2dac" {  } { { "spi2dac.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/spi2dac.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480681178603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480681178603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480681178607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480681178607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480681178614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480681178614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480681178618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480681178618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex13_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex13_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex13_top " "Found entity 1: ex13_top" {  } { { "ex13_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/ex13_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480681178644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480681178644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_5000.v 1 1 " "Found 1 design units, including 1 entities, in source file divider_5000.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider_50000 " "Found entity 1: divider_50000" {  } { { "divider_5000.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/divider_5000.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480681178656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480681178656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_10.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_10 " "Found entity 1: counter_10" {  } { { "counter_10.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/counter_10.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480681178667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480681178667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480681178682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480681178682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480681178682 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480681178683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480681178683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480681178685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480681178685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a8 A8 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a8\" differs only in case from object \"A8\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480681178685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a9 A9 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a9\" differs only in case from object \"A9\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480681178685 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a10 A10 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a10\" differs only in case from object \"A10\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480681178686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a11 A11 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a11\" differs only in case from object \"A11\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480681178686 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a12 A12 b_to_bcd.v(6) " "Verilog HDL Declaration information at b_to_bcd.v(6): object \"a12\" differs only in case from object \"A12\" in the same scope" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/b_to_bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480681178686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file b_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 b_to_bcd " "Found entity 1: b_to_bcd" {  } { { "b_to_bcd.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/b_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480681178687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480681178687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add3_ge5.v 1 1 " "Found 1 design units, including 1 entities, in source file add3_ge5.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3_ge5 " "Found entity 1: add3_ge5" {  } { { "add3_ge5.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/add3_ge5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480681178698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480681178698 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCk ex13_top.v(17) " "Verilog HDL Implicit Net warning at ex13_top.v(17): created implicit net for \"CLOCk\"" {  } { { "ex13_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/ex13_top.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480681178700 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex13_top.v(10) " "Verilog HDL Instantiation warning at ex13_top.v(10): instance has no name" {  } { { "ex13_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/ex13_top.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480681178702 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex13_top.v(12) " "Verilog HDL Instantiation warning at ex13_top.v(12): instance has no name" {  } { { "ex13_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/ex13_top.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480681178702 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex13_top.v(14) " "Verilog HDL Instantiation warning at ex13_top.v(14): instance has no name" {  } { { "ex13_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/ex13_top.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480681178702 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex13_top.v(16) " "Verilog HDL Instantiation warning at ex13_top.v(16): instance has no name" {  } { { "ex13_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/ex13_top.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480681178703 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex13_top.v(17) " "Verilog HDL Instantiation warning at ex13_top.v(17): instance has no name" {  } { { "ex13_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/ex13_top.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480681178703 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex13_top.v(19) " "Verilog HDL Instantiation warning at ex13_top.v(19): instance has no name" {  } { { "ex13_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/ex13_top.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480681178703 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex13_top.v(20) " "Verilog HDL Instantiation warning at ex13_top.v(20): instance has no name" {  } { { "ex13_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/ex13_top.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480681178703 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ex13_top.v(21) " "Verilog HDL Instantiation warning at ex13_top.v(21): instance has no name" {  } { { "ex13_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/ex13_top.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1480681178703 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex13_top " "Elaborating entity \"ex13_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480681178865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_50000 divider_50000:comb_3 " "Elaborating entity \"divider_50000\" for hierarchy \"divider_50000:comb_3\"" {  } { { "ex13_top.v" "comb_3" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/ex13_top.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480681178904 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 divider_5000.v(14) " "Verilog HDL assignment warning at divider_5000.v(14): truncated value with size 32 to match size of target (16)" {  } { { "divider_5000.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/divider_5000.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480681178929 "|ex13_top|divider_50000:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_10 counter_10:comb_4 " "Elaborating entity \"counter_10\" for hierarchy \"counter_10:comb_4\"" {  } { { "ex13_top.v" "comb_4" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/ex13_top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480681178931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:comb_5 " "Elaborating entity \"ROM\" for hierarchy \"ROM:comb_5\"" {  } { { "ex13_top.v" "comb_5" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/ex13_top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480681178975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:comb_5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:comb_5\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480681179060 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:comb_5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:comb_5\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480681179105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:comb_5\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:comb_5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480681179107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480681179107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480681179107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../Other/sinegen.m/rom_data.mif " "Parameter \"init_file\" = \"../../Other/sinegen.m/rom_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480681179107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480681179107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480681179107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480681179107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480681179107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480681179107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480681179107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480681179107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480681179107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480681179107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480681179107 ""}  } { { "ROM.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480681179107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dhh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dhh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dhh1 " "Found entity 1: altsyncram_dhh1" {  } { { "db/altsyncram_dhh1.tdf" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/db/altsyncram_dhh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480681179213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480681179213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dhh1 ROM:comb_5\|altsyncram:altsyncram_component\|altsyncram_dhh1:auto_generated " "Elaborating entity \"altsyncram_dhh1\" for hierarchy \"ROM:comb_5\|altsyncram:altsyncram_component\|altsyncram_dhh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480681179213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2dac spi2dac:comb_6 " "Elaborating entity \"spi2dac\" for hierarchy \"spi2dac:comb_6\"" {  } { { "ex13_top.v" "comb_6" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/ex13_top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480681179251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:comb_7 " "Elaborating entity \"pwm\" for hierarchy \"pwm:comb_7\"" {  } { { "ex13_top.v" "comb_7" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/ex13_top.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480681179282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:comb_8 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:comb_8\"" {  } { { "ex13_top.v" "comb_8" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/ex13_top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480681179300 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1480681180041 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pwm_out GND " "Pin \"pwm_out\" is stuck at GND" {  } { { "ex13_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/ex13_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480681180080 "|ex13_top|pwm_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "ex13_top.v" "" { Text "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/ex13_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480681180080 "|ex13_top|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1480681180080 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480681180155 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480681180421 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/EX13_top.map.smsg " "Generated suppressed messages file //icnas2.cc.ic.ac.uk/dm2515/Digital 2/Part_3/Exc_13/EX13_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480681180473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480681180862 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480681180862 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480681181172 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480681181172 ""} { "Info" "ICUT_CUT_TM_LCELLS" "80 " "Implemented 80 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480681181172 ""} { "Info" "ICUT_CUT_TM_RAMS" "10 " "Implemented 10 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1480681181172 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480681181172 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "924 " "Peak virtual memory: 924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480681181249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 12:19:41 2016 " "Processing ended: Fri Dec 02 12:19:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480681181249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480681181249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480681181249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480681181249 ""}
