# Benchmarks

| Name | Description | Type of Design | Language    | Papers Which Reference Design | Source |
| ---- | ----------- | -------------- | --------    |  ---------------------------- | ------ |
| open8 | CPU        | Low-level      | Verilog     | 1, 6 | https://opencores.org/projects/open8_urisc |
| 8080 CPU | CPU     | Low-level      | VHDL        | 1, 6 | https://opencores.org/projects/cpu8080 |
| MIPS 16 | 16-bit MIPS Processor | Behavioral | Verilog | 1, 6 | https://opencores.org/projects/mips_16 |
| oc8051 | 8051 core | Behavioral     | Verilog     | 1, 6 | https://opencores.org/projects/8051 |
| AES | AES Cryptography | Behavioral | Verilog     | 2, 3, 4, 7, 8, 10 | https://trust-hub.org/#/benchmarks/chip-level-trojan
| b15 |              | Low-level      | Verilog     | 2 | https://trust-hub.org/#/benchmarks/chip-level-trojan |
| s38584_scan |      | Low-level      | Verilog     | 2 | https://trust-hub.org/#/benchmarks/chip-level-trojan |
| MC8051 | 8051 microcontroller | Behavioral | Verilog and VHDL | 2, 3, 4, 8 | https://trust-hub.org/#/benchmarks/chip-level-trojan |
| rs232  | transeiver | Behavioral    | Verilog     | 2, 4 |https://trust-hub.org/#/benchmarks/chip-level-trojan |
| openMSP430 | microcontroller | Behavioral | Verilog | 3 | https://opencores.org/projects/openmsp430 |
| basicRSA | RSA Public Key Cypher | Behavioral | VHDL | 2, 3, 4, 8 | https://trust-hub.org/#/benchmarks/chip-level-trojan |
| ae18 | Microchip PIC18 series CPU core | Behavioral | Verilog | 6 | https://opencores.org/projects/ae18 |
| Ethernet MAC | Ethernet Media Access Control | Behavioral | Verilog | 8 | https://opencores.org/projects/ethmac |

**Unlocated Benchmarks**

| Name | Description | Type of Design | Language    | Papers Which Reference Design | Source |
| ---- | ----------- | -------------- | --------    |  ---------------------------- | ------ |
| Router |           |                |             | 1, 6 | |
| RISC FPU | Fisc Floating Point Unit | |           | 1, 6 | |
| SPARC  |           |                |             | 2 | |
| eVoter | vot. mac. controller |     |             | 6 | |
| UART   | UART transmitter |         |             | 8 | |
| DES    |           |                |             | 8 | |


[1] [WordRev Finding Word Level Structures in a Sea of Bit Level Gates](../wiki/WordRev-Finding-Word-Level-Structures-in-a-Sea-of-Bit-Level-Gates.md)

[2] [Reverse-Engineering-for-High-Level-Functionality-Reconstruction](../wiki/Reverse-Engineering-Digital-Circuits-Using-Functional-Analysis.md)

[3] [The Old Frontier of REverse Engineering: Netlist Partitioning](../wiki/The-Old-Frontier-of-Reverse-Engineering:-Netlist-Partitioning.md)

[4] [Gate-Level Netlist Reverse Engineering for Hardware SEcurity: Control Logic REgister Identification](../wiki/Gate-Level-Netlist-Reverse-Engineering-for-Hardware-Security:-Control-Logic-Register-Identification.md)

[5] [A FSM Extractor for HDL Description at RTL Level](../wiki/A-FSM-Extractor-for-HDL-Description-at-RTL-Level.md)

[6] [Reverse Engineering Digital Circuits Using Functional Analysis](../wiki/Reverse-Engineering-Digital-Circuits-Using-Functional-Analysis.md)

[7] [Hal - The Missing Piece of the Puzzle for Hardware REverse Engineering, Trojan Detection and Insertion](../wiki/HALâ€”The-Missing-Piece-of-the-Puzzle-for-Hardware-Reverse-Engineering,-Trojan-Detection-and-Insertion.md)

[8] [RELIC Fun](../wiki/RelicFun.md)

[9] [Recent Directories in Netlist Partitioning: A Survey](../wiki/Recent-Directions-in-Netlist-Partitioning:-A-survey-(1995).md)

[10] [Graph Similarity and Its Applications to Hardware Security]