Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Sep  5 14:49:16 2023
| Host         : LAPTOP-BEASOA6F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MiniMIPS32_Lite_FullSyS_control_sets_placed.rpt
| Design       : MiniMIPS32_Lite_FullSyS
| Device       : xc7a35t
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |            9 |
| No           | No                    | Yes                    |              75 |           25 |
| No           | Yes                   | No                     |              21 |            6 |
| Yes          | No                    | No                     |              55 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------------------------------------+---------------------------------------------+------------------+----------------+
|       Clock Signal      |                   Enable Signal                   |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-------------------------+---------------------------------------------------+---------------------------------------------+------------------+----------------+
|  clk_sync0/inst/clk_out |                                                   | rst_n_i_1_n_0                               |                1 |              1 |
|  clk_sync0/inst/clk_out | ext_uart_r/tickgen/OversamplingTick               |                                             |                1 |              1 |
|  clk_sync0/inst/clk_out | ext_uart_r/tickgen/FSM_onehot_RxD_state_reg[2][0] |                                             |                1 |              8 |
|  clk_sync0/inst/clk_out | ext_uart_r/E[0]                                   |                                             |                1 |              8 |
|  clk_sync0/inst/clk_out | ext_uart_t/tickgen/Acc_reg[20]_0[0]               |                                             |                2 |              8 |
|  clk_sync0/inst/clk_out | ext_uart_t/FSM_onehot_TxD_state_reg[0]_0[0]       |                                             |                2 |              8 |
|  clk_sync0/inst/clk_out | ext_uart_r/tickgen/RxD_bit_reg_0[0]               |                                             |                2 |             11 |
|  clk_sync0/inst/clk_out | ext_uart_t/tickgen/E[0]                           |                                             |                2 |             11 |
|  clk_sync0/inst/clk_out |                                                   | ext_uart_t/FSM_onehot_TxD_state_reg_n_0_[0] |                6 |             21 |
|  clk_sync0/inst/clk_out |                                                   |                                             |                9 |             31 |
|  clk_sync0/inst/clk_out |                                                   | segH/U0/rst_n_reg                           |               24 |             74 |
+-------------------------+---------------------------------------------------+---------------------------------------------+------------------+----------------+


