# comp300-fa21-Project 5, Team FLAC

Build, test, document, and illustrate a hardware peripheral multiplexed 7-segment display on a Verilog RISC-V processor.  Demonstrate the operation of the peripheral with a Countdown Timer. 

Report due December 13, Final Slot

Slides - https://docs.google.com/presentation/d/1xetSX4kJ9F3bE1YcjQitC_N1cwSJLVJ_qxzWN5nz7jA/edit?usp=sharing

Written Report - https://docs.google.com/document/d/1Eeq9dDfUHNd7C5D3tCyicZ6t-zSMvBpW-eL7x8ARQHA/edit?usp=sharing

Panapto Video - 

Team Folder, Project 5 - https://drive.google.com/drive/folders/1mzjLxHtG9gk8WZfy_gCmPeW2OUKeEqii?usp=sharing
