#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019837e2b030 .scope module, "tb_riscv_sc" "tb_riscv_sc" 2 3;
 .timescale -9 -12;
v0000019837e91c90_0 .var "clk", 0 0;
v0000019837e906b0_0 .var "start", 0 0;
S_0000019837e2b410 .scope module, "riscv_DUT" "SingleCycleCPU" 2 10, 3 13 0, S_0000019837e2b030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "start";
L_0000019837dfdf60 .functor AND 1, v0000019837dfedf0_0, v0000019837e901b0_0, C4<1>, C4<1>;
v0000019837e91010_0 .net "ALUControl_Top", 3 0, v0000019837e00470_0;  1 drivers
v0000019837e91330_0 .net "ALUSrc", 0 0, v0000019837e00010_0;  1 drivers
v0000019837e91830_0 .net "ALU_B_input", 31 0, L_0000019837eeafa0;  1 drivers
v0000019837e91dd0_0 .net "ALU_OP_top", 1 0, v0000019837dff430_0;  1 drivers
v0000019837e90570_0 .net "ALU_result", 31 0, v0000019837e00970_0;  1 drivers
v0000019837e91470_0 .net "IMM_top", 31 0, v0000019837dff7f0_0;  1 drivers
v0000019837e90390_0 .net "PC_Src", 0 0, L_0000019837dfdf60;  1 drivers
v0000019837e90d90_0 .net "PC_Top", 31 0, v0000019837e8e880_0;  1 drivers
v0000019837e90e30_0 .net "RD1_Top", 31 0, L_0000019837eebb80;  1 drivers
v0000019837e910b0_0 .net "RD2_Top", 31 0, L_0000019837eebae0;  1 drivers
v0000019837e91ab0_0 .net "RD_Inst", 31 0, L_0000019837e90cf0;  1 drivers
v0000019837e909d0_0 .net "Read_data", 31 0, v0000019837dfee90_0;  1 drivers
v0000019837e91b50_0 .net "Regwrite", 0 0, v0000019837dff750_0;  1 drivers
v0000019837e90070_0 .net "WB_data", 31 0, L_0000019837eea280;  1 drivers
v0000019837e904d0_0 .net *"_ivl_13", 6 0, L_0000019837eea1e0;  1 drivers
L_0000019837e92470 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000019837e91150_0 .net/2u *"_ivl_14", 6 0, L_0000019837e92470;  1 drivers
v0000019837e91bf0_0 .net "branch", 0 0, v0000019837dfedf0_0;  1 drivers
v0000019837e90ed0_0 .net "branchTarget", 31 0, L_0000019837eeb220;  1 drivers
v0000019837e901b0_0 .var "branch_taken", 0 0;
v0000019837e90610_0 .net "clk", 0 0, v0000019837e91c90_0;  1 drivers
v0000019837e90f70_0 .net "funct3", 2 0, L_0000019837eebea0;  1 drivers
v0000019837e911f0_0 .net "is_branch", 0 0, L_0000019837eebe00;  1 drivers
v0000019837e90250_0 .net "memRead", 0 0, v0000019837e00830_0;  1 drivers
v0000019837e90750_0 .net "memToReg", 0 0, v0000019837dffa70_0;  1 drivers
v0000019837e91290_0 .net "memwrite", 0 0, v0000019837e00510_0;  1 drivers
v0000019837e91a10_0 .net "pcPlus4", 31 0, L_0000019837e91790;  1 drivers
v0000019837e91650_0 .net "shifted_imm", 31 0, L_0000019837eebcc0;  1 drivers
v0000019837e913d0_0 .net "start", 0 0, v0000019837e906b0_0;  1 drivers
v0000019837e91970_0 .net "zero", 0 0, L_0000019837eea0a0;  1 drivers
E_0000019837e0d720 .event anyedge, v0000019837e911f0_0, v0000019837e90f70_0, v0000019837e00650_0, v0000019837e00970_0;
L_0000019837e907f0 .functor MUXZ 32, L_0000019837e91790, L_0000019837eeb220, L_0000019837dfdf60, C4<>;
L_0000019837eeb2c0 .part L_0000019837e90cf0, 0, 7;
L_0000019837eebc20 .part L_0000019837e90cf0, 15, 5;
L_0000019837eeaaa0 .part L_0000019837e90cf0, 20, 5;
L_0000019837eeb4a0 .part L_0000019837e90cf0, 7, 5;
L_0000019837eea1e0 .part L_0000019837e90cf0, 0, 7;
L_0000019837eebe00 .cmp/eq 7, L_0000019837eea1e0, L_0000019837e92470;
L_0000019837eebea0 .part L_0000019837e90cf0, 12, 3;
L_0000019837eea5a0 .part L_0000019837e90cf0, 25, 7;
L_0000019837eeb7c0 .part L_0000019837e90cf0, 12, 3;
S_0000019837e2b5a0 .scope module, "m_ALU" "ALU" 3 131, 4 1 0, S_0000019837e2b410;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0000019837dff570_0 .net "A", 31 0, L_0000019837eebb80;  alias, 1 drivers
v0000019837dff2f0_0 .net "ALUControl", 3 0, v0000019837e00470_0;  alias, 1 drivers
v0000019837e00ab0_0 .net "B", 31 0, L_0000019837eeafa0;  alias, 1 drivers
v0000019837e00970_0 .var "Result", 31 0;
v0000019837e00650_0 .net "Zero", 0 0, L_0000019837eea0a0;  alias, 1 drivers
L_0000019837e924b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019837e00330_0 .net/2u *"_ivl_0", 31 0, L_0000019837e924b8;  1 drivers
v0000019837e003d0_0 .var/i "i", 31 0;
E_0000019837e0d420 .event anyedge, v0000019837dff2f0_0, v0000019837dff570_0, v0000019837e00ab0_0;
L_0000019837eea0a0 .cmp/eq 32, v0000019837e00970_0, L_0000019837e924b8;
S_0000019837d8fa10 .scope module, "m_ALUCtrl" "ALUCtrl" 3 123, 5 1 0, S_0000019837e2b410;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /OUTPUT 4 "ALUControl";
v0000019837e00470_0 .var "ALUControl", 3 0;
v0000019837dff390_0 .net "ALUOp", 1 0, v0000019837dff430_0;  alias, 1 drivers
v0000019837e00a10_0 .net "funct3", 2 0, L_0000019837eeb7c0;  1 drivers
v0000019837dff110_0 .net "funct7", 6 0, L_0000019837eea5a0;  1 drivers
E_0000019837e0e120 .event anyedge, v0000019837dff390_0, v0000019837e00a10_0, v0000019837dff110_0;
S_0000019837d8fba0 .scope module, "m_Adder_1" "Adder" 3 32, 6 1 0, S_0000019837e2b410;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0000019837e00b50_0 .net/s "a", 31 0, v0000019837e8e880_0;  alias, 1 drivers
L_0000019837e92038 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000019837e006f0_0 .net/s "b", 31 0, L_0000019837e92038;  1 drivers
v0000019837dff890_0 .net/s "sum", 31 0, L_0000019837e91790;  alias, 1 drivers
L_0000019837e91790 .arith/sum 32, v0000019837e8e880_0, L_0000019837e92038;
S_0000019837d864d0 .scope module, "m_Adder_2" "Adder" 3 82, 6 1 0, S_0000019837e2b410;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
v0000019837dfed50_0 .net/s "a", 31 0, v0000019837e8e880_0;  alias, 1 drivers
v0000019837e00290_0 .net/s "b", 31 0, L_0000019837eebcc0;  alias, 1 drivers
v0000019837dff9d0_0 .net/s "sum", 31 0, L_0000019837eeb220;  alias, 1 drivers
L_0000019837eeb220 .arith/sum 32, v0000019837e8e880_0, L_0000019837eebcc0;
S_0000019837d86660 .scope module, "m_Control" "Control_Unit" 3 45, 7 1 0, S_0000019837e2b410;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "branch";
    .port_info 2 /OUTPUT 1 "memRead";
    .port_info 3 /OUTPUT 1 "memtoReg";
    .port_info 4 /OUTPUT 2 "ALUOp";
    .port_info 5 /OUTPUT 1 "memWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "regWrite";
v0000019837dff430_0 .var "ALUOp", 1 0;
v0000019837e00010_0 .var "ALUSrc", 0 0;
v0000019837dfedf0_0 .var "branch", 0 0;
v0000019837e00830_0 .var "memRead", 0 0;
v0000019837e00510_0 .var "memWrite", 0 0;
v0000019837dffa70_0 .var "memtoReg", 0 0;
v0000019837dffcf0_0 .net "opcode", 6 0, L_0000019837eeb2c0;  1 drivers
v0000019837dff750_0 .var "regWrite", 0 0;
E_0000019837e0e0a0 .event anyedge, v0000019837dffcf0_0;
S_0000019837acdb10 .scope module, "m_DataMemory" "DataMemory" 3 140, 8 1 0, S_0000019837e2b410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "memWrite";
    .port_info 3 /INPUT 1 "memRead";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /INPUT 32 "writeData";
    .port_info 6 /OUTPUT 32 "readData";
v0000019837e00150_0 .net "address", 31 0, v0000019837e00970_0;  alias, 1 drivers
v0000019837dff1b0_0 .net "clk", 0 0, v0000019837e91c90_0;  alias, 1 drivers
v0000019837dffb10 .array "data_memory", 0 127, 7 0;
v0000019837dff610_0 .net "memRead", 0 0, v0000019837e00830_0;  alias, 1 drivers
v0000019837e005b0_0 .net "memWrite", 0 0, v0000019837e00510_0;  alias, 1 drivers
v0000019837dfee90_0 .var "readData", 31 0;
v0000019837dfef30_0 .net "rst", 0 0, v0000019837e906b0_0;  alias, 1 drivers
v0000019837dfefd0_0 .net "writeData", 31 0, L_0000019837eebae0;  alias, 1 drivers
v0000019837dffb10_0 .array/port v0000019837dffb10, 0;
v0000019837dffb10_1 .array/port v0000019837dffb10, 1;
E_0000019837e0e360/0 .event anyedge, v0000019837e00830_0, v0000019837e00970_0, v0000019837dffb10_0, v0000019837dffb10_1;
v0000019837dffb10_2 .array/port v0000019837dffb10, 2;
v0000019837dffb10_3 .array/port v0000019837dffb10, 3;
v0000019837dffb10_4 .array/port v0000019837dffb10, 4;
v0000019837dffb10_5 .array/port v0000019837dffb10, 5;
E_0000019837e0e360/1 .event anyedge, v0000019837dffb10_2, v0000019837dffb10_3, v0000019837dffb10_4, v0000019837dffb10_5;
v0000019837dffb10_6 .array/port v0000019837dffb10, 6;
v0000019837dffb10_7 .array/port v0000019837dffb10, 7;
v0000019837dffb10_8 .array/port v0000019837dffb10, 8;
v0000019837dffb10_9 .array/port v0000019837dffb10, 9;
E_0000019837e0e360/2 .event anyedge, v0000019837dffb10_6, v0000019837dffb10_7, v0000019837dffb10_8, v0000019837dffb10_9;
v0000019837dffb10_10 .array/port v0000019837dffb10, 10;
v0000019837dffb10_11 .array/port v0000019837dffb10, 11;
v0000019837dffb10_12 .array/port v0000019837dffb10, 12;
v0000019837dffb10_13 .array/port v0000019837dffb10, 13;
E_0000019837e0e360/3 .event anyedge, v0000019837dffb10_10, v0000019837dffb10_11, v0000019837dffb10_12, v0000019837dffb10_13;
v0000019837dffb10_14 .array/port v0000019837dffb10, 14;
v0000019837dffb10_15 .array/port v0000019837dffb10, 15;
v0000019837dffb10_16 .array/port v0000019837dffb10, 16;
v0000019837dffb10_17 .array/port v0000019837dffb10, 17;
E_0000019837e0e360/4 .event anyedge, v0000019837dffb10_14, v0000019837dffb10_15, v0000019837dffb10_16, v0000019837dffb10_17;
v0000019837dffb10_18 .array/port v0000019837dffb10, 18;
v0000019837dffb10_19 .array/port v0000019837dffb10, 19;
v0000019837dffb10_20 .array/port v0000019837dffb10, 20;
v0000019837dffb10_21 .array/port v0000019837dffb10, 21;
E_0000019837e0e360/5 .event anyedge, v0000019837dffb10_18, v0000019837dffb10_19, v0000019837dffb10_20, v0000019837dffb10_21;
v0000019837dffb10_22 .array/port v0000019837dffb10, 22;
v0000019837dffb10_23 .array/port v0000019837dffb10, 23;
v0000019837dffb10_24 .array/port v0000019837dffb10, 24;
v0000019837dffb10_25 .array/port v0000019837dffb10, 25;
E_0000019837e0e360/6 .event anyedge, v0000019837dffb10_22, v0000019837dffb10_23, v0000019837dffb10_24, v0000019837dffb10_25;
v0000019837dffb10_26 .array/port v0000019837dffb10, 26;
v0000019837dffb10_27 .array/port v0000019837dffb10, 27;
v0000019837dffb10_28 .array/port v0000019837dffb10, 28;
v0000019837dffb10_29 .array/port v0000019837dffb10, 29;
E_0000019837e0e360/7 .event anyedge, v0000019837dffb10_26, v0000019837dffb10_27, v0000019837dffb10_28, v0000019837dffb10_29;
v0000019837dffb10_30 .array/port v0000019837dffb10, 30;
v0000019837dffb10_31 .array/port v0000019837dffb10, 31;
v0000019837dffb10_32 .array/port v0000019837dffb10, 32;
v0000019837dffb10_33 .array/port v0000019837dffb10, 33;
E_0000019837e0e360/8 .event anyedge, v0000019837dffb10_30, v0000019837dffb10_31, v0000019837dffb10_32, v0000019837dffb10_33;
v0000019837dffb10_34 .array/port v0000019837dffb10, 34;
v0000019837dffb10_35 .array/port v0000019837dffb10, 35;
v0000019837dffb10_36 .array/port v0000019837dffb10, 36;
v0000019837dffb10_37 .array/port v0000019837dffb10, 37;
E_0000019837e0e360/9 .event anyedge, v0000019837dffb10_34, v0000019837dffb10_35, v0000019837dffb10_36, v0000019837dffb10_37;
v0000019837dffb10_38 .array/port v0000019837dffb10, 38;
v0000019837dffb10_39 .array/port v0000019837dffb10, 39;
v0000019837dffb10_40 .array/port v0000019837dffb10, 40;
v0000019837dffb10_41 .array/port v0000019837dffb10, 41;
E_0000019837e0e360/10 .event anyedge, v0000019837dffb10_38, v0000019837dffb10_39, v0000019837dffb10_40, v0000019837dffb10_41;
v0000019837dffb10_42 .array/port v0000019837dffb10, 42;
v0000019837dffb10_43 .array/port v0000019837dffb10, 43;
v0000019837dffb10_44 .array/port v0000019837dffb10, 44;
v0000019837dffb10_45 .array/port v0000019837dffb10, 45;
E_0000019837e0e360/11 .event anyedge, v0000019837dffb10_42, v0000019837dffb10_43, v0000019837dffb10_44, v0000019837dffb10_45;
v0000019837dffb10_46 .array/port v0000019837dffb10, 46;
v0000019837dffb10_47 .array/port v0000019837dffb10, 47;
v0000019837dffb10_48 .array/port v0000019837dffb10, 48;
v0000019837dffb10_49 .array/port v0000019837dffb10, 49;
E_0000019837e0e360/12 .event anyedge, v0000019837dffb10_46, v0000019837dffb10_47, v0000019837dffb10_48, v0000019837dffb10_49;
v0000019837dffb10_50 .array/port v0000019837dffb10, 50;
v0000019837dffb10_51 .array/port v0000019837dffb10, 51;
v0000019837dffb10_52 .array/port v0000019837dffb10, 52;
v0000019837dffb10_53 .array/port v0000019837dffb10, 53;
E_0000019837e0e360/13 .event anyedge, v0000019837dffb10_50, v0000019837dffb10_51, v0000019837dffb10_52, v0000019837dffb10_53;
v0000019837dffb10_54 .array/port v0000019837dffb10, 54;
v0000019837dffb10_55 .array/port v0000019837dffb10, 55;
v0000019837dffb10_56 .array/port v0000019837dffb10, 56;
v0000019837dffb10_57 .array/port v0000019837dffb10, 57;
E_0000019837e0e360/14 .event anyedge, v0000019837dffb10_54, v0000019837dffb10_55, v0000019837dffb10_56, v0000019837dffb10_57;
v0000019837dffb10_58 .array/port v0000019837dffb10, 58;
v0000019837dffb10_59 .array/port v0000019837dffb10, 59;
v0000019837dffb10_60 .array/port v0000019837dffb10, 60;
v0000019837dffb10_61 .array/port v0000019837dffb10, 61;
E_0000019837e0e360/15 .event anyedge, v0000019837dffb10_58, v0000019837dffb10_59, v0000019837dffb10_60, v0000019837dffb10_61;
v0000019837dffb10_62 .array/port v0000019837dffb10, 62;
v0000019837dffb10_63 .array/port v0000019837dffb10, 63;
v0000019837dffb10_64 .array/port v0000019837dffb10, 64;
v0000019837dffb10_65 .array/port v0000019837dffb10, 65;
E_0000019837e0e360/16 .event anyedge, v0000019837dffb10_62, v0000019837dffb10_63, v0000019837dffb10_64, v0000019837dffb10_65;
v0000019837dffb10_66 .array/port v0000019837dffb10, 66;
v0000019837dffb10_67 .array/port v0000019837dffb10, 67;
v0000019837dffb10_68 .array/port v0000019837dffb10, 68;
v0000019837dffb10_69 .array/port v0000019837dffb10, 69;
E_0000019837e0e360/17 .event anyedge, v0000019837dffb10_66, v0000019837dffb10_67, v0000019837dffb10_68, v0000019837dffb10_69;
v0000019837dffb10_70 .array/port v0000019837dffb10, 70;
v0000019837dffb10_71 .array/port v0000019837dffb10, 71;
v0000019837dffb10_72 .array/port v0000019837dffb10, 72;
v0000019837dffb10_73 .array/port v0000019837dffb10, 73;
E_0000019837e0e360/18 .event anyedge, v0000019837dffb10_70, v0000019837dffb10_71, v0000019837dffb10_72, v0000019837dffb10_73;
v0000019837dffb10_74 .array/port v0000019837dffb10, 74;
v0000019837dffb10_75 .array/port v0000019837dffb10, 75;
v0000019837dffb10_76 .array/port v0000019837dffb10, 76;
v0000019837dffb10_77 .array/port v0000019837dffb10, 77;
E_0000019837e0e360/19 .event anyedge, v0000019837dffb10_74, v0000019837dffb10_75, v0000019837dffb10_76, v0000019837dffb10_77;
v0000019837dffb10_78 .array/port v0000019837dffb10, 78;
v0000019837dffb10_79 .array/port v0000019837dffb10, 79;
v0000019837dffb10_80 .array/port v0000019837dffb10, 80;
v0000019837dffb10_81 .array/port v0000019837dffb10, 81;
E_0000019837e0e360/20 .event anyedge, v0000019837dffb10_78, v0000019837dffb10_79, v0000019837dffb10_80, v0000019837dffb10_81;
v0000019837dffb10_82 .array/port v0000019837dffb10, 82;
v0000019837dffb10_83 .array/port v0000019837dffb10, 83;
v0000019837dffb10_84 .array/port v0000019837dffb10, 84;
v0000019837dffb10_85 .array/port v0000019837dffb10, 85;
E_0000019837e0e360/21 .event anyedge, v0000019837dffb10_82, v0000019837dffb10_83, v0000019837dffb10_84, v0000019837dffb10_85;
v0000019837dffb10_86 .array/port v0000019837dffb10, 86;
v0000019837dffb10_87 .array/port v0000019837dffb10, 87;
v0000019837dffb10_88 .array/port v0000019837dffb10, 88;
v0000019837dffb10_89 .array/port v0000019837dffb10, 89;
E_0000019837e0e360/22 .event anyedge, v0000019837dffb10_86, v0000019837dffb10_87, v0000019837dffb10_88, v0000019837dffb10_89;
v0000019837dffb10_90 .array/port v0000019837dffb10, 90;
v0000019837dffb10_91 .array/port v0000019837dffb10, 91;
v0000019837dffb10_92 .array/port v0000019837dffb10, 92;
v0000019837dffb10_93 .array/port v0000019837dffb10, 93;
E_0000019837e0e360/23 .event anyedge, v0000019837dffb10_90, v0000019837dffb10_91, v0000019837dffb10_92, v0000019837dffb10_93;
v0000019837dffb10_94 .array/port v0000019837dffb10, 94;
v0000019837dffb10_95 .array/port v0000019837dffb10, 95;
v0000019837dffb10_96 .array/port v0000019837dffb10, 96;
v0000019837dffb10_97 .array/port v0000019837dffb10, 97;
E_0000019837e0e360/24 .event anyedge, v0000019837dffb10_94, v0000019837dffb10_95, v0000019837dffb10_96, v0000019837dffb10_97;
v0000019837dffb10_98 .array/port v0000019837dffb10, 98;
v0000019837dffb10_99 .array/port v0000019837dffb10, 99;
v0000019837dffb10_100 .array/port v0000019837dffb10, 100;
v0000019837dffb10_101 .array/port v0000019837dffb10, 101;
E_0000019837e0e360/25 .event anyedge, v0000019837dffb10_98, v0000019837dffb10_99, v0000019837dffb10_100, v0000019837dffb10_101;
v0000019837dffb10_102 .array/port v0000019837dffb10, 102;
v0000019837dffb10_103 .array/port v0000019837dffb10, 103;
v0000019837dffb10_104 .array/port v0000019837dffb10, 104;
v0000019837dffb10_105 .array/port v0000019837dffb10, 105;
E_0000019837e0e360/26 .event anyedge, v0000019837dffb10_102, v0000019837dffb10_103, v0000019837dffb10_104, v0000019837dffb10_105;
v0000019837dffb10_106 .array/port v0000019837dffb10, 106;
v0000019837dffb10_107 .array/port v0000019837dffb10, 107;
v0000019837dffb10_108 .array/port v0000019837dffb10, 108;
v0000019837dffb10_109 .array/port v0000019837dffb10, 109;
E_0000019837e0e360/27 .event anyedge, v0000019837dffb10_106, v0000019837dffb10_107, v0000019837dffb10_108, v0000019837dffb10_109;
v0000019837dffb10_110 .array/port v0000019837dffb10, 110;
v0000019837dffb10_111 .array/port v0000019837dffb10, 111;
v0000019837dffb10_112 .array/port v0000019837dffb10, 112;
v0000019837dffb10_113 .array/port v0000019837dffb10, 113;
E_0000019837e0e360/28 .event anyedge, v0000019837dffb10_110, v0000019837dffb10_111, v0000019837dffb10_112, v0000019837dffb10_113;
v0000019837dffb10_114 .array/port v0000019837dffb10, 114;
v0000019837dffb10_115 .array/port v0000019837dffb10, 115;
v0000019837dffb10_116 .array/port v0000019837dffb10, 116;
v0000019837dffb10_117 .array/port v0000019837dffb10, 117;
E_0000019837e0e360/29 .event anyedge, v0000019837dffb10_114, v0000019837dffb10_115, v0000019837dffb10_116, v0000019837dffb10_117;
v0000019837dffb10_118 .array/port v0000019837dffb10, 118;
v0000019837dffb10_119 .array/port v0000019837dffb10, 119;
v0000019837dffb10_120 .array/port v0000019837dffb10, 120;
v0000019837dffb10_121 .array/port v0000019837dffb10, 121;
E_0000019837e0e360/30 .event anyedge, v0000019837dffb10_118, v0000019837dffb10_119, v0000019837dffb10_120, v0000019837dffb10_121;
v0000019837dffb10_122 .array/port v0000019837dffb10, 122;
v0000019837dffb10_123 .array/port v0000019837dffb10, 123;
v0000019837dffb10_124 .array/port v0000019837dffb10, 124;
v0000019837dffb10_125 .array/port v0000019837dffb10, 125;
E_0000019837e0e360/31 .event anyedge, v0000019837dffb10_122, v0000019837dffb10_123, v0000019837dffb10_124, v0000019837dffb10_125;
v0000019837dffb10_126 .array/port v0000019837dffb10, 126;
v0000019837dffb10_127 .array/port v0000019837dffb10, 127;
E_0000019837e0e360/32 .event anyedge, v0000019837dffb10_126, v0000019837dffb10_127;
E_0000019837e0e360 .event/or E_0000019837e0e360/0, E_0000019837e0e360/1, E_0000019837e0e360/2, E_0000019837e0e360/3, E_0000019837e0e360/4, E_0000019837e0e360/5, E_0000019837e0e360/6, E_0000019837e0e360/7, E_0000019837e0e360/8, E_0000019837e0e360/9, E_0000019837e0e360/10, E_0000019837e0e360/11, E_0000019837e0e360/12, E_0000019837e0e360/13, E_0000019837e0e360/14, E_0000019837e0e360/15, E_0000019837e0e360/16, E_0000019837e0e360/17, E_0000019837e0e360/18, E_0000019837e0e360/19, E_0000019837e0e360/20, E_0000019837e0e360/21, E_0000019837e0e360/22, E_0000019837e0e360/23, E_0000019837e0e360/24, E_0000019837e0e360/25, E_0000019837e0e360/26, E_0000019837e0e360/27, E_0000019837e0e360/28, E_0000019837e0e360/29, E_0000019837e0e360/30, E_0000019837e0e360/31, E_0000019837e0e360/32;
E_0000019837e0e1a0 .event posedge, v0000019837dff1b0_0;
S_0000019837acdca0 .scope module, "m_ImmGen" "ImmGen" 3 70, 9 1 0, S_0000019837e2b410;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "In";
    .port_info 1 /OUTPUT 32 "Imm_Ext";
v0000019837dff7f0_0 .var "Imm_Ext", 31 0;
v0000019837dffc50_0 .net "In", 31 0, L_0000019837e90cf0;  alias, 1 drivers
v0000019837dff070_0 .net "opcode", 6 0, L_0000019837eebf40;  1 drivers
E_0000019837e0e560 .event anyedge, v0000019837dff070_0, v0000019837dffc50_0;
L_0000019837eebf40 .part L_0000019837e90cf0, 0, 7;
S_0000019837da7870 .scope module, "m_InstMem" "InstructionMemory" 3 39, 10 1 0, S_0000019837e2b410;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "readAddr";
    .port_info 1 /OUTPUT 32 "inst";
L_0000019837e92080 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0000019837dff6b0_0 .net/2u *"_ivl_0", 31 0, L_0000019837e92080;  1 drivers
L_0000019837e92110 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000019837dffed0_0 .net/2u *"_ivl_10", 31 0, L_0000019837e92110;  1 drivers
v0000019837ded780_0 .net *"_ivl_12", 31 0, L_0000019837e916f0;  1 drivers
v0000019837e8e7e0_0 .net *"_ivl_14", 7 0, L_0000019837e918d0;  1 drivers
L_0000019837e92158 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000019837e8ec40_0 .net/2u *"_ivl_16", 31 0, L_0000019837e92158;  1 drivers
v0000019837e8e420_0 .net *"_ivl_18", 31 0, L_0000019837e90930;  1 drivers
v0000019837e8fa00_0 .net *"_ivl_2", 0 0, L_0000019837e91510;  1 drivers
v0000019837e8ee20_0 .net *"_ivl_20", 7 0, L_0000019837e90a70;  1 drivers
L_0000019837e921a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000019837e8ed80_0 .net/2u *"_ivl_22", 31 0, L_0000019837e921a0;  1 drivers
v0000019837e8e2e0_0 .net *"_ivl_24", 31 0, L_0000019837e90b10;  1 drivers
v0000019837e8faa0_0 .net *"_ivl_26", 31 0, L_0000019837e90c50;  1 drivers
L_0000019837e920c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019837e8eb00_0 .net/2u *"_ivl_4", 31 0, L_0000019837e920c8;  1 drivers
v0000019837e8f000_0 .net *"_ivl_6", 7 0, L_0000019837e90890;  1 drivers
v0000019837e8eec0_0 .net *"_ivl_8", 7 0, L_0000019837e915b0;  1 drivers
v0000019837e8e1a0_0 .net "inst", 31 0, L_0000019837e90cf0;  alias, 1 drivers
v0000019837e8fdc0 .array "insts", 0 127, 7 0;
v0000019837e8eba0_0 .net "readAddr", 31 0, v0000019837e8e880_0;  alias, 1 drivers
L_0000019837e91510 .cmp/ge 32, v0000019837e8e880_0, L_0000019837e92080;
L_0000019837e90890 .array/port v0000019837e8fdc0, v0000019837e8e880_0;
L_0000019837e915b0 .array/port v0000019837e8fdc0, L_0000019837e916f0;
L_0000019837e916f0 .arith/sum 32, v0000019837e8e880_0, L_0000019837e92110;
L_0000019837e918d0 .array/port v0000019837e8fdc0, L_0000019837e90930;
L_0000019837e90930 .arith/sum 32, v0000019837e8e880_0, L_0000019837e92158;
L_0000019837e90a70 .array/port v0000019837e8fdc0, L_0000019837e90b10;
L_0000019837e90b10 .arith/sum 32, v0000019837e8e880_0, L_0000019837e921a0;
L_0000019837e90c50 .concat [ 8 8 8 8], L_0000019837e90a70, L_0000019837e918d0, L_0000019837e915b0, L_0000019837e90890;
L_0000019837e90cf0 .functor MUXZ 32, L_0000019837e90c50, L_0000019837e920c8, L_0000019837e91510, C4<>;
S_0000019837da7a00 .scope module, "m_Mux_ALU" "Mux2to1" 3 115, 11 1 0, S_0000019837e2b410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "s0";
    .port_info 2 /INPUT 32 "s1";
    .port_info 3 /OUTPUT 32 "out";
P_0000019837e0de20 .param/l "size" 0 11 2, +C4<00000000000000000000000000100000>;
v0000019837e8e240_0 .net/s "out", 31 0, L_0000019837eeafa0;  alias, 1 drivers
v0000019837e8f320_0 .net/s "s0", 31 0, L_0000019837eebae0;  alias, 1 drivers
v0000019837e8fb40_0 .net/s "s1", 31 0, v0000019837dff7f0_0;  alias, 1 drivers
v0000019837e8f5a0_0 .net "sel", 0 0, v0000019837e00010_0;  alias, 1 drivers
L_0000019837eeafa0 .functor MUXZ 32, L_0000019837eebae0, v0000019837dff7f0_0, v0000019837e00010_0, C4<>;
S_0000019837dcfd20 .scope module, "m_PC" "PC" 3 24, 12 1 0, S_0000019837e2b410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /OUTPUT 32 "pc_o";
v0000019837e8e380_0 .net "clk", 0 0, v0000019837e91c90_0;  alias, 1 drivers
v0000019837e8fe60_0 .net "pc_i", 31 0, L_0000019837e907f0;  1 drivers
v0000019837e8e880_0 .var "pc_o", 31 0;
v0000019837e8e6a0_0 .net "rst", 0 0, v0000019837e906b0_0;  alias, 1 drivers
E_0000019837e0e920 .event posedge, v0000019837dfef30_0, v0000019837dff1b0_0;
S_0000019837dcfeb0 .scope module, "m_Register" "Register" 3 57, 13 3 0, S_0000019837e2b410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "regWrite";
    .port_info 3 /INPUT 5 "readReg1";
    .port_info 4 /INPUT 5 "readReg2";
    .port_info 5 /INPUT 5 "writeReg";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
v0000019837e8f3c0_0 .net *"_ivl_0", 31 0, L_0000019837eeb400;  1 drivers
v0000019837e8e4c0_0 .net *"_ivl_10", 6 0, L_0000019837eeb720;  1 drivers
L_0000019837e92278 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019837e8fbe0_0 .net *"_ivl_13", 1 0, L_0000019837e92278;  1 drivers
L_0000019837e922c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019837e8e560_0 .net/2u *"_ivl_14", 31 0, L_0000019837e922c0;  1 drivers
v0000019837e8e600_0 .net *"_ivl_18", 31 0, L_0000019837eea460;  1 drivers
L_0000019837e92308 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019837e8f0a0_0 .net *"_ivl_21", 26 0, L_0000019837e92308;  1 drivers
L_0000019837e92350 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019837e8f460_0 .net/2u *"_ivl_22", 31 0, L_0000019837e92350;  1 drivers
v0000019837e8ece0_0 .net *"_ivl_24", 0 0, L_0000019837eea320;  1 drivers
v0000019837e8fc80_0 .net *"_ivl_26", 31 0, L_0000019837eebd60;  1 drivers
v0000019837e8ef60_0 .net *"_ivl_28", 6 0, L_0000019837eeb9a0;  1 drivers
L_0000019837e921e8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019837e8e740_0 .net *"_ivl_3", 26 0, L_0000019837e921e8;  1 drivers
L_0000019837e92398 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019837e8f6e0_0 .net *"_ivl_31", 1 0, L_0000019837e92398;  1 drivers
L_0000019837e923e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019837e8f500_0 .net/2u *"_ivl_32", 31 0, L_0000019837e923e0;  1 drivers
L_0000019837e92230 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019837e8ff00_0 .net/2u *"_ivl_4", 31 0, L_0000019837e92230;  1 drivers
v0000019837e8e920_0 .net *"_ivl_6", 0 0, L_0000019837eea3c0;  1 drivers
v0000019837e8e060_0 .net *"_ivl_8", 31 0, L_0000019837eea140;  1 drivers
v0000019837e8e9c0_0 .net "clk", 0 0, v0000019837e91c90_0;  alias, 1 drivers
v0000019837e8ea60_0 .net "readData1", 31 0, L_0000019837eebb80;  alias, 1 drivers
v0000019837e8f280_0 .net "readData2", 31 0, L_0000019837eebae0;  alias, 1 drivers
v0000019837e8f140_0 .net "readReg1", 4 0, L_0000019837eebc20;  1 drivers
v0000019837e8f960_0 .net "readReg2", 4 0, L_0000019837eeaaa0;  1 drivers
v0000019837e8fd20_0 .net "regWrite", 0 0, v0000019837dff750_0;  alias, 1 drivers
v0000019837e8f1e0 .array "regs", 31 0, 31 0;
v0000019837e8e100_0 .net "rst", 0 0, v0000019837e906b0_0;  alias, 1 drivers
v0000019837e8f640_0 .net "writeData", 31 0, L_0000019837eea280;  alias, 1 drivers
v0000019837e8f820_0 .net "writeReg", 4 0, L_0000019837eeb4a0;  1 drivers
L_0000019837eeb400 .concat [ 5 27 0 0], L_0000019837eebc20, L_0000019837e921e8;
L_0000019837eea3c0 .cmp/ne 32, L_0000019837eeb400, L_0000019837e92230;
L_0000019837eea140 .array/port v0000019837e8f1e0, L_0000019837eeb720;
L_0000019837eeb720 .concat [ 5 2 0 0], L_0000019837eebc20, L_0000019837e92278;
L_0000019837eebb80 .functor MUXZ 32, L_0000019837e922c0, L_0000019837eea140, L_0000019837eea3c0, C4<>;
L_0000019837eea460 .concat [ 5 27 0 0], L_0000019837eeaaa0, L_0000019837e92308;
L_0000019837eea320 .cmp/ne 32, L_0000019837eea460, L_0000019837e92350;
L_0000019837eebd60 .array/port v0000019837e8f1e0, L_0000019837eeb9a0;
L_0000019837eeb9a0 .concat [ 5 2 0 0], L_0000019837eeaaa0, L_0000019837e92398;
L_0000019837eebae0 .functor MUXZ 32, L_0000019837e923e0, L_0000019837eebd60, L_0000019837eea320, C4<>;
S_0000019837d9ed90 .scope module, "m_ShiftLeftOne" "ShiftLeftOne" 3 76, 14 1 0, S_0000019837e2b410;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "i";
    .port_info 1 /OUTPUT 32 "o";
v0000019837e8f8c0_0 .net *"_ivl_2", 30 0, L_0000019837eead20;  1 drivers
L_0000019837e92428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000019837e91f10_0 .net *"_ivl_4", 0 0, L_0000019837e92428;  1 drivers
v0000019837e91d30_0 .net/s "i", 31 0, v0000019837dff7f0_0;  alias, 1 drivers
v0000019837e91e70_0 .net/s "o", 31 0, L_0000019837eebcc0;  alias, 1 drivers
L_0000019837eead20 .part v0000019837dff7f0_0, 0, 31;
L_0000019837eebcc0 .concat [ 1 31 0 0], L_0000019837e92428, L_0000019837eead20;
S_0000019837d9ef20 .scope module, "m_WB_Mux" "Mux2to1" 3 151, 11 1 0, S_0000019837e2b410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "s0";
    .port_info 2 /INPUT 32 "s1";
    .port_info 3 /OUTPUT 32 "out";
P_0000019837e0e9a0 .param/l "size" 0 11 2, +C4<00000000000000000000000000100000>;
v0000019837e90430_0 .net/s "out", 31 0, L_0000019837eea280;  alias, 1 drivers
v0000019837e902f0_0 .net/s "s0", 31 0, v0000019837e00970_0;  alias, 1 drivers
v0000019837e90bb0_0 .net/s "s1", 31 0, v0000019837dfee90_0;  alias, 1 drivers
v0000019837e90110_0 .net "sel", 0 0, v0000019837dffa70_0;  alias, 1 drivers
L_0000019837eea280 .functor MUXZ 32, v0000019837e00970_0, v0000019837dfee90_0, v0000019837dffa70_0, C4<>;
    .scope S_0000019837dcfd20;
T_0 ;
    %wait E_0000019837e0e920;
    %load/vec4 v0000019837e8e6a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000019837e8e880_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000019837e8fe60_0;
    %assign/vec4 v0000019837e8e880_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000019837da7870;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000019837e8fdc0, 4, 0;
    %vpi_call 10 21 "$readmemb", "TEST_INSTRUCTIONS.dat", v0000019837e8fdc0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000019837d86660;
T_2 ;
    %wait E_0000019837e0e0a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019837dfedf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019837e00830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019837dffa70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000019837dff430_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019837e00510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019837e00010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019837dff750_0, 0, 1;
    %load/vec4 v0000019837dffcf0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019837dff750_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000019837dff430_0, 0, 2;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019837dff750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019837e00010_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000019837dff430_0, 0, 2;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019837e00830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019837dff750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019837e00010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019837dffa70_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019837e00510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019837e00010_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019837dfedf0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000019837dff430_0, 0, 2;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019837dff750_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000019837dff430_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019837e00010_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000019837dcfeb0;
T_3 ;
    %wait E_0000019837e0e1a0;
    %load/vec4 v0000019837e8e100_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 128, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000019837e8fd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000019837e8f820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.5, 8;
T_3.4 ; End of true expr.
    %load/vec4 v0000019837e8f640_0;
    %jmp/0 T_3.5, 8;
 ; End of false expr.
    %blend;
T_3.5;
    %load/vec4 v0000019837e8f820_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837e8f1e0, 0, 4;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000019837acdca0;
T_4 ;
    %wait E_0000019837e0e560;
    %load/vec4 v0000019837dff070_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019837dff7f0_0, 0, 32;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0000019837dffc50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000019837dffc50_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000019837dff7f0_0, 0, 32;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0000019837dffc50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000019837dffc50_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000019837dff7f0_0, 0, 32;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0000019837dffc50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000019837dffc50_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019837dffc50_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000019837dff7f0_0, 0, 32;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0000019837dffc50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000019837dffc50_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019837dffc50_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019837dffc50_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019837dffc50_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000019837dff7f0_0, 0, 32;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0000019837dffc50_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0000019837dffc50_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019837dffc50_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000019837dffc50_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0000019837dff7f0_0, 0, 32;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0000019837dffc50_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000019837dffc50_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000019837dff7f0_0, 0, 32;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0000019837dffc50_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000019837dff7f0_0, 0, 32;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0000019837dffc50_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000019837dff7f0_0, 0, 32;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000019837d8fa10;
T_5 ;
    %wait E_0000019837e0e120;
    %load/vec4 v0000019837dff390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019837e00470_0, 0, 4;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000019837e00470_0, 0, 4;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0000019837e00a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019837e00470_0, 0, 4;
    %jmp T_5.13;
T_5.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000019837e00470_0, 0, 4;
    %jmp T_5.13;
T_5.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000019837e00470_0, 0, 4;
    %jmp T_5.13;
T_5.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000019837e00470_0, 0, 4;
    %jmp T_5.13;
T_5.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000019837e00470_0, 0, 4;
    %jmp T_5.13;
T_5.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000019837e00470_0, 0, 4;
    %jmp T_5.13;
T_5.11 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000019837e00470_0, 0, 4;
    %jmp T_5.13;
T_5.13 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0000019837e00a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019837e00470_0, 0, 4;
    %jmp T_5.23;
T_5.14 ;
    %load/vec4 v0000019837dff110_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_5.24, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000019837e00470_0, 0, 4;
    %jmp T_5.25;
T_5.24 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000019837e00470_0, 0, 4;
T_5.25 ;
    %jmp T_5.23;
T_5.15 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000019837e00470_0, 0, 4;
    %jmp T_5.23;
T_5.16 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000019837e00470_0, 0, 4;
    %jmp T_5.23;
T_5.17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000019837e00470_0, 0, 4;
    %jmp T_5.23;
T_5.18 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000019837e00470_0, 0, 4;
    %jmp T_5.23;
T_5.19 ;
    %load/vec4 v0000019837dff110_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_5.26, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000019837e00470_0, 0, 4;
    %jmp T_5.27;
T_5.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000019837e00470_0, 0, 4;
T_5.27 ;
    %jmp T_5.23;
T_5.20 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019837e00470_0, 0, 4;
    %jmp T_5.23;
T_5.21 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000019837e00470_0, 0, 4;
    %jmp T_5.23;
T_5.23 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0000019837e00a10_0;
    %cmpi/e 5, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_5.30, 4;
    %load/vec4 v0000019837dff110_0;
    %pushi/vec4 1, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.30;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.28, 8;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000019837e00470_0, 0, 4;
    %jmp T_5.29;
T_5.28 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000019837e00470_0, 0, 4;
T_5.29 ;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000019837e2b5a0;
T_6 ;
    %wait E_0000019837e0d420;
    %load/vec4 v0000019837dff2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019837e00970_0, 0, 32;
    %jmp T_6.17;
T_6.0 ;
    %load/vec4 v0000019837dff570_0;
    %load/vec4 v0000019837e00ab0_0;
    %and;
    %store/vec4 v0000019837e00970_0, 0, 32;
    %jmp T_6.17;
T_6.1 ;
    %load/vec4 v0000019837dff570_0;
    %load/vec4 v0000019837e00ab0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000019837e00970_0, 0, 32;
    %jmp T_6.17;
T_6.2 ;
    %load/vec4 v0000019837dff570_0;
    %load/vec4 v0000019837e00ab0_0;
    %add;
    %store/vec4 v0000019837e00970_0, 0, 32;
    %jmp T_6.17;
T_6.3 ;
    %load/vec4 v0000019837dff570_0;
    %load/vec4 v0000019837e00ab0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000019837e00970_0, 0, 32;
    %jmp T_6.17;
T_6.4 ;
    %load/vec4 v0000019837dff570_0;
    %load/vec4 v0000019837e00ab0_0;
    %xor;
    %store/vec4 v0000019837e00970_0, 0, 32;
    %jmp T_6.17;
T_6.5 ;
    %load/vec4 v0000019837dff570_0;
    %load/vec4 v0000019837e00ab0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0000019837e00970_0, 0, 32;
    %jmp T_6.17;
T_6.6 ;
    %load/vec4 v0000019837dff570_0;
    %load/vec4 v0000019837e00ab0_0;
    %sub;
    %store/vec4 v0000019837e00970_0, 0, 32;
    %jmp T_6.17;
T_6.7 ;
    %load/vec4 v0000019837dff570_0;
    %load/vec4 v0000019837e00ab0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.19, 8;
T_6.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.19, 8;
 ; End of false expr.
    %blend;
T_6.19;
    %store/vec4 v0000019837e00970_0, 0, 32;
    %jmp T_6.17;
T_6.8 ;
    %load/vec4 v0000019837dff570_0;
    %load/vec4 v0000019837e00ab0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.21, 8;
T_6.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.21, 8;
 ; End of false expr.
    %blend;
T_6.21;
    %store/vec4 v0000019837e00970_0, 0, 32;
    %jmp T_6.17;
T_6.9 ;
    %load/vec4 v0000019837dff570_0;
    %load/vec4 v0000019837e00ab0_0;
    %or;
    %store/vec4 v0000019837e00970_0, 0, 32;
    %jmp T_6.17;
T_6.10 ;
    %load/vec4 v0000019837e00ab0_0;
    %store/vec4 v0000019837e00970_0, 0, 32;
    %jmp T_6.17;
T_6.11 ;
    %load/vec4 v0000019837dff570_0;
    %store/vec4 v0000019837e00970_0, 0, 32;
    %jmp T_6.17;
T_6.12 ;
    %load/vec4 v0000019837dff570_0;
    %load/vec4 v0000019837e00ab0_0;
    %or;
    %inv;
    %store/vec4 v0000019837e00970_0, 0, 32;
    %jmp T_6.17;
T_6.13 ;
    %load/vec4 v0000019837dff570_0;
    %load/vec4 v0000019837e00ab0_0;
    %and;
    %inv;
    %store/vec4 v0000019837e00970_0, 0, 32;
    %jmp T_6.17;
T_6.14 ;
    %load/vec4 v0000019837dff570_0;
    %inv;
    %store/vec4 v0000019837e00970_0, 0, 32;
    %jmp T_6.17;
T_6.15 ;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0000019837e00970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019837e003d0_0, 0, 32;
T_6.22 ;
    %load/vec4 v0000019837e003d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.23, 5;
    %load/vec4 v0000019837dff570_0;
    %load/vec4 v0000019837e003d0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.24, 4;
    %load/vec4 v0000019837e003d0_0;
    %store/vec4 v0000019837e00970_0, 0, 32;
T_6.24 ;
    %load/vec4 v0000019837e003d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019837e003d0_0, 0, 32;
    %jmp T_6.22;
T_6.23 ;
    %jmp T_6.17;
T_6.17 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000019837acdb10;
T_7 ;
    %wait E_0000019837e0e1a0;
    %load/vec4 v0000019837dfef30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 56, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 57, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 58, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 59, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 60, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 64, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 65, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 66, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 67, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 68, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 69, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 70, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 71, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 72, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 73, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 74, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 75, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 76, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 77, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 78, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 79, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 80, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 81, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 82, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 83, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 84, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 85, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 86, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 87, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 88, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 89, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 90, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 91, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 92, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 93, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 94, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 95, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 96, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 97, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 98, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 99, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 100, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 101, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 102, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 103, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 104, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 105, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 106, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 107, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 108, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 109, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 110, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 111, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 112, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 113, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 114, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 115, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 116, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 117, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 118, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 119, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 120, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 121, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 122, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 123, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 124, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 125, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 126, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 127, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000019837e005b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000019837dfefd0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000019837e00150_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %load/vec4 v0000019837dfefd0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000019837e00150_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %load/vec4 v0000019837dfefd0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000019837e00150_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
    %load/vec4 v0000019837dfefd0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0000019837e00150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019837dffb10, 0, 4;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000019837acdb10;
T_8 ;
    %wait E_0000019837e0e360;
    %load/vec4 v0000019837dff610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000019837e00150_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000019837dffb10, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000019837dfee90_0, 4, 8;
    %load/vec4 v0000019837e00150_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000019837dffb10, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000019837dfee90_0, 4, 8;
    %load/vec4 v0000019837e00150_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000019837dffb10, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000019837dfee90_0, 4, 8;
    %ix/getv 4, v0000019837e00150_0;
    %load/vec4a v0000019837dffb10, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000019837dfee90_0, 4, 8;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019837dfee90_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000019837e2b410;
T_9 ;
    %wait E_0000019837e0d720;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019837e901b0_0, 0, 1;
    %load/vec4 v0000019837e911f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000019837e90f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019837e901b0_0, 0, 1;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0000019837e91970_0;
    %store/vec4 v0000019837e901b0_0, 0, 1;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0000019837e91970_0;
    %inv;
    %store/vec4 v0000019837e901b0_0, 0, 1;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0000019837e90570_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000019837e901b0_0, 0, 1;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0000019837e90570_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0000019837e901b0_0, 0, 1;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0000019837e90570_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000019837e901b0_0, 0, 1;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0000019837e90570_0;
    %parti/s 1, 0, 2;
    %inv;
    %store/vec4 v0000019837e901b0_0, 0, 1;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000019837e2b030;
T_10 ;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v0000019837e91c90_0;
    %inv;
    %store/vec4 v0000019837e91c90_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0000019837e2b030;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019837e91c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019837e906b0_0, 0, 1;
    %vpi_call 2 22 "$dumpfile", "riscv_sc_tb.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000019837e2b030 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019837e906b0_0, 0, 1;
    %delay 3000000, 0;
    %vpi_call 2 29 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    ".\tb_riscv_sc.v";
    ".\SingleCycleCPU.v";
    "./ALU.v";
    "./ALUCtrl.v";
    "./Adder.v";
    "./Control.v";
    "./DataMemory.v";
    "./ImmGen.v";
    "./InstructionMemory.v";
    "./Mux2to1.v";
    "./PC.v";
    "./Register.v";
    "./ShiftLeftOne.v";
