#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 10 20:38:55 2019
# Process ID: 11396
# Current directory: C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.runs/synth_1
# Command line: vivado.exe -log CPU9bits.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU9bits.tcl
# Log file: C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.runs/synth_1/CPU9bits.vds
# Journal file: C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU9bits.tcl -notrace
Command: synth_design -top CPU9bits -part xa7a12tcpg238-2I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a12t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a12t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5904 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 362.902 ; gain = 100.648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU9bits' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/CPU9bits.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'NORUnit' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/NOR.xpr/9-bit Logical Processing/9-bit Logical Processing.srcs/sources_1/new/NORUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'NORGate' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/NOR.xpr/9-bit Logical Processing/9-bit Logical Processing.srcs/sources_1/new/NORUnit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'NORGate' (1#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/NOR.xpr/9-bit Logical Processing/9-bit Logical Processing.srcs/sources_1/new/NORUnit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'NORUnit' (2#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/NOR.xpr/9-bit Logical Processing/9-bit Logical Processing.srcs/sources_1/new/NORUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'Adder' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/9-Bit Adder and Subtractor.v:37]
INFO: [Synth 8-6157] synthesizing module 'AdderModule' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/9-Bit Adder and Subtractor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'AdderModule' (3#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/9-Bit Adder and Subtractor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (4#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/9-Bit Adder and Subtractor.v:37]
INFO: [Synth 8-6157] synthesizing module 'RightShiftUnit' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RightShiftUnit.v:22]
INFO: [Synth 8-6155] done synthesizing module 'RightShiftUnit' (5#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RightShiftUnit.v:22]
WARNING: [Synth 8-689] width (9) of port connection 'B' does not match port width (3) of module 'RightShiftUnit' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/ALU.v:38]
INFO: [Synth 8-6157] synthesizing module 'LeftShiftUnit' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/LeftShiftUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LeftShiftUnit' (6#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/LeftShiftUnit.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'B' does not match port width (3) of module 'LeftShiftUnit' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/ALU.v:39]
INFO: [Synth 8-6157] synthesizing module 'Compare' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/Compare.v:23]
INFO: [Synth 8-6157] synthesizing module 'XorUnit' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/XorUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'XorUnit' (7#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/XorUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Compare' (8#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/Compare.v:23]
INFO: [Synth 8-6157] synthesizing module 'SetLowerThird' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/SetLowerThird.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SetLowerThird' (9#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/SetLowerThird.v:23]
INFO: [Synth 8-6157] synthesizing module 'SetMiddleThird' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/SetMiddleThird.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SetMiddleThird' (10#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/SetMiddleThird.v:23]
INFO: [Synth 8-6157] synthesizing module 'SetUpperThird' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/SetUpperThird.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SetUpperThird' (11#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/SetUpperThird.v:23]
INFO: [Synth 8-6157] synthesizing module 'MoveInstruction' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/MoveInstruction.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MoveInstruction' (12#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/MoveInstruction.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (13#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (14#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-6157] synthesizing module 'registerModule' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:54]
INFO: [Synth 8-6155] done synthesizing module 'registerModule' (15#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:54]
WARNING: [Synth 8-689] width (3) of port connection 'En' does not match port width (1) of module 'registerModule' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:35]
WARNING: [Synth 8-689] width (3) of port connection 'En' does not match port width (1) of module 'registerModule' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:36]
WARNING: [Synth 8-689] width (3) of port connection 'En' does not match port width (1) of module 'registerModule' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:37]
WARNING: [Synth 8-689] width (3) of port connection 'En' does not match port width (1) of module 'registerModule' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:38]
WARNING: [Synth 8-689] width (3) of port connection 'En' does not match port width (1) of module 'registerModule' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:39]
WARNING: [Synth 8-689] width (3) of port connection 'En' does not match port width (1) of module 'registerModule' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:40]
WARNING: [Synth 8-689] width (3) of port connection 'En' does not match port width (1) of module 'registerModule' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:43]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:46]
WARNING: [Synth 8-689] width (3) of port connection 'En' does not match port width (1) of module 'registerModule' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:46]
WARNING: [Synth 8-350] instance 'J' of module 'registerModule' requires 5 connections, but only 4 given [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:46]
INFO: [Synth 8-6157] synthesizing module 'RegisterMux' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterMux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegisterMux' (16#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterMux.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'r1' does not match port width (1) of module 'RegisterMux' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:49]
WARNING: [Synth 8-689] width (9) of port connection 'r2' does not match port width (1) of module 'RegisterMux' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:49]
WARNING: [Synth 8-689] width (9) of port connection 'r3' does not match port width (1) of module 'RegisterMux' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:49]
WARNING: [Synth 8-689] width (9) of port connection 'r4' does not match port width (1) of module 'RegisterMux' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:49]
WARNING: [Synth 8-689] width (9) of port connection 'r5' does not match port width (1) of module 'RegisterMux' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:49]
WARNING: [Synth 8-689] width (9) of port connection 'r6' does not match port width (1) of module 'RegisterMux' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:49]
WARNING: [Synth 8-689] width (9) of port connection 'r7' does not match port width (1) of module 'RegisterMux' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:49]
WARNING: [Synth 8-689] width (9) of port connection 'r8' does not match port width (1) of module 'RegisterMux' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:49]
WARNING: [Synth 8-689] width (9) of port connection 'r1' does not match port width (1) of module 'RegisterMux' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:50]
WARNING: [Synth 8-689] width (9) of port connection 'r2' does not match port width (1) of module 'RegisterMux' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:50]
WARNING: [Synth 8-689] width (9) of port connection 'r3' does not match port width (1) of module 'RegisterMux' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:50]
WARNING: [Synth 8-689] width (9) of port connection 'r4' does not match port width (1) of module 'RegisterMux' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:50]
WARNING: [Synth 8-689] width (9) of port connection 'r5' does not match port width (1) of module 'RegisterMux' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:50]
WARNING: [Synth 8-689] width (9) of port connection 'r6' does not match port width (1) of module 'RegisterMux' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:50]
WARNING: [Synth 8-689] width (9) of port connection 'r7' does not match port width (1) of module 'RegisterMux' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:50]
WARNING: [Synth 8-689] width (9) of port connection 'r8' does not match port width (1) of module 'RegisterMux' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:50]
WARNING: [Synth 8-3848] Net op_index0 in module/entity RegisterFile does not have driver. [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:49]
WARNING: [Synth 8-3848] Net r8_out in module/entity RegisterFile does not have driver. [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:32]
WARNING: [Synth 8-3848] Net op_index1 in module/entity RegisterFile does not have driver. [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:50]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (17#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/RegisterFile.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'write_en' does not match port width (1) of module 'RegisterFile' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/CPU9bits.v:56]
INFO: [Synth 8-6157] synthesizing module 'FetchUnit' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/FetchUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCRegister' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PCRegister' (18#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/PCRegister.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'inc' does not match port width (1) of module 'PCRegister' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/FetchUnit.v:31]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/FetchUnit.v:39]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (19#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/FetchUnit.v:39]
INFO: [Synth 8-6157] synthesizing module 'Add1' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/FetchUnit.v:50]
INFO: [Synth 8-6155] done synthesizing module 'Add1' (20#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/FetchUnit.v:50]
INFO: [Synth 8-6155] done synthesizing module 'FetchUnit' (21#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/imports/Documents/FetchUnit.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'instruction' does not match port width (9) of module 'FetchUnit' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/CPU9bits.v:57]
INFO: [Synth 8-6157] synthesizing module 'Memory' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/Memory.v:23]
WARNING: [Synth 8-567] referenced signal 'address' should be on the sensitivity list [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/Memory.v:33]
WARNING: [Synth 8-567] referenced signal 'writeEN' should be on the sensitivity list [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/Memory.v:33]
WARNING: [Synth 8-567] referenced signal 'writeData' should be on the sensitivity list [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/Memory.v:33]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (22#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/Memory.v:23]
WARNING: [Synth 8-3848] Net halt in module/entity CPU9bits does not have driver. [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/CPU9bits.v:26]
WARNING: [Synth 8-3848] Net opcode in module/entity CPU9bits does not have driver. [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/CPU9bits.v:30]
WARNING: [Synth 8-3848] Net ALUinput1 in module/entity CPU9bits does not have driver. [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/CPU9bits.v:31]
WARNING: [Synth 8-3848] Net ALUinput2 in module/entity CPU9bits does not have driver. [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/CPU9bits.v:32]
WARNING: [Synth 8-3848] Net immediateData in module/entity CPU9bits does not have driver. [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/CPU9bits.v:33]
WARNING: [Synth 8-3848] Net op_index0 in module/entity CPU9bits does not have driver. [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/CPU9bits.v:38]
WARNING: [Synth 8-3848] Net op_index1 in module/entity CPU9bits does not have driver. [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/CPU9bits.v:39]
WARNING: [Synth 8-3848] Net write_index in module/entity CPU9bits does not have driver. [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/CPU9bits.v:40]
WARNING: [Synth 8-3848] Net write_data in module/entity CPU9bits does not have driver. [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/CPU9bits.v:41]
WARNING: [Synth 8-3848] Net memReadEN in module/entity CPU9bits does not have driver. [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/CPU9bits.v:49]
WARNING: [Synth 8-3848] Net memWriteEN in module/entity CPU9bits does not have driver. [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/CPU9bits.v:50]
WARNING: [Synth 8-3848] Net memWriteData in module/entity CPU9bits does not have driver. [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/CPU9bits.v:52]
INFO: [Synth 8-6155] done synthesizing module 'CPU9bits' (23#1) [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sources_1/new/CPU9bits.v:23]
WARNING: [Synth 8-3331] design Memory has unconnected port writeData[8]
WARNING: [Synth 8-3331] design Memory has unconnected port writeData[7]
WARNING: [Synth 8-3331] design Memory has unconnected port writeData[6]
WARNING: [Synth 8-3331] design Memory has unconnected port writeData[5]
WARNING: [Synth 8-3331] design Memory has unconnected port writeData[4]
WARNING: [Synth 8-3331] design Memory has unconnected port writeData[3]
WARNING: [Synth 8-3331] design Memory has unconnected port writeData[2]
WARNING: [Synth 8-3331] design Memory has unconnected port writeData[1]
WARNING: [Synth 8-3331] design RegisterFile has unconnected port write_en
WARNING: [Synth 8-3331] design RegisterFile has unconnected port op_index[2]
WARNING: [Synth 8-3331] design RegisterFile has unconnected port op_index[1]
WARNING: [Synth 8-3331] design RegisterFile has unconnected port op_index[0]
WARNING: [Synth 8-3331] design RegisterFile has unconnected port write_index[2]
WARNING: [Synth 8-3331] design RegisterFile has unconnected port write_index[1]
WARNING: [Synth 8-3331] design MoveInstruction has unconnected port B[8]
WARNING: [Synth 8-3331] design MoveInstruction has unconnected port B[7]
WARNING: [Synth 8-3331] design MoveInstruction has unconnected port B[6]
WARNING: [Synth 8-3331] design MoveInstruction has unconnected port B[5]
WARNING: [Synth 8-3331] design MoveInstruction has unconnected port B[4]
WARNING: [Synth 8-3331] design MoveInstruction has unconnected port B[3]
WARNING: [Synth 8-3331] design MoveInstruction has unconnected port B[2]
WARNING: [Synth 8-3331] design MoveInstruction has unconnected port B[1]
WARNING: [Synth 8-3331] design MoveInstruction has unconnected port B[0]
WARNING: [Synth 8-3331] design SetUpperThird has unconnected port A[8]
WARNING: [Synth 8-3331] design SetUpperThird has unconnected port A[7]
WARNING: [Synth 8-3331] design SetUpperThird has unconnected port A[6]
WARNING: [Synth 8-3331] design SetMiddleThird has unconnected port A[5]
WARNING: [Synth 8-3331] design SetMiddleThird has unconnected port A[4]
WARNING: [Synth 8-3331] design SetMiddleThird has unconnected port A[3]
WARNING: [Synth 8-3331] design SetLowerThird has unconnected port A[2]
WARNING: [Synth 8-3331] design SetLowerThird has unconnected port A[1]
WARNING: [Synth 8-3331] design SetLowerThird has unconnected port A[0]
WARNING: [Synth 8-3331] design CPU9bits has unconnected port halt
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.691 ; gain = 156.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 418.691 ; gain = 156.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a12tcpg238-2I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 418.691 ; gain = 156.438
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a12tcpg238-2I
WARNING: [Synth 8-327] inferring latch for variable 'readData_reg' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/Memory.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'MemoryLocation_reg' [C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.srcs/sim_1/new/Memory.v:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 418.691 ; gain = 156.438
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'regFile/X' (registerModule) to 'regFile/Y'
INFO: [Synth 8-223] decloning instance 'regFile/X' (registerModule) to 'regFile/M'
INFO: [Synth 8-223] decloning instance 'regFile/X' (registerModule) to 'regFile/A'
INFO: [Synth 8-223] decloning instance 'regFile/X' (registerModule) to 'regFile/B'
INFO: [Synth 8-223] decloning instance 'regFile/X' (registerModule) to 'regFile/C'
INFO: [Synth 8-223] decloning instance 'regFile/m1' (RegisterMux) to 'regFile/m2'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	                9 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AdderModule 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module XorUnit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module registerModule 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module PCRegister 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
Module Add1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
Module Memory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Memory has unconnected port writeData[8]
WARNING: [Synth 8-3331] design Memory has unconnected port writeData[7]
WARNING: [Synth 8-3331] design Memory has unconnected port writeData[6]
WARNING: [Synth 8-3331] design Memory has unconnected port writeData[5]
WARNING: [Synth 8-3331] design Memory has unconnected port writeData[4]
WARNING: [Synth 8-3331] design Memory has unconnected port writeData[3]
WARNING: [Synth 8-3331] design Memory has unconnected port writeData[2]
WARNING: [Synth 8-3331] design Memory has unconnected port writeData[1]
WARNING: [Synth 8-3331] design CPU9bits has unconnected port halt
WARNING: [Synth 8-3331] design CPU9bits has unconnected port reset
WARNING: [Synth 8-3332] Sequential element (memory/readData_reg[0]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[511]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[510]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[509]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[508]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[507]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[506]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[505]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[504]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[503]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[502]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[501]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[500]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[499]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[498]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[497]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[496]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[495]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[494]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[493]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[492]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[491]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[490]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[489]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[488]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[487]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[486]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[485]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[484]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[483]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[482]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[481]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[480]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[479]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[478]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[477]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[476]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[475]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[474]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[473]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[472]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[471]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[470]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[469]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[468]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[467]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[466]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[465]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[464]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[463]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[462]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[461]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[460]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[459]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[458]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[457]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[456]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[455]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[454]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[453]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[452]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[451]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[450]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[449]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[448]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[447]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[446]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[445]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[444]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[443]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[442]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[441]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[440]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[439]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[438]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[437]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[436]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[435]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[434]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[433]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[432]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[431]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[430]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[429]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[428]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[427]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[426]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[425]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[424]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[423]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[422]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[421]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[420]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[419]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[418]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[417]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[416]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[415]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[414]) is unused and will be removed from module CPU9bits.
WARNING: [Synth 8-3332] Sequential element (memory/MemoryLocation_reg[413]) is unused and will be removed from module CPU9bits.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 543.090 ; gain = 280.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 543.090 ; gain = 280.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 543.090 ; gain = 280.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4649] Removing BlackBox instance \fetch/Fetch  of module Fetch having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 543.090 ; gain = 280.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 543.090 ; gain = 280.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 543.090 ; gain = 280.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 543.090 ; gain = 280.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 543.090 ; gain = 280.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 543.090 ; gain = 280.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 543.090 ; gain = 280.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 607 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 543.090 ; gain = 280.836
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 543.090 ; gain = 280.836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 640.813 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 194 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 640.813 ; gain = 387.105
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 640.813 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Zain/Documents/GitHub/Vivado-9-Bit-Processor/CA/CA.runs/synth_1/CPU9bits.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU9bits_utilization_synth.rpt -pb CPU9bits_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 10 20:39:10 2019...
