{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 15:40:53 2023 " "Info: Processing started: Mon Dec 18 15:40:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "OSC_50 " "Info: Assuming node \"OSC_50\" is an undefined clock" {  } { { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 32 -192 -24 48 "OSC_50" "" } { 608 952 1240 624 "OSC_50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "f_div:inst1\|clkout " "Info: Detected ripple clock \"f_div:inst1\|clkout\" as buffer" {  } { { "f_div.vhd" "" { Text "L:/Documentos/Github/Restored/f_div.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "f_div:inst1\|clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|clk_div_two:inst9\|clk_int " "Info: Detected ripple clock \"i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|clk_div_two:inst9\|clk_int\" as buffer" {  } { { "clk_div_two.vhd" "" { Text "L:/Documentos/Github/Restored/clk_div_two.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|clk_div_two:inst9\|clk_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "OSC_50 register kb_xy_module:inst8\|x_int\[1\] register i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|square:inst8\|c_y\[2\] 146.84 MHz 6.81 ns Internal " "Info: Clock \"OSC_50\" has Internal fmax of 146.84 MHz between source register \"kb_xy_module:inst8\|x_int\[1\]\" and destination register \"i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|square:inst8\|c_y\[2\]\" (period= 6.81 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.965 ns + Longest register register " "Info: + Longest register to register delay is 4.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns kb_xy_module:inst8\|x_int\[1\] 1 REG LCFF_X30_Y22_N17 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y22_N17; Fanout = 10; REG Node = 'kb_xy_module:inst8\|x_int\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kb_xy_module:inst8|x_int[1] } "NODE_NAME" } } { "kb_xy_module.vhd" "" { Text "L:/Documentos/Github/Restored/kb_xy_module.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.275 ns) 0.822 ns kb_xy_module:inst8\|Add4~1 2 COMB LCCOMB_X29_Y22_N20 1 " "Info: 2: + IC(0.547 ns) + CELL(0.275 ns) = 0.822 ns; Loc. = LCCOMB_X29_Y22_N20; Fanout = 1; COMB Node = 'kb_xy_module:inst8\|Add4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { kb_xy_module:inst8|x_int[1] kb_xy_module:inst8|Add4~1 } "NODE_NAME" } } { "kb_xy_module.vhd" "" { Text "L:/Documentos/Github/Restored/kb_xy_module.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.414 ns) 1.502 ns kb_xy_module:inst8\|Add6~1 3 COMB LCCOMB_X29_Y22_N2 2 " "Info: 3: + IC(0.266 ns) + CELL(0.414 ns) = 1.502 ns; Loc. = LCCOMB_X29_Y22_N2; Fanout = 2; COMB Node = 'kb_xy_module:inst8\|Add6~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { kb_xy_module:inst8|Add4~1 kb_xy_module:inst8|Add6~1 } "NODE_NAME" } } { "kb_xy_module.vhd" "" { Text "L:/Documentos/Github/Restored/kb_xy_module.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.573 ns kb_xy_module:inst8\|Add6~3 4 COMB LCCOMB_X29_Y22_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.573 ns; Loc. = LCCOMB_X29_Y22_N4; Fanout = 2; COMB Node = 'kb_xy_module:inst8\|Add6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { kb_xy_module:inst8|Add6~1 kb_xy_module:inst8|Add6~3 } "NODE_NAME" } } { "kb_xy_module.vhd" "" { Text "L:/Documentos/Github/Restored/kb_xy_module.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.644 ns kb_xy_module:inst8\|Add6~5 5 COMB LCCOMB_X29_Y22_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.644 ns; Loc. = LCCOMB_X29_Y22_N6; Fanout = 2; COMB Node = 'kb_xy_module:inst8\|Add6~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { kb_xy_module:inst8|Add6~3 kb_xy_module:inst8|Add6~5 } "NODE_NAME" } } { "kb_xy_module.vhd" "" { Text "L:/Documentos/Github/Restored/kb_xy_module.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.715 ns kb_xy_module:inst8\|Add6~7 6 COMB LCCOMB_X29_Y22_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.715 ns; Loc. = LCCOMB_X29_Y22_N8; Fanout = 2; COMB Node = 'kb_xy_module:inst8\|Add6~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { kb_xy_module:inst8|Add6~5 kb_xy_module:inst8|Add6~7 } "NODE_NAME" } } { "kb_xy_module.vhd" "" { Text "L:/Documentos/Github/Restored/kb_xy_module.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.125 ns kb_xy_module:inst8\|Add6~8 7 COMB LCCOMB_X29_Y22_N10 3 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 2.125 ns; Loc. = LCCOMB_X29_Y22_N10; Fanout = 3; COMB Node = 'kb_xy_module:inst8\|Add6~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { kb_xy_module:inst8|Add6~7 kb_xy_module:inst8|Add6~8 } "NODE_NAME" } } { "kb_xy_module.vhd" "" { Text "L:/Documentos/Github/Restored/kb_xy_module.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 2.531 ns i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|square:inst8\|process_0~6 8 COMB LCCOMB_X29_Y22_N18 1 " "Info: 8: + IC(0.256 ns) + CELL(0.150 ns) = 2.531 ns; Loc. = LCCOMB_X29_Y22_N18; Fanout = 1; COMB Node = 'i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|square:inst8\|process_0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { kb_xy_module:inst8|Add6~8 i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|process_0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 3.200 ns i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|square:inst8\|process_0~7 9 COMB LCCOMB_X29_Y22_N28 3 " "Info: 9: + IC(0.249 ns) + CELL(0.420 ns) = 3.200 ns; Loc. = LCCOMB_X29_Y22_N28; Fanout = 3; COMB Node = 'i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|square:inst8\|process_0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|process_0~6 i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 3.604 ns i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|square:inst8\|c_x\[7\]~0 10 COMB LCCOMB_X29_Y22_N22 13 " "Info: 10: + IC(0.254 ns) + CELL(0.150 ns) = 3.604 ns; Loc. = LCCOMB_X29_Y22_N22; Fanout = 13; COMB Node = 'i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|square:inst8\|c_x\[7\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|process_0~7 i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[7]~0 } "NODE_NAME" } } { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.660 ns) 4.965 ns i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|square:inst8\|c_y\[2\] 11 REG LCFF_X30_Y23_N7 2 " "Info: 11: + IC(0.701 ns) + CELL(0.660 ns) = 4.965 ns; Loc. = LCFF_X30_Y23_N7; Fanout = 2; REG Node = 'i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|square:inst8\|c_y\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.361 ns" { i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[7]~0 i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[2] } "NODE_NAME" } } { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.692 ns ( 54.22 % ) " "Info: Total cell delay = 2.692 ns ( 54.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.273 ns ( 45.78 % ) " "Info: Total interconnect delay = 2.273 ns ( 45.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.965 ns" { kb_xy_module:inst8|x_int[1] kb_xy_module:inst8|Add4~1 kb_xy_module:inst8|Add6~1 kb_xy_module:inst8|Add6~3 kb_xy_module:inst8|Add6~5 kb_xy_module:inst8|Add6~7 kb_xy_module:inst8|Add6~8 i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|process_0~6 i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|process_0~7 i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[7]~0 i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.965 ns" { kb_xy_module:inst8|x_int[1] {} kb_xy_module:inst8|Add4~1 {} kb_xy_module:inst8|Add6~1 {} kb_xy_module:inst8|Add6~3 {} kb_xy_module:inst8|Add6~5 {} kb_xy_module:inst8|Add6~7 {} kb_xy_module:inst8|Add6~8 {} i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|process_0~6 {} i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|process_0~7 {} i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[7]~0 {} i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[2] {} } { 0.000ns 0.547ns 0.266ns 0.000ns 0.000ns 0.000ns 0.000ns 0.256ns 0.249ns 0.254ns 0.701ns } { 0.000ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.420ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.631 ns - Smallest " "Info: - Smallest clock skew is -1.631 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 2.687 ns + Shortest register " "Info: + Shortest clock path from clock \"OSC_50\" to destination register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 32 -192 -24 48 "OSC_50" "" } { 608 952 1240 624 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns OSC_50~clkctrl 2 COMB CLKCTRL_G2 653 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 653; COMB Node = 'OSC_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { OSC_50 OSC_50~clkctrl } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 32 -192 -24 48 "OSC_50" "" } { 608 952 1240 624 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|square:inst8\|c_y\[2\] 3 REG LCFF_X30_Y23_N7 2 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X30_Y23_N7; Fanout = 2; REG Node = 'i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|square:inst8\|c_y\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { OSC_50~clkctrl i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[2] } "NODE_NAME" } } { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { OSC_50 OSC_50~clkctrl i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[2] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 source 4.318 ns - Longest register " "Info: - Longest clock path from clock \"OSC_50\" to source register is 4.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 32 -192 -24 48 "OSC_50" "" } { 608 952 1240 624 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns f_div:inst1\|clkout 2 REG LCFF_X1_Y18_N29 1 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 1; REG Node = 'f_div:inst1\|clkout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { OSC_50 f_div:inst1|clkout } "NODE_NAME" } } { "f_div.vhd" "" { Text "L:/Documentos/Github/Restored/f_div.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G0 149 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 149; COMB Node = 'clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "L:/Documentos/Github/Restored/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 4.318 ns kb_xy_module:inst8\|x_int\[1\] 4 REG LCFF_X30_Y22_N17 10 " "Info: 4: + IC(1.038 ns) + CELL(0.537 ns) = 4.318 ns; Loc. = LCFF_X30_Y22_N17; Fanout = 10; REG Node = 'kb_xy_module:inst8\|x_int\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk kb_xy_module:inst8|x_int[1] } "NODE_NAME" } } { "kb_xy_module.vhd" "" { Text "L:/Documentos/Github/Restored/kb_xy_module.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 53.80 % ) " "Info: Total cell delay = 2.323 ns ( 53.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.995 ns ( 46.20 % ) " "Info: Total interconnect delay = 1.995 ns ( 46.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.318 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk kb_xy_module:inst8|x_int[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.318 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} kb_xy_module:inst8|x_int[1] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.038ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { OSC_50 OSC_50~clkctrl i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[2] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.318 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk kb_xy_module:inst8|x_int[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.318 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} kb_xy_module:inst8|x_int[1] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.038ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "kb_xy_module.vhd" "" { Text "L:/Documentos/Github/Restored/kb_xy_module.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "square.vhd" "" { Text "L:/Documentos/Github/Restored/square.vhd" 118 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.965 ns" { kb_xy_module:inst8|x_int[1] kb_xy_module:inst8|Add4~1 kb_xy_module:inst8|Add6~1 kb_xy_module:inst8|Add6~3 kb_xy_module:inst8|Add6~5 kb_xy_module:inst8|Add6~7 kb_xy_module:inst8|Add6~8 i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|process_0~6 i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|process_0~7 i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[7]~0 i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.965 ns" { kb_xy_module:inst8|x_int[1] {} kb_xy_module:inst8|Add4~1 {} kb_xy_module:inst8|Add6~1 {} kb_xy_module:inst8|Add6~3 {} kb_xy_module:inst8|Add6~5 {} kb_xy_module:inst8|Add6~7 {} kb_xy_module:inst8|Add6~8 {} i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|process_0~6 {} i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|process_0~7 {} i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_x[7]~0 {} i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[2] {} } { 0.000ns 0.547ns 0.266ns 0.000ns 0.000ns 0.000ns 0.000ns 0.256ns 0.249ns 0.254ns 0.701ns } { 0.000ns 0.275ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.420ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { OSC_50 OSC_50~clkctrl i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|square:inst8|c_y[2] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.318 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk kb_xy_module:inst8|x_int[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.318 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} kb_xy_module:inst8|x_int[1] {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.038ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|wr_memory:inst1\|address_t\[5\] KEY\[0\] OSC_50 6.815 ns register " "Info: tsu for register \"i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|wr_memory:inst1\|address_t\[5\]\" (data pin = \"KEY\[0\]\", clock pin = \"OSC_50\") is 6.815 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.537 ns + Longest pin register " "Info: + Longest pin to register delay is 9.537 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 373 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 373; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 312 1288 1456 328 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.584 ns) + CELL(0.150 ns) 7.596 ns i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|wr_memory:inst1\|address_t\[14\]~19 2 COMB LCCOMB_X30_Y20_N30 8 " "Info: 2: + IC(6.584 ns) + CELL(0.150 ns) = 7.596 ns; Loc. = LCCOMB_X30_Y20_N30; Fanout = 8; COMB Node = 'i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|wr_memory:inst1\|address_t\[14\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.734 ns" { KEY[0] i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[14]~19 } "NODE_NAME" } } { "wr_memory.vhd" "" { Text "L:/Documentos/Github/Restored/wr_memory.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.150 ns) 8.144 ns i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|wr_memory:inst1\|address_t\[0\]~22 3 COMB LCCOMB_X29_Y20_N24 8 " "Info: 3: + IC(0.398 ns) + CELL(0.150 ns) = 8.144 ns; Loc. = LCCOMB_X29_Y20_N24; Fanout = 8; COMB Node = 'i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|wr_memory:inst1\|address_t\[0\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[14]~19 i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0]~22 } "NODE_NAME" } } { "wr_memory.vhd" "" { Text "L:/Documentos/Github/Restored/wr_memory.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.660 ns) 9.537 ns i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|wr_memory:inst1\|address_t\[5\] 4 REG LCFF_X28_Y23_N9 26 " "Info: 4: + IC(0.733 ns) + CELL(0.660 ns) = 9.537 ns; Loc. = LCFF_X28_Y23_N9; Fanout = 26; REG Node = 'i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|wr_memory:inst1\|address_t\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0]~22 i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[5] } "NODE_NAME" } } { "wr_memory.vhd" "" { Text "L:/Documentos/Github/Restored/wr_memory.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.822 ns ( 19.10 % ) " "Info: Total cell delay = 1.822 ns ( 19.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.715 ns ( 80.90 % ) " "Info: Total interconnect delay = 7.715 ns ( 80.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.537 ns" { KEY[0] i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[14]~19 i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0]~22 i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.537 ns" { KEY[0] {} KEY[0]~combout {} i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[14]~19 {} i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0]~22 {} i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[5] {} } { 0.000ns 0.000ns 6.584ns 0.398ns 0.733ns } { 0.000ns 0.862ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "wr_memory.vhd" "" { Text "L:/Documentos/Github/Restored/wr_memory.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 2.686 ns - Shortest register " "Info: - Shortest clock path from clock \"OSC_50\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 32 -192 -24 48 "OSC_50" "" } { 608 952 1240 624 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns OSC_50~clkctrl 2 COMB CLKCTRL_G2 653 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 653; COMB Node = 'OSC_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { OSC_50 OSC_50~clkctrl } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 32 -192 -24 48 "OSC_50" "" } { 608 952 1240 624 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|wr_memory:inst1\|address_t\[5\] 3 REG LCFF_X28_Y23_N9 26 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X28_Y23_N9; Fanout = 26; REG Node = 'i_o_manager_vga:inst13\|VGA_visualisation:b2v_inst1\|wr_memory:inst1\|address_t\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { OSC_50~clkctrl i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[5] } "NODE_NAME" } } { "wr_memory.vhd" "" { Text "L:/Documentos/Github/Restored/wr_memory.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { OSC_50 OSC_50~clkctrl i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[5] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.537 ns" { KEY[0] i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[14]~19 i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0]~22 i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.537 ns" { KEY[0] {} KEY[0]~combout {} i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[14]~19 {} i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[0]~22 {} i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[5] {} } { 0.000ns 0.000ns 6.584ns 0.398ns 0.733ns } { 0.000ns 0.862ns 0.150ns 0.150ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { OSC_50 OSC_50~clkctrl i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} i_o_manager_vga:inst13|VGA_visualisation:b2v_inst1|wr_memory:inst1|address_t[5] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "OSC_50 ROW\[0\] keypad:inst2\|current_state.check1 11.107 ns register " "Info: tco from clock \"OSC_50\" to destination pin \"ROW\[0\]\" through register \"keypad:inst2\|current_state.check1\" is 11.107 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 source 4.292 ns + Longest register " "Info: + Longest clock path from clock \"OSC_50\" to source register is 4.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 32 -192 -24 48 "OSC_50" "" } { 608 952 1240 624 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns f_div:inst1\|clkout 2 REG LCFF_X1_Y18_N29 1 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 1; REG Node = 'f_div:inst1\|clkout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { OSC_50 f_div:inst1|clkout } "NODE_NAME" } } { "f_div.vhd" "" { Text "L:/Documentos/Github/Restored/f_div.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G0 149 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 149; COMB Node = 'clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "L:/Documentos/Github/Restored/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 4.292 ns keypad:inst2\|current_state.check1 4 REG LCFF_X36_Y22_N13 6 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 4.292 ns; Loc. = LCFF_X36_Y22_N13; Fanout = 6; REG Node = 'keypad:inst2\|current_state.check1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|current_state.check1 } "NODE_NAME" } } { "keypad.vhd" "" { Text "L:/Documentos/Github/Restored/keypad.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.12 % ) " "Info: Total cell delay = 2.323 ns ( 54.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.969 ns ( 45.88 % ) " "Info: Total interconnect delay = 1.969 ns ( 45.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.292 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|current_state.check1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.292 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|current_state.check1 {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "keypad.vhd" "" { Text "L:/Documentos/Github/Restored/keypad.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.565 ns + Longest register pin " "Info: + Longest register to pin delay is 6.565 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keypad:inst2\|current_state.check1 1 REG LCFF_X36_Y22_N13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y22_N13; Fanout = 6; REG Node = 'keypad:inst2\|current_state.check1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keypad:inst2|current_state.check1 } "NODE_NAME" } } { "keypad.vhd" "" { Text "L:/Documentos/Github/Restored/keypad.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.275 ns) 1.042 ns keypad:inst2\|WideOr3 2 COMB LCCOMB_X33_Y22_N22 1 " "Info: 2: + IC(0.767 ns) + CELL(0.275 ns) = 1.042 ns; Loc. = LCCOMB_X33_Y22_N22; Fanout = 1; COMB Node = 'keypad:inst2\|WideOr3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { keypad:inst2|current_state.check1 keypad:inst2|WideOr3 } "NODE_NAME" } } { "keypad.vhd" "" { Text "L:/Documentos/Github/Restored/keypad.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.881 ns) + CELL(2.642 ns) 6.565 ns ROW\[0\] 3 PIN PIN_N18 0 " "Info: 3: + IC(2.881 ns) + CELL(2.642 ns) = 6.565 ns; Loc. = PIN_N18; Fanout = 0; PIN Node = 'ROW\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.523 ns" { keypad:inst2|WideOr3 ROW[0] } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 920 32 208 936 "ROW\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.917 ns ( 44.43 % ) " "Info: Total cell delay = 2.917 ns ( 44.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.648 ns ( 55.57 % ) " "Info: Total interconnect delay = 3.648 ns ( 55.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.565 ns" { keypad:inst2|current_state.check1 keypad:inst2|WideOr3 ROW[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.565 ns" { keypad:inst2|current_state.check1 {} keypad:inst2|WideOr3 {} ROW[0] {} } { 0.000ns 0.767ns 2.881ns } { 0.000ns 0.275ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.292 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk keypad:inst2|current_state.check1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.292 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} keypad:inst2|current_state.check1 {} } { 0.000ns 0.000ns 0.331ns 0.626ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.565 ns" { keypad:inst2|current_state.check1 keypad:inst2|WideOr3 ROW[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.565 ns" { keypad:inst2|current_state.check1 {} keypad:inst2|WideOr3 {} ROW[0] {} } { 0.000ns 0.767ns 2.881ns } { 0.000ns 0.275ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "register_bank2:GUESS_CODE\|state.st_Get_Key pin_name OSC_50 2.182 ns register " "Info: th for register \"register_bank2:GUESS_CODE\|state.st_Get_Key\" (data pin = \"pin_name\", clock pin = \"OSC_50\") is 2.182 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 4.273 ns + Longest register " "Info: + Longest clock path from clock \"OSC_50\" to destination register is 4.273 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 32 -192 -24 48 "OSC_50" "" } { 608 952 1240 624 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns f_div:inst1\|clkout 2 REG LCFF_X1_Y18_N29 1 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N29; Fanout = 1; REG Node = 'f_div:inst1\|clkout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { OSC_50 f_div:inst1|clkout } "NODE_NAME" } } { "f_div.vhd" "" { Text "L:/Documentos/Github/Restored/f_div.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.000 ns) 2.743 ns clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G0 149 " "Info: 3: + IC(0.626 ns) + CELL(0.000 ns) = 2.743 ns; Loc. = CLKCTRL_G0; Fanout = 149; COMB Node = 'clk_video:inst10\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.626 ns" { f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "L:/Documentos/Github/Restored/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.537 ns) 4.273 ns register_bank2:GUESS_CODE\|state.st_Get_Key 4 REG LCFF_X34_Y25_N7 2 " "Info: 4: + IC(0.993 ns) + CELL(0.537 ns) = 4.273 ns; Loc. = LCFF_X34_Y25_N7; Fanout = 2; REG Node = 'register_bank2:GUESS_CODE\|state.st_Get_Key'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.530 ns" { clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk register_bank2:GUESS_CODE|state.st_Get_Key } "NODE_NAME" } } { "RegisterBank.vhd" "" { Text "L:/Documentos/Github/Restored/RegisterBank.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.36 % ) " "Info: Total cell delay = 2.323 ns ( 54.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.950 ns ( 45.64 % ) " "Info: Total interconnect delay = 1.950 ns ( 45.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.273 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk register_bank2:GUESS_CODE|state.st_Get_Key } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.273 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} register_bank2:GUESS_CODE|state.st_Get_Key {} } { 0.000ns 0.000ns 0.331ns 0.626ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "RegisterBank.vhd" "" { Text "L:/Documentos/Github/Restored/RegisterBank.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.357 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns pin_name 1 PIN PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'pin_name'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name } "NODE_NAME" } } { "P1_BOARD_vga.bdf" "" { Schematic "L:/Documentos/Github/Restored/P1_BOARD_vga.bdf" { { 304 32 200 320 "pin_name" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.275 ns) 2.273 ns register_bank2:GUESS_CODE\|Selector15~0 2 COMB LCCOMB_X34_Y25_N6 1 " "Info: 2: + IC(1.019 ns) + CELL(0.275 ns) = 2.273 ns; Loc. = LCCOMB_X34_Y25_N6; Fanout = 1; COMB Node = 'register_bank2:GUESS_CODE\|Selector15~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { pin_name register_bank2:GUESS_CODE|Selector15~0 } "NODE_NAME" } } { "RegisterBank.vhd" "" { Text "L:/Documentos/Github/Restored/RegisterBank.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.357 ns register_bank2:GUESS_CODE\|state.st_Get_Key 3 REG LCFF_X34_Y25_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.357 ns; Loc. = LCFF_X34_Y25_N7; Fanout = 2; REG Node = 'register_bank2:GUESS_CODE\|state.st_Get_Key'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { register_bank2:GUESS_CODE|Selector15~0 register_bank2:GUESS_CODE|state.st_Get_Key } "NODE_NAME" } } { "RegisterBank.vhd" "" { Text "L:/Documentos/Github/Restored/RegisterBank.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.338 ns ( 56.77 % ) " "Info: Total cell delay = 1.338 ns ( 56.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 43.23 % ) " "Info: Total interconnect delay = 1.019 ns ( 43.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { pin_name register_bank2:GUESS_CODE|Selector15~0 register_bank2:GUESS_CODE|state.st_Get_Key } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { pin_name {} pin_name~combout {} register_bank2:GUESS_CODE|Selector15~0 {} register_bank2:GUESS_CODE|state.st_Get_Key {} } { 0.000ns 0.000ns 1.019ns 0.000ns } { 0.000ns 0.979ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.273 ns" { OSC_50 f_div:inst1|clkout clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk register_bank2:GUESS_CODE|state.st_Get_Key } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.273 ns" { OSC_50 {} OSC_50~combout {} f_div:inst1|clkout {} clk_video:inst10|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} register_bank2:GUESS_CODE|state.st_Get_Key {} } { 0.000ns 0.000ns 0.331ns 0.626ns 0.993ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { pin_name register_bank2:GUESS_CODE|Selector15~0 register_bank2:GUESS_CODE|state.st_Get_Key } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.357 ns" { pin_name {} pin_name~combout {} register_bank2:GUESS_CODE|Selector15~0 {} register_bank2:GUESS_CODE|state.st_Get_Key {} } { 0.000ns 0.000ns 1.019ns 0.000ns } { 0.000ns 0.979ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 18 15:40:54 2023 " "Info: Processing ended: Mon Dec 18 15:40:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
