<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Old src/hotspot/cpu/sparc/vm_version_sparc.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
  <body>
    <pre>
  1 /*
  2  * Copyright (c) 1997, 2019, Oracle and/or its affiliates. All rights reserved.
  3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
  4  *
  5  * This code is free software; you can redistribute it and/or modify it
  6  * under the terms of the GNU General Public License version 2 only, as
  7  * published by the Free Software Foundation.
  8  *
  9  * This code is distributed in the hope that it will be useful, but WITHOUT
 10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
 12  * version 2 for more details (a copy is included in the LICENSE file that
 13  * accompanied this code).
 14  *
 15  * You should have received a copy of the GNU General Public License version
 16  * 2 along with this work; if not, write to the Free Software Foundation,
 17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
 18  *
 19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
 20  * or visit www.oracle.com if you need additional information or have any
 21  * questions.
 22  *
 23  */
 24 
 25 #include &quot;precompiled.hpp&quot;
 26 #include &quot;jvm.h&quot;
 27 #include &quot;asm/macroAssembler.inline.hpp&quot;
 28 #include &quot;logging/log.hpp&quot;
 29 #include &quot;logging/logStream.hpp&quot;
 30 #include &quot;memory/resourceArea.hpp&quot;
 31 #include &quot;oops/compressedOops.hpp&quot;
 32 #include &quot;runtime/java.hpp&quot;
 33 #include &quot;runtime/os.hpp&quot;
 34 #include &quot;runtime/stubCodeGenerator.hpp&quot;
 35 #include &quot;runtime/vm_version.hpp&quot;
 36 
 37 #include &lt;sys/mman.h&gt;
 38 
 39 uint VM_Version::_L2_data_cache_line_size = 0;
 40 
 41 void VM_Version::initialize() {
 42   assert(_features != 0, &quot;System pre-initialization is not complete.&quot;);
 43   guarantee(VM_Version::has_v9(), &quot;only SPARC v9 is supported&quot;);
 44 
 45   PrefetchCopyIntervalInBytes = prefetch_copy_interval_in_bytes();
 46   PrefetchScanIntervalInBytes = prefetch_scan_interval_in_bytes();
 47   PrefetchFieldsAhead         = prefetch_fields_ahead();
 48 
 49   // Allocation prefetch settings
 50 
 51   AllocatePrefetchDistance = allocate_prefetch_distance();
 52   AllocatePrefetchStyle    = allocate_prefetch_style();
 53 
 54   intx cache_line_size = prefetch_data_size();
 55 
 56   if (FLAG_IS_DEFAULT(AllocatePrefetchStepSize)) {
 57     AllocatePrefetchStepSize = MAX2(AllocatePrefetchStepSize, cache_line_size);
 58   }
 59 
 60   if (AllocatePrefetchInstr == 1) {
 61     if (!has_blk_init()) {
 62       warning(&quot;BIS instructions required for AllocatePrefetchInstr 1 unavailable&quot;);
 63       FLAG_SET_DEFAULT(AllocatePrefetchInstr, 0);
 64     }
 65     if (cache_line_size &lt;= 0) {
 66       warning(&quot;Cache-line size must be known for AllocatePrefetchInstr 1 to work&quot;);
 67       FLAG_SET_DEFAULT(AllocatePrefetchInstr, 0);
 68     }
 69   }
 70 
 71   UseSSE = false;                   // Only used on x86 and x64.
 72 
 73   _supports_cx8 = true;             // All SPARC V9 implementations.
 74   _supports_atomic_getset4 = true;  // Using the &#39;swap&#39; instruction.
 75 
 76   if (has_fast_ind_br() &amp;&amp; FLAG_IS_DEFAULT(UseInlineCaches)) {
 77     // Indirect and direct branches are cost equivalent.
 78     FLAG_SET_DEFAULT(UseInlineCaches, false);
 79   }
 80   // Align loops on the proper instruction boundary to fill the instruction
 81   // fetch buffer.
 82   if (FLAG_IS_DEFAULT(OptoLoopAlignment)) {
 83     FLAG_SET_DEFAULT(OptoLoopAlignment, VM_Version::insn_fetch_alignment);
 84   }
 85 
 86   // 32-bit oops don&#39;t make sense for the 64-bit VM on SPARC since the 32-bit
 87   // VM has the same registers and smaller objects.
 88   CompressedOops::set_shift(LogMinObjAlignmentInBytes);
 89   CompressedKlassPointers::set_shift(LogKlassAlignmentInBytes);
 90 
 91 #ifdef COMPILER2
 92   if (has_fast_ind_br() &amp;&amp; FLAG_IS_DEFAULT(UseJumpTables)) {
 93     // Indirect and direct branches are cost equivalent.
 94     FLAG_SET_DEFAULT(UseJumpTables, true);
 95   }
 96   // Entry and loop tops are aligned to fill the instruction fetch buffer.
 97   if (FLAG_IS_DEFAULT(InteriorEntryAlignment)) {
 98     FLAG_SET_DEFAULT(InteriorEntryAlignment, VM_Version::insn_fetch_alignment);
 99   }
100   if (UseTLAB &amp;&amp; cache_line_size &gt; 0 &amp;&amp;
101       FLAG_IS_DEFAULT(AllocatePrefetchInstr)) {
102     if (has_fast_bis()) {
103       // Use BIS instruction for TLAB allocation prefetch.
104       FLAG_SET_DEFAULT(AllocatePrefetchInstr, 1);
105     }
106     else if (has_sparc5()) {
107       // Use prefetch instruction to avoid partial RAW issue on Core C4 processors,
108       // also use prefetch style 3.
109       FLAG_SET_DEFAULT(AllocatePrefetchInstr, 0);
110       if (FLAG_IS_DEFAULT(AllocatePrefetchStyle)) {
111         FLAG_SET_DEFAULT(AllocatePrefetchStyle, 3);
112       }
113     }
114   }
115   if (AllocatePrefetchInstr == 1) {
116     // Use allocation prefetch style 3 because BIS instructions require
117     // aligned memory addresses.
118     FLAG_SET_DEFAULT(AllocatePrefetchStyle, 3);
119   }
120   if (FLAG_IS_DEFAULT(AllocatePrefetchDistance)) {
121     if (AllocatePrefetchInstr == 0) {
122       // Use different prefetch distance without BIS
123       FLAG_SET_DEFAULT(AllocatePrefetchDistance, 256);
124     } else {
125       // Use smaller prefetch distance with BIS
126       FLAG_SET_DEFAULT(AllocatePrefetchDistance, 64);
127     }
128   }
129 
130   // We increase the number of prefetched cache lines, to use just a bit more
131   // aggressive approach, when the L2-cache line size is small (32 bytes), or
132   // when running on newer processor implementations, such as the Core C4.
133   bool inc_prefetch = cache_line_size &gt; 0 &amp;&amp; (cache_line_size &lt; 64 || has_sparc5());
134 
135   if (inc_prefetch) {
136     // We use a factor two for small cache line sizes (as before) but a slightly
137     // more conservative increase when running on more recent hardware that will
138     // benefit from just a bit more aggressive prefetching.
139     if (FLAG_IS_DEFAULT(AllocatePrefetchLines)) {
140       const int ap_lns = AllocatePrefetchLines;
141       const int ap_inc = cache_line_size &lt; 64 ? ap_lns : (ap_lns + 1) / 2;
142       FLAG_SET_ERGO(AllocatePrefetchLines, ap_lns + ap_inc);
143     }
144     if (FLAG_IS_DEFAULT(AllocateInstancePrefetchLines)) {
145       const int ip_lns = AllocateInstancePrefetchLines;
146       const int ip_inc = cache_line_size &lt; 64 ? ip_lns : (ip_lns + 1) / 2;
147       FLAG_SET_ERGO(AllocateInstancePrefetchLines, ip_lns + ip_inc);
148     }
149   }
150 #endif /* COMPILER2 */
151 
152   // Use hardware population count instruction if available.
153   if (has_popc()) {
154     if (FLAG_IS_DEFAULT(UsePopCountInstruction)) {
155       FLAG_SET_DEFAULT(UsePopCountInstruction, true);
156     }
157   } else if (UsePopCountInstruction) {
158     warning(&quot;POPC instruction is not available on this CPU&quot;);
159     FLAG_SET_DEFAULT(UsePopCountInstruction, false);
160   }
161 
162   // Use compare and branch instructions if available.
163   if (has_cbcond()) {
164     if (FLAG_IS_DEFAULT(UseCBCond)) {
165       FLAG_SET_DEFAULT(UseCBCond, true);
166     }
167   } else if (UseCBCond) {
168     warning(&quot;CBCOND instruction is not available on this CPU&quot;);
169     FLAG_SET_DEFAULT(UseCBCond, false);
170   }
171 
172   // Use &#39;mpmul&#39; instruction if available.
173   if (has_mpmul()) {
174     if (FLAG_IS_DEFAULT(UseMPMUL)) {
175       FLAG_SET_DEFAULT(UseMPMUL, true);
176     }
177   } else if (UseMPMUL) {
178     warning(&quot;MPMUL instruction is not available on this CPU&quot;);
179     FLAG_SET_DEFAULT(UseMPMUL, false);
180   }
181 
182   assert(BlockZeroingLowLimit &gt; 0, &quot;invalid value&quot;);
183 
184   if (has_blk_zeroing() &amp;&amp; cache_line_size &gt; 0) {
185     if (FLAG_IS_DEFAULT(UseBlockZeroing)) {
186       FLAG_SET_DEFAULT(UseBlockZeroing, true);
187     }
188   } else if (UseBlockZeroing) {
189     warning(&quot;BIS zeroing instructions are not available on this CPU&quot;);
190     FLAG_SET_DEFAULT(UseBlockZeroing, false);
191   }
192 
193   assert(BlockCopyLowLimit &gt; 0, &quot;invalid value&quot;);
194 
195   if (has_blk_zeroing() &amp;&amp; cache_line_size &gt; 0) {
196     if (FLAG_IS_DEFAULT(UseBlockCopy)) {
197       FLAG_SET_DEFAULT(UseBlockCopy, true);
198     }
199   } else if (UseBlockCopy) {
200     warning(&quot;BIS instructions are not available or expensive on this CPU&quot;);
201     FLAG_SET_DEFAULT(UseBlockCopy, false);
202   }
203 
204 #ifdef COMPILER2
205   if (has_fast_rdpc() &amp;&amp; FLAG_IS_DEFAULT(UseRDPCForConstantTableBase)) {
206     FLAG_SET_DEFAULT(UseRDPCForConstantTableBase, true);
207   }
208 
209   // Currently not supported anywhere.
210   FLAG_SET_DEFAULT(UseFPUForSpilling, false);
211 
212   MaxVectorSize = 8;
213 
214   assert((InteriorEntryAlignment % relocInfo::addr_unit()) == 0, &quot;alignment is not a multiple of NOP size&quot;);
215 #endif
216 
217   assert((CodeEntryAlignment % relocInfo::addr_unit()) == 0, &quot;alignment is not a multiple of NOP size&quot;);
218   assert((OptoLoopAlignment % relocInfo::addr_unit()) == 0, &quot;alignment is not a multiple of NOP size&quot;);
219 
220   char buf[512];
221   jio_snprintf(buf, sizeof(buf),
222                &quot;%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s%s&quot;
223                &quot;%s%s%s%s%s%s%s%s%s&quot; &quot;%s%s%s%s%s%s%s%s%s&quot;
224                &quot;%s%s%s%s%s%s%s&quot;,
225                (has_v9()          ? &quot;v9&quot; : &quot;&quot;),
226                (has_popc()        ? &quot;, popc&quot; : &quot;&quot;),
227                (has_vis1()        ? &quot;, vis1&quot; : &quot;&quot;),
228                (has_vis2()        ? &quot;, vis2&quot; : &quot;&quot;),
229                (has_blk_init()    ? &quot;, blk_init&quot; : &quot;&quot;),
230                (has_fmaf()        ? &quot;, fmaf&quot; : &quot;&quot;),
231                (has_hpc()         ? &quot;, hpc&quot; : &quot;&quot;),
232                (has_ima()         ? &quot;, ima&quot; : &quot;&quot;),
233                (has_aes()         ? &quot;, aes&quot; : &quot;&quot;),
234                (has_des()         ? &quot;, des&quot; : &quot;&quot;),
235                (has_kasumi()      ? &quot;, kas&quot; : &quot;&quot;),
236                (has_camellia()    ? &quot;, cam&quot; : &quot;&quot;),
237                (has_md5()         ? &quot;, md5&quot; : &quot;&quot;),
238                (has_sha1()        ? &quot;, sha1&quot; : &quot;&quot;),
239                (has_sha256()      ? &quot;, sha256&quot; : &quot;&quot;),
240                (has_sha512()      ? &quot;, sha512&quot; : &quot;&quot;),
241                (has_mpmul()       ? &quot;, mpmul&quot; : &quot;&quot;),
242                (has_mont()        ? &quot;, mont&quot; : &quot;&quot;),
243                (has_pause()       ? &quot;, pause&quot; : &quot;&quot;),
244                (has_cbcond()      ? &quot;, cbcond&quot; : &quot;&quot;),
245                (has_crc32c()      ? &quot;, crc32c&quot; : &quot;&quot;),
246 
247                (has_athena_plus() ? &quot;, athena_plus&quot; : &quot;&quot;),
248                (has_vis3b()       ? &quot;, vis3b&quot; : &quot;&quot;),
249                (has_adi()         ? &quot;, adi&quot; : &quot;&quot;),
250                (has_sparc5()      ? &quot;, sparc5&quot; : &quot;&quot;),
251                (has_mwait()       ? &quot;, mwait&quot; : &quot;&quot;),
252                (has_xmpmul()      ? &quot;, xmpmul&quot; : &quot;&quot;),
253                (has_xmont()       ? &quot;, xmont&quot; : &quot;&quot;),
254                (has_pause_nsec()  ? &quot;, pause_nsec&quot; : &quot;&quot;),
255                (has_vamask()      ? &quot;, vamask&quot; : &quot;&quot;),
256 
257                (has_sparc6()      ? &quot;, sparc6&quot; : &quot;&quot;),
258                (has_dictunp()     ? &quot;, dictunp&quot; : &quot;&quot;),
259                (has_fpcmpshl()    ? &quot;, fpcmpshl&quot; : &quot;&quot;),
260                (has_rle()         ? &quot;, rle&quot; : &quot;&quot;),
261                (has_sha3()        ? &quot;, sha3&quot; : &quot;&quot;),
262                (has_athena_plus2()? &quot;, athena_plus2&quot; : &quot;&quot;),
263                (has_vis3c()       ? &quot;, vis3c&quot; : &quot;&quot;),
264                (has_sparc5b()     ? &quot;, sparc5b&quot; : &quot;&quot;),
265                (has_mme()         ? &quot;, mme&quot; : &quot;&quot;),
266 
267                (has_fast_idiv()   ? &quot;, *idiv&quot; : &quot;&quot;),
268                (has_fast_rdpc()   ? &quot;, *rdpc&quot; : &quot;&quot;),
269                (has_fast_bis()    ? &quot;, *bis&quot; : &quot;&quot;),
270                (has_fast_ld()     ? &quot;, *ld&quot; : &quot;&quot;),
271                (has_fast_cmove()  ? &quot;, *cmove&quot; : &quot;&quot;),
272                (has_fast_ind_br() ? &quot;, *ind_br&quot; : &quot;&quot;),
273                (has_blk_zeroing() ? &quot;, *blk_zeroing&quot; : &quot;&quot;));
274 
275   assert(strlen(buf) &gt;= 2, &quot;must be&quot;);
276 
277   _features_string = os::strdup(buf);
278 
279   log_info(os, cpu)(&quot;SPARC features detected: %s&quot;, _features_string);
280 
281   // UseVIS is set to the smallest of what hardware supports and what the command
282   // line requires, i.e. you cannot set UseVIS to 3 on older UltraSparc which do
283   // not support it.
284 
285   if (UseVIS &gt; 3) UseVIS = 3;
286   if (UseVIS &lt; 0) UseVIS = 0;
287   if (!has_vis3()) // Drop to 2 if no VIS3 support
288     UseVIS = MIN2((intx)2, UseVIS);
289   if (!has_vis2()) // Drop to 1 if no VIS2 support
290     UseVIS = MIN2((intx)1, UseVIS);
291   if (!has_vis1()) // Drop to 0 if no VIS1 support
292     UseVIS = 0;
293 
294   if (has_aes()) {
295     if (FLAG_IS_DEFAULT(UseAES)) {
296       FLAG_SET_DEFAULT(UseAES, true);
297     }
298     if (!UseAES) {
299       if (UseAESIntrinsics &amp;&amp; !FLAG_IS_DEFAULT(UseAESIntrinsics)) {
300         warning(&quot;AES intrinsics require UseAES flag to be enabled. Intrinsics will be disabled.&quot;);
301       }
302       FLAG_SET_DEFAULT(UseAESIntrinsics, false);
303     } else {
304       // The AES intrinsic stubs require AES instruction support (of course)
305       // but also require VIS3 mode or higher for instructions it use.
306       if (UseVIS &gt; 2) {
307         if (FLAG_IS_DEFAULT(UseAESIntrinsics)) {
308           FLAG_SET_DEFAULT(UseAESIntrinsics, true);
309         }
310       } else {
311         if (UseAESIntrinsics &amp;&amp; !FLAG_IS_DEFAULT(UseAESIntrinsics)) {
312           warning(&quot;SPARC AES intrinsics require VIS3 instructions. Intrinsics will be disabled.&quot;);
313         }
314         FLAG_SET_DEFAULT(UseAESIntrinsics, false);
315       }
316     }
317   } else if (UseAES || UseAESIntrinsics) {
318     if (UseAES &amp;&amp; !FLAG_IS_DEFAULT(UseAES)) {
319       warning(&quot;AES instructions are not available on this CPU&quot;);
320       FLAG_SET_DEFAULT(UseAES, false);
321     }
322     if (UseAESIntrinsics &amp;&amp; !FLAG_IS_DEFAULT(UseAESIntrinsics)) {
323       warning(&quot;AES intrinsics are not available on this CPU&quot;);
324       FLAG_SET_DEFAULT(UseAESIntrinsics, false);
325     }
326   }
327 
328   if (UseAESCTRIntrinsics) {
329     warning(&quot;AES/CTR intrinsics are not available on this CPU&quot;);
330     FLAG_SET_DEFAULT(UseAESCTRIntrinsics, false);
331   }
332 
333   // GHASH/GCM intrinsics
334   if (has_vis3() &amp;&amp; (UseVIS &gt; 2)) {
335     if (FLAG_IS_DEFAULT(UseGHASHIntrinsics)) {
336       UseGHASHIntrinsics = true;
337     }
338   } else if (UseGHASHIntrinsics) {
339     if (!FLAG_IS_DEFAULT(UseGHASHIntrinsics))
340       warning(&quot;GHASH intrinsics require VIS3 instruction support. Intrinsics will be disabled&quot;);
341     FLAG_SET_DEFAULT(UseGHASHIntrinsics, false);
342   }
343 
344   if (has_fmaf()) {
345     if (FLAG_IS_DEFAULT(UseFMA)) {
346       UseFMA = true;
347     }
348   } else if (UseFMA) {
349     warning(&quot;FMA instructions are not available on this CPU&quot;);
350     FLAG_SET_DEFAULT(UseFMA, false);
351   }
352 
353   // SHA1, SHA256, and SHA512 instructions were added to SPARC at different times
354   if (has_sha1() || has_sha256() || has_sha512()) {
355     if (UseVIS &gt; 0) { // SHA intrinsics use VIS1 instructions
356       if (FLAG_IS_DEFAULT(UseSHA)) {
357         FLAG_SET_DEFAULT(UseSHA, true);
358       }
359     } else {
360       if (UseSHA) {
361         warning(&quot;SPARC SHA intrinsics require VIS1 instruction support. Intrinsics will be disabled.&quot;);
362         FLAG_SET_DEFAULT(UseSHA, false);
363       }
364     }
365   } else if (UseSHA) {
366     warning(&quot;SHA instructions are not available on this CPU&quot;);
367     FLAG_SET_DEFAULT(UseSHA, false);
368   }
369 
370   if (UseSHA &amp;&amp; has_sha1()) {
371     if (FLAG_IS_DEFAULT(UseSHA1Intrinsics)) {
372       FLAG_SET_DEFAULT(UseSHA1Intrinsics, true);
373     }
374   } else if (UseSHA1Intrinsics) {
375     warning(&quot;Intrinsics for SHA-1 crypto hash functions not available on this CPU.&quot;);
376     FLAG_SET_DEFAULT(UseSHA1Intrinsics, false);
377   }
378 
379   if (UseSHA &amp;&amp; has_sha256()) {
380     if (FLAG_IS_DEFAULT(UseSHA256Intrinsics)) {
381       FLAG_SET_DEFAULT(UseSHA256Intrinsics, true);
382     }
383   } else if (UseSHA256Intrinsics) {
384     warning(&quot;Intrinsics for SHA-224 and SHA-256 crypto hash functions not available on this CPU.&quot;);
385     FLAG_SET_DEFAULT(UseSHA256Intrinsics, false);
386   }
387 
388   if (UseSHA &amp;&amp; has_sha512()) {
389     if (FLAG_IS_DEFAULT(UseSHA512Intrinsics)) {
390       FLAG_SET_DEFAULT(UseSHA512Intrinsics, true);
391     }
392   } else if (UseSHA512Intrinsics) {
393     warning(&quot;Intrinsics for SHA-384 and SHA-512 crypto hash functions not available on this CPU.&quot;);
394     FLAG_SET_DEFAULT(UseSHA512Intrinsics, false);
395   }
396 
397   if (!(UseSHA1Intrinsics || UseSHA256Intrinsics || UseSHA512Intrinsics)) {
398     FLAG_SET_DEFAULT(UseSHA, false);
399   }
400 
401   if (has_crc32c()) {
402     if (UseVIS &gt; 2) { // CRC32C intrinsics use VIS3 instructions
403       if (FLAG_IS_DEFAULT(UseCRC32CIntrinsics)) {
404         FLAG_SET_DEFAULT(UseCRC32CIntrinsics, true);
405       }
406     } else {
407       if (UseCRC32CIntrinsics) {
408         warning(&quot;SPARC CRC32C intrinsics require VIS3 instruction support. Intrinsics will be disabled.&quot;);
409         FLAG_SET_DEFAULT(UseCRC32CIntrinsics, false);
410       }
411     }
412   } else if (UseCRC32CIntrinsics) {
413     warning(&quot;CRC32C instruction is not available on this CPU&quot;);
414     FLAG_SET_DEFAULT(UseCRC32CIntrinsics, false);
415   }
416 
417   if (UseVIS &gt; 2) {
418     if (FLAG_IS_DEFAULT(UseAdler32Intrinsics)) {
419       FLAG_SET_DEFAULT(UseAdler32Intrinsics, true);
420     }
421   } else if (UseAdler32Intrinsics) {
422     warning(&quot;SPARC Adler32 intrinsics require VIS3 instruction support. Intrinsics will be disabled.&quot;);
423     FLAG_SET_DEFAULT(UseAdler32Intrinsics, false);
424   }
425 
426   if (UseVIS &gt; 2) {
427     if (FLAG_IS_DEFAULT(UseCRC32Intrinsics)) {
428       FLAG_SET_DEFAULT(UseCRC32Intrinsics, true);
429     }
430   } else if (UseCRC32Intrinsics) {
431     warning(&quot;SPARC CRC32 intrinsics require VIS3 instructions support. Intrinsics will be disabled&quot;);
432     FLAG_SET_DEFAULT(UseCRC32Intrinsics, false);
433   }
434 
435   if (UseVIS &gt; 2) {
436     if (FLAG_IS_DEFAULT(UseMultiplyToLenIntrinsic)) {
437       FLAG_SET_DEFAULT(UseMultiplyToLenIntrinsic, true);
438     }
439   } else if (UseMultiplyToLenIntrinsic) {
440     warning(&quot;SPARC multiplyToLen intrinsics require VIS3 instructions support. Intrinsics will be disabled&quot;);
441     FLAG_SET_DEFAULT(UseMultiplyToLenIntrinsic, false);
442   }
443 
444   if (UseVectorizedMismatchIntrinsic) {
445     warning(&quot;UseVectorizedMismatchIntrinsic specified, but not available on this CPU.&quot;);
446     FLAG_SET_DEFAULT(UseVectorizedMismatchIntrinsic, false);
447   }
448 
449   if (FLAG_IS_DEFAULT(ContendedPaddingWidth) &amp;&amp;
450     (cache_line_size &gt; ContendedPaddingWidth))
451     ContendedPaddingWidth = cache_line_size;
452 
453   // This machine does not allow unaligned memory accesses
454   if (UseUnalignedAccesses) {
455     if (!FLAG_IS_DEFAULT(UseUnalignedAccesses))
456       warning(&quot;Unaligned memory access is not available on this CPU&quot;);
457     FLAG_SET_DEFAULT(UseUnalignedAccesses, false);
458   }
459 
460   if (log_is_enabled(Info, os, cpu)) {
461     ResourceMark rm;
462     LogStream ls(Log(os, cpu)::info());
463     outputStream* log = &amp;ls;
464     log-&gt;print_cr(&quot;L1 data cache line size: %u&quot;, L1_data_cache_line_size());
465     log-&gt;print_cr(&quot;L2 data cache line size: %u&quot;, L2_data_cache_line_size());
466     log-&gt;print(&quot;Allocation&quot;);
467     if (AllocatePrefetchStyle &lt;= 0) {
468       log-&gt;print(&quot;: no prefetching&quot;);
469     } else {
470       log-&gt;print(&quot; prefetching: &quot;);
471       if (AllocatePrefetchInstr == 0) {
472           log-&gt;print(&quot;PREFETCH&quot;);
473       } else if (AllocatePrefetchInstr == 1) {
474           log-&gt;print(&quot;BIS&quot;);
475       }
476       if (AllocatePrefetchLines &gt; 1) {
477         log-&gt;print_cr(&quot; at distance %d, %d lines of %d bytes&quot;, (int) AllocatePrefetchDistance, (int) AllocatePrefetchLines, (int) AllocatePrefetchStepSize);
478       } else {
479         log-&gt;print_cr(&quot; at distance %d, one line of %d bytes&quot;, (int) AllocatePrefetchDistance, (int) AllocatePrefetchStepSize);
480       }
481     }
482     if (PrefetchCopyIntervalInBytes &gt; 0) {
483       log-&gt;print_cr(&quot;PrefetchCopyIntervalInBytes %d&quot;, (int) PrefetchCopyIntervalInBytes);
484     }
485     if (PrefetchScanIntervalInBytes &gt; 0) {
486       log-&gt;print_cr(&quot;PrefetchScanIntervalInBytes %d&quot;, (int) PrefetchScanIntervalInBytes);
487     }
488     if (PrefetchFieldsAhead &gt; 0) {
489       log-&gt;print_cr(&quot;PrefetchFieldsAhead %d&quot;, (int) PrefetchFieldsAhead);
490     }
491     if (ContendedPaddingWidth &gt; 0) {
492       log-&gt;print_cr(&quot;ContendedPaddingWidth %d&quot;, (int) ContendedPaddingWidth);
493     }
494   }
495 }
496 
497 void VM_Version::print_features() {
498   tty-&gt;print(&quot;ISA features [0x%0&quot; PRIx64 &quot;]:&quot;, _features);
499   if (_features_string != NULL) {
500     tty-&gt;print(&quot; %s&quot;, _features_string);
501   }
502   tty-&gt;cr();
503 }
504 
505 void VM_Version::determine_features() {
506   platform_features();      // platform_features() is os_arch specific.
507 
508   assert(has_v9(), &quot;must be&quot;);
509 
510   if (UseNiagaraInstrs) {   // Limit code generation to Niagara.
511     _features &amp;= niagara1_msk;
512   }
513 }
514 
515 static uint64_t saved_features = 0;
516 
517 void VM_Version::allow_all() {
518   saved_features = _features;
519   _features      = full_feature_msk;
520 }
521 
522 void VM_Version::revert() {
523   _features = saved_features;
524 }
    </pre>
  </body>
</html>