;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* d */
d__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
d__0__MASK EQU 0x01
d__0__PC EQU CYREG_PRT2_PC0
d__0__PORT EQU 2
d__0__SHIFT EQU 0
d__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
d__1__MASK EQU 0x02
d__1__PC EQU CYREG_PRT2_PC1
d__1__PORT EQU 2
d__1__SHIFT EQU 1
d__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
d__2__MASK EQU 0x04
d__2__PC EQU CYREG_PRT2_PC2
d__2__PORT EQU 2
d__2__SHIFT EQU 2
d__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
d__3__MASK EQU 0x08
d__3__PC EQU CYREG_PRT2_PC3
d__3__PORT EQU 2
d__3__SHIFT EQU 3
d__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
d__4__MASK EQU 0x10
d__4__PC EQU CYREG_PRT2_PC4
d__4__PORT EQU 2
d__4__SHIFT EQU 4
d__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
d__5__MASK EQU 0x20
d__5__PC EQU CYREG_PRT2_PC5
d__5__PORT EQU 2
d__5__SHIFT EQU 5
d__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
d__6__MASK EQU 0x40
d__6__PC EQU CYREG_PRT2_PC6
d__6__PORT EQU 2
d__6__SHIFT EQU 6
d__7__INTTYPE EQU CYREG_PICU2_INTTYPE7
d__7__MASK EQU 0x80
d__7__PC EQU CYREG_PRT2_PC7
d__7__PORT EQU 2
d__7__SHIFT EQU 7
d__AG EQU CYREG_PRT2_AG
d__AMUX EQU CYREG_PRT2_AMUX
d__BIE EQU CYREG_PRT2_BIE
d__BIT_MASK EQU CYREG_PRT2_BIT_MASK
d__BYP EQU CYREG_PRT2_BYP
d__CTL EQU CYREG_PRT2_CTL
d__DM0 EQU CYREG_PRT2_DM0
d__DM1 EQU CYREG_PRT2_DM1
d__DM2 EQU CYREG_PRT2_DM2
d__DR EQU CYREG_PRT2_DR
d__INP_DIS EQU CYREG_PRT2_INP_DIS
d__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
d__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
d__LCD_EN EQU CYREG_PRT2_LCD_EN
d__PORT EQU 2
d__PRT EQU CYREG_PRT2_PRT
d__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
d__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
d__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
d__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
d__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
d__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
d__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
d__PS EQU CYREG_PRT2_PS
d__SLW EQU CYREG_PRT2_SLW

/* Rx */
Rx__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
Rx__0__MASK EQU 0x40
Rx__0__PC EQU CYREG_PRT6_PC6
Rx__0__PORT EQU 6
Rx__0__SHIFT EQU 6
Rx__AG EQU CYREG_PRT6_AG
Rx__AMUX EQU CYREG_PRT6_AMUX
Rx__BIE EQU CYREG_PRT6_BIE
Rx__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Rx__BYP EQU CYREG_PRT6_BYP
Rx__CTL EQU CYREG_PRT6_CTL
Rx__DM0 EQU CYREG_PRT6_DM0
Rx__DM1 EQU CYREG_PRT6_DM1
Rx__DM2 EQU CYREG_PRT6_DM2
Rx__DR EQU CYREG_PRT6_DR
Rx__INP_DIS EQU CYREG_PRT6_INP_DIS
Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Rx__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Rx__LCD_EN EQU CYREG_PRT6_LCD_EN
Rx__MASK EQU 0x40
Rx__PORT EQU 6
Rx__PRT EQU CYREG_PRT6_PRT
Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Rx__PS EQU CYREG_PRT6_PS
Rx__SHIFT EQU 6
Rx__SLW EQU CYREG_PRT6_SLW

/* Tx */
Tx__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
Tx__0__MASK EQU 0x80
Tx__0__PC EQU CYREG_PRT6_PC7
Tx__0__PORT EQU 6
Tx__0__SHIFT EQU 7
Tx__AG EQU CYREG_PRT6_AG
Tx__AMUX EQU CYREG_PRT6_AMUX
Tx__BIE EQU CYREG_PRT6_BIE
Tx__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Tx__BYP EQU CYREG_PRT6_BYP
Tx__CTL EQU CYREG_PRT6_CTL
Tx__DM0 EQU CYREG_PRT6_DM0
Tx__DM1 EQU CYREG_PRT6_DM1
Tx__DM2 EQU CYREG_PRT6_DM2
Tx__DR EQU CYREG_PRT6_DR
Tx__INP_DIS EQU CYREG_PRT6_INP_DIS
Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Tx__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Tx__LCD_EN EQU CYREG_PRT6_LCD_EN
Tx__MASK EQU 0x80
Tx__PORT EQU 6
Tx__PRT EQU CYREG_PRT6_PRT
Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Tx__PS EQU CYREG_PRT6_PS
Tx__SHIFT EQU 7
Tx__SLW EQU CYREG_PRT6_SLW

/* CAN */
CAN_CanIP__CSR_BUF_SR EQU CYREG_CAN0_CSR_BUF_SR
CAN_CanIP__CSR_CFG EQU CYREG_CAN0_CSR_CFG
CAN_CanIP__CSR_CMD EQU CYREG_CAN0_CSR_CMD
CAN_CanIP__CSR_ERR_SR EQU CYREG_CAN0_CSR_ERR_SR
CAN_CanIP__CSR_INT_EN EQU CYREG_CAN0_CSR_INT_EN
CAN_CanIP__CSR_INT_SR EQU CYREG_CAN0_CSR_INT_SR
CAN_CanIP__PM_ACT_CFG EQU CYREG_PM_ACT_CFG6
CAN_CanIP__PM_ACT_MSK EQU 0x01
CAN_CanIP__PM_STBY_CFG EQU CYREG_PM_STBY_CFG6
CAN_CanIP__PM_STBY_MSK EQU 0x01
CAN_CanIP__RX0_ACR EQU CYREG_CAN0_RX0_ACR
CAN_CanIP__RX0_ACRD EQU CYREG_CAN0_RX0_ACRD
CAN_CanIP__RX0_AMR EQU CYREG_CAN0_RX0_AMR
CAN_CanIP__RX0_AMRD EQU CYREG_CAN0_RX0_AMRD
CAN_CanIP__RX0_CMD EQU CYREG_CAN0_RX0_CMD
CAN_CanIP__RX0_DH EQU CYREG_CAN0_RX0_DH
CAN_CanIP__RX0_DL EQU CYREG_CAN0_RX0_DL
CAN_CanIP__RX0_ID EQU CYREG_CAN0_RX0_ID
CAN_CanIP__RX1_ACR EQU CYREG_CAN0_RX1_ACR
CAN_CanIP__RX1_ACRD EQU CYREG_CAN0_RX1_ACRD
CAN_CanIP__RX1_AMR EQU CYREG_CAN0_RX1_AMR
CAN_CanIP__RX1_AMRD EQU CYREG_CAN0_RX1_AMRD
CAN_CanIP__RX1_CMD EQU CYREG_CAN0_RX1_CMD
CAN_CanIP__RX1_DH EQU CYREG_CAN0_RX1_DH
CAN_CanIP__RX1_DL EQU CYREG_CAN0_RX1_DL
CAN_CanIP__RX1_ID EQU CYREG_CAN0_RX1_ID
CAN_CanIP__RX10_ACR EQU CYREG_CAN0_RX10_ACR
CAN_CanIP__RX10_ACRD EQU CYREG_CAN0_RX10_ACRD
CAN_CanIP__RX10_AMR EQU CYREG_CAN0_RX10_AMR
CAN_CanIP__RX10_AMRD EQU CYREG_CAN0_RX10_AMRD
CAN_CanIP__RX10_CMD EQU CYREG_CAN0_RX10_CMD
CAN_CanIP__RX10_DH EQU CYREG_CAN0_RX10_DH
CAN_CanIP__RX10_DL EQU CYREG_CAN0_RX10_DL
CAN_CanIP__RX10_ID EQU CYREG_CAN0_RX10_ID
CAN_CanIP__RX11_ACR EQU CYREG_CAN0_RX11_ACR
CAN_CanIP__RX11_ACRD EQU CYREG_CAN0_RX11_ACRD
CAN_CanIP__RX11_AMR EQU CYREG_CAN0_RX11_AMR
CAN_CanIP__RX11_AMRD EQU CYREG_CAN0_RX11_AMRD
CAN_CanIP__RX11_CMD EQU CYREG_CAN0_RX11_CMD
CAN_CanIP__RX11_DH EQU CYREG_CAN0_RX11_DH
CAN_CanIP__RX11_DL EQU CYREG_CAN0_RX11_DL
CAN_CanIP__RX11_ID EQU CYREG_CAN0_RX11_ID
CAN_CanIP__RX12_ACR EQU CYREG_CAN0_RX12_ACR
CAN_CanIP__RX12_ACRD EQU CYREG_CAN0_RX12_ACRD
CAN_CanIP__RX12_AMR EQU CYREG_CAN0_RX12_AMR
CAN_CanIP__RX12_AMRD EQU CYREG_CAN0_RX12_AMRD
CAN_CanIP__RX12_CMD EQU CYREG_CAN0_RX12_CMD
CAN_CanIP__RX12_DH EQU CYREG_CAN0_RX12_DH
CAN_CanIP__RX12_DL EQU CYREG_CAN0_RX12_DL
CAN_CanIP__RX12_ID EQU CYREG_CAN0_RX12_ID
CAN_CanIP__RX13_ACR EQU CYREG_CAN0_RX13_ACR
CAN_CanIP__RX13_ACRD EQU CYREG_CAN0_RX13_ACRD
CAN_CanIP__RX13_AMR EQU CYREG_CAN0_RX13_AMR
CAN_CanIP__RX13_AMRD EQU CYREG_CAN0_RX13_AMRD
CAN_CanIP__RX13_CMD EQU CYREG_CAN0_RX13_CMD
CAN_CanIP__RX13_DH EQU CYREG_CAN0_RX13_DH
CAN_CanIP__RX13_DL EQU CYREG_CAN0_RX13_DL
CAN_CanIP__RX13_ID EQU CYREG_CAN0_RX13_ID
CAN_CanIP__RX14_ACR EQU CYREG_CAN0_RX14_ACR
CAN_CanIP__RX14_ACRD EQU CYREG_CAN0_RX14_ACRD
CAN_CanIP__RX14_AMR EQU CYREG_CAN0_RX14_AMR
CAN_CanIP__RX14_AMRD EQU CYREG_CAN0_RX14_AMRD
CAN_CanIP__RX14_CMD EQU CYREG_CAN0_RX14_CMD
CAN_CanIP__RX14_DH EQU CYREG_CAN0_RX14_DH
CAN_CanIP__RX14_DL EQU CYREG_CAN0_RX14_DL
CAN_CanIP__RX14_ID EQU CYREG_CAN0_RX14_ID
CAN_CanIP__RX15_ACR EQU CYREG_CAN0_RX15_ACR
CAN_CanIP__RX15_ACRD EQU CYREG_CAN0_RX15_ACRD
CAN_CanIP__RX15_AMR EQU CYREG_CAN0_RX15_AMR
CAN_CanIP__RX15_AMRD EQU CYREG_CAN0_RX15_AMRD
CAN_CanIP__RX15_CMD EQU CYREG_CAN0_RX15_CMD
CAN_CanIP__RX15_DH EQU CYREG_CAN0_RX15_DH
CAN_CanIP__RX15_DL EQU CYREG_CAN0_RX15_DL
CAN_CanIP__RX15_ID EQU CYREG_CAN0_RX15_ID
CAN_CanIP__RX2_ACR EQU CYREG_CAN0_RX2_ACR
CAN_CanIP__RX2_ACRD EQU CYREG_CAN0_RX2_ACRD
CAN_CanIP__RX2_AMR EQU CYREG_CAN0_RX2_AMR
CAN_CanIP__RX2_AMRD EQU CYREG_CAN0_RX2_AMRD
CAN_CanIP__RX2_CMD EQU CYREG_CAN0_RX2_CMD
CAN_CanIP__RX2_DH EQU CYREG_CAN0_RX2_DH
CAN_CanIP__RX2_DL EQU CYREG_CAN0_RX2_DL
CAN_CanIP__RX2_ID EQU CYREG_CAN0_RX2_ID
CAN_CanIP__RX3_ACR EQU CYREG_CAN0_RX3_ACR
CAN_CanIP__RX3_ACRD EQU CYREG_CAN0_RX3_ACRD
CAN_CanIP__RX3_AMR EQU CYREG_CAN0_RX3_AMR
CAN_CanIP__RX3_AMRD EQU CYREG_CAN0_RX3_AMRD
CAN_CanIP__RX3_CMD EQU CYREG_CAN0_RX3_CMD
CAN_CanIP__RX3_DH EQU CYREG_CAN0_RX3_DH
CAN_CanIP__RX3_DL EQU CYREG_CAN0_RX3_DL
CAN_CanIP__RX3_ID EQU CYREG_CAN0_RX3_ID
CAN_CanIP__RX4_ACR EQU CYREG_CAN0_RX4_ACR
CAN_CanIP__RX4_ACRD EQU CYREG_CAN0_RX4_ACRD
CAN_CanIP__RX4_AMR EQU CYREG_CAN0_RX4_AMR
CAN_CanIP__RX4_AMRD EQU CYREG_CAN0_RX4_AMRD
CAN_CanIP__RX4_CMD EQU CYREG_CAN0_RX4_CMD
CAN_CanIP__RX4_DH EQU CYREG_CAN0_RX4_DH
CAN_CanIP__RX4_DL EQU CYREG_CAN0_RX4_DL
CAN_CanIP__RX4_ID EQU CYREG_CAN0_RX4_ID
CAN_CanIP__RX5_ACR EQU CYREG_CAN0_RX5_ACR
CAN_CanIP__RX5_ACRD EQU CYREG_CAN0_RX5_ACRD
CAN_CanIP__RX5_AMR EQU CYREG_CAN0_RX5_AMR
CAN_CanIP__RX5_AMRD EQU CYREG_CAN0_RX5_AMRD
CAN_CanIP__RX5_CMD EQU CYREG_CAN0_RX5_CMD
CAN_CanIP__RX5_DH EQU CYREG_CAN0_RX5_DH
CAN_CanIP__RX5_DL EQU CYREG_CAN0_RX5_DL
CAN_CanIP__RX5_ID EQU CYREG_CAN0_RX5_ID
CAN_CanIP__RX6_ACR EQU CYREG_CAN0_RX6_ACR
CAN_CanIP__RX6_ACRD EQU CYREG_CAN0_RX6_ACRD
CAN_CanIP__RX6_AMR EQU CYREG_CAN0_RX6_AMR
CAN_CanIP__RX6_AMRD EQU CYREG_CAN0_RX6_AMRD
CAN_CanIP__RX6_CMD EQU CYREG_CAN0_RX6_CMD
CAN_CanIP__RX6_DH EQU CYREG_CAN0_RX6_DH
CAN_CanIP__RX6_DL EQU CYREG_CAN0_RX6_DL
CAN_CanIP__RX6_ID EQU CYREG_CAN0_RX6_ID
CAN_CanIP__RX7_ACR EQU CYREG_CAN0_RX7_ACR
CAN_CanIP__RX7_ACRD EQU CYREG_CAN0_RX7_ACRD
CAN_CanIP__RX7_AMR EQU CYREG_CAN0_RX7_AMR
CAN_CanIP__RX7_AMRD EQU CYREG_CAN0_RX7_AMRD
CAN_CanIP__RX7_CMD EQU CYREG_CAN0_RX7_CMD
CAN_CanIP__RX7_DH EQU CYREG_CAN0_RX7_DH
CAN_CanIP__RX7_DL EQU CYREG_CAN0_RX7_DL
CAN_CanIP__RX7_ID EQU CYREG_CAN0_RX7_ID
CAN_CanIP__RX8_ACR EQU CYREG_CAN0_RX8_ACR
CAN_CanIP__RX8_ACRD EQU CYREG_CAN0_RX8_ACRD
CAN_CanIP__RX8_AMR EQU CYREG_CAN0_RX8_AMR
CAN_CanIP__RX8_AMRD EQU CYREG_CAN0_RX8_AMRD
CAN_CanIP__RX8_CMD EQU CYREG_CAN0_RX8_CMD
CAN_CanIP__RX8_DH EQU CYREG_CAN0_RX8_DH
CAN_CanIP__RX8_DL EQU CYREG_CAN0_RX8_DL
CAN_CanIP__RX8_ID EQU CYREG_CAN0_RX8_ID
CAN_CanIP__RX9_ACR EQU CYREG_CAN0_RX9_ACR
CAN_CanIP__RX9_ACRD EQU CYREG_CAN0_RX9_ACRD
CAN_CanIP__RX9_AMR EQU CYREG_CAN0_RX9_AMR
CAN_CanIP__RX9_AMRD EQU CYREG_CAN0_RX9_AMRD
CAN_CanIP__RX9_CMD EQU CYREG_CAN0_RX9_CMD
CAN_CanIP__RX9_DH EQU CYREG_CAN0_RX9_DH
CAN_CanIP__RX9_DL EQU CYREG_CAN0_RX9_DL
CAN_CanIP__RX9_ID EQU CYREG_CAN0_RX9_ID
CAN_CanIP__TX0_CMD EQU CYREG_CAN0_TX0_CMD
CAN_CanIP__TX0_DH EQU CYREG_CAN0_TX0_DH
CAN_CanIP__TX0_DL EQU CYREG_CAN0_TX0_DL
CAN_CanIP__TX0_ID EQU CYREG_CAN0_TX0_ID
CAN_CanIP__TX1_CMD EQU CYREG_CAN0_TX1_CMD
CAN_CanIP__TX1_DH EQU CYREG_CAN0_TX1_DH
CAN_CanIP__TX1_DL EQU CYREG_CAN0_TX1_DL
CAN_CanIP__TX1_ID EQU CYREG_CAN0_TX1_ID
CAN_CanIP__TX2_CMD EQU CYREG_CAN0_TX2_CMD
CAN_CanIP__TX2_DH EQU CYREG_CAN0_TX2_DH
CAN_CanIP__TX2_DL EQU CYREG_CAN0_TX2_DL
CAN_CanIP__TX2_ID EQU CYREG_CAN0_TX2_ID
CAN_CanIP__TX3_CMD EQU CYREG_CAN0_TX3_CMD
CAN_CanIP__TX3_DH EQU CYREG_CAN0_TX3_DH
CAN_CanIP__TX3_DL EQU CYREG_CAN0_TX3_DL
CAN_CanIP__TX3_ID EQU CYREG_CAN0_TX3_ID
CAN_CanIP__TX4_CMD EQU CYREG_CAN0_TX4_CMD
CAN_CanIP__TX4_DH EQU CYREG_CAN0_TX4_DH
CAN_CanIP__TX4_DL EQU CYREG_CAN0_TX4_DL
CAN_CanIP__TX4_ID EQU CYREG_CAN0_TX4_ID
CAN_CanIP__TX5_CMD EQU CYREG_CAN0_TX5_CMD
CAN_CanIP__TX5_DH EQU CYREG_CAN0_TX5_DH
CAN_CanIP__TX5_DL EQU CYREG_CAN0_TX5_DL
CAN_CanIP__TX5_ID EQU CYREG_CAN0_TX5_ID
CAN_CanIP__TX6_CMD EQU CYREG_CAN0_TX6_CMD
CAN_CanIP__TX6_DH EQU CYREG_CAN0_TX6_DH
CAN_CanIP__TX6_DL EQU CYREG_CAN0_TX6_DL
CAN_CanIP__TX6_ID EQU CYREG_CAN0_TX6_ID
CAN_CanIP__TX7_CMD EQU CYREG_CAN0_TX7_CMD
CAN_CanIP__TX7_DH EQU CYREG_CAN0_TX7_DH
CAN_CanIP__TX7_DL EQU CYREG_CAN0_TX7_DL
CAN_CanIP__TX7_ID EQU CYREG_CAN0_TX7_ID
CAN_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CAN_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CAN_isr__INTC_MASK EQU 0x10000
CAN_isr__INTC_NUMBER EQU 16
CAN_isr__INTC_PRIOR_NUM EQU 7
CAN_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_16
CAN_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CAN_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* D_CS */
D_CS__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
D_CS__0__MASK EQU 0x10
D_CS__0__PC EQU CYREG_IO_PC_PRT15_PC4
D_CS__0__PORT EQU 15
D_CS__0__SHIFT EQU 4
D_CS__AG EQU CYREG_PRT15_AG
D_CS__AMUX EQU CYREG_PRT15_AMUX
D_CS__BIE EQU CYREG_PRT15_BIE
D_CS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
D_CS__BYP EQU CYREG_PRT15_BYP
D_CS__CTL EQU CYREG_PRT15_CTL
D_CS__DM0 EQU CYREG_PRT15_DM0
D_CS__DM1 EQU CYREG_PRT15_DM1
D_CS__DM2 EQU CYREG_PRT15_DM2
D_CS__DR EQU CYREG_PRT15_DR
D_CS__INP_DIS EQU CYREG_PRT15_INP_DIS
D_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
D_CS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
D_CS__LCD_EN EQU CYREG_PRT15_LCD_EN
D_CS__MASK EQU 0x10
D_CS__PORT EQU 15
D_CS__PRT EQU CYREG_PRT15_PRT
D_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
D_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
D_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
D_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
D_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
D_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
D_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
D_CS__PS EQU CYREG_PRT15_PS
D_CS__SHIFT EQU 4
D_CS__SLW EQU CYREG_PRT15_SLW

/* D_RD */
D_RD__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
D_RD__0__MASK EQU 0x20
D_RD__0__PC EQU CYREG_PRT0_PC5
D_RD__0__PORT EQU 0
D_RD__0__SHIFT EQU 5
D_RD__AG EQU CYREG_PRT0_AG
D_RD__AMUX EQU CYREG_PRT0_AMUX
D_RD__BIE EQU CYREG_PRT0_BIE
D_RD__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D_RD__BYP EQU CYREG_PRT0_BYP
D_RD__CTL EQU CYREG_PRT0_CTL
D_RD__DM0 EQU CYREG_PRT0_DM0
D_RD__DM1 EQU CYREG_PRT0_DM1
D_RD__DM2 EQU CYREG_PRT0_DM2
D_RD__DR EQU CYREG_PRT0_DR
D_RD__INP_DIS EQU CYREG_PRT0_INP_DIS
D_RD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
D_RD__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D_RD__LCD_EN EQU CYREG_PRT0_LCD_EN
D_RD__MASK EQU 0x20
D_RD__PORT EQU 0
D_RD__PRT EQU CYREG_PRT0_PRT
D_RD__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D_RD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D_RD__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D_RD__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D_RD__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D_RD__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D_RD__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D_RD__PS EQU CYREG_PRT0_PS
D_RD__SHIFT EQU 5
D_RD__SLW EQU CYREG_PRT0_SLW

/* D_RS */
D_RS__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
D_RS__0__MASK EQU 0x20
D_RS__0__PC EQU CYREG_IO_PC_PRT15_PC5
D_RS__0__PORT EQU 15
D_RS__0__SHIFT EQU 5
D_RS__AG EQU CYREG_PRT15_AG
D_RS__AMUX EQU CYREG_PRT15_AMUX
D_RS__BIE EQU CYREG_PRT15_BIE
D_RS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
D_RS__BYP EQU CYREG_PRT15_BYP
D_RS__CTL EQU CYREG_PRT15_CTL
D_RS__DM0 EQU CYREG_PRT15_DM0
D_RS__DM1 EQU CYREG_PRT15_DM1
D_RS__DM2 EQU CYREG_PRT15_DM2
D_RS__DR EQU CYREG_PRT15_DR
D_RS__INP_DIS EQU CYREG_PRT15_INP_DIS
D_RS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
D_RS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
D_RS__LCD_EN EQU CYREG_PRT15_LCD_EN
D_RS__MASK EQU 0x20
D_RS__PORT EQU 15
D_RS__PRT EQU CYREG_PRT15_PRT
D_RS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
D_RS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
D_RS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
D_RS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
D_RS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
D_RS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
D_RS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
D_RS__PS EQU CYREG_PRT15_PS
D_RS__SHIFT EQU 5
D_RS__SLW EQU CYREG_PRT15_SLW

/* D_WR */
D_WR__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
D_WR__0__MASK EQU 0x04
D_WR__0__PC EQU CYREG_PRT0_PC2
D_WR__0__PORT EQU 0
D_WR__0__SHIFT EQU 2
D_WR__AG EQU CYREG_PRT0_AG
D_WR__AMUX EQU CYREG_PRT0_AMUX
D_WR__BIE EQU CYREG_PRT0_BIE
D_WR__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D_WR__BYP EQU CYREG_PRT0_BYP
D_WR__CTL EQU CYREG_PRT0_CTL
D_WR__DM0 EQU CYREG_PRT0_DM0
D_WR__DM1 EQU CYREG_PRT0_DM1
D_WR__DM2 EQU CYREG_PRT0_DM2
D_WR__DR EQU CYREG_PRT0_DR
D_WR__INP_DIS EQU CYREG_PRT0_INP_DIS
D_WR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
D_WR__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D_WR__LCD_EN EQU CYREG_PRT0_LCD_EN
D_WR__MASK EQU 0x04
D_WR__PORT EQU 0
D_WR__PRT EQU CYREG_PRT0_PRT
D_WR__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D_WR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D_WR__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D_WR__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D_WR__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D_WR__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D_WR__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D_WR__PS EQU CYREG_PRT0_PS
D_WR__SHIFT EQU 2
D_WR__SLW EQU CYREG_PRT0_SLW

/* SD_IN */
SD_IN__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
SD_IN__0__MASK EQU 0x04
SD_IN__0__PC EQU CYREG_PRT1_PC2
SD_IN__0__PORT EQU 1
SD_IN__0__SHIFT EQU 2
SD_IN__AG EQU CYREG_PRT1_AG
SD_IN__AMUX EQU CYREG_PRT1_AMUX
SD_IN__BIE EQU CYREG_PRT1_BIE
SD_IN__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SD_IN__BYP EQU CYREG_PRT1_BYP
SD_IN__CTL EQU CYREG_PRT1_CTL
SD_IN__DM0 EQU CYREG_PRT1_DM0
SD_IN__DM1 EQU CYREG_PRT1_DM1
SD_IN__DM2 EQU CYREG_PRT1_DM2
SD_IN__DR EQU CYREG_PRT1_DR
SD_IN__INP_DIS EQU CYREG_PRT1_INP_DIS
SD_IN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SD_IN__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SD_IN__LCD_EN EQU CYREG_PRT1_LCD_EN
SD_IN__MASK EQU 0x04
SD_IN__PORT EQU 1
SD_IN__PRT EQU CYREG_PRT1_PRT
SD_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SD_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SD_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SD_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SD_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SD_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SD_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SD_IN__PS EQU CYREG_PRT1_PS
SD_IN__SHIFT EQU 2
SD_IN__SLW EQU CYREG_PRT1_SLW

/* SD_OUT */
SD_OUT__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
SD_OUT__0__MASK EQU 0x10
SD_OUT__0__PC EQU CYREG_PRT1_PC4
SD_OUT__0__PORT EQU 1
SD_OUT__0__SHIFT EQU 4
SD_OUT__AG EQU CYREG_PRT1_AG
SD_OUT__AMUX EQU CYREG_PRT1_AMUX
SD_OUT__BIE EQU CYREG_PRT1_BIE
SD_OUT__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SD_OUT__BYP EQU CYREG_PRT1_BYP
SD_OUT__CTL EQU CYREG_PRT1_CTL
SD_OUT__DM0 EQU CYREG_PRT1_DM0
SD_OUT__DM1 EQU CYREG_PRT1_DM1
SD_OUT__DM2 EQU CYREG_PRT1_DM2
SD_OUT__DR EQU CYREG_PRT1_DR
SD_OUT__INP_DIS EQU CYREG_PRT1_INP_DIS
SD_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SD_OUT__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SD_OUT__LCD_EN EQU CYREG_PRT1_LCD_EN
SD_OUT__MASK EQU 0x10
SD_OUT__PORT EQU 1
SD_OUT__PRT EQU CYREG_PRT1_PRT
SD_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SD_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SD_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SD_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SD_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SD_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SD_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SD_OUT__PS EQU CYREG_PRT1_PS
SD_OUT__SHIFT EQU 4
SD_OUT__SLW EQU CYREG_PRT1_SLW

/* AIR_NEG */
AIR_NEG__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
AIR_NEG__0__MASK EQU 0x10
AIR_NEG__0__PC EQU CYREG_PRT5_PC4
AIR_NEG__0__PORT EQU 5
AIR_NEG__0__SHIFT EQU 4
AIR_NEG__AG EQU CYREG_PRT5_AG
AIR_NEG__AMUX EQU CYREG_PRT5_AMUX
AIR_NEG__BIE EQU CYREG_PRT5_BIE
AIR_NEG__BIT_MASK EQU CYREG_PRT5_BIT_MASK
AIR_NEG__BYP EQU CYREG_PRT5_BYP
AIR_NEG__CTL EQU CYREG_PRT5_CTL
AIR_NEG__DM0 EQU CYREG_PRT5_DM0
AIR_NEG__DM1 EQU CYREG_PRT5_DM1
AIR_NEG__DM2 EQU CYREG_PRT5_DM2
AIR_NEG__DR EQU CYREG_PRT5_DR
AIR_NEG__INP_DIS EQU CYREG_PRT5_INP_DIS
AIR_NEG__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
AIR_NEG__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
AIR_NEG__LCD_EN EQU CYREG_PRT5_LCD_EN
AIR_NEG__MASK EQU 0x10
AIR_NEG__PORT EQU 5
AIR_NEG__PRT EQU CYREG_PRT5_PRT
AIR_NEG__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
AIR_NEG__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
AIR_NEG__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
AIR_NEG__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
AIR_NEG__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
AIR_NEG__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
AIR_NEG__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
AIR_NEG__PS EQU CYREG_PRT5_PS
AIR_NEG__SHIFT EQU 4
AIR_NEG__SLW EQU CYREG_PRT5_SLW

/* AIR_POS */
AIR_POS__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
AIR_POS__0__MASK EQU 0x20
AIR_POS__0__PC EQU CYREG_PRT5_PC5
AIR_POS__0__PORT EQU 5
AIR_POS__0__SHIFT EQU 5
AIR_POS__AG EQU CYREG_PRT5_AG
AIR_POS__AMUX EQU CYREG_PRT5_AMUX
AIR_POS__BIE EQU CYREG_PRT5_BIE
AIR_POS__BIT_MASK EQU CYREG_PRT5_BIT_MASK
AIR_POS__BYP EQU CYREG_PRT5_BYP
AIR_POS__CTL EQU CYREG_PRT5_CTL
AIR_POS__DM0 EQU CYREG_PRT5_DM0
AIR_POS__DM1 EQU CYREG_PRT5_DM1
AIR_POS__DM2 EQU CYREG_PRT5_DM2
AIR_POS__DR EQU CYREG_PRT5_DR
AIR_POS__INP_DIS EQU CYREG_PRT5_INP_DIS
AIR_POS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
AIR_POS__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
AIR_POS__LCD_EN EQU CYREG_PRT5_LCD_EN
AIR_POS__MASK EQU 0x20
AIR_POS__PORT EQU 5
AIR_POS__PRT EQU CYREG_PRT5_PRT
AIR_POS__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
AIR_POS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
AIR_POS__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
AIR_POS__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
AIR_POS__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
AIR_POS__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
AIR_POS__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
AIR_POS__PS EQU CYREG_PRT5_PS
AIR_POS__SHIFT EQU 5
AIR_POS__SLW EQU CYREG_PRT5_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* SD_FINAL */
SD_FINAL__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
SD_FINAL__0__MASK EQU 0x20
SD_FINAL__0__PC EQU CYREG_PRT1_PC5
SD_FINAL__0__PORT EQU 1
SD_FINAL__0__SHIFT EQU 5
SD_FINAL__AG EQU CYREG_PRT1_AG
SD_FINAL__AMUX EQU CYREG_PRT1_AMUX
SD_FINAL__BIE EQU CYREG_PRT1_BIE
SD_FINAL__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SD_FINAL__BYP EQU CYREG_PRT1_BYP
SD_FINAL__CTL EQU CYREG_PRT1_CTL
SD_FINAL__DM0 EQU CYREG_PRT1_DM0
SD_FINAL__DM1 EQU CYREG_PRT1_DM1
SD_FINAL__DM2 EQU CYREG_PRT1_DM2
SD_FINAL__DR EQU CYREG_PRT1_DR
SD_FINAL__INP_DIS EQU CYREG_PRT1_INP_DIS
SD_FINAL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SD_FINAL__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SD_FINAL__LCD_EN EQU CYREG_PRT1_LCD_EN
SD_FINAL__MASK EQU 0x20
SD_FINAL__PORT EQU 1
SD_FINAL__PRT EQU CYREG_PRT1_PRT
SD_FINAL__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SD_FINAL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SD_FINAL__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SD_FINAL__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SD_FINAL__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SD_FINAL__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SD_FINAL__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SD_FINAL__PS EQU CYREG_PRT1_PS
SD_FINAL__SHIFT EQU 5
SD_FINAL__SLW EQU CYREG_PRT1_SLW

/* BMS_Fault */
BMS_Fault__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
BMS_Fault__0__MASK EQU 0x80
BMS_Fault__0__PC EQU CYREG_PRT3_PC7
BMS_Fault__0__PORT EQU 3
BMS_Fault__0__SHIFT EQU 7
BMS_Fault__AG EQU CYREG_PRT3_AG
BMS_Fault__AMUX EQU CYREG_PRT3_AMUX
BMS_Fault__BIE EQU CYREG_PRT3_BIE
BMS_Fault__BIT_MASK EQU CYREG_PRT3_BIT_MASK
BMS_Fault__BYP EQU CYREG_PRT3_BYP
BMS_Fault__CTL EQU CYREG_PRT3_CTL
BMS_Fault__DM0 EQU CYREG_PRT3_DM0
BMS_Fault__DM1 EQU CYREG_PRT3_DM1
BMS_Fault__DM2 EQU CYREG_PRT3_DM2
BMS_Fault__DR EQU CYREG_PRT3_DR
BMS_Fault__INP_DIS EQU CYREG_PRT3_INP_DIS
BMS_Fault__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
BMS_Fault__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
BMS_Fault__LCD_EN EQU CYREG_PRT3_LCD_EN
BMS_Fault__MASK EQU 0x80
BMS_Fault__PORT EQU 3
BMS_Fault__PRT EQU CYREG_PRT3_PRT
BMS_Fault__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
BMS_Fault__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
BMS_Fault__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
BMS_Fault__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
BMS_Fault__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
BMS_Fault__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
BMS_Fault__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
BMS_Fault__PS EQU CYREG_PRT3_PS
BMS_Fault__SHIFT EQU 7
BMS_Fault__SLW EQU CYREG_PRT3_SLW

/* GPIO1_ESD */
GPIO1_ESD__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
GPIO1_ESD__0__MASK EQU 0x40
GPIO1_ESD__0__PC EQU CYREG_PRT1_PC6
GPIO1_ESD__0__PORT EQU 1
GPIO1_ESD__0__SHIFT EQU 6
GPIO1_ESD__AG EQU CYREG_PRT1_AG
GPIO1_ESD__AMUX EQU CYREG_PRT1_AMUX
GPIO1_ESD__BIE EQU CYREG_PRT1_BIE
GPIO1_ESD__BIT_MASK EQU CYREG_PRT1_BIT_MASK
GPIO1_ESD__BYP EQU CYREG_PRT1_BYP
GPIO1_ESD__CTL EQU CYREG_PRT1_CTL
GPIO1_ESD__DM0 EQU CYREG_PRT1_DM0
GPIO1_ESD__DM1 EQU CYREG_PRT1_DM1
GPIO1_ESD__DM2 EQU CYREG_PRT1_DM2
GPIO1_ESD__DR EQU CYREG_PRT1_DR
GPIO1_ESD__INP_DIS EQU CYREG_PRT1_INP_DIS
GPIO1_ESD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
GPIO1_ESD__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
GPIO1_ESD__LCD_EN EQU CYREG_PRT1_LCD_EN
GPIO1_ESD__MASK EQU 0x40
GPIO1_ESD__PORT EQU 1
GPIO1_ESD__PRT EQU CYREG_PRT1_PRT
GPIO1_ESD__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
GPIO1_ESD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
GPIO1_ESD__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
GPIO1_ESD__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
GPIO1_ESD__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
GPIO1_ESD__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
GPIO1_ESD__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
GPIO1_ESD__PS EQU CYREG_PRT1_PS
GPIO1_ESD__SHIFT EQU 6
GPIO1_ESD__SLW EQU CYREG_PRT1_SLW

/* GPIO2_ESD */
GPIO2_ESD__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
GPIO2_ESD__0__MASK EQU 0x80
GPIO2_ESD__0__PC EQU CYREG_PRT1_PC7
GPIO2_ESD__0__PORT EQU 1
GPIO2_ESD__0__SHIFT EQU 7
GPIO2_ESD__AG EQU CYREG_PRT1_AG
GPIO2_ESD__AMUX EQU CYREG_PRT1_AMUX
GPIO2_ESD__BIE EQU CYREG_PRT1_BIE
GPIO2_ESD__BIT_MASK EQU CYREG_PRT1_BIT_MASK
GPIO2_ESD__BYP EQU CYREG_PRT1_BYP
GPIO2_ESD__CTL EQU CYREG_PRT1_CTL
GPIO2_ESD__DM0 EQU CYREG_PRT1_DM0
GPIO2_ESD__DM1 EQU CYREG_PRT1_DM1
GPIO2_ESD__DM2 EQU CYREG_PRT1_DM2
GPIO2_ESD__DR EQU CYREG_PRT1_DR
GPIO2_ESD__INP_DIS EQU CYREG_PRT1_INP_DIS
GPIO2_ESD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
GPIO2_ESD__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
GPIO2_ESD__LCD_EN EQU CYREG_PRT1_LCD_EN
GPIO2_ESD__MASK EQU 0x80
GPIO2_ESD__PORT EQU 1
GPIO2_ESD__PRT EQU CYREG_PRT1_PRT
GPIO2_ESD__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
GPIO2_ESD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
GPIO2_ESD__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
GPIO2_ESD__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
GPIO2_ESD__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
GPIO2_ESD__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
GPIO2_ESD__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
GPIO2_ESD__PS EQU CYREG_PRT1_PS
GPIO2_ESD__SHIFT EQU 7
GPIO2_ESD__SLW EQU CYREG_PRT1_SLW

/* GPIO3_ESD */
GPIO3_ESD__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
GPIO3_ESD__0__MASK EQU 0x40
GPIO3_ESD__0__PC EQU CYREG_PRT12_PC6
GPIO3_ESD__0__PORT EQU 12
GPIO3_ESD__0__SHIFT EQU 6
GPIO3_ESD__AG EQU CYREG_PRT12_AG
GPIO3_ESD__BIE EQU CYREG_PRT12_BIE
GPIO3_ESD__BIT_MASK EQU CYREG_PRT12_BIT_MASK
GPIO3_ESD__BYP EQU CYREG_PRT12_BYP
GPIO3_ESD__DM0 EQU CYREG_PRT12_DM0
GPIO3_ESD__DM1 EQU CYREG_PRT12_DM1
GPIO3_ESD__DM2 EQU CYREG_PRT12_DM2
GPIO3_ESD__DR EQU CYREG_PRT12_DR
GPIO3_ESD__INP_DIS EQU CYREG_PRT12_INP_DIS
GPIO3_ESD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
GPIO3_ESD__MASK EQU 0x40
GPIO3_ESD__PORT EQU 12
GPIO3_ESD__PRT EQU CYREG_PRT12_PRT
GPIO3_ESD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
GPIO3_ESD__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
GPIO3_ESD__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
GPIO3_ESD__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
GPIO3_ESD__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
GPIO3_ESD__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
GPIO3_ESD__PS EQU CYREG_PRT12_PS
GPIO3_ESD__SHIFT EQU 6
GPIO3_ESD__SIO_CFG EQU CYREG_PRT12_SIO_CFG
GPIO3_ESD__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
GPIO3_ESD__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
GPIO3_ESD__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
GPIO3_ESD__SLW EQU CYREG_PRT12_SLW

/* GPIO4_ESD */
GPIO4_ESD__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
GPIO4_ESD__0__MASK EQU 0x80
GPIO4_ESD__0__PC EQU CYREG_PRT12_PC7
GPIO4_ESD__0__PORT EQU 12
GPIO4_ESD__0__SHIFT EQU 7
GPIO4_ESD__AG EQU CYREG_PRT12_AG
GPIO4_ESD__BIE EQU CYREG_PRT12_BIE
GPIO4_ESD__BIT_MASK EQU CYREG_PRT12_BIT_MASK
GPIO4_ESD__BYP EQU CYREG_PRT12_BYP
GPIO4_ESD__DM0 EQU CYREG_PRT12_DM0
GPIO4_ESD__DM1 EQU CYREG_PRT12_DM1
GPIO4_ESD__DM2 EQU CYREG_PRT12_DM2
GPIO4_ESD__DR EQU CYREG_PRT12_DR
GPIO4_ESD__INP_DIS EQU CYREG_PRT12_INP_DIS
GPIO4_ESD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
GPIO4_ESD__MASK EQU 0x80
GPIO4_ESD__PORT EQU 12
GPIO4_ESD__PRT EQU CYREG_PRT12_PRT
GPIO4_ESD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
GPIO4_ESD__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
GPIO4_ESD__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
GPIO4_ESD__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
GPIO4_ESD__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
GPIO4_ESD__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
GPIO4_ESD__PS EQU CYREG_PRT12_PS
GPIO4_ESD__SHIFT EQU 7
GPIO4_ESD__SIO_CFG EQU CYREG_PRT12_SIO_CFG
GPIO4_ESD__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
GPIO4_ESD__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
GPIO4_ESD__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
GPIO4_ESD__SLW EQU CYREG_PRT12_SLW

/* IMD_Fault */
IMD_Fault__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
IMD_Fault__0__MASK EQU 0x40
IMD_Fault__0__PC EQU CYREG_PRT3_PC6
IMD_Fault__0__PORT EQU 3
IMD_Fault__0__SHIFT EQU 6
IMD_Fault__AG EQU CYREG_PRT3_AG
IMD_Fault__AMUX EQU CYREG_PRT3_AMUX
IMD_Fault__BIE EQU CYREG_PRT3_BIE
IMD_Fault__BIT_MASK EQU CYREG_PRT3_BIT_MASK
IMD_Fault__BYP EQU CYREG_PRT3_BYP
IMD_Fault__CTL EQU CYREG_PRT3_CTL
IMD_Fault__DM0 EQU CYREG_PRT3_DM0
IMD_Fault__DM1 EQU CYREG_PRT3_DM1
IMD_Fault__DM2 EQU CYREG_PRT3_DM2
IMD_Fault__DR EQU CYREG_PRT3_DR
IMD_Fault__INP_DIS EQU CYREG_PRT3_INP_DIS
IMD_Fault__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
IMD_Fault__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
IMD_Fault__LCD_EN EQU CYREG_PRT3_LCD_EN
IMD_Fault__MASK EQU 0x40
IMD_Fault__PORT EQU 3
IMD_Fault__PRT EQU CYREG_PRT3_PRT
IMD_Fault__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
IMD_Fault__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
IMD_Fault__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
IMD_Fault__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
IMD_Fault__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
IMD_Fault__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
IMD_Fault__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
IMD_Fault__PS EQU CYREG_PRT3_PS
IMD_Fault__SHIFT EQU 6
IMD_Fault__SLW EQU CYREG_PRT3_SLW

/* Precharge */
Precharge__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
Precharge__0__MASK EQU 0x40
Precharge__0__PC EQU CYREG_PRT5_PC6
Precharge__0__PORT EQU 5
Precharge__0__SHIFT EQU 6
Precharge__AG EQU CYREG_PRT5_AG
Precharge__AMUX EQU CYREG_PRT5_AMUX
Precharge__BIE EQU CYREG_PRT5_BIE
Precharge__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Precharge__BYP EQU CYREG_PRT5_BYP
Precharge__CTL EQU CYREG_PRT5_CTL
Precharge__DM0 EQU CYREG_PRT5_DM0
Precharge__DM1 EQU CYREG_PRT5_DM1
Precharge__DM2 EQU CYREG_PRT5_DM2
Precharge__DR EQU CYREG_PRT5_DR
Precharge__INP_DIS EQU CYREG_PRT5_INP_DIS
Precharge__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Precharge__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Precharge__LCD_EN EQU CYREG_PRT5_LCD_EN
Precharge__MASK EQU 0x40
Precharge__PORT EQU 5
Precharge__PRT EQU CYREG_PRT5_PRT
Precharge__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Precharge__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Precharge__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Precharge__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Precharge__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Precharge__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Precharge__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Precharge__PS EQU CYREG_PRT5_PS
Precharge__SHIFT EQU 6
Precharge__SLW EQU CYREG_PRT5_SLW

/* SD_ACC_OUT */
SD_ACC_OUT__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
SD_ACC_OUT__0__MASK EQU 0x08
SD_ACC_OUT__0__PC EQU CYREG_PRT1_PC3
SD_ACC_OUT__0__PORT EQU 1
SD_ACC_OUT__0__SHIFT EQU 3
SD_ACC_OUT__AG EQU CYREG_PRT1_AG
SD_ACC_OUT__AMUX EQU CYREG_PRT1_AMUX
SD_ACC_OUT__BIE EQU CYREG_PRT1_BIE
SD_ACC_OUT__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SD_ACC_OUT__BYP EQU CYREG_PRT1_BYP
SD_ACC_OUT__CTL EQU CYREG_PRT1_CTL
SD_ACC_OUT__DM0 EQU CYREG_PRT1_DM0
SD_ACC_OUT__DM1 EQU CYREG_PRT1_DM1
SD_ACC_OUT__DM2 EQU CYREG_PRT1_DM2
SD_ACC_OUT__DR EQU CYREG_PRT1_DR
SD_ACC_OUT__INP_DIS EQU CYREG_PRT1_INP_DIS
SD_ACC_OUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
SD_ACC_OUT__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SD_ACC_OUT__LCD_EN EQU CYREG_PRT1_LCD_EN
SD_ACC_OUT__MASK EQU 0x08
SD_ACC_OUT__PORT EQU 1
SD_ACC_OUT__PRT EQU CYREG_PRT1_PRT
SD_ACC_OUT__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SD_ACC_OUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SD_ACC_OUT__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SD_ACC_OUT__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SD_ACC_OUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SD_ACC_OUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SD_ACC_OUT__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SD_ACC_OUT__PS EQU CYREG_PRT1_PS
SD_ACC_OUT__SHIFT EQU 3
SD_ACC_OUT__SLW EQU CYREG_PRT1_SLW

/* Current_Analog */
Current_Analog__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Current_Analog__0__MASK EQU 0x20
Current_Analog__0__PC EQU CYREG_PRT3_PC5
Current_Analog__0__PORT EQU 3
Current_Analog__0__SHIFT EQU 5
Current_Analog__AG EQU CYREG_PRT3_AG
Current_Analog__AMUX EQU CYREG_PRT3_AMUX
Current_Analog__BIE EQU CYREG_PRT3_BIE
Current_Analog__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Current_Analog__BYP EQU CYREG_PRT3_BYP
Current_Analog__CTL EQU CYREG_PRT3_CTL
Current_Analog__DM0 EQU CYREG_PRT3_DM0
Current_Analog__DM1 EQU CYREG_PRT3_DM1
Current_Analog__DM2 EQU CYREG_PRT3_DM2
Current_Analog__DR EQU CYREG_PRT3_DR
Current_Analog__INP_DIS EQU CYREG_PRT3_INP_DIS
Current_Analog__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Current_Analog__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Current_Analog__LCD_EN EQU CYREG_PRT3_LCD_EN
Current_Analog__MASK EQU 0x20
Current_Analog__PORT EQU 3
Current_Analog__PRT EQU CYREG_PRT3_PRT
Current_Analog__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Current_Analog__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Current_Analog__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Current_Analog__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Current_Analog__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Current_Analog__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Current_Analog__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Current_Analog__PS EQU CYREG_PRT3_PS
Current_Analog__SHIFT EQU 5
Current_Analog__SLW EQU CYREG_PRT3_SLW

/* GraphicLCDIntf */
GraphicLCDIntf_GraphLcd8_Lsb__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
GraphicLCDIntf_GraphLcd8_Lsb__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
GraphicLCDIntf_GraphLcd8_Lsb__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
GraphicLCDIntf_GraphLcd8_Lsb__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
GraphicLCDIntf_GraphLcd8_Lsb__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
GraphicLCDIntf_GraphLcd8_Lsb__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
GraphicLCDIntf_GraphLcd8_Lsb__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
GraphicLCDIntf_GraphLcd8_Lsb__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
GraphicLCDIntf_GraphLcd8_Lsb__A0_REG EQU CYREG_B0_UDB10_A0
GraphicLCDIntf_GraphLcd8_Lsb__A1_REG EQU CYREG_B0_UDB10_A1
GraphicLCDIntf_GraphLcd8_Lsb__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
GraphicLCDIntf_GraphLcd8_Lsb__D0_REG EQU CYREG_B0_UDB10_D0
GraphicLCDIntf_GraphLcd8_Lsb__D1_REG EQU CYREG_B0_UDB10_D1
GraphicLCDIntf_GraphLcd8_Lsb__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
GraphicLCDIntf_GraphLcd8_Lsb__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
GraphicLCDIntf_GraphLcd8_Lsb__F0_REG EQU CYREG_B0_UDB10_F0
GraphicLCDIntf_GraphLcd8_Lsb__F1_REG EQU CYREG_B0_UDB10_F1
GraphicLCDIntf_GraphLcd8_Lsb__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
GraphicLCDIntf_GraphLcd8_Lsb__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
GraphicLCDIntf_GraphLcd8_Lsb_PO__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_REG EQU CYREG_B0_UDB10_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__COUNT_REG EQU CYREG_B0_UDB10_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
GraphicLCDIntf_GraphLcd8_Lsb_PO__PERIOD_REG EQU CYREG_B0_UDB10_MSK
GraphicLCDIntf_LsbReg__0__MASK EQU 0x01
GraphicLCDIntf_LsbReg__0__POS EQU 0
GraphicLCDIntf_LsbReg__1__MASK EQU 0x02
GraphicLCDIntf_LsbReg__1__POS EQU 1
GraphicLCDIntf_LsbReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
GraphicLCDIntf_LsbReg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
GraphicLCDIntf_LsbReg__2__MASK EQU 0x04
GraphicLCDIntf_LsbReg__2__POS EQU 2
GraphicLCDIntf_LsbReg__3__MASK EQU 0x08
GraphicLCDIntf_LsbReg__3__POS EQU 3
GraphicLCDIntf_LsbReg__4__MASK EQU 0x10
GraphicLCDIntf_LsbReg__4__POS EQU 4
GraphicLCDIntf_LsbReg__5__MASK EQU 0x20
GraphicLCDIntf_LsbReg__5__POS EQU 5
GraphicLCDIntf_LsbReg__6__MASK EQU 0x40
GraphicLCDIntf_LsbReg__6__POS EQU 6
GraphicLCDIntf_LsbReg__7__MASK EQU 0x80
GraphicLCDIntf_LsbReg__7__POS EQU 7
GraphicLCDIntf_LsbReg__MASK EQU 0xFF
GraphicLCDIntf_LsbReg__MASK_REG EQU CYREG_B0_UDB10_MSK
GraphicLCDIntf_LsbReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
GraphicLCDIntf_LsbReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
GraphicLCDIntf_LsbReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
GraphicLCDIntf_LsbReg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
GraphicLCDIntf_LsbReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
GraphicLCDIntf_LsbReg__STATUS_REG EQU CYREG_B0_UDB10_ST
GraphicLCDIntf_StsReg__0__MASK EQU 0x01
GraphicLCDIntf_StsReg__0__POS EQU 0
GraphicLCDIntf_StsReg__1__MASK EQU 0x02
GraphicLCDIntf_StsReg__1__POS EQU 1
GraphicLCDIntf_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
GraphicLCDIntf_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
GraphicLCDIntf_StsReg__MASK EQU 0x03
GraphicLCDIntf_StsReg__MASK_REG EQU CYREG_B0_UDB11_MSK
GraphicLCDIntf_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
GraphicLCDIntf_StsReg__STATUS_REG EQU CYREG_B0_UDB11_ST

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
