Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  5 19:20:07 2019
| Host         : DESKTOP-K0CKIO3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: advanced_sw (HIGH)

 There are 2850 register/latch pins with no clock driven by root clock pin: c0/SLOW_CLK_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clr1/colour_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: clr1/slowclk/slowclock_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dpt1/slowclk/slowclock_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: fll1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: grd1/grid_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: grd1/slowclk/slowclock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 21355 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.189      -66.275                     28                  399        0.117        0.000                      0                  399        3.000        0.000                       0                   230  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 4.630}        9.259           108.000         
  clk_out1_clk_wiz_0_1  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                   5.158        0.000                      0                  145        0.252        0.000                      0                  145        3.000        0.000                       0                   125  
  clk_out1_clk_wiz_0         -5.189      -66.275                     28                  218        0.117        0.000                      0                  218        4.130        0.000                       0                    91  
  clk_out1_clk_wiz_0_1        3.814        0.000                      0                    3        1.105        0.000                      0                    3        4.130        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.879        0.000                      0                   12        0.476        0.000                      0                   12  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.068        0.000                      0                   36        0.514        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.158ns  (required time - arrival time)
  Source:                 vc1/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 1.306ns (26.886%)  route 3.552ns (73.114%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.626     5.147    vc1/CLK_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  vc1/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y51         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  vc1/count2_reg[2]/Q
                         net (fo=10, routed)          1.046     6.649    vc1/count2_reg[2]
    SLICE_X58Y52         LUT4 (Prop_lut4_I0_O)        0.152     6.801 r  vc1/sclk_i_20/O
                         net (fo=1, routed)           0.851     7.652    vc1/sclk_i_20_n_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I1_O)        0.326     7.978 r  vc1/sclk_i_16/O
                         net (fo=1, routed)           0.953     8.931    vc1/sclk_i_16_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I0_O)        0.124     9.055 r  vc1/sclk_i_13/O
                         net (fo=1, routed)           0.286     9.341    vc1/sclk_i_13_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.465 r  vc1/sclk_i_5/O
                         net (fo=1, routed)           0.415     9.880    vc1/sclk_i_5_n_0
    SLICE_X60Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.004 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.004    vc1/sclk_i_1_n_0
    SLICE_X60Y53         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y53         FDRE (Setup_fdre_C_D)        0.077    15.163    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                  5.158    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 c0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.704ns (21.446%)  route 2.579ns (78.554%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  c0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c0/counter_reg[9]/Q
                         net (fo=2, routed)           1.166     6.709    c0/counter[9]
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.833 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.823     7.656    c0/counter[11]_i_4_n_0
    SLICE_X33Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.780 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.590     8.370    c0/counter[11]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  c0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.446    14.787    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/counter_reg[1]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    c0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 c0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.704ns (21.446%)  route 2.579ns (78.554%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  c0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c0/counter_reg[9]/Q
                         net (fo=2, routed)           1.166     6.709    c0/counter[9]
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.833 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.823     7.656    c0/counter[11]_i_4_n_0
    SLICE_X33Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.780 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.590     8.370    c0/counter[11]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  c0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.446    14.787    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/counter_reg[2]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    c0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 c0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.704ns (21.446%)  route 2.579ns (78.554%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  c0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c0/counter_reg[9]/Q
                         net (fo=2, routed)           1.166     6.709    c0/counter[9]
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.833 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.823     7.656    c0/counter[11]_i_4_n_0
    SLICE_X33Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.780 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.590     8.370    c0/counter[11]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  c0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.446    14.787    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/counter_reg[3]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    c0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.228ns  (required time - arrival time)
  Source:                 c0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.704ns (21.446%)  route 2.579ns (78.554%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  c0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c0/counter_reg[9]/Q
                         net (fo=2, routed)           1.166     6.709    c0/counter[9]
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.833 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.823     7.656    c0/counter[11]_i_4_n_0
    SLICE_X33Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.780 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.590     8.370    c0/counter[11]_i_1_n_0
    SLICE_X32Y47         FDRE                                         r  c0/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.446    14.787    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/counter_reg[4]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X32Y47         FDRE (Setup_fdre_C_R)       -0.429    14.598    c0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.370    
  -------------------------------------------------------------------
                         slack                                  6.228    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 c0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.704ns (21.755%)  route 2.532ns (78.245%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  c0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c0/counter_reg[9]/Q
                         net (fo=2, routed)           1.166     6.709    c0/counter[9]
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.833 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.823     7.656    c0/counter[11]_i_4_n_0
    SLICE_X33Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.780 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.543     8.323    c0/counter[11]_i_1_n_0
    SLICE_X32Y49         FDRE                                         r  c0/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.446    14.787    c0/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  c0/counter_reg[10]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    14.623    c0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 c0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.704ns (21.755%)  route 2.532ns (78.245%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  c0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c0/counter_reg[9]/Q
                         net (fo=2, routed)           1.166     6.709    c0/counter[9]
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.833 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.823     7.656    c0/counter[11]_i_4_n_0
    SLICE_X33Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.780 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.543     8.323    c0/counter[11]_i_1_n_0
    SLICE_X32Y49         FDRE                                         r  c0/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.446    14.787    c0/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  c0/counter_reg[11]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    14.623    c0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.300ns  (required time - arrival time)
  Source:                 c0/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.704ns (21.755%)  route 2.532ns (78.245%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  c0/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  c0/counter_reg[9]/Q
                         net (fo=2, routed)           1.166     6.709    c0/counter[9]
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.124     6.833 f  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.823     7.656    c0/counter[11]_i_4_n_0
    SLICE_X33Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.780 r  c0/counter[11]_i_1/O
                         net (fo=11, routed)          0.543     8.323    c0/counter[11]_i_1_n_0
    SLICE_X32Y49         FDRE                                         r  c0/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.446    14.787    c0/CLK_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  c0/counter_reg[9]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429    14.623    c0/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  6.300    

Slack (MET) :             6.380ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.552ns (17.820%)  route 2.546ns (82.180%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.725     6.268    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.364 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.820     8.185    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  vc1/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.509    14.850    vc1/CLK_IBUF_BUFG
    SLICE_X61Y51         FDRE                                         r  vc1/count2_reg[0]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X61Y51         FDRE (Setup_fdre_C_R)       -0.429    14.565    vc1/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.565    
                         arrival time                          -8.185    
  -------------------------------------------------------------------
                         slack                                  6.380    

Slack (MET) :             6.380ns  (required time - arrival time)
  Source:                 c0/SLOW_CLK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 0.552ns (17.825%)  route 2.545ns (82.175%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.566     5.087    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c0/SLOW_CLK_reg/Q
                         net (fo=2, routed)           0.725     6.268    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.364 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=2863, routed)        1.819     8.184    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  vc1/count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X61Y53         FDRE                                         r  vc1/count2_reg[10]/C
                         clock pessimism              0.180    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X61Y53         FDRE (Setup_fdre_C_R)       -0.429    14.564    vc1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.564    
                         arrival time                          -8.184    
  -------------------------------------------------------------------
                         slack                                  6.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 c0/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/SLOW_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.231ns (64.800%)  route 0.125ns (35.200%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.564     1.447    c0/CLK_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  c0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  c0/counter_reg[2]/Q
                         net (fo=2, routed)           0.062     1.650    c0/counter[2]
    SLICE_X33Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.695 r  c0/counter[11]_i_4/O
                         net (fo=2, routed)           0.064     1.759    c0/counter[11]_i_4_n_0
    SLICE_X33Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.804 r  c0/SLOW_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.804    c0/SLOW_CLK_i_1_n_0
    SLICE_X33Y47         FDRE                                         r  c0/SLOW_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.833     1.960    c0/CLK_IBUF_BUFG
    SLICE_X33Y47         FDRE                                         r  c0/SLOW_CLK_reg/C
                         clock pessimism             -0.500     1.460    
    SLICE_X33Y47         FDRE (Hold_fdre_C_D)         0.091     1.551    c0/SLOW_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dpt1/slowclk/slowclock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dpt1/slowclk/slowclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.562     1.445    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  dpt1/slowclk/slowclock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  dpt1/slowclk/slowclock_reg/Q
                         net (fo=5, routed)           0.168     1.754    dpt1/slowclk/clock
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  dpt1/slowclk/slowclock_i_1__1/O
                         net (fo=1, routed)           0.000     1.799    dpt1/slowclk/slowclock_i_1__1_n_0
    SLICE_X13Y14         FDRE                                         r  dpt1/slowclk/slowclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.831     1.958    dpt1/slowclk/CLK_IBUF_BUFG
    SLICE_X13Y14         FDRE                                         r  dpt1/slowclk/slowclock_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X13Y14         FDRE (Hold_fdre_C_D)         0.091     1.536    dpt1/slowclk/slowclock_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 grd1/slowclk/slowclock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grd1/slowclk/slowclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.562     1.445    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y9          FDRE                                         r  grd1/slowclk/slowclock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  grd1/slowclk/slowclock_reg/Q
                         net (fo=6, routed)           0.168     1.754    grd1/slowclk/clock
    SLICE_X29Y9          LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  grd1/slowclk/slowclock_i_1__0/O
                         net (fo=1, routed)           0.000     1.799    grd1/slowclk/slowclock_i_1__0_n_0
    SLICE_X29Y9          FDRE                                         r  grd1/slowclk/slowclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.832     1.959    grd1/slowclk/CLK_IBUF_BUFG
    SLICE_X29Y9          FDRE                                         r  grd1/slowclk/slowclock_reg/C
                         clock pessimism             -0.514     1.445    
    SLICE_X29Y9          FDRE (Hold_fdre_C_D)         0.091     1.536    grd1/slowclk/slowclock_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clr1/slowclk/slowclock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/slowclock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.561     1.444    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X33Y10         FDRE                                         r  clr1/slowclk/slowclock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clr1/slowclk/slowclock_reg/Q
                         net (fo=6, routed)           0.168     1.753    clr1/slowclk/clock
    SLICE_X33Y10         LUT5 (Prop_lut5_I4_O)        0.045     1.798 r  clr1/slowclk/slowclock_i_1/O
                         net (fo=1, routed)           0.000     1.798    clr1/slowclk/slowclock_i_1_n_0
    SLICE_X33Y10         FDRE                                         r  clr1/slowclk/slowclock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.830     1.957    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X33Y10         FDRE                                         r  clr1/slowclk/slowclock_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X33Y10         FDRE (Hold_fdre_C_D)         0.091     1.535    clr1/slowclk/slowclock_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fll1/slowclk/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fll1/slowclk/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.563     1.446    fll1/slowclk/CLK_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  fll1/slowclk/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y12         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  fll1/slowclk/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.707    fll1/slowclk/counter_reg[11]
    SLICE_X15Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  fll1/slowclk/counter_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.815    fll1/slowclk/counter_reg[8]_i_1__2_n_4
    SLICE_X15Y12         FDRE                                         r  fll1/slowclk/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.832     1.959    fll1/slowclk/CLK_IBUF_BUFG
    SLICE_X15Y12         FDRE                                         r  fll1/slowclk/counter_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X15Y12         FDRE (Hold_fdre_C_D)         0.105     1.551    fll1/slowclk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fll1/slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fll1/slowclk/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.562     1.445    fll1/slowclk/CLK_IBUF_BUFG
    SLICE_X15Y13         FDRE                                         r  fll1/slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  fll1/slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.706    fll1/slowclk/counter_reg[15]
    SLICE_X15Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  fll1/slowclk/counter_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.814    fll1/slowclk/counter_reg[12]_i_1__2_n_4
    SLICE_X15Y13         FDRE                                         r  fll1/slowclk/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.831     1.958    fll1/slowclk/CLK_IBUF_BUFG
    SLICE_X15Y13         FDRE                                         r  fll1/slowclk/counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X15Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    fll1/slowclk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fll1/slowclk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fll1/slowclk/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.562     1.445    fll1/slowclk/CLK_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  fll1/slowclk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  fll1/slowclk/counter_reg[19]/Q
                         net (fo=2, routed)           0.120     1.706    fll1/slowclk/counter_reg[19]
    SLICE_X15Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  fll1/slowclk/counter_reg[16]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.814    fll1/slowclk/counter_reg[16]_i_1__2_n_4
    SLICE_X15Y14         FDRE                                         r  fll1/slowclk/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.831     1.958    fll1/slowclk/CLK_IBUF_BUFG
    SLICE_X15Y14         FDRE                                         r  fll1/slowclk/counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X15Y14         FDRE (Hold_fdre_C_D)         0.105     1.550    fll1/slowclk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fll1/slowclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fll1/slowclk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.564     1.447    fll1/slowclk/CLK_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  fll1/slowclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  fll1/slowclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.708    fll1/slowclk/counter_reg[3]
    SLICE_X15Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  fll1/slowclk/counter_reg[0]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.816    fll1/slowclk/counter_reg[0]_i_1__2_n_4
    SLICE_X15Y10         FDRE                                         r  fll1/slowclk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.834     1.961    fll1/slowclk/CLK_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  fll1/slowclk/counter_reg[3]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X15Y10         FDRE (Hold_fdre_C_D)         0.105     1.552    fll1/slowclk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.563     1.446    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X33Y6          FDRE                                         r  clr1/slowclk/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clr1/slowclk/counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.707    clr1/slowclk/counter_reg[11]
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clr1/slowclk/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    clr1/slowclk/counter_reg[8]_i_1_n_4
    SLICE_X33Y6          FDRE                                         r  clr1/slowclk/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.832     1.959    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X33Y6          FDRE                                         r  clr1/slowclk/counter_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y6          FDRE (Hold_fdre_C_D)         0.105     1.551    clr1/slowclk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clr1/slowclk/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clr1/slowclk/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.562     1.445    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  clr1/slowclk/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clr1/slowclk/counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.706    clr1/slowclk/counter_reg[15]
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clr1/slowclk/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clr1/slowclk/counter_reg[12]_i_1_n_4
    SLICE_X33Y7          FDRE                                         r  clr1/slowclk/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.831     1.958    clr1/slowclk/CLK_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  clr1/slowclk/counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y7          FDRE (Hold_fdre_C_D)         0.105     1.550    clr1/slowclk/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y47     c0/SLOW_CLK_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y47     c0/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y49     c0/counter_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y49     c0/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y47     c0/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y47     c0/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X32Y47     c0/counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y47     c0/SLOW_CLK_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y47     c0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y49     c0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y49     c0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y47     c0/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X32Y47     c0/counter_reg[2]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y16     dpt1/slowclk/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y16     dpt1/slowclk/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y16     dpt1/slowclk/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X12Y16     dpt1/slowclk/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y53     vc1/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y53     vc1/count2_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           28  Failing Endpoints,  Worst Slack       -5.189ns,  Total Violation      -66.275ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.189ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.367ns  (logic 8.222ns (57.228%)  route 6.145ns (42.772%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.570     5.091    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y7          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  d10/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=93, routed)          0.510     6.058    d10/VGA_CONTROL/VGA_RED_reg[3][1]
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.124     6.182 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_10/O
                         net (fo=1, routed)           0.000     6.182    d10/VGA_CONTROL/VGA_Red_Grid5_i_10_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.732 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.732    d10/VGA_CONTROL/VGA_Red_Grid5_i_4_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.846 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.846    d10/VGA_CONTROL/VGA_Red_Grid5_i_3_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.960    d10/VGA_CONTROL/VGA_Red_Grid5_i_2_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.231 f  d10/VGA_CONTROL/VGA_Red_Grid5_i_5/CO[0]
                         net (fo=7, routed)           0.317     7.547    d3/v_cntr_reg_reg[11][0]
    SLICE_X55Y11         LUT1 (Prop_lut1_I0_O)        0.373     7.920 r  d3/VGA_Red_Grid5_i_1/O
                         net (fo=14, routed)          0.761     8.681    d3/VGA_Red_Grid5_i_1_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[16]_P[1])
                                                      3.841    12.522 r  d3/VGA_Red_Grid5/P[1]
                         net (fo=1, routed)           0.745    13.268    d3/VGA_Red_Grid5_n_104
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.124    13.392 r  d3/VGA_RED[3]_i_243/O
                         net (fo=1, routed)           0.000    13.392    d3/VGA_RED[3]_i_243_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.942 r  d3/VGA_RED_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    13.942    d3/VGA_RED_reg[3]_i_155_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.056 r  d3/VGA_RED_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.056    d3/VGA_RED_reg[3]_i_79_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.170 r  d3/VGA_RED_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.170    d3/VGA_RED_reg[3]_i_39_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.284 r  d3/VGA_GREEN_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.284    d10/VGA_CONTROL/VGA_Red_Grid5__0_2[0]
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.597 r  d10/VGA_CONTROL/VGA_RED_reg[3]_i_154/O[3]
                         net (fo=1, routed)           0.817    15.414    d10/VGA_CONTROL_n_282
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.306    15.720 r  d10/VGA_RED[3]_i_75/O
                         net (fo=7, routed)           0.485    16.206    d10/VGA_RED_reg[3]_14
    SLICE_X57Y14         LUT3 (Prop_lut3_I1_O)        0.124    16.330 r  d10/VGA_RED[3]_i_86/O
                         net (fo=5, routed)           0.672    17.001    d10/VGA_GREEN_reg[2]_2
    SLICE_X50Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.125 r  d10/VGA_GREEN[2]_i_18/O
                         net (fo=1, routed)           0.298    17.424    vi1/VGA_Red_Grid5__0_15
    SLICE_X51Y10         LUT6 (Prop_lut6_I0_O)        0.124    17.548 r  vi1/VGA_GREEN[2]_i_8/O
                         net (fo=5, routed)           0.634    18.182    vi1/VGA_GREEN[2]_i_8_n_0
    SLICE_X49Y11         LUT4 (Prop_lut4_I0_O)        0.124    18.306 f  vi1/VGA_RED[3]_i_21/O
                         net (fo=4, routed)           0.502    18.807    vi1/VGA_RED[3]_i_21_n_0
    SLICE_X48Y11         LUT6 (Prop_lut6_I0_O)        0.124    18.931 r  vi1/VGA_RED[2]_i_3/O
                         net (fo=1, routed)           0.403    19.334    d2/VGA_Rvol[0]
    SLICE_X49Y10         LUT6 (Prop_lut6_I3_O)        0.124    19.458 r  d2/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    19.458    d10/R_colour_reg[2]
    SLICE_X49Y10         FDRE                                         r  d10/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.449    14.050    d10/clk_out1
    SLICE_X49Y10         FDRE                                         r  d10/VGA_RED_reg[2]/C
                         clock pessimism              0.260    14.310    
                         clock uncertainty           -0.072    14.237    
    SLICE_X49Y10         FDRE (Setup_fdre_C_D)        0.032    14.269    d10/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                         -19.458    
  -------------------------------------------------------------------
                         slack                                 -5.189    

Slack (VIOLATED) :        -5.168ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.345ns  (logic 7.898ns (55.057%)  route 6.447ns (44.943%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.570     5.091    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y7          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  d10/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=93, routed)          0.510     6.058    d10/VGA_CONTROL/VGA_RED_reg[3][1]
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.124     6.182 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_10/O
                         net (fo=1, routed)           0.000     6.182    d10/VGA_CONTROL/VGA_Red_Grid5_i_10_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.732 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.732    d10/VGA_CONTROL/VGA_Red_Grid5_i_4_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.846 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.846    d10/VGA_CONTROL/VGA_Red_Grid5_i_3_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.960    d10/VGA_CONTROL/VGA_Red_Grid5_i_2_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.231 f  d10/VGA_CONTROL/VGA_Red_Grid5_i_5/CO[0]
                         net (fo=7, routed)           0.317     7.547    d3/v_cntr_reg_reg[11][0]
    SLICE_X55Y11         LUT1 (Prop_lut1_I0_O)        0.373     7.920 r  d3/VGA_Red_Grid5_i_1/O
                         net (fo=14, routed)          0.761     8.681    d3/VGA_Red_Grid5_i_1_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[16]_P[1])
                                                      3.841    12.522 r  d3/VGA_Red_Grid5/P[1]
                         net (fo=1, routed)           0.745    13.268    d3/VGA_Red_Grid5_n_104
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.124    13.392 r  d3/VGA_RED[3]_i_243/O
                         net (fo=1, routed)           0.000    13.392    d3/VGA_RED[3]_i_243_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.942 r  d3/VGA_RED_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    13.942    d3/VGA_RED_reg[3]_i_155_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.276 f  d3/VGA_RED_reg[3]_i_79/O[1]
                         net (fo=10, routed)          0.662    14.938    d10/VGA_Red_Grid5__0_5[1]
    SLICE_X53Y12         LUT4 (Prop_lut4_I1_O)        0.303    15.241 f  d10/VGA_RED[3]_i_77/O
                         net (fo=4, routed)           0.843    16.084    d10/VGA_RED_reg[2]_5
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124    16.208 f  d10/VGA_RED[3]_i_152/O
                         net (fo=1, routed)           0.296    16.504    d10/VGA_RED[3]_i_152_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I0_O)        0.124    16.628 f  d10/VGA_RED[3]_i_74/O
                         net (fo=1, routed)           0.406    17.034    vi1/VGA_Red_Grid5__0_27
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.124    17.158 r  vi1/VGA_RED[3]_i_33/O
                         net (fo=2, routed)           0.917    18.075    vi1/VGA_RED[3]_i_33_n_0
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.124    18.199 f  vi1/VGA_RED[1]_i_4/O
                         net (fo=2, routed)           0.586    18.785    vi1/VGA_RED[1]_i_4_n_0
    SLICE_X49Y10         LUT6 (Prop_lut6_I3_O)        0.124    18.909 f  vi1/VGA_RED[1]_i_2/O
                         net (fo=1, routed)           0.403    19.313    d2/colour_reg[2]_2
    SLICE_X49Y10         LUT3 (Prop_lut3_I2_O)        0.124    19.437 r  d2/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    19.437    d10/R_colour_reg[2]_0
    SLICE_X49Y10         FDRE                                         r  d10/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.449    14.050    d10/clk_out1
    SLICE_X49Y10         FDRE                                         r  d10/VGA_RED_reg[1]/C
                         clock pessimism              0.260    14.310    
                         clock uncertainty           -0.072    14.237    
    SLICE_X49Y10         FDRE (Setup_fdre_C_D)        0.031    14.268    d10/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -19.437    
  -------------------------------------------------------------------
                         slack                                 -5.168    

Slack (VIOLATED) :        -5.094ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.273ns  (logic 8.222ns (57.606%)  route 6.051ns (42.394%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=1 LUT1=2 LUT2=1 LUT3=3 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.051 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.570     5.091    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y7          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  d10/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=93, routed)          0.510     6.058    d10/VGA_CONTROL/VGA_RED_reg[3][1]
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.124     6.182 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_10/O
                         net (fo=1, routed)           0.000     6.182    d10/VGA_CONTROL/VGA_Red_Grid5_i_10_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.732 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.732    d10/VGA_CONTROL/VGA_Red_Grid5_i_4_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.846 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.846    d10/VGA_CONTROL/VGA_Red_Grid5_i_3_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.960    d10/VGA_CONTROL/VGA_Red_Grid5_i_2_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.231 f  d10/VGA_CONTROL/VGA_Red_Grid5_i_5/CO[0]
                         net (fo=7, routed)           0.317     7.547    d3/v_cntr_reg_reg[11][0]
    SLICE_X55Y11         LUT1 (Prop_lut1_I0_O)        0.373     7.920 r  d3/VGA_Red_Grid5_i_1/O
                         net (fo=14, routed)          0.761     8.681    d3/VGA_Red_Grid5_i_1_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[16]_P[1])
                                                      3.841    12.522 r  d3/VGA_Red_Grid5/P[1]
                         net (fo=1, routed)           0.745    13.268    d3/VGA_Red_Grid5_n_104
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.124    13.392 r  d3/VGA_RED[3]_i_243/O
                         net (fo=1, routed)           0.000    13.392    d3/VGA_RED[3]_i_243_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.942 r  d3/VGA_RED_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    13.942    d3/VGA_RED_reg[3]_i_155_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.056 r  d3/VGA_RED_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.056    d3/VGA_RED_reg[3]_i_79_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.170 r  d3/VGA_RED_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.170    d3/VGA_RED_reg[3]_i_39_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.284 r  d3/VGA_GREEN_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.284    d10/VGA_CONTROL/VGA_Red_Grid5__0_2[0]
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.597 f  d10/VGA_CONTROL/VGA_RED_reg[3]_i_154/O[3]
                         net (fo=1, routed)           0.817    15.414    d10/VGA_CONTROL_n_282
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.306    15.720 f  d10/VGA_RED[3]_i_75/O
                         net (fo=7, routed)           0.659    16.379    d10/VGA_RED_reg[3]_14
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.124    16.503 f  d10/VGA_RED[2]_i_40/O
                         net (fo=2, routed)           0.459    16.962    d10/VGA_RED[2]_i_40_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I0_O)        0.124    17.086 f  d10/VGA_RED[2]_i_19/O
                         net (fo=1, routed)           0.588    17.674    vi1/VGA_Red_Grid5__0_9
    SLICE_X49Y10         LUT6 (Prop_lut6_I5_O)        0.124    17.798 f  vi1/VGA_RED[2]_i_8/O
                         net (fo=4, routed)           0.448    18.246    vi1/VGA_RED[2]_i_8_n_0
    SLICE_X48Y10         LUT3 (Prop_lut3_I2_O)        0.124    18.370 r  vi1/VGA_RED[3]_i_20/O
                         net (fo=2, routed)           0.444    18.814    d10/VGA_CONTROL/intensity_reg[7]
    SLICE_X49Y9          LUT6 (Prop_lut6_I0_O)        0.124    18.938 f  d10/VGA_CONTROL/VGA_GREEN[3]_i_3/O
                         net (fo=1, routed)           0.302    19.240    d10/VGA_CONTROL/VGA_GREEN[3]_i_3_n_0
    SLICE_X51Y9          LUT3 (Prop_lut3_I2_O)        0.124    19.364 r  d10/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    19.364    d10/VGA_CONTROL_n_350
    SLICE_X51Y9          FDRE                                         r  d10/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.450    14.051    d10/clk_out1
    SLICE_X51Y9          FDRE                                         r  d10/VGA_GREEN_reg[3]/C
                         clock pessimism              0.260    14.311    
                         clock uncertainty           -0.072    14.238    
    SLICE_X51Y9          FDRE (Setup_fdre_C_D)        0.032    14.270    d10/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                         -19.364    
  -------------------------------------------------------------------
                         slack                                 -5.094    

Slack (VIOLATED) :        -5.057ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.234ns  (logic 7.898ns (55.488%)  route 6.336ns (44.512%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.570     5.091    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y7          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  d10/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=93, routed)          0.510     6.058    d10/VGA_CONTROL/VGA_RED_reg[3][1]
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.124     6.182 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_10/O
                         net (fo=1, routed)           0.000     6.182    d10/VGA_CONTROL/VGA_Red_Grid5_i_10_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.732 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.732    d10/VGA_CONTROL/VGA_Red_Grid5_i_4_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.846 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.846    d10/VGA_CONTROL/VGA_Red_Grid5_i_3_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.960    d10/VGA_CONTROL/VGA_Red_Grid5_i_2_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.231 f  d10/VGA_CONTROL/VGA_Red_Grid5_i_5/CO[0]
                         net (fo=7, routed)           0.317     7.547    d3/v_cntr_reg_reg[11][0]
    SLICE_X55Y11         LUT1 (Prop_lut1_I0_O)        0.373     7.920 r  d3/VGA_Red_Grid5_i_1/O
                         net (fo=14, routed)          0.761     8.681    d3/VGA_Red_Grid5_i_1_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[16]_P[1])
                                                      3.841    12.522 r  d3/VGA_Red_Grid5/P[1]
                         net (fo=1, routed)           0.745    13.268    d3/VGA_Red_Grid5_n_104
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.124    13.392 r  d3/VGA_RED[3]_i_243/O
                         net (fo=1, routed)           0.000    13.392    d3/VGA_RED[3]_i_243_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.942 r  d3/VGA_RED_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    13.942    d3/VGA_RED_reg[3]_i_155_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.276 f  d3/VGA_RED_reg[3]_i_79/O[1]
                         net (fo=10, routed)          0.662    14.938    d10/VGA_Red_Grid5__0_5[1]
    SLICE_X53Y12         LUT4 (Prop_lut4_I1_O)        0.303    15.241 f  d10/VGA_RED[3]_i_77/O
                         net (fo=4, routed)           0.843    16.084    d10/VGA_RED_reg[2]_5
    SLICE_X48Y12         LUT6 (Prop_lut6_I0_O)        0.124    16.208 f  d10/VGA_RED[3]_i_152/O
                         net (fo=1, routed)           0.296    16.504    d10/VGA_RED[3]_i_152_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I0_O)        0.124    16.628 f  d10/VGA_RED[3]_i_74/O
                         net (fo=1, routed)           0.406    17.034    vi1/VGA_Red_Grid5__0_27
    SLICE_X49Y15         LUT6 (Prop_lut6_I5_O)        0.124    17.158 r  vi1/VGA_RED[3]_i_33/O
                         net (fo=2, routed)           0.917    18.075    vi1/VGA_RED[3]_i_33_n_0
    SLICE_X48Y11         LUT3 (Prop_lut3_I2_O)        0.124    18.199 f  vi1/VGA_RED[1]_i_4/O
                         net (fo=2, routed)           0.594    18.793    vi1/VGA_RED[1]_i_4_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I1_O)        0.124    18.917 f  vi1/VGA_RED[0]_i_2/O
                         net (fo=1, routed)           0.284    19.201    d2/intensity_reg[6]
    SLICE_X53Y11         LUT5 (Prop_lut5_I4_O)        0.124    19.325 r  d2/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    19.325    d10/pixel_reg_88
    SLICE_X53Y11         FDRE                                         r  d10/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.449    14.050    d10/clk_out1
    SLICE_X53Y11         FDRE                                         r  d10/VGA_RED_reg[0]/C
                         clock pessimism              0.260    14.310    
                         clock uncertainty           -0.072    14.237    
    SLICE_X53Y11         FDRE (Setup_fdre_C_D)        0.031    14.268    d10/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -19.325    
  -------------------------------------------------------------------
                         slack                                 -5.057    

Slack (VIOLATED) :        -4.961ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.139ns  (logic 8.346ns (59.026%)  route 5.793ns (40.974%))
  Logic Levels:           21  (CARRY4=9 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.051 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.570     5.091    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y7          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  d10/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=93, routed)          0.510     6.058    d10/VGA_CONTROL/VGA_RED_reg[3][1]
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.124     6.182 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_10/O
                         net (fo=1, routed)           0.000     6.182    d10/VGA_CONTROL/VGA_Red_Grid5_i_10_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.732 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.732    d10/VGA_CONTROL/VGA_Red_Grid5_i_4_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.846 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.846    d10/VGA_CONTROL/VGA_Red_Grid5_i_3_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.960    d10/VGA_CONTROL/VGA_Red_Grid5_i_2_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.231 f  d10/VGA_CONTROL/VGA_Red_Grid5_i_5/CO[0]
                         net (fo=7, routed)           0.317     7.547    d3/v_cntr_reg_reg[11][0]
    SLICE_X55Y11         LUT1 (Prop_lut1_I0_O)        0.373     7.920 r  d3/VGA_Red_Grid5_i_1/O
                         net (fo=14, routed)          0.761     8.681    d3/VGA_Red_Grid5_i_1_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[16]_P[1])
                                                      3.841    12.522 r  d3/VGA_Red_Grid5/P[1]
                         net (fo=1, routed)           0.745    13.268    d3/VGA_Red_Grid5_n_104
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.124    13.392 r  d3/VGA_RED[3]_i_243/O
                         net (fo=1, routed)           0.000    13.392    d3/VGA_RED[3]_i_243_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.942 r  d3/VGA_RED_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    13.942    d3/VGA_RED_reg[3]_i_155_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.056 r  d3/VGA_RED_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.056    d3/VGA_RED_reg[3]_i_79_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.170 r  d3/VGA_RED_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.170    d3/VGA_RED_reg[3]_i_39_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.284 r  d3/VGA_GREEN_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.284    d10/VGA_CONTROL/VGA_Red_Grid5__0_2[0]
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.597 f  d10/VGA_CONTROL/VGA_RED_reg[3]_i_154/O[3]
                         net (fo=1, routed)           0.817    15.414    d10/VGA_CONTROL_n_282
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.306    15.720 f  d10/VGA_RED[3]_i_75/O
                         net (fo=7, routed)           0.485    16.206    d10/VGA_RED_reg[3]_14
    SLICE_X57Y14         LUT3 (Prop_lut3_I1_O)        0.124    16.330 f  d10/VGA_RED[3]_i_86/O
                         net (fo=5, routed)           0.669    16.998    vi1/VGA_Red_Grid5__0_20
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.122 f  vi1/VGA_RED[3]_i_161/O
                         net (fo=1, routed)           0.149    17.271    vi1/VGA_RED[3]_i_161_n_0
    SLICE_X53Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.395 f  vi1/VGA_RED[3]_i_93/O
                         net (fo=1, routed)           0.302    17.697    vi1/VGA_RED[3]_i_93_n_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I5_O)        0.124    17.821 r  vi1/VGA_RED[3]_i_45/O
                         net (fo=3, routed)           0.597    18.418    vi1/VGA_RED[3]_i_45_n_0
    SLICE_X48Y8          LUT6 (Prop_lut6_I4_O)        0.124    18.542 r  vi1/VGA_GREEN[0]_i_6/O
                         net (fo=1, routed)           0.162    18.704    clr1/VGA_Gvol[0]
    SLICE_X48Y8          LUT6 (Prop_lut6_I0_O)        0.124    18.828 f  clr1/VGA_GREEN[0]_i_2/O
                         net (fo=1, routed)           0.279    19.107    d10/VGA_CONTROL/colour_reg[0]_1
    SLICE_X48Y8          LUT6 (Prop_lut6_I1_O)        0.124    19.231 r  d10/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    19.231    d10/VGA_CONTROL_n_353
    SLICE_X48Y8          FDRE                                         r  d10/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.450    14.051    d10/clk_out1
    SLICE_X48Y8          FDRE                                         r  d10/VGA_GREEN_reg[0]/C
                         clock pessimism              0.260    14.311    
                         clock uncertainty           -0.072    14.238    
    SLICE_X48Y8          FDRE (Setup_fdre_C_D)        0.031    14.269    d10/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                         -19.231    
  -------------------------------------------------------------------
                         slack                                 -4.961    

Slack (VIOLATED) :        -4.942ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.119ns  (logic 8.222ns (58.233%)  route 5.897ns (41.767%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=1 LUT1=2 LUT2=1 LUT3=2 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.570     5.091    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y7          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  d10/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=93, routed)          0.510     6.058    d10/VGA_CONTROL/VGA_RED_reg[3][1]
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.124     6.182 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_10/O
                         net (fo=1, routed)           0.000     6.182    d10/VGA_CONTROL/VGA_Red_Grid5_i_10_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.732 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.732    d10/VGA_CONTROL/VGA_Red_Grid5_i_4_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.846 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.846    d10/VGA_CONTROL/VGA_Red_Grid5_i_3_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.960    d10/VGA_CONTROL/VGA_Red_Grid5_i_2_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.231 f  d10/VGA_CONTROL/VGA_Red_Grid5_i_5/CO[0]
                         net (fo=7, routed)           0.317     7.547    d3/v_cntr_reg_reg[11][0]
    SLICE_X55Y11         LUT1 (Prop_lut1_I0_O)        0.373     7.920 r  d3/VGA_Red_Grid5_i_1/O
                         net (fo=14, routed)          0.761     8.681    d3/VGA_Red_Grid5_i_1_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[16]_P[1])
                                                      3.841    12.522 r  d3/VGA_Red_Grid5/P[1]
                         net (fo=1, routed)           0.745    13.268    d3/VGA_Red_Grid5_n_104
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.124    13.392 r  d3/VGA_RED[3]_i_243/O
                         net (fo=1, routed)           0.000    13.392    d3/VGA_RED[3]_i_243_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.942 r  d3/VGA_RED_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    13.942    d3/VGA_RED_reg[3]_i_155_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.056 r  d3/VGA_RED_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.056    d3/VGA_RED_reg[3]_i_79_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.170 r  d3/VGA_RED_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.170    d3/VGA_RED_reg[3]_i_39_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.284 r  d3/VGA_GREEN_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.284    d10/VGA_CONTROL/VGA_Red_Grid5__0_2[0]
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.597 f  d10/VGA_CONTROL/VGA_RED_reg[3]_i_154/O[3]
                         net (fo=1, routed)           0.817    15.414    d10/VGA_CONTROL_n_282
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.306    15.720 f  d10/VGA_RED[3]_i_75/O
                         net (fo=7, routed)           0.659    16.379    d10/VGA_RED_reg[3]_14
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.124    16.503 f  d10/VGA_RED[2]_i_40/O
                         net (fo=2, routed)           0.459    16.962    d10/VGA_RED[2]_i_40_n_0
    SLICE_X49Y14         LUT6 (Prop_lut6_I0_O)        0.124    17.086 f  d10/VGA_RED[2]_i_19/O
                         net (fo=1, routed)           0.588    17.674    vi1/VGA_Red_Grid5__0_9
    SLICE_X49Y10         LUT6 (Prop_lut6_I5_O)        0.124    17.798 f  vi1/VGA_RED[2]_i_8/O
                         net (fo=4, routed)           0.448    18.246    vi1/VGA_RED[2]_i_8_n_0
    SLICE_X48Y10         LUT3 (Prop_lut3_I2_O)        0.124    18.370 r  vi1/VGA_RED[3]_i_20/O
                         net (fo=2, routed)           0.441    18.811    vi1/VGA_RED_reg[3]_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I2_O)        0.124    18.935 f  vi1/VGA_RED[3]_i_7/O
                         net (fo=1, routed)           0.151    19.087    d10/VGA_CONTROL/colour_reg[2]_0
    SLICE_X51Y11         LUT6 (Prop_lut6_I5_O)        0.124    19.211 r  d10/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000    19.211    d10/VGA_CONTROL_n_448
    SLICE_X51Y11         FDRE                                         r  d10/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.449    14.050    d10/clk_out1
    SLICE_X51Y11         FDRE                                         r  d10/VGA_RED_reg[3]/C
                         clock pessimism              0.260    14.310    
                         clock uncertainty           -0.072    14.237    
    SLICE_X51Y11         FDRE (Setup_fdre_C_D)        0.031    14.268    d10/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.268    
                         arrival time                         -19.211    
  -------------------------------------------------------------------
                         slack                                 -4.942    

Slack (VIOLATED) :        -4.788ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.961ns  (logic 8.098ns (58.003%)  route 5.863ns (41.997%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.570     5.091    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y7          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  d10/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=93, routed)          0.510     6.058    d10/VGA_CONTROL/VGA_RED_reg[3][1]
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.124     6.182 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_10/O
                         net (fo=1, routed)           0.000     6.182    d10/VGA_CONTROL/VGA_Red_Grid5_i_10_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.732 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.732    d10/VGA_CONTROL/VGA_Red_Grid5_i_4_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.846 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.846    d10/VGA_CONTROL/VGA_Red_Grid5_i_3_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.960    d10/VGA_CONTROL/VGA_Red_Grid5_i_2_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.231 f  d10/VGA_CONTROL/VGA_Red_Grid5_i_5/CO[0]
                         net (fo=7, routed)           0.317     7.547    d3/v_cntr_reg_reg[11][0]
    SLICE_X55Y11         LUT1 (Prop_lut1_I0_O)        0.373     7.920 r  d3/VGA_Red_Grid5_i_1/O
                         net (fo=14, routed)          0.761     8.681    d3/VGA_Red_Grid5_i_1_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[16]_P[1])
                                                      3.841    12.522 r  d3/VGA_Red_Grid5/P[1]
                         net (fo=1, routed)           0.745    13.268    d3/VGA_Red_Grid5_n_104
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.124    13.392 r  d3/VGA_RED[3]_i_243/O
                         net (fo=1, routed)           0.000    13.392    d3/VGA_RED[3]_i_243_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.942 r  d3/VGA_RED_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    13.942    d3/VGA_RED_reg[3]_i_155_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.056 r  d3/VGA_RED_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.056    d3/VGA_RED_reg[3]_i_79_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.170 r  d3/VGA_RED_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.170    d3/VGA_RED_reg[3]_i_39_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.284 r  d3/VGA_GREEN_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.284    d10/VGA_CONTROL/VGA_Red_Grid5__0_2[0]
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.597 f  d10/VGA_CONTROL/VGA_RED_reg[3]_i_154/O[3]
                         net (fo=1, routed)           0.817    15.414    d10/VGA_CONTROL_n_282
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.306    15.720 f  d10/VGA_RED[3]_i_75/O
                         net (fo=7, routed)           0.485    16.206    d10/VGA_RED_reg[3]_14
    SLICE_X57Y14         LUT3 (Prop_lut3_I1_O)        0.124    16.330 f  d10/VGA_RED[3]_i_86/O
                         net (fo=5, routed)           0.672    17.001    d10/VGA_GREEN_reg[2]_2
    SLICE_X50Y12         LUT6 (Prop_lut6_I0_O)        0.124    17.125 f  d10/VGA_GREEN[2]_i_18/O
                         net (fo=1, routed)           0.298    17.424    vi1/VGA_Red_Grid5__0_15
    SLICE_X51Y10         LUT6 (Prop_lut6_I0_O)        0.124    17.548 f  vi1/VGA_GREEN[2]_i_8/O
                         net (fo=5, routed)           0.831    18.378    vi1/VGA_GREEN[2]_i_8_n_0
    SLICE_X49Y12         LUT6 (Prop_lut6_I1_O)        0.124    18.502 f  vi1/VGA_GREEN[2]_i_3/O
                         net (fo=1, routed)           0.426    18.929    d10/VGA_CONTROL/intensity_reg[8]
    SLICE_X48Y12         LUT5 (Prop_lut5_I2_O)        0.124    19.053 r  d10/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    19.053    d10/VGA_CONTROL_n_351
    SLICE_X48Y12         FDRE                                         r  d10/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.447    14.048    d10/clk_out1
    SLICE_X48Y12         FDRE                                         r  d10/VGA_GREEN_reg[2]/C
                         clock pessimism              0.260    14.308    
                         clock uncertainty           -0.072    14.235    
    SLICE_X48Y12         FDRE (Setup_fdre_C_D)        0.029    14.264    d10/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                         -19.053    
  -------------------------------------------------------------------
                         slack                                 -4.788    

Slack (VIOLATED) :        -4.750ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.926ns  (logic 8.222ns (59.041%)  route 5.704ns (40.959%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=1 LUT1=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.051 - 9.259 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.570     5.091    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y7          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  d10/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=93, routed)          0.510     6.058    d10/VGA_CONTROL/VGA_RED_reg[3][1]
    SLICE_X55Y7          LUT1 (Prop_lut1_I0_O)        0.124     6.182 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_10/O
                         net (fo=1, routed)           0.000     6.182    d10/VGA_CONTROL/VGA_Red_Grid5_i_10_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.732 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.732    d10/VGA_CONTROL/VGA_Red_Grid5_i_4_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.846 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.846    d10/VGA_CONTROL/VGA_Red_Grid5_i_3_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.960 r  d10/VGA_CONTROL/VGA_Red_Grid5_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.960    d10/VGA_CONTROL/VGA_Red_Grid5_i_2_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.231 f  d10/VGA_CONTROL/VGA_Red_Grid5_i_5/CO[0]
                         net (fo=7, routed)           0.317     7.547    d3/v_cntr_reg_reg[11][0]
    SLICE_X55Y11         LUT1 (Prop_lut1_I0_O)        0.373     7.920 r  d3/VGA_Red_Grid5_i_1/O
                         net (fo=14, routed)          0.761     8.681    d3/VGA_Red_Grid5_i_1_n_0
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_A[16]_P[1])
                                                      3.841    12.522 r  d3/VGA_Red_Grid5/P[1]
                         net (fo=1, routed)           0.745    13.268    d3/VGA_Red_Grid5_n_104
    SLICE_X55Y12         LUT2 (Prop_lut2_I1_O)        0.124    13.392 r  d3/VGA_RED[3]_i_243/O
                         net (fo=1, routed)           0.000    13.392    d3/VGA_RED[3]_i_243_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.942 r  d3/VGA_RED_reg[3]_i_155/CO[3]
                         net (fo=1, routed)           0.000    13.942    d3/VGA_RED_reg[3]_i_155_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.056 r  d3/VGA_RED_reg[3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    14.056    d3/VGA_RED_reg[3]_i_79_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.170 r  d3/VGA_RED_reg[3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.170    d3/VGA_RED_reg[3]_i_39_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.284 r  d3/VGA_GREEN_reg[2]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.284    d10/VGA_CONTROL/VGA_Red_Grid5__0_2[0]
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.597 f  d10/VGA_CONTROL/VGA_RED_reg[3]_i_154/O[3]
                         net (fo=1, routed)           0.817    15.414    d10/VGA_CONTROL_n_282
    SLICE_X57Y16         LUT6 (Prop_lut6_I1_O)        0.306    15.720 f  d10/VGA_RED[3]_i_75/O
                         net (fo=7, routed)           0.485    16.206    d10/VGA_RED_reg[3]_14
    SLICE_X57Y14         LUT3 (Prop_lut3_I1_O)        0.124    16.330 f  d10/VGA_RED[3]_i_86/O
                         net (fo=5, routed)           0.524    16.853    d10/VGA_GREEN_reg[2]_2
    SLICE_X49Y14         LUT6 (Prop_lut6_I3_O)        0.124    16.977 f  d10/VGA_RED[2]_i_42/O
                         net (fo=1, routed)           0.302    17.280    vi1/VGA_Red_Grid5__0_0
    SLICE_X48Y12         LUT6 (Prop_lut6_I4_O)        0.124    17.404 r  vi1/VGA_RED[2]_i_20/O
                         net (fo=4, routed)           0.674    18.078    vi1/VGA_RED[2]_i_20_n_0
    SLICE_X48Y10         LUT5 (Prop_lut5_I1_O)        0.124    18.202 r  vi1/VGA_GREEN[1]_i_5/O
                         net (fo=1, routed)           0.159    18.360    clr1/VGA_Gvol[1]
    SLICE_X48Y10         LUT6 (Prop_lut6_I0_O)        0.124    18.484 f  clr1/VGA_GREEN[1]_i_3/O
                         net (fo=1, routed)           0.409    18.893    d10/VGA_CONTROL/colour_reg[1]_2
    SLICE_X51Y10         LUT5 (Prop_lut5_I4_O)        0.124    19.017 r  d10/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    19.017    d10/VGA_CONTROL_n_349
    SLICE_X51Y10         FDRE                                         r  d10/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.450    14.051    d10/clk_out1
    SLICE_X51Y10         FDRE                                         r  d10/VGA_GREEN_reg[1]/C
                         clock pessimism              0.260    14.311    
                         clock uncertainty           -0.072    14.238    
    SLICE_X51Y10         FDRE (Setup_fdre_C_D)        0.029    14.267    d10/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                         -19.017    
  -------------------------------------------------------------------
                         slack                                 -4.750    

Slack (VIOLATED) :        -4.457ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.638ns  (logic 3.421ns (25.084%)  route 10.217ns (74.916%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=2 LUT4=3 LUT5=1 LUT6=7 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.561     5.082    d10/VGA_CONTROL/clk_out1
    SLICE_X49Y17         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1006, routed)        1.569     7.107    dj1/Block1_reg_r2_128_191_0_2/ADDRC4
    SLICE_X46Y27         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124     7.231 r  dj1/Block1_reg_r2_128_191_0_2/RAMC/O
                         net (fo=1, routed)           1.263     8.494    dj1/Block1_reg_r2_128_191_0_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.618 r  dj1/VGA_RED[2]_i_570/O
                         net (fo=1, routed)           0.587     9.205    d10/VGA_CONTROL/h_cntr_reg_reg[6]_34
    SLICE_X48Y25         LUT5 (Prop_lut5_I4_O)        0.124     9.329 r  d10/VGA_CONTROL/VGA_RED[2]_i_510/O
                         net (fo=4, routed)           0.759    10.088    d10/VGA_CONTROL/VGA_RED[2]_i_510_n_0
    SLICE_X48Y22         LUT3 (Prop_lut3_I2_O)        0.124    10.212 f  d10/VGA_CONTROL/VGA_RED[2]_i_508/O
                         net (fo=2, routed)           0.576    10.788    d10/VGA_CONTROL/VGA_RED[2]_i_508_n_0
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.124    10.912 r  d10/VGA_CONTROL/VGA_RED[2]_i_504/O
                         net (fo=2, routed)           0.603    11.515    d10/VGA_CONTROL/VGA_RED[2]_i_504_n_0
    SLICE_X45Y21         LUT4 (Prop_lut4_I2_O)        0.118    11.633 f  d10/VGA_CONTROL/VGA_RED[2]_i_505/O
                         net (fo=1, routed)           0.549    12.182    d10/VGA_CONTROL/VGA_RED[2]_i_505_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.326    12.508 r  d10/VGA_CONTROL/VGA_RED[2]_i_365/O
                         net (fo=1, routed)           0.000    12.508    d10/VGA_CONTROL/VGA_RED[2]_i_365_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.906 r  d10/VGA_CONTROL/VGA_RED_reg[2]_i_249/CO[3]
                         net (fo=1, routed)           1.072    13.978    d10/VGA_CONTROL/dj1/VGA_Red_waveform1
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.102 r  d10/VGA_CONTROL/VGA_RED[2]_i_147/O
                         net (fo=1, routed)           0.403    14.505    fll1/v_cntr_reg_reg[10]_0
    SLICE_X45Y17         LUT6 (Prop_lut6_I4_O)        0.124    14.629 f  fll1/VGA_RED[2]_i_94/O
                         net (fo=1, routed)           0.571    15.201    d10/VGA_CONTROL/fill_reg[1]_3
    SLICE_X45Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.325 f  d10/VGA_CONTROL/VGA_RED[2]_i_70/O
                         net (fo=1, routed)           0.151    15.476    d10/VGA_CONTROL/VGA_RED[2]_i_70_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124    15.600 r  d10/VGA_CONTROL/VGA_RED[2]_i_51/O
                         net (fo=1, routed)           0.000    15.600    d10/VGA_CONTROL/VGA_RED[2]_i_51_n_0
    SLICE_X45Y16         MUXF7 (Prop_muxf7_I0_O)      0.212    15.812 r  d10/VGA_CONTROL/VGA_RED_reg[2]_i_28/O
                         net (fo=1, routed)           0.437    16.249    d10/VGA_CONTROL/VGA_RED_reg[2]_i_28_n_0
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.299    16.548 r  d10/VGA_CONTROL/VGA_RED[2]_i_12/O
                         net (fo=4, routed)           0.574    17.122    d10/VGA_CONTROL/VGA_GREEN_reg[0]
    SLICE_X45Y11         LUT2 (Prop_lut2_I1_O)        0.124    17.246 f  d10/VGA_CONTROL/VGA_RED[2]_i_5/O
                         net (fo=4, routed)           0.464    17.710    d10/VGA_CONTROL/VGA_RED_reg[2]_1
    SLICE_X45Y11         LUT2 (Prop_lut2_I0_O)        0.124    17.834 f  d10/VGA_CONTROL/VGA_RED[3]_i_5/O
                         net (fo=3, routed)           0.310    18.144    d10/VGA_CONTROL/VGA_RED[3]_i_5_n_0
    SLICE_X43Y11         LUT4 (Prop_lut4_I3_O)        0.124    18.268 f  d10/VGA_CONTROL/VGA_BLUE[3]_i_3/O
                         net (fo=2, routed)           0.329    18.597    d2/B_colour_reg[3]
    SLICE_X45Y10         LUT4 (Prop_lut4_I3_O)        0.124    18.721 r  d2/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    18.721    d10/colour_reg[2]_1
    SLICE_X45Y10         FDRE                                         r  d10/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.446    14.047    d10/clk_out1
    SLICE_X45Y10         FDRE                                         r  d10/VGA_BLUE_reg[2]/C
                         clock pessimism              0.260    14.307    
                         clock uncertainty           -0.072    14.234    
    SLICE_X45Y10         FDRE (Setup_fdre_C_D)        0.029    14.263    d10/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                         -18.721    
  -------------------------------------------------------------------
                         slack                                 -4.457    

Slack (VIOLATED) :        -4.447ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.626ns  (logic 3.421ns (25.106%)  route 10.205ns (74.894%))
  Logic Levels:           18  (CARRY4=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=9 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.045 - 9.259 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.561     5.082    d10/VGA_CONTROL/clk_out1
    SLICE_X49Y17         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1006, routed)        1.569     7.107    dj1/Block1_reg_r2_128_191_0_2/ADDRC4
    SLICE_X46Y27         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.124     7.231 r  dj1/Block1_reg_r2_128_191_0_2/RAMC/O
                         net (fo=1, routed)           1.263     8.494    dj1/Block1_reg_r2_128_191_0_2_n_2
    SLICE_X49Y22         LUT6 (Prop_lut6_I2_O)        0.124     8.618 r  dj1/VGA_RED[2]_i_570/O
                         net (fo=1, routed)           0.587     9.205    d10/VGA_CONTROL/h_cntr_reg_reg[6]_34
    SLICE_X48Y25         LUT5 (Prop_lut5_I4_O)        0.124     9.329 r  d10/VGA_CONTROL/VGA_RED[2]_i_510/O
                         net (fo=4, routed)           0.759    10.088    d10/VGA_CONTROL/VGA_RED[2]_i_510_n_0
    SLICE_X48Y22         LUT3 (Prop_lut3_I2_O)        0.124    10.212 f  d10/VGA_CONTROL/VGA_RED[2]_i_508/O
                         net (fo=2, routed)           0.576    10.788    d10/VGA_CONTROL/VGA_RED[2]_i_508_n_0
    SLICE_X44Y22         LUT3 (Prop_lut3_I0_O)        0.124    10.912 r  d10/VGA_CONTROL/VGA_RED[2]_i_504/O
                         net (fo=2, routed)           0.603    11.515    d10/VGA_CONTROL/VGA_RED[2]_i_504_n_0
    SLICE_X45Y21         LUT4 (Prop_lut4_I2_O)        0.118    11.633 f  d10/VGA_CONTROL/VGA_RED[2]_i_505/O
                         net (fo=1, routed)           0.549    12.182    d10/VGA_CONTROL/VGA_RED[2]_i_505_n_0
    SLICE_X45Y22         LUT6 (Prop_lut6_I5_O)        0.326    12.508 r  d10/VGA_CONTROL/VGA_RED[2]_i_365/O
                         net (fo=1, routed)           0.000    12.508    d10/VGA_CONTROL/VGA_RED[2]_i_365_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.906 r  d10/VGA_CONTROL/VGA_RED_reg[2]_i_249/CO[3]
                         net (fo=1, routed)           1.072    13.978    d10/VGA_CONTROL/dj1/VGA_Red_waveform1
    SLICE_X44Y17         LUT6 (Prop_lut6_I2_O)        0.124    14.102 r  d10/VGA_CONTROL/VGA_RED[2]_i_147/O
                         net (fo=1, routed)           0.403    14.505    fll1/v_cntr_reg_reg[10]_0
    SLICE_X45Y17         LUT6 (Prop_lut6_I4_O)        0.124    14.629 f  fll1/VGA_RED[2]_i_94/O
                         net (fo=1, routed)           0.571    15.201    d10/VGA_CONTROL/fill_reg[1]_3
    SLICE_X45Y16         LUT6 (Prop_lut6_I5_O)        0.124    15.325 f  d10/VGA_CONTROL/VGA_RED[2]_i_70/O
                         net (fo=1, routed)           0.151    15.476    d10/VGA_CONTROL/VGA_RED[2]_i_70_n_0
    SLICE_X45Y16         LUT6 (Prop_lut6_I0_O)        0.124    15.600 r  d10/VGA_CONTROL/VGA_RED[2]_i_51/O
                         net (fo=1, routed)           0.000    15.600    d10/VGA_CONTROL/VGA_RED[2]_i_51_n_0
    SLICE_X45Y16         MUXF7 (Prop_muxf7_I0_O)      0.212    15.812 r  d10/VGA_CONTROL/VGA_RED_reg[2]_i_28/O
                         net (fo=1, routed)           0.437    16.249    d10/VGA_CONTROL/VGA_RED_reg[2]_i_28_n_0
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.299    16.548 r  d10/VGA_CONTROL/VGA_RED[2]_i_12/O
                         net (fo=4, routed)           0.574    17.122    d10/VGA_CONTROL/VGA_GREEN_reg[0]
    SLICE_X45Y11         LUT2 (Prop_lut2_I1_O)        0.124    17.246 f  d10/VGA_CONTROL/VGA_RED[2]_i_5/O
                         net (fo=4, routed)           0.464    17.710    d10/VGA_CONTROL/VGA_RED_reg[2]_1
    SLICE_X45Y11         LUT2 (Prop_lut2_I0_O)        0.124    17.834 f  d10/VGA_CONTROL/VGA_RED[3]_i_5/O
                         net (fo=3, routed)           0.311    18.144    d10/VGA_CONTROL/VGA_RED[3]_i_5_n_0
    SLICE_X47Y11         LUT6 (Prop_lut6_I0_O)        0.124    18.268 f  d10/VGA_CONTROL/VGA_BLUE[1]_i_3/O
                         net (fo=2, routed)           0.316    18.585    clr1/v_cntr_reg_reg[2]_0
    SLICE_X45Y12         LUT6 (Prop_lut6_I5_O)        0.124    18.709 r  clr1/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    18.709    d10/colour_reg[1]_3
    SLICE_X45Y12         FDRE                                         r  d10/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.444    14.045    d10/clk_out1
    SLICE_X45Y12         FDRE                                         r  d10/VGA_BLUE_reg[0]/C
                         clock pessimism              0.260    14.305    
                         clock uncertainty           -0.072    14.232    
    SLICE_X45Y12         FDRE (Setup_fdre_C_D)        0.029    14.261    d10/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -18.709    
  -------------------------------------------------------------------
                         slack                                 -4.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/m2/FontRom/fontRow_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.179%)  route 0.238ns (62.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.565     1.448    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y7          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d10/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=80, routed)          0.238     1.827    d5/m2/FontRom/ADDRARDADDR[0]
    RAMB18_X2Y2          RAMB18E1                                     r  d5/m2/FontRom/fontRow_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.878     2.006    d5/m2/FontRom/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  d5/m2/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.711    d5/m2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/m0/FontRom/fontRow_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.057%)  route 0.344ns (70.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.565     1.448    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y7          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d10/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=80, routed)          0.344     1.933    d5/m0/FontRom/ADDRARDADDR[0]
    RAMB18_X2Y0          RAMB18E1                                     r  d5/m0/FontRom/fontRow_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.879     2.007    d5/m0/FontRom/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  d5/m0/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.712    d5/m0/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.252ns (65.097%)  route 0.135ns (34.903%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.559     1.442    d10/VGA_CONTROL/clk_out1
    SLICE_X49Y18         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  d10/VGA_CONTROL/h_cntr_reg_reg[10]/Q
                         net (fo=76, routed)          0.135     1.718    d10/VGA_CONTROL/out[9]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.829 r  d10/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.829    d10/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X49Y18         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.827     1.954    d10/VGA_CONTROL/clk_out1
    SLICE_X49Y18         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[10]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X49Y18         FDRE (Hold_fdre_C_D)         0.105     1.547    d10/VGA_CONTROL/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.249ns (61.019%)  route 0.159ns (38.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.559     1.442    d10/VGA_CONTROL/clk_out1
    SLICE_X49Y18         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  d10/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=67, routed)          0.159     1.742    d10/VGA_CONTROL/out[10]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  d10/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    d10/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X49Y18         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.827     1.954    d10/VGA_CONTROL/clk_out1
    SLICE_X49Y18         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X49Y18         FDRE (Hold_fdre_C_D)         0.105     1.547    d10/VGA_CONTROL/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/m2/FontRom/fontRow_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.141ns (24.062%)  route 0.445ns (75.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.565     1.448    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y7          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d10/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=93, routed)          0.445     2.034    d5/m2/FontRom/ADDRARDADDR[1]
    RAMB18_X2Y2          RAMB18E1                                     r  d5/m2/FontRom/fontRow_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.878     2.006    d5/m2/FontRom/clk_out1
    RAMB18_X2Y2          RAMB18E1                                     r  d5/m2/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.478     1.528    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.711    d5/m2/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.605%)  route 0.305ns (68.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.557     1.440    d10/VGA_CONTROL/clk_out1
    SLICE_X13Y20         FDRE                                         r  d10/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  d10/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.305     1.886    d10/v_sync_reg
    SLICE_X10Y28         FDRE                                         r  d10/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.824     1.951    d10/clk_out1
    SLICE_X10Y28         FDRE                                         r  d10/VGA_VS_reg/C
                         clock pessimism             -0.478     1.473    
    SLICE_X10Y28         FDRE (Hold_fdre_C_D)         0.059     1.532    d10/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d5/m0/FontRom/fontRow_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.227%)  route 0.493ns (77.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.565     1.448    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y7          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d10/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=93, routed)          0.493     2.082    d5/m0/FontRom/ADDRARDADDR[1]
    RAMB18_X2Y0          RAMB18E1                                     r  d5/m0/FontRom/fontRow_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.880     2.008    d5/m0/FontRom/clk_out1
    RAMB18_X2Y0          RAMB18E1                                     r  d5/m0/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.530    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.713    d5/m0/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/v_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.366ns (72.594%)  route 0.138ns (27.406%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.566     1.449    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y6          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  d10/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=101, routed)         0.138     1.728    d10/VGA_CONTROL/VGA_RED_reg[3][7]
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.888 r  d10/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.888    d10/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.953 r  d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.953    d10/VGA_CONTROL/v_cntr_reg_reg[8]_i_1_n_5
    SLICE_X55Y6          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.837     1.964    d10/VGA_CONTROL/clk_out1
    SLICE_X55Y6          FDRE                                         r  d10/VGA_CONTROL/v_cntr_reg_reg[10]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y6          FDRE (Hold_fdre_C_D)         0.105     1.554    d10/VGA_CONTROL/v_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.141ns (19.103%)  route 0.597ns (80.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.559     1.442    d10/VGA_CONTROL/clk_out1
    SLICE_X40Y14         FDRE                                         r  d10/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  d10/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.597     2.180    d10/h_sync_reg
    SLICE_X13Y17         FDRE                                         r  d10/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.828     1.955    d10/clk_out1
    SLICE_X13Y17         FDRE                                         r  d10/VGA_HS_reg/C
                         clock pessimism             -0.249     1.706    
    SLICE_X13Y17         FDRE (Hold_fdre_C_D)         0.070     1.776    d10/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_CONTROL/h_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.256ns (46.870%)  route 0.290ns (53.130%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.561     1.444    d10/VGA_CONTROL/clk_out1
    SLICE_X53Y16         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=115, routed)         0.290     1.875    d10/VGA_CONTROL/VGA_Red_Grid5__0_0
    SLICE_X49Y16         LUT1 (Prop_lut1_I0_O)        0.045     1.920 r  d10/VGA_CONTROL/h_cntr_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     1.920    d10/VGA_CONTROL/h_cntr_reg[0]_i_4_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.990 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=10, routed)          0.000     1.990    d10/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_7
    SLICE_X49Y16         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.829     1.956    d10/VGA_CONTROL/clk_out1
    SLICE_X49Y16         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X49Y16         FDRE (Hold_fdre_C_D)         0.102     1.580    d10/VGA_CONTROL/h_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.410    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y0      d5/m0/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y0      d5/m0/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y2      d5/m2/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y2      d5/m2/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    d10/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X45Y12     d10/VGA_BLUE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X45Y11     d10/VGA_BLUE_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X45Y10     d10/VGA_BLUE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X43Y10     d10/VGA_BLUE_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y10     d10/VGA_BLUE_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y6      d6/m0/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y13     d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y13     d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y14     d10/VGA_CONTROL/h_cntr_reg_reg[2]_rep__5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y13     d10/VGA_CONTROL/h_cntr_reg_reg[3]_rep__6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y14     d10/VGA_CONTROL/h_cntr_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y6      d10/VGA_CONTROL/h_cntr_reg_reg[5]_rep__6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y15     d10/VGA_CONTROL/h_cntr_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y14     d10/VGA_CONTROL/h_cntr_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y12     d10/VGA_BLUE_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X60Y1      d5/m1/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y6      d6/m0/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y16     d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X37Y27     d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y27     d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep__3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y17     d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y16     d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y32     d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y21     d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__4/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.814ns  (required time - arrival time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t2/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 2.826ns (53.145%)  route 2.492ns (46.855%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.049 - 9.259 ) 
    Source Clock Delay      (SCD):    5.134ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.613     5.134    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.588 r  d7/t1/FontRom/fontRow_reg/DOBDO[2]
                         net (fo=1, routed)           1.202     8.790    d7/t1/FontRom/t2/charBitInRow[2]
    SLICE_X14Y0          LUT6 (Prop_lut6_I1_O)        0.124     8.914 f  d7/t1/FontRom/pixel_i_5__2/O
                         net (fo=1, routed)           1.128    10.042    d7/t2/fontRow_reg_6
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124    10.166 f  d7/t2/pixel_i_4__3/O
                         net (fo=1, routed)           0.162    10.327    d7/t1/FontRom/fontRow_reg_3
    SLICE_X28Y0          LUT6 (Prop_lut6_I5_O)        0.124    10.451 r  d7/t1/FontRom/pixel_i_1__3/O
                         net (fo=1, routed)           0.000    10.451    d7/t2/fontRow_reg_5
    SLICE_X28Y0          FDRE                                         r  d7/t2/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.448    14.049    d7/t2/clk_out1
    SLICE_X28Y0          FDRE                                         r  d7/t2/pixel_reg/C
                         clock pessimism              0.260    14.309    
                         clock uncertainty           -0.072    14.236    
    SLICE_X28Y0          FDRE (Setup_fdre_C_D)        0.029    14.265    d7/t2/pixel_reg
  -------------------------------------------------------------------
                         required time                         14.265    
                         arrival time                         -10.451    
  -------------------------------------------------------------------
                         slack                                  3.814    

Slack (MET) :             4.076ns  (required time - arrival time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 2.702ns (53.472%)  route 2.351ns (46.528%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.133ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.612     5.133    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.587 r  d7/t1/FontRom/fontRow_reg/DOADO[1]
                         net (fo=1, routed)           1.017     8.604    d7/t1/FontRom/charBitInRow[1]
    SLICE_X8Y1           LUT6 (Prop_lut6_I4_O)        0.124     8.728 r  d7/t1/FontRom/pixel_i_3__4/O
                         net (fo=1, routed)           1.334    10.062    d7/t1/FontRom/pixel_i_3__4_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I4_O)        0.124    10.186 r  d7/t1/FontRom/pixel_i_1__5/O
                         net (fo=1, routed)           0.000    10.186    d7/t1/pixel
    SLICE_X31Y3          FDRE                                         r  d7/t1/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.445    14.046    d7/t1/clk_out1
    SLICE_X31Y3          FDRE                                         r  d7/t1/pixel_reg/C
                         clock pessimism              0.260    14.306    
                         clock uncertainty           -0.072    14.233    
    SLICE_X31Y3          FDRE (Setup_fdre_C_D)        0.029    14.262    d7/t1/pixel_reg
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                  4.076    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 d7/t3/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 2.702ns (53.994%)  route 2.302ns (46.006%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.611     5.132    d7/t3/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.586 r  d7/t3/FontRom/fontRow_reg/DOADO[7]
                         net (fo=1, routed)           1.025     8.611    d7/t3/FontRom/charBitInRow[7]
    SLICE_X8Y6           LUT6 (Prop_lut6_I5_O)        0.124     8.735 f  d7/t3/FontRom/pixel_i_2__5/O
                         net (fo=1, routed)           1.277    10.012    d10/VGA_CONTROL/fontRow_reg_31
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124    10.136 r  d10/VGA_CONTROL/pixel_i_1__4/O
                         net (fo=1, routed)           0.000    10.136    d7/t3/h_cntr_reg_reg[1]_rep__0
    SLICE_X28Y4          FDRE                                         r  d7/t3/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.447    14.048    d7/t3/clk_out1
    SLICE_X28Y4          FDRE                                         r  d7/t3/pixel_reg/C
                         clock pessimism              0.260    14.308    
                         clock uncertainty           -0.072    14.235    
    SLICE_X28Y4          FDRE (Setup_fdre_C_D)        0.029    14.264    d7/t3/pixel_reg
  -------------------------------------------------------------------
                         required time                         14.264    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                  4.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.105ns  (arrival time - required time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t2/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.630ns (53.088%)  route 0.557ns (46.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.609     1.493    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      0.585     2.078 r  d7/t1/FontRom/fontRow_reg/DOBDO[5]
                         net (fo=1, routed)           0.557     2.634    d7/t1/FontRom/t2/charBitInRow[5]
    SLICE_X28Y0          LUT6 (Prop_lut6_I2_O)        0.045     2.679 r  d7/t1/FontRom/pixel_i_1__3/O
                         net (fo=1, routed)           0.000     2.679    d7/t2/fontRow_reg_5
    SLICE_X28Y0          FDRE                                         r  d7/t2/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.834     1.961    d7/t2/clk_out1
    SLICE_X28Y0          FDRE                                         r  d7/t2/pixel_reg/C
                         clock pessimism             -0.478     1.483    
    SLICE_X28Y0          FDRE (Hold_fdre_C_D)         0.091     1.574    d7/t2/pixel_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.151ns  (arrival time - required time)
  Source:                 d7/t3/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.675ns (54.701%)  route 0.559ns (45.299%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.607     1.491    d7/t3/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.585     2.076 r  d7/t3/FontRom/fontRow_reg/DOADO[3]
                         net (fo=1, routed)           0.184     2.260    d7/t3/FontRom/charBitInRow[3]
    SLICE_X8Y5           LUT6 (Prop_lut6_I1_O)        0.045     2.305 f  d7/t3/FontRom/pixel_i_4__4/O
                         net (fo=1, routed)           0.375     2.680    d10/VGA_CONTROL/fontRow_reg_32
    SLICE_X28Y4          LUT6 (Prop_lut6_I5_O)        0.045     2.725 r  d10/VGA_CONTROL/pixel_i_1__4/O
                         net (fo=1, routed)           0.000     2.725    d7/t3/h_cntr_reg_reg[1]_rep__0
    SLICE_X28Y4          FDRE                                         r  d7/t3/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.833     1.960    d7/t3/clk_out1
    SLICE_X28Y4          FDRE                                         r  d7/t3/pixel_reg/C
                         clock pessimism             -0.478     1.482    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.091     1.573    d7/t3/pixel_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.725    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.324ns  (arrival time - required time)
  Source:                 d7/t1/FontRom/fontRow_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.675ns (48.057%)  route 0.730ns (51.943%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.608     1.492    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.585     2.077 r  d7/t1/FontRom/fontRow_reg/DOADO[4]
                         net (fo=1, routed)           0.291     2.368    d7/t1/FontRom/charBitInRow[4]
    SLICE_X8Y1           LUT6 (Prop_lut6_I1_O)        0.045     2.413 f  d7/t1/FontRom/pixel_i_4__5/O
                         net (fo=1, routed)           0.438     2.851    d7/t1/FontRom/pixel_i_4__5_n_0
    SLICE_X31Y3          LUT6 (Prop_lut6_I5_O)        0.045     2.896 r  d7/t1/FontRom/pixel_i_1__5/O
                         net (fo=1, routed)           0.000     2.896    d7/t1/pixel
    SLICE_X31Y3          FDRE                                         r  d7/t1/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.832     1.959    d7/t1/clk_out1
    SLICE_X31Y3          FDRE                                         r  d7/t1/pixel_reg/C
                         clock pessimism             -0.478     1.481    
    SLICE_X31Y3          FDRE (Hold_fdre_C_D)         0.091     1.572    d7/t1/pixel_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  1.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y0      d7/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y0      d7/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y2      d7/t3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y3    d7/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X31Y3      d7/t1/pixel_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X28Y0      d7/t2/pixel_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X28Y4      d7/t3/pixel_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y3      d7/t1/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y3      d7/t1/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y4      d7/t3/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y4      d7/t3/pixel_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y0      d7/t2/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y0      d7/t2/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y0      d7/t2/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y3      d7/t1/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y0      d7/t2/pixel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y4      d7/t3/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y3      d7/t1/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y4      d7/t3/pixel_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    d10/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  d10/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    d7/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  d7/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 0.828ns (20.595%)  route 3.192ns (79.405%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.567     5.088    d7/t2/clk_out1
    SLICE_X28Y0          FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           1.553     7.097    d7/t3/pixel_reg_5
    SLICE_X44Y5          LUT6 (Prop_lut6_I3_O)        0.124     7.221 r  d7/t3/VGA_GREEN[0]_i_4/O
                         net (fo=3, routed)           1.253     8.474    d10/VGA_CONTROL/TEXTG[0]
    SLICE_X47Y12         LUT5 (Prop_lut5_I3_O)        0.124     8.598 f  d10/VGA_CONTROL/VGA_GREEN[2]_i_2/O
                         net (fo=1, routed)           0.386     8.985    d10/VGA_CONTROL/VGA_GREEN[2]_i_2_n_0
    SLICE_X48Y12         LUT5 (Prop_lut5_I0_O)        0.124     9.109 r  d10/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     9.109    d10/VGA_CONTROL_n_351
    SLICE_X48Y12         FDRE                                         r  d10/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.447    14.048    d10/clk_out1
    SLICE_X48Y12         FDRE                                         r  d10/VGA_GREEN_reg[2]/C
                         clock pessimism              0.180    14.228    
                         clock uncertainty           -0.269    13.959    
    SLICE_X48Y12         FDRE (Setup_fdre_C_D)        0.029    13.988    d10/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         13.988    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.828ns (21.274%)  route 3.064ns (78.726%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.051 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.567     5.088    d7/t2/clk_out1
    SLICE_X28Y0          FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           1.553     7.097    d7/t3/pixel_reg_5
    SLICE_X44Y5          LUT6 (Prop_lut6_I3_O)        0.124     7.221 r  d7/t3/VGA_GREEN[0]_i_4/O
                         net (fo=3, routed)           1.087     8.309    d10/VGA_CONTROL/TEXTG[0]
    SLICE_X48Y9          LUT4 (Prop_lut4_I2_O)        0.124     8.433 r  d10/VGA_CONTROL/VGA_GREEN[3]_i_2/O
                         net (fo=2, routed)           0.424     8.856    d10/VGA_CONTROL/VGA_GREEN[3]_i_2_n_0
    SLICE_X51Y9          LUT3 (Prop_lut3_I1_O)        0.124     8.980 r  d10/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000     8.980    d10/VGA_CONTROL_n_350
    SLICE_X51Y9          FDRE                                         r  d10/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.450    14.051    d10/clk_out1
    SLICE_X51Y9          FDRE                                         r  d10/VGA_GREEN_reg[3]/C
                         clock pessimism              0.180    14.231    
                         clock uncertainty           -0.269    13.962    
    SLICE_X51Y9          FDRE (Setup_fdre_C_D)        0.032    13.994    d10/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         13.994    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.050ns  (required time - arrival time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.828ns (21.474%)  route 3.028ns (78.526%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.565     5.086    d7/t1/clk_out1
    SLICE_X31Y3          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           1.312     6.854    d7/t3/pixel_reg_6
    SLICE_X44Y5          LUT6 (Prop_lut6_I5_O)        0.124     6.978 r  d7/t3/VGA_RED[3]_i_6/O
                         net (fo=3, routed)           1.411     8.389    d7/t3/TEXTR[0]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.124     8.513 r  d7/t3/VGA_RED[2]_i_2/O
                         net (fo=2, routed)           0.305     8.818    d2/R_colour_reg[2]
    SLICE_X49Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.942 r  d2/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     8.942    d10/R_colour_reg[2]
    SLICE_X49Y10         FDRE                                         r  d10/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.449    14.050    d10/clk_out1
    SLICE_X49Y10         FDRE                                         r  d10/VGA_RED_reg[2]/C
                         clock pessimism              0.180    14.230    
                         clock uncertainty           -0.269    13.961    
    SLICE_X49Y10         FDRE (Setup_fdre_C_D)        0.032    13.993    d10/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  5.050    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.828ns (21.501%)  route 3.023ns (78.498%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.565     5.086    d7/t1/clk_out1
    SLICE_X31Y3          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           1.312     6.854    d7/t3/pixel_reg_6
    SLICE_X44Y5          LUT6 (Prop_lut6_I5_O)        0.124     6.978 r  d7/t3/VGA_RED[3]_i_6/O
                         net (fo=3, routed)           1.411     8.389    d7/t3/TEXTR[0]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.124     8.513 r  d7/t3/VGA_RED[2]_i_2/O
                         net (fo=2, routed)           0.300     8.813    d2/R_colour_reg[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I1_O)        0.124     8.937 r  d2/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000     8.937    d10/R_colour_reg[2]_0
    SLICE_X49Y10         FDRE                                         r  d10/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.449    14.050    d10/clk_out1
    SLICE_X49Y10         FDRE                                         r  d10/VGA_RED_reg[1]/C
                         clock pessimism              0.180    14.230    
                         clock uncertainty           -0.269    13.961    
    SLICE_X49Y10         FDRE (Setup_fdre_C_D)        0.031    13.992    d10/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         13.992    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.828ns (21.781%)  route 2.973ns (78.219%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.051 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.567     5.088    d7/t2/clk_out1
    SLICE_X28Y0          FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           1.553     7.097    d7/t3/pixel_reg_5
    SLICE_X44Y5          LUT6 (Prop_lut6_I3_O)        0.124     7.221 r  d7/t3/VGA_GREEN[0]_i_4/O
                         net (fo=3, routed)           1.087     8.309    d10/VGA_CONTROL/TEXTG[0]
    SLICE_X48Y9          LUT4 (Prop_lut4_I2_O)        0.124     8.433 r  d10/VGA_CONTROL/VGA_GREEN[3]_i_2/O
                         net (fo=2, routed)           0.333     8.766    d10/VGA_CONTROL/VGA_GREEN[3]_i_2_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.124     8.890 r  d10/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000     8.890    d10/VGA_CONTROL_n_349
    SLICE_X51Y10         FDRE                                         r  d10/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.450    14.051    d10/clk_out1
    SLICE_X51Y10         FDRE                                         r  d10/VGA_GREEN_reg[1]/C
                         clock pessimism              0.180    14.231    
                         clock uncertainty           -0.269    13.962    
    SLICE_X51Y10         FDRE (Setup_fdre_C_D)        0.029    13.991    d10/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         13.991    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.828ns (23.759%)  route 2.657ns (76.241%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.567     5.088    d7/t2/clk_out1
    SLICE_X28Y0          FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           1.330     6.874    d7/t3/pixel_reg_5
    SLICE_X44Y5          LUT5 (Prop_lut5_I2_O)        0.124     6.998 r  d7/t3/VGA_BLUE[3]_i_6/O
                         net (fo=2, routed)           0.998     7.996    d10/VGA_CONTROL/TEXTB[0]
    SLICE_X43Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.120 f  d10/VGA_CONTROL/VGA_BLUE[3]_i_3/O
                         net (fo=2, routed)           0.329     8.449    d2/B_colour_reg[3]
    SLICE_X45Y10         LUT4 (Prop_lut4_I3_O)        0.124     8.573 r  d2/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     8.573    d10/colour_reg[2]_1
    SLICE_X45Y10         FDRE                                         r  d10/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.446    14.047    d10/clk_out1
    SLICE_X45Y10         FDRE                                         r  d10/VGA_BLUE_reg[2]/C
                         clock pessimism              0.180    14.227    
                         clock uncertainty           -0.269    13.958    
    SLICE_X45Y10         FDRE (Setup_fdre_C_D)        0.029    13.987    d10/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         13.987    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.828ns (23.798%)  route 2.651ns (76.202%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.045 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.567     5.088    d7/t2/clk_out1
    SLICE_X28Y0          FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           1.330     6.874    d7/t3/pixel_reg_5
    SLICE_X44Y5          LUT5 (Prop_lut5_I2_O)        0.124     6.998 r  d7/t3/VGA_BLUE[3]_i_6/O
                         net (fo=2, routed)           1.005     8.003    d10/VGA_CONTROL/TEXTB[0]
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.127 f  d10/VGA_CONTROL/VGA_BLUE[1]_i_3/O
                         net (fo=2, routed)           0.316     8.444    clr1/v_cntr_reg_reg[2]_0
    SLICE_X45Y12         LUT6 (Prop_lut6_I5_O)        0.124     8.568 r  clr1/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000     8.568    d10/colour_reg[1]_3
    SLICE_X45Y12         FDRE                                         r  d10/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.444    14.045    d10/clk_out1
    SLICE_X45Y12         FDRE                                         r  d10/VGA_BLUE_reg[0]/C
                         clock pessimism              0.180    14.225    
                         clock uncertainty           -0.269    13.956    
    SLICE_X45Y12         FDRE (Setup_fdre_C_D)        0.029    13.985    d10/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         13.985    
                         arrival time                          -8.568    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.464ns  (logic 0.828ns (23.903%)  route 2.636ns (76.097%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.567     5.088    d7/t2/clk_out1
    SLICE_X28Y0          FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           1.330     6.874    d7/t3/pixel_reg_5
    SLICE_X44Y5          LUT5 (Prop_lut5_I2_O)        0.124     6.998 r  d7/t3/VGA_BLUE[3]_i_6/O
                         net (fo=2, routed)           0.998     7.996    d10/VGA_CONTROL/TEXTB[0]
    SLICE_X43Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.120 f  d10/VGA_CONTROL/VGA_BLUE[3]_i_3/O
                         net (fo=2, routed)           0.308     8.428    d2/B_colour_reg[3]
    SLICE_X43Y10         LUT4 (Prop_lut4_I3_O)        0.124     8.552 r  d2/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000     8.552    d10/colour_reg[0]_2
    SLICE_X43Y10         FDRE                                         r  d10/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.445    14.046    d10/clk_out1
    SLICE_X43Y10         FDRE                                         r  d10/VGA_BLUE_reg[3]/C
                         clock pessimism              0.180    14.226    
                         clock uncertainty           -0.269    13.957    
    SLICE_X43Y10         FDRE (Setup_fdre_C_D)        0.029    13.986    d10/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         13.986    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 0.828ns (23.909%)  route 2.635ns (76.091%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.567     5.088    d7/t2/clk_out1
    SLICE_X28Y0          FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           1.330     6.874    d7/t3/pixel_reg_5
    SLICE_X44Y5          LUT5 (Prop_lut5_I2_O)        0.124     6.998 r  d7/t3/VGA_BLUE[3]_i_6/O
                         net (fo=2, routed)           1.005     8.003    d10/VGA_CONTROL/TEXTB[0]
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.127 f  d10/VGA_CONTROL/VGA_BLUE[1]_i_3/O
                         net (fo=2, routed)           0.300     8.427    clr1/v_cntr_reg_reg[2]_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I5_O)        0.124     8.551 r  clr1/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     8.551    d10/colour_reg[2]_2
    SLICE_X45Y11         FDRE                                         r  d10/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.445    14.046    d10/clk_out1
    SLICE_X45Y11         FDRE                                         r  d10/VGA_BLUE_reg[1]/C
                         clock pessimism              0.180    14.226    
                         clock uncertainty           -0.269    13.957    
    SLICE_X45Y11         FDRE (Setup_fdre_C_D)        0.029    13.986    d10/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         13.986    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.446ns  (logic 0.704ns (20.429%)  route 2.742ns (79.571%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.575     5.096    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.565     5.086    d7/t1/clk_out1
    SLICE_X31Y3          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           1.312     6.854    d7/t3/pixel_reg_6
    SLICE_X44Y5          LUT6 (Prop_lut6_I5_O)        0.124     6.978 r  d7/t3/VGA_RED[3]_i_6/O
                         net (fo=3, routed)           1.430     8.408    d10/VGA_CONTROL/TEXTR[0]
    SLICE_X51Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.532 r  d10/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000     8.532    d10/VGA_CONTROL_n_448
    SLICE_X51Y11         FDRE                                         r  d10/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.455    14.056    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    10.922 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    12.509    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.449    14.050    d10/clk_out1
    SLICE_X51Y11         FDRE                                         r  d10/VGA_RED_reg[3]/C
                         clock pessimism              0.180    14.230    
                         clock uncertainty           -0.269    13.961    
    SLICE_X51Y11         FDRE (Setup_fdre_C_D)        0.031    13.992    d10/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         13.992    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  5.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.276ns (24.973%)  route 0.829ns (75.027%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.563     1.446    d7/t1/clk_out1
    SLICE_X31Y3          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.359     1.946    d7/t3/pixel_reg_6
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.045     1.991 r  d7/t3/VGA_BLUE[3]_i_6/O
                         net (fo=2, routed)           0.363     2.354    d10/VGA_CONTROL/TEXTB[0]
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.045     2.399 f  d10/VGA_CONTROL/VGA_BLUE[1]_i_3/O
                         net (fo=2, routed)           0.107     2.506    clr1/v_cntr_reg_reg[2]_0
    SLICE_X45Y11         LUT6 (Prop_lut6_I5_O)        0.045     2.551 r  clr1/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.551    d10/colour_reg[2]_2
    SLICE_X45Y11         FDRE                                         r  d10/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.832     1.959    d10/clk_out1
    SLICE_X45Y11         FDRE                                         r  d10/VGA_BLUE_reg[1]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.269     1.984    
    SLICE_X45Y11         FDRE (Hold_fdre_C_D)         0.091     2.075    d10/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.276ns (24.946%)  route 0.830ns (75.054%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.563     1.446    d7/t1/clk_out1
    SLICE_X31Y3          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.359     1.946    d7/t3/pixel_reg_6
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.045     1.991 r  d7/t3/VGA_BLUE[3]_i_6/O
                         net (fo=2, routed)           0.363     2.354    d10/VGA_CONTROL/TEXTB[0]
    SLICE_X47Y11         LUT6 (Prop_lut6_I5_O)        0.045     2.399 f  d10/VGA_CONTROL/VGA_BLUE[1]_i_3/O
                         net (fo=2, routed)           0.108     2.508    clr1/v_cntr_reg_reg[2]_0
    SLICE_X45Y12         LUT6 (Prop_lut6_I5_O)        0.045     2.553 r  clr1/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.553    d10/colour_reg[1]_3
    SLICE_X45Y12         FDRE                                         r  d10/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.830     1.957    d10/clk_out1
    SLICE_X45Y12         FDRE                                         r  d10/VGA_BLUE_reg[0]/C
                         clock pessimism             -0.244     1.713    
                         clock uncertainty            0.269     1.982    
    SLICE_X45Y12         FDRE (Hold_fdre_C_D)         0.091     2.073    d10/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.276ns (24.686%)  route 0.842ns (75.314%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.563     1.446    d7/t1/clk_out1
    SLICE_X31Y3          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.359     1.946    d7/t3/pixel_reg_6
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.045     1.991 r  d7/t3/VGA_BLUE[3]_i_6/O
                         net (fo=2, routed)           0.365     2.356    d10/VGA_CONTROL/TEXTB[0]
    SLICE_X43Y11         LUT4 (Prop_lut4_I2_O)        0.045     2.401 f  d10/VGA_CONTROL/VGA_BLUE[3]_i_3/O
                         net (fo=2, routed)           0.118     2.519    d2/B_colour_reg[3]
    SLICE_X43Y10         LUT4 (Prop_lut4_I3_O)        0.045     2.564 r  d2/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000     2.564    d10/colour_reg[0]_2
    SLICE_X43Y10         FDRE                                         r  d10/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.831     1.958    d10/clk_out1
    SLICE_X43Y10         FDRE                                         r  d10/VGA_BLUE_reg[3]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.269     1.983    
    SLICE_X43Y10         FDRE (Hold_fdre_C_D)         0.091     2.074    d10/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 d7/t1/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.276ns (24.599%)  route 0.846ns (75.401%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.563     1.446    d7/t1/clk_out1
    SLICE_X31Y3          FDRE                                         r  d7/t1/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d7/t1/pixel_reg/Q
                         net (fo=3, routed)           0.359     1.946    d7/t3/pixel_reg_6
    SLICE_X44Y5          LUT5 (Prop_lut5_I4_O)        0.045     1.991 r  d7/t3/VGA_BLUE[3]_i_6/O
                         net (fo=2, routed)           0.365     2.356    d10/VGA_CONTROL/TEXTB[0]
    SLICE_X43Y11         LUT4 (Prop_lut4_I2_O)        0.045     2.401 f  d10/VGA_CONTROL/VGA_BLUE[3]_i_3/O
                         net (fo=2, routed)           0.122     2.523    d2/B_colour_reg[3]
    SLICE_X45Y10         LUT4 (Prop_lut4_I3_O)        0.045     2.568 r  d2/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.568    d10/colour_reg[2]_1
    SLICE_X45Y10         FDRE                                         r  d10/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.832     1.959    d10/clk_out1
    SLICE_X45Y10         FDRE                                         r  d10/VGA_BLUE_reg[2]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.269     1.984    
    SLICE_X45Y10         FDRE (Hold_fdre_C_D)         0.091     2.075    d10/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.231ns (20.370%)  route 0.903ns (79.630%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.564     1.447    d7/t2/clk_out1
    SLICE_X28Y0          FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           0.413     2.001    d7/t3/pixel_reg_5
    SLICE_X44Y5          LUT6 (Prop_lut6_I3_O)        0.045     2.046 r  d7/t3/VGA_RED[3]_i_6/O
                         net (fo=3, routed)           0.490     2.536    d2/TEXTR[0]
    SLICE_X53Y11         LUT5 (Prop_lut5_I1_O)        0.045     2.581 r  d2/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000     2.581    d10/pixel_reg_88
    SLICE_X53Y11         FDRE                                         r  d10/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.835     1.962    d10/clk_out1
    SLICE_X53Y11         FDRE                                         r  d10/VGA_RED_reg[0]/C
                         clock pessimism             -0.244     1.718    
                         clock uncertainty            0.269     1.987    
    SLICE_X53Y11         FDRE (Hold_fdre_C_D)         0.092     2.079    d10/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.231ns (20.313%)  route 0.906ns (79.687%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.563     1.446    d7/t3/clk_out1
    SLICE_X28Y4          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           0.443     2.030    d7/t3/pixel_reg_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.045     2.075 r  d7/t3/VGA_GREEN[0]_i_4/O
                         net (fo=3, routed)           0.464     2.538    d10/VGA_CONTROL/TEXTG[0]
    SLICE_X48Y8          LUT6 (Prop_lut6_I3_O)        0.045     2.583 r  d10/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     2.583    d10/VGA_CONTROL_n_353
    SLICE_X48Y8          FDRE                                         r  d10/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.835     1.962    d10/clk_out1
    SLICE_X48Y8          FDRE                                         r  d10/VGA_GREEN_reg[0]/C
                         clock pessimism             -0.244     1.718    
                         clock uncertainty            0.269     1.987    
    SLICE_X48Y8          FDRE (Hold_fdre_C_D)         0.092     2.079    d10/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.583    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.231ns (18.771%)  route 1.000ns (81.229%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.564     1.447    d7/t2/clk_out1
    SLICE_X28Y0          FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           0.413     2.001    d7/t3/pixel_reg_5
    SLICE_X44Y5          LUT6 (Prop_lut6_I3_O)        0.045     2.046 r  d7/t3/VGA_RED[3]_i_6/O
                         net (fo=3, routed)           0.586     2.633    d10/VGA_CONTROL/TEXTR[0]
    SLICE_X51Y11         LUT6 (Prop_lut6_I3_O)        0.045     2.678 r  d10/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000     2.678    d10/VGA_CONTROL_n_448
    SLICE_X51Y11         FDRE                                         r  d10/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.835     1.962    d10/clk_out1
    SLICE_X51Y11         FDRE                                         r  d10/VGA_RED_reg[3]/C
                         clock pessimism             -0.244     1.718    
                         clock uncertainty            0.269     1.987    
    SLICE_X51Y11         FDRE (Hold_fdre_C_D)         0.092     2.079    d10/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.276ns (21.179%)  route 1.027ns (78.821%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.563     1.446    d7/t3/clk_out1
    SLICE_X28Y4          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           0.443     2.030    d7/t3/pixel_reg_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.045     2.075 r  d7/t3/VGA_GREEN[0]_i_4/O
                         net (fo=3, routed)           0.459     2.534    d10/VGA_CONTROL/TEXTG[0]
    SLICE_X48Y9          LUT4 (Prop_lut4_I2_O)        0.045     2.579 r  d10/VGA_CONTROL/VGA_GREEN[3]_i_2/O
                         net (fo=2, routed)           0.125     2.704    d10/VGA_CONTROL/VGA_GREEN[3]_i_2_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I0_O)        0.045     2.749 r  d10/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000     2.749    d10/VGA_CONTROL_n_349
    SLICE_X51Y10         FDRE                                         r  d10/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.835     1.962    d10/clk_out1
    SLICE_X51Y10         FDRE                                         r  d10/VGA_GREEN_reg[1]/C
                         clock pessimism             -0.244     1.718    
                         clock uncertainty            0.269     1.987    
    SLICE_X51Y10         FDRE (Hold_fdre_C_D)         0.091     2.078    d10/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 d7/t3/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.276ns (20.663%)  route 1.060ns (79.337%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.563     1.446    d7/t3/clk_out1
    SLICE_X28Y4          FDRE                                         r  d7/t3/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  d7/t3/pixel_reg/Q
                         net (fo=3, routed)           0.443     2.030    d7/t3/pixel_reg_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I1_O)        0.045     2.075 r  d7/t3/VGA_GREEN[0]_i_4/O
                         net (fo=3, routed)           0.459     2.534    d10/VGA_CONTROL/TEXTG[0]
    SLICE_X48Y9          LUT4 (Prop_lut4_I2_O)        0.045     2.579 r  d10/VGA_CONTROL/VGA_GREEN[3]_i_2/O
                         net (fo=2, routed)           0.158     2.737    d10/VGA_CONTROL/VGA_GREEN[3]_i_2_n_0
    SLICE_X51Y9          LUT3 (Prop_lut3_I1_O)        0.045     2.782 r  d10/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000     2.782    d10/VGA_CONTROL_n_350
    SLICE_X51Y9          FDRE                                         r  d10/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.836     1.963    d10/clk_out1
    SLICE_X51Y9          FDRE                                         r  d10/VGA_GREEN_reg[3]/C
                         clock pessimism             -0.244     1.719    
                         clock uncertainty            0.269     1.988    
    SLICE_X51Y9          FDRE (Hold_fdre_C_D)         0.092     2.080    d10/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.782    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.754ns  (arrival time - required time)
  Source:                 d7/t2/pixel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d10/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.385ns  (logic 0.276ns (19.923%)  route 1.109ns (80.077%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.564     1.447    d7/t2/clk_out1
    SLICE_X28Y0          FDRE                                         r  d7/t2/pixel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  d7/t2/pixel_reg/Q
                         net (fo=3, routed)           0.413     2.001    d7/t3/pixel_reg_5
    SLICE_X44Y5          LUT6 (Prop_lut6_I3_O)        0.045     2.046 r  d7/t3/VGA_RED[3]_i_6/O
                         net (fo=3, routed)           0.582     2.628    d7/t3/TEXTR[0]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.045     2.673 r  d7/t3/VGA_RED[2]_i_2/O
                         net (fo=2, routed)           0.114     2.787    d2/R_colour_reg[2]
    SLICE_X49Y10         LUT3 (Prop_lut3_I1_O)        0.045     2.832 r  d2/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000     2.832    d10/R_colour_reg[2]_0
    SLICE_X49Y10         FDRE                                         r  d10/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.816     1.943    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.565 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534     1.099    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.834     1.961    d10/clk_out1
    SLICE_X49Y10         FDRE                                         r  d10/VGA_RED_reg[1]/C
                         clock pessimism             -0.244     1.717    
                         clock uncertainty            0.269     1.986    
    SLICE_X49Y10         FDRE (Hold_fdre_C_D)         0.092     2.078    d10/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.078    
                         arrival time                           2.832    
  -------------------------------------------------------------------
                         slack                                  0.754    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.514ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.111ns  (logic 2.830ns (34.891%)  route 5.281ns (65.109%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.093 - 9.259 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.563     5.084    d10/VGA_CONTROL/clk_out1
    SLICE_X53Y16         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=115, routed)         1.417     6.957    d7/t1/VGA_HORZ_COORD[0]
    SLICE_X32Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.555 r  d7/t1/charPosition3_carry/O[1]
                         net (fo=8, routed)           1.301     8.856    d7/t1/FontRom/h_cntr_reg_reg[0]_rep_0[1]
    SLICE_X10Y2          LUT3 (Prop_lut3_I0_O)        0.327     9.183 r  d7/t1/FontRom/g0_b1_i_6/O
                         net (fo=3, routed)           0.484     9.667    d7/t1/FontRom/g0_b1_i_6_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I2_O)        0.328     9.995 r  d7/t1/FontRom/g0_b1_i_4/O
                         net (fo=7, routed)           0.691    10.686    d7/t1/FontRom/g0_b1_i_4_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I3_O)        0.150    10.836 r  d7/t1/FontRom/g0_b4/O
                         net (fo=3, routed)           0.640    11.476    d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep_0[2]
    SLICE_X11Y3          LUT4 (Prop_lut4_I3_O)        0.348    11.824 r  d10/VGA_CONTROL/fontAddress_carry__0_i_3__4/O
                         net (fo=1, routed)           0.000    11.824    d7/t1/v_cntr_reg_reg[7][1]
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.225 r  d7/t1/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.225    d7/t1/fontAddress_carry__0_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.447 r  d7/t1/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.748    13.195    d7/t1/FontRom/ADDRARDADDR[9]
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.493    14.093    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.273    
                         clock uncertainty           -0.269    14.004    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.741    13.263    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.263    
                         arrival time                         -13.195    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 2.942ns (36.434%)  route 5.133ns (63.566%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.093 - 9.259 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.563     5.084    d10/VGA_CONTROL/clk_out1
    SLICE_X53Y16         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=115, routed)         1.417     6.957    d7/t1/VGA_HORZ_COORD[0]
    SLICE_X32Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.555 r  d7/t1/charPosition3_carry/O[1]
                         net (fo=8, routed)           1.301     8.856    d7/t1/FontRom/h_cntr_reg_reg[0]_rep_0[1]
    SLICE_X10Y2          LUT3 (Prop_lut3_I0_O)        0.327     9.183 r  d7/t1/FontRom/g0_b1_i_6/O
                         net (fo=3, routed)           0.484     9.667    d7/t1/FontRom/g0_b1_i_6_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I2_O)        0.328     9.995 r  d7/t1/FontRom/g0_b1_i_4/O
                         net (fo=7, routed)           0.691    10.686    d7/t1/FontRom/g0_b1_i_4_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I3_O)        0.150    10.836 r  d7/t1/FontRom/g0_b4/O
                         net (fo=3, routed)           0.640    11.476    d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep_0[2]
    SLICE_X11Y3          LUT4 (Prop_lut4_I3_O)        0.348    11.824 r  d10/VGA_CONTROL/fontAddress_carry__0_i_3__4/O
                         net (fo=1, routed)           0.000    11.824    d7/t1/v_cntr_reg_reg[7][1]
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.225 r  d7/t1/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.225    d7/t1/fontAddress_carry__0_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.559 r  d7/t1/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.600    13.159    d7/t1/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.493    14.093    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.273    
                         clock uncertainty           -0.269    14.004    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    13.259    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.259    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.731ns  (logic 2.537ns (32.817%)  route 5.194ns (67.183%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.093 - 9.259 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.563     5.084    d10/VGA_CONTROL/clk_out1
    SLICE_X53Y16         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=115, routed)         1.417     6.957    d7/t1/VGA_HORZ_COORD[0]
    SLICE_X32Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.555 r  d7/t1/charPosition3_carry/O[1]
                         net (fo=8, routed)           1.301     8.856    d7/t1/FontRom/h_cntr_reg_reg[0]_rep_0[1]
    SLICE_X10Y2          LUT3 (Prop_lut3_I0_O)        0.327     9.183 r  d7/t1/FontRom/g0_b1_i_6/O
                         net (fo=3, routed)           0.484     9.667    d7/t1/FontRom/g0_b1_i_6_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I2_O)        0.328     9.995 r  d7/t1/FontRom/g0_b1_i_4/O
                         net (fo=7, routed)           0.622    10.617    d7/t1/FontRom/g0_b1_i_4_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I3_O)        0.124    10.741 r  d7/t1/FontRom/g0_b1/O
                         net (fo=3, routed)           0.643    11.384    d7/t1/FontRom/DI[0]
    SLICE_X11Y3          LUT3 (Prop_lut3_I2_O)        0.124    11.508 r  d7/t1/FontRom/fontAddress_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    11.508    d7/t1/FontRom_n_12
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.088 r  d7/t1/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.727    12.815    d7/t1/FontRom/ADDRARDADDR[7]
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.493    14.093    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.273    
                         clock uncertainty           -0.269    14.004    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.744    13.260    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.260    
                         arrival time                         -12.815    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.649ns  (logic 2.597ns (33.950%)  route 5.052ns (66.050%))
  Logic Levels:           6  (CARRY4=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.093 - 9.259 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.563     5.084    d10/VGA_CONTROL/clk_out1
    SLICE_X53Y16         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=115, routed)         1.417     6.957    d7/t1/VGA_HORZ_COORD[0]
    SLICE_X32Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.555 r  d7/t1/charPosition3_carry/O[1]
                         net (fo=8, routed)           1.301     8.856    d7/t1/FontRom/h_cntr_reg_reg[0]_rep_0[1]
    SLICE_X10Y2          LUT3 (Prop_lut3_I0_O)        0.327     9.183 r  d7/t1/FontRom/g0_b1_i_6/O
                         net (fo=3, routed)           0.484     9.667    d7/t1/FontRom/g0_b1_i_6_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I2_O)        0.328     9.995 r  d7/t1/FontRom/g0_b1_i_4/O
                         net (fo=7, routed)           0.622    10.617    d7/t1/FontRom/g0_b1_i_4_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I3_O)        0.124    10.741 r  d7/t1/FontRom/g0_b1/O
                         net (fo=3, routed)           0.643    11.384    d7/t1/FontRom/DI[0]
    SLICE_X11Y3          LUT3 (Prop_lut3_I2_O)        0.124    11.508 r  d7/t1/FontRom/fontAddress_carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    11.508    d7/t1/FontRom_n_12
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.148 r  d7/t1/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.586    12.734    d7/t1/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.493    14.093    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.273    
                         clock uncertainty           -0.269    14.004    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.748    13.256    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.256    
                         arrival time                         -12.734    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.578ns  (logic 2.381ns (31.421%)  route 5.197ns (68.579%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.093 - 9.259 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.563     5.084    d10/VGA_CONTROL/clk_out1
    SLICE_X53Y16         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=115, routed)         1.417     6.957    d7/t1/VGA_HORZ_COORD[0]
    SLICE_X32Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.555 r  d7/t1/charPosition3_carry/O[1]
                         net (fo=8, routed)           1.301     8.856    d7/t1/FontRom/h_cntr_reg_reg[0]_rep_0[1]
    SLICE_X10Y2          LUT3 (Prop_lut3_I0_O)        0.327     9.183 r  d7/t1/FontRom/g0_b1_i_6/O
                         net (fo=3, routed)           0.484     9.667    d7/t1/FontRom/g0_b1_i_6_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I2_O)        0.328     9.995 r  d7/t1/FontRom/g0_b1_i_4/O
                         net (fo=7, routed)           0.622    10.617    d7/t1/FontRom/g0_b1_i_4_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I3_O)        0.124    10.741 r  d7/t1/FontRom/g0_b1/O
                         net (fo=3, routed)           0.645    11.386    d7/t1/FontRom/DI[0]
    SLICE_X11Y3          LUT2 (Prop_lut2_I0_O)        0.124    11.510 r  d7/t1/FontRom/fontAddress_carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    11.510    d7/t1/FontRom_n_13
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.934 r  d7/t1/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.728    12.662    d7/t1/FontRom/ADDRARDADDR[6]
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.493    14.093    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.273    
                         clock uncertainty           -0.269    14.004    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.745    13.259    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.259    
                         arrival time                         -12.662    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.577ns  (logic 2.361ns (31.158%)  route 5.216ns (68.842%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.094 - 9.259 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.561     5.082    d10/VGA_CONTROL/clk_out1
    SLICE_X49Y17         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1006, routed)        1.914     7.452    d7/t2/out[0]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.977 r  d7/t2/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.977    d7/t2/charPosition3_carry_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.199 r  d7/t2/charPosition3_carry__0/O[0]
                         net (fo=7, routed)           1.091     9.290    d7/t2/charPosition3_carry__0_n_7
    SLICE_X37Y0          LUT6 (Prop_lut6_I0_O)        0.299     9.589 r  d7/t2/fontAddress_carry__0_i_8__2/O
                         net (fo=3, routed)           1.172    10.761    d7/t2/fontRow_reg_1
    SLICE_X28Y2          LUT4 (Prop_lut4_I0_O)        0.124    10.885 r  d7/t2/fontAddress_carry__0_i_4__4/O
                         net (fo=1, routed)           0.000    10.885    d7/t2/fontAddress_carry__0_i_4__4_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.286 r  d7/t2/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.286    d7/t2/fontAddress_carry__0_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.620 r  d7/t2/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           1.040    12.660    d7/t1/FontRom/ADDRBWRADDR[9]
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.494    14.094    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.180    14.274    
                         clock uncertainty           -0.269    14.005    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.745    13.260    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.260    
                         arrival time                         -12.660    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.526ns  (logic 2.249ns (29.883%)  route 5.277ns (70.117%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.094 - 9.259 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.561     5.082    d10/VGA_CONTROL/clk_out1
    SLICE_X49Y17         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1006, routed)        1.914     7.452    d7/t2/out[0]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.977 r  d7/t2/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.977    d7/t2/charPosition3_carry_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.199 r  d7/t2/charPosition3_carry__0/O[0]
                         net (fo=7, routed)           1.091     9.290    d7/t2/charPosition3_carry__0_n_7
    SLICE_X37Y0          LUT6 (Prop_lut6_I0_O)        0.299     9.589 r  d7/t2/fontAddress_carry__0_i_8__2/O
                         net (fo=3, routed)           1.172    10.761    d7/t2/fontRow_reg_1
    SLICE_X28Y2          LUT4 (Prop_lut4_I0_O)        0.124    10.885 r  d7/t2/fontAddress_carry__0_i_4__4/O
                         net (fo=1, routed)           0.000    10.885    d7/t2/fontAddress_carry__0_i_4__4_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.286 r  d7/t2/fontAddress_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.286    d7/t2/fontAddress_carry__0_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.508 r  d7/t2/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           1.101    12.608    d7/t1/FontRom/ADDRBWRADDR[8]
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.494    14.094    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.180    14.274    
                         clock uncertainty           -0.269    14.005    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.741    13.264    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.264    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.259ns  (logic 2.204ns (30.364%)  route 5.055ns (69.636%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.093 - 9.259 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.563     5.084    d10/VGA_CONTROL/clk_out1
    SLICE_X53Y16         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=115, routed)         1.417     6.957    d7/t1/VGA_HORZ_COORD[0]
    SLICE_X32Y3          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     7.555 r  d7/t1/charPosition3_carry/O[1]
                         net (fo=8, routed)           1.301     8.856    d7/t1/FontRom/h_cntr_reg_reg[0]_rep_0[1]
    SLICE_X10Y2          LUT3 (Prop_lut3_I0_O)        0.327     9.183 r  d7/t1/FontRom/g0_b1_i_6/O
                         net (fo=3, routed)           0.484     9.667    d7/t1/FontRom/g0_b1_i_6_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I2_O)        0.328     9.995 r  d7/t1/FontRom/g0_b1_i_4/O
                         net (fo=7, routed)           0.622    10.617    d7/t1/FontRom/g0_b1_i_4_n_0
    SLICE_X10Y3          LUT5 (Prop_lut5_I3_O)        0.124    10.741 r  d7/t1/FontRom/g0_b1/O
                         net (fo=3, routed)           0.645    11.386    d7/t1/FontRom/DI[0]
    SLICE_X11Y3          LUT2 (Prop_lut2_I0_O)        0.124    11.510 r  d7/t1/FontRom/fontAddress_carry__0_i_6__4/O
                         net (fo=1, routed)           0.000    11.510    d7/t1/FontRom_n_13
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    11.757 r  d7/t1/fontAddress_carry__0/O[0]
                         net (fo=1, routed)           0.586    12.343    d7/t1/FontRom/ADDRARDADDR[5]
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.493    14.093    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.273    
                         clock uncertainty           -0.269    14.004    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.741    13.263    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.263    
                         arrival time                         -12.343    
  -------------------------------------------------------------------
                         slack                                  0.920    

Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.109ns  (logic 2.312ns (32.522%)  route 4.797ns (67.478%))
  Logic Levels:           6  (CARRY4=2 LUT1=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.092 - 9.259 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.566     5.087    d10/VGA_CONTROL/clk_out1
    SLICE_X51Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=125, routed)         1.349     6.892    d10/VGA_CONTROL/VGA_Red_Grid5__0[0]
    SLICE_X32Y6          LUT1 (Prop_lut1_I0_O)        0.124     7.016 r  d10/VGA_CONTROL/charPosition3_carry_i_2__2/O
                         net (fo=1, routed)           0.000     7.016    d7/t3/h_cntr_reg_reg[3]_rep__6[0]
    SLICE_X32Y6          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.440 f  d7/t3/charPosition3_carry/O[1]
                         net (fo=5, routed)           0.595     8.034    d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep_1[0]
    SLICE_X31Y8          LUT3 (Prop_lut3_I0_O)        0.303     8.337 r  d10/VGA_CONTROL/fontAddress_carry__0_i_6__2/O
                         net (fo=8, routed)           0.840     9.177    d7/t3/FontRom/h_cntr_reg_reg[0]_rep
    SLICE_X29Y8          LUT6 (Prop_lut6_I1_O)        0.124     9.301 f  d7/t3/FontRom/fontAddress_carry__1_i_7__0/O
                         net (fo=1, routed)           0.474     9.775    d10/VGA_CONTROL/h_cntr_reg_reg[8]_23
    SLICE_X29Y8          LUT2 (Prop_lut2_I1_O)        0.117     9.892 r  d10/VGA_CONTROL/fontAddress_carry__1_i_2__3/O
                         net (fo=1, routed)           0.504    10.396    d7/t3/v_cntr_reg_reg[8][0]
    SLICE_X29Y7          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    11.160 r  d7/t3/fontAddress_carry__1/O[2]
                         net (fo=1, routed)           1.037    12.196    d7/t3/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.492    14.092    d7/t3/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism              0.180    14.272    
                         clock uncertainty           -0.269    14.003    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.259    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.259    
                         arrival time                         -12.196    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0_1 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.089ns  (logic 1.874ns (26.436%)  route 5.215ns (73.564%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.094 - 9.259 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.574     5.095    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.758 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666     3.425    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          1.561     5.082    d10/VGA_CONTROL/clk_out1
    SLICE_X49Y17         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  d10/VGA_CONTROL/h_cntr_reg_reg[4]/Q
                         net (fo=1006, routed)        1.914     7.452    d7/t2/out[0]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.977 r  d7/t2/charPosition3_carry/CO[3]
                         net (fo=1, routed)           0.000     7.977    d7/t2/charPosition3_carry_n_0
    SLICE_X29Y1          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.199 r  d7/t2/charPosition3_carry__0/O[0]
                         net (fo=7, routed)           1.091     9.290    d7/t2/charPosition3_carry__0_n_7
    SLICE_X37Y0          LUT6 (Prop_lut6_I0_O)        0.299     9.589 r  d7/t2/fontAddress_carry__0_i_8__2/O
                         net (fo=3, routed)           1.172    10.761    d7/t2/fontRow_reg_1
    SLICE_X28Y2          LUT4 (Prop_lut4_I0_O)        0.124    10.885 r  d7/t2/fontAddress_carry__0_i_4__4/O
                         net (fo=1, routed)           0.000    10.885    d7/t2/fontAddress_carry__0_i_4__4_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.133 r  d7/t2/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           1.039    12.171    d7/t1/FontRom/ADDRBWRADDR[7]
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.457    14.058    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.600 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           1.494    14.094    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.180    14.274    
                         clock uncertainty           -0.269    14.005    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.748    13.257    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         13.257    
                         arrival time                         -12.171    
  -------------------------------------------------------------------
                         slack                                  1.086    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.186ns (16.232%)  route 0.960ns (83.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.561     1.444    d10/VGA_CONTROL/clk_out1
    SLICE_X53Y16         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 f  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=115, routed)         0.960     2.545    d10/VGA_CONTROL/VGA_Red_Grid5__0_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I2_O)        0.045     2.590 r  d10/VGA_CONTROL/pixel_i_1__4/O
                         net (fo=1, routed)           0.000     2.590    d7/t3/h_cntr_reg_reg[1]_rep__0
    SLICE_X28Y4          FDRE                                         r  d7/t3/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.833     1.960    d7/t3/clk_out1
    SLICE_X28Y4          FDRE                                         r  d7/t3/pixel_reg/C
                         clock pessimism             -0.244     1.716    
                         clock uncertainty            0.269     1.985    
    SLICE_X28Y4          FDRE (Hold_fdre_C_D)         0.091     2.076    d7/t3/pixel_reg
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           2.590    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.238ns  (logic 0.401ns (32.392%)  route 0.837ns (67.608%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.559     1.442    d10/VGA_CONTROL/clk_out1
    SLICE_X49Y18         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  d10/VGA_CONTROL/h_cntr_reg_reg[10]/Q
                         net (fo=76, routed)          0.634     2.217    d7/t1/out[7]
    SLICE_X32Y2          CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.150     2.367 f  d7/t1/_carry__1/CO[2]
                         net (fo=1, routed)           0.203     2.570    d7/t1/FontRom/CO[0]
    SLICE_X31Y3          LUT6 (Prop_lut6_I1_O)        0.110     2.680 r  d7/t1/FontRom/pixel_i_1__5/O
                         net (fo=1, routed)           0.000     2.680    d7/t1/pixel
    SLICE_X31Y3          FDRE                                         r  d7/t1/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.832     1.959    d7/t1/clk_out1
    SLICE_X31Y3          FDRE                                         r  d7/t1/pixel_reg/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.269     1.984    
    SLICE_X31Y3          FDRE (Hold_fdre_C_D)         0.091     2.075    d7/t1/pixel_reg
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t2/pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.256ns  (logic 0.399ns (31.772%)  route 0.857ns (68.228%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.562     1.445    d10/VGA_CONTROL/clk_out1
    SLICE_X51Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=125, routed)         0.594     2.180    d7/t2/VGA_HORZ_COORD[1]
    SLICE_X29Y0          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.331 r  d7/t2/charPosition3_carry/O[1]
                         net (fo=4, routed)           0.263     2.594    d7/t1/FontRom/O[1]
    SLICE_X28Y0          LUT6 (Prop_lut6_I4_O)        0.107     2.701 r  d7/t1/FontRom/pixel_i_1__3/O
                         net (fo=1, routed)           0.000     2.701    d7/t2/fontRow_reg_5
    SLICE_X28Y0          FDRE                                         r  d7/t2/pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.834     1.961    d7/t2/clk_out1
    SLICE_X28Y0          FDRE                                         r  d7/t2/pixel_reg/C
                         clock pessimism             -0.244     1.717    
                         clock uncertainty            0.269     1.986    
    SLICE_X28Y0          FDRE (Hold_fdre_C_D)         0.091     2.077    d7/t2/pixel_reg
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             1.021ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.294ns (17.052%)  route 1.430ns (82.948%))
  Logic Levels:           3  (CARRY4=1 LUT5=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.561     1.444    d10/VGA_CONTROL/clk_out1
    SLICE_X53Y16         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=115, routed)         0.731     2.316    d7/t3/FontRom/VGA_HORZ_COORD[0]
    SLICE_X31Y7          LUT5 (Prop_lut5_I2_O)        0.045     2.361 r  d7/t3/FontRom/fontAddress_carry__0_i_10__1/O
                         net (fo=4, routed)           0.250     2.611    d7/t3/FontRom/fontAddress_carry__0_i_10__1_n_0
    SLICE_X29Y6          LUT5 (Prop_lut5_I3_O)        0.045     2.656 r  d7/t3/FontRom/fontAddress_carry__0_i_2__5/O
                         net (fo=1, routed)           0.000     2.656    d7/t3/FontRom_n_7
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.719 r  d7/t3/fontAddress_carry__0/O[3]
                         net (fo=1, routed)           0.449     3.168    d7/t3/FontRom/ADDRARDADDR[7]
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.877     2.005    d7/t3/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.761    
                         clock uncertainty            0.269     2.030    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.118     2.148    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           3.168    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.022ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.296ns (17.121%)  route 1.433ns (82.879%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.561     1.444    d10/VGA_CONTROL/clk_out1
    SLICE_X53Y16         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=115, routed)         0.731     2.316    d7/t3/FontRom/VGA_HORZ_COORD[0]
    SLICE_X31Y7          LUT5 (Prop_lut5_I2_O)        0.045     2.361 r  d7/t3/FontRom/fontAddress_carry__0_i_10__1/O
                         net (fo=4, routed)           0.250     2.611    d7/t3/FontRom/fontAddress_carry__0_i_10__1_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I1_O)        0.045     2.656 r  d7/t3/FontRom/fontAddress_carry__1_i_4__2/O
                         net (fo=1, routed)           0.000     2.656    d7/t3/FontRom_n_10
    SLICE_X29Y7          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.721 r  d7/t3/fontAddress_carry__1/O[1]
                         net (fo=1, routed)           0.452     3.173    d7/t3/FontRom/ADDRARDADDR[9]
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.877     2.005    d7/t3/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.761    
                         clock uncertainty            0.269     2.030    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.121     2.151    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.029ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.346ns (19.955%)  route 1.388ns (80.045%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.562     1.445    d10/VGA_CONTROL/clk_out1
    SLICE_X51Y13         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  d10/VGA_CONTROL/h_cntr_reg_reg[1]_rep__0/Q
                         net (fo=125, routed)         0.669     2.256    d10/VGA_CONTROL/VGA_Red_Grid5__0[0]
    SLICE_X31Y8          LUT3 (Prop_lut3_I2_O)        0.045     2.301 r  d10/VGA_CONTROL/fontAddress_carry__0_i_6__2/O
                         net (fo=8, routed)           0.087     2.388    d7/t3/FontRom/h_cntr_reg_reg[0]_rep
    SLICE_X31Y8          LUT6 (Prop_lut6_I1_O)        0.045     2.433 r  d7/t3/FontRom/fontAddress_carry__0_i_7__1/O
                         net (fo=4, routed)           0.201     2.634    d7/t3/FontRom/fontAddress_carry__0_i_7__1_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I3_O)        0.045     2.679 r  d7/t3/FontRom/fontAddress_carry__1_i_5__2/O
                         net (fo=1, routed)           0.000     2.679    d7/t3/FontRom_n_11
    SLICE_X29Y7          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.749 r  d7/t3/fontAddress_carry__1/O[0]
                         net (fo=1, routed)           0.430     3.179    d7/t3/FontRom/ADDRARDADDR[8]
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.877     2.005    d7/t3/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.761    
                         clock uncertainty            0.269     2.030    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.121     2.151    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           3.179    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.058ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.764ns  (logic 0.296ns (16.778%)  route 1.468ns (83.222%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.561     1.444    d10/VGA_CONTROL/clk_out1
    SLICE_X53Y16         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=115, routed)         0.731     2.316    d7/t3/FontRom/VGA_HORZ_COORD[0]
    SLICE_X31Y7          LUT5 (Prop_lut5_I2_O)        0.045     2.361 r  d7/t3/FontRom/fontAddress_carry__0_i_10__1/O
                         net (fo=4, routed)           0.282     2.643    d7/t3/FontRom/fontAddress_carry__0_i_10__1_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I1_O)        0.045     2.688 r  d7/t3/FontRom/fontAddress_carry__0_i_4__5/O
                         net (fo=1, routed)           0.000     2.688    d7/t3/FontRom_n_9
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.753 r  d7/t3/fontAddress_carry__0/O[1]
                         net (fo=1, routed)           0.455     3.208    d7/t3/FontRom/ADDRARDADDR[5]
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.877     2.005    d7/t3/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.761    
                         clock uncertainty            0.269     2.030    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.121     2.151    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           3.208    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.114ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t1/FontRom/fontRow_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.294ns (16.165%)  route 1.525ns (83.835%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.561     1.444    d10/VGA_CONTROL/clk_out1
    SLICE_X53Y16         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=115, routed)         1.139     2.724    d7/t1/FontRom/VGA_HORZ_COORD[0]
    SLICE_X10Y2          LUT5 (Prop_lut5_I3_O)        0.045     2.769 r  d7/t1/FontRom/g0_b1_i_1/O
                         net (fo=7, routed)           0.161     2.930    d7/t1/FontRom/g0_b1_i_1_n_0
    SLICE_X11Y2          LUT6 (Prop_lut6_I0_O)        0.045     2.975 r  d7/t1/FontRom/g0_b0/O
                         net (fo=1, routed)           0.000     2.975    d7/t1/FontRom_n_14
    SLICE_X11Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     3.038 r  d7/t1/fontAddress_carry/O[3]
                         net (fo=1, routed)           0.225     3.263    d7/t1/FontRom/ADDRARDADDR[4]
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.878     2.006    d7/t1/FontRom/clk_out1
    RAMB18_X0Y0          RAMB18E1                                     r  d7/t1/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.762    
                         clock uncertainty            0.269     2.031    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.118     2.149    d7/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           3.263    
  -------------------------------------------------------------------
                         slack                                  1.114    

Slack (MET) :             1.127ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.383ns (20.897%)  route 1.450ns (79.103%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.561     1.444    d10/VGA_CONTROL/clk_out1
    SLICE_X53Y16         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=115, routed)         0.731     2.316    d7/t3/FontRom/VGA_HORZ_COORD[0]
    SLICE_X31Y7          LUT5 (Prop_lut5_I2_O)        0.045     2.361 r  d7/t3/FontRom/fontAddress_carry__0_i_10__1/O
                         net (fo=4, routed)           0.250     2.611    d7/t3/FontRom/fontAddress_carry__0_i_10__1_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I1_O)        0.045     2.656 r  d7/t3/FontRom/fontAddress_carry__1_i_4__2/O
                         net (fo=1, routed)           0.000     2.656    d7/t3/FontRom_n_10
    SLICE_X29Y7          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     2.808 r  d7/t3/fontAddress_carry__1/O[2]
                         net (fo=1, routed)           0.469     3.277    d7/t3/FontRom/ADDRARDADDR[10]
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.877     2.005    d7/t3/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.761    
                         clock uncertainty            0.269     2.030    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.120     2.150    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           3.277    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.145ns  (arrival time - required time)
  Source:                 d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            d7/t3/FontRom/fontRow_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.383ns (20.694%)  route 1.468ns (79.305%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.269ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.252ns
    Phase Error              (PE):    0.138ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.549     1.432    d10/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.369 r  d10/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     0.858    d10/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  d10/VGA_CLK_108M/clkout1_buf/O
                         net (fo=89, routed)          0.561     1.444    d10/VGA_CONTROL/clk_out1
    SLICE_X53Y16         FDRE                                         r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  d10/VGA_CONTROL/h_cntr_reg_reg[0]_rep/Q
                         net (fo=115, routed)         0.731     2.316    d7/t3/FontRom/VGA_HORZ_COORD[0]
    SLICE_X31Y7          LUT5 (Prop_lut5_I2_O)        0.045     2.361 r  d7/t3/FontRom/fontAddress_carry__0_i_10__1/O
                         net (fo=4, routed)           0.282     2.643    d7/t3/FontRom/fontAddress_carry__0_i_10__1_n_0
    SLICE_X29Y6          LUT6 (Prop_lut6_I1_O)        0.045     2.688 r  d7/t3/FontRom/fontAddress_carry__0_i_4__5/O
                         net (fo=1, routed)           0.000     2.688    d7/t3/FontRom_n_9
    SLICE_X29Y6          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     2.840 r  d7/t3/fontAddress_carry__0/O[2]
                         net (fo=1, routed)           0.455     3.295    d7/t3/FontRom/ADDRARDADDR[6]
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.817     1.944    d7/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  d7/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    d7/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.128 r  d7/VGA_CLK_108M/clkout1_buf/O
                         net (fo=6, routed)           0.877     2.005    d7/t3/FontRom/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  d7/t3/FontRom/fontRow_reg/CLKARDCLK
                         clock pessimism             -0.244     1.761    
                         clock uncertainty            0.269     2.030    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.120     2.150    d7/t3/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           3.295    
  -------------------------------------------------------------------
                         slack                                  1.145    





