
const { MongoClient, ServerApiVersion } = require('mongodb');

require('dotenv').config();

const uri = process.env.uri;


// Create a MongoClient with a MongoClientOptions object to set the Stable API version
const client = new MongoClient(uri, {
  serverApi: {
    version: ServerApiVersion.v1,
    strict: true,
    deprecationErrors: true,
  }
});


// try keeping as excel and jsut iterate to insert
async function run() {
  try {
    // Connect the client to the server	(optional starting in v4.7)
    await client.connect();

    const db = client.db('NVMS');

    db.createCollection('Emerging');
    db.createCollection('Established');


    const emerging = db.collection('Emerging');
    const established = db.collection('Established');

    const emergingDocuments = [
        {
            name: "RRAM",
            PublicationYear: "IEDM 2020",
            year: 2020,
            InsulatorThicknessnm: 5,
            _2D3DGeometry: "2D Planar",
            SwitchType: "Bi",
            Structure: "0.5T0.5R",
            TEmaterialBE: "Au/Ti/hBN/graphene edge",
            CellAream2: "12 (0.5T0.5R)",
            Speedns: 10,
            DCPeakVoltageV: -2,
            DCPeakCurrentuA: 100000000,
            HRSLRSRatio: 10000,
            Rhigh: ">1E8",
            Rlow: 10000,
            Endurance: 1000,
            Retention: ">1E6 @RT",
            Citation: "C. -H. Yeh, et al. \"0.5T0.5R - Introducing an Ultra-Compact Memory Cell Enabled by Shared Graphene Edge-Contact and h-BN Insulator,\" IEDM, 2020, ",
            Comments: "2D material-based transistor and RRAM",
            doi: "https://doi.org/10.1109/IEDM13553.2020.9371902",
        },
        {
            name: "RRAM",
            PublicationYear: "IEDM 2020",
            year: 2020,
            InsulatorThicknessnm: 10,
            _2D3DGeometry: "3D vertical",
            SwitchType: "Bi",
            Structure: "8-layer vertical RRAM",
            TEmaterialBE: "TiN/HfOx/TiOx/TiN",
            Speedns: "5000/1000",
            DCPeakVoltageV: 4,
            DCPeakCurrentuA: 1000000,
            HRSLRSRatio: "~10",
            Rhigh: 100000000,
            Rlow: 10000000,
            Endurance: 10000000,
            Citation: "J. Yang et al., \"A Machine-Learning-Resistant 3D PUF with 8-layer Stacking Vertical RRAM and 0.014% Bit Error Rate Using In-Cell Stabilization Scheme for IoT Security Applications,\" IEDM, 2020. ",
            Comments: "3D RRAM based PUF",
            doi: "https://doi.org/10.1109/IEDM13553.2020.9372107",
        },
        {
            name: "RRAM",
            PublicationYear: "IEDM 2020",
            year: 2020,
            InsulatorThicknessnm: 55,
            _2D3DGeometry: "2D planar",
            SwitchType: "Bi",
            Structure: "1T1R",
            TEmaterialBE: "Al/TiN/WOx/HfO2/TiN",
            DCPeakVoltageV: 2,
            DCPeakCurrentuA: 1000000000,
            HRSLRSRatio: ">100",
            Rhigh: 1000000,
            Rlow: "~5E3",
            Endurance: 100000,
            Retention: "100 hr @115 °C",
            Citation: "J. Yang et al., \"A Novel PUF Using Stochastic Short-Term Memory Time of Oxide-Based RRAM for Embedded Applications,\" IEDM, 2020.  ",
            Comments: "oxide-based RRAM based PUF",
            doi: "https://doi.org/10.1109/IEDM13553.2020.9372050",
        },
        {
            name: "RRAM",
            PublicationYear: "IEDM 2020",
            year: 2020,
            InsulatorThicknessnm: 5,
            _2D3DGeometry: "3D vertical",
            SwitchType: "Bi",
            Structure: "1T1R",
            TEmaterialBE: "TiN/Ti/HfO2/TiN",
            HRSLRSRatio: 20,
            Rhigh: 1000000,
            Rlow: 10000,
            Endurance: 10000,
            Citation: "S. Barraud et al., \"3D RRAMs with Gate-All-Around Stacked Nanosheet Transistors for In-Memory-Computing,\" IEDM, 2020. ",
            Comments: "RRAM- GAA stacked nanosheet transistor",
            doi: "http://doi.org/10.1109/IEDM13553.2020.9371982",
        },
        {
            name: "RRAM",
            PublicationYear: "VLSI 2020",
            year: 2020,
            InsulatorThicknessnm: 8,
            _2D3DGeometry: "3D vertical",
            SwitchType: "Bi",
            Structure: "1T1R",
            TEmaterialBE: "TiN/Ti/HfO2/TiN",
            DCPeakVoltageV: -1.5,
            DCPeakCurrentuA: 200000000,
            HRSLRSRatio: 10,
            Rhigh: "~2E4",
            Rlow: "~2E3",
            Endurance: 100000,
            Retention: "1E5 @RT",
            Citation: "J. Wu, et al. \"A Monolithic 3D Integration of RRAM Array with Oxide Semiconductor FET for In-Memory Computing in Quantized Neural Network AI Applications,\" VLSI, 2020. ",
            Comments: "3 layer 1T1R",
            doi: "http://doi.org/10.1109/VLSITechnology18217.2020.9265062",
        },
        {
            name: "RRAM",
            PublicationYear: "IEDM 2021",
            year: 2021,
            InsulatorThicknessnm: 30,
            _2D3DGeometry: "2D planar",
            SwitchType: "Bi",
            Structure: "1S1R",
            TEmaterialBE: "V/VOx/HfWOx/Pt",
            CellAream2: 0.1,
            Speedns: "30",
            DCPeakVoltageV: 2,
            DCPeakCurrentuA: 1000000000,
            HRSLRSRatio: ">1000",
            Rhigh: ">10000000",
            Rlow: 1000,
            Endurance: 10000000000,
            Retention: "1E4 @RT",
            Citation: "Y. Fu et al., \"Forming-free and Annealing-free V/VOx/HfWOx/Pt Device Exhibiting Reconfigurable Threshold and Resistive switching with high speed (<30ns) and high endurance (>1012/>1010),\" IEDM, 2021",
            Comments: "Forming-free, annealing-free",
            doi: "http://doi.org/10.1109/IEDM19574.2021.9720551",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2016",
            PCMmaterial: "Sb rich GST225",
            _2D3Dgeometry: "2D",
            Structure: "Confined PCM with metallic liner",
            CellAreanm2: 160,
            MLClevels: 2,
            SETPulseWidthns: 80,
            RESETCurrentuAorvoltage: 600,
            HRSLRSRatiominimum: 10,
            Rhigh: "2e5",
            Rlow: "2e4",
            Endurance: 2000000000000,
            Year: 2016,
            Citation: "W. Kim et al., \"ALD-based confined PCM with a metallic liner toward unlimited endurance,\" IEDM 2016",
            Comments: "Record endurance claimed with metallic liner confined cell",
            doi: "10.1109/IEDM.2016.7838343",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2016",
            PCMmaterial: "Doped Ga-Sb-Ge",
            _2D3Dgeometry: "2D ",
            Structure: "Mushroom Cell with confined BE",
            CellAreanm2: "approx <50nm (electrode)",
            ArrayInformationKb: "128 Mb",
            MLClevels: 2,
            RESETPulseWidthns: 40,
            SETPulseWidthns: 480,
            RESETCurrentuAorvoltage: 400,
            SETCurrentuAorvoltage: 400,
            HRSLRSRatiominimum: 10,
            Rhigh: "250e3",
            Rlow: "20e3",
            Endurance: "> 100000",
            Retention: "10y @210C",
            Year: 2016,
            Citation: "W. C. Chien et al., \"Reliability study of a 128Mb phase change memory chip implemented with doped Ga-Sb-Ge with extraordinary thermal stability,\" IEDM 2016",
            Comments: "Showed scalability by reducing BE effective thickness using TaN sidewall",
            doi: "10.1109/IEDM.2016.7838463",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2018",
            PCMmaterial: "GexSbyTez",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom Cell",
            CellAreanm2: 0.036,
            ArrayInformationKb: "16MB",
            MLClevels: 2,
            ThresholdVoltageV: 1,
            HRSLRSRatiominimum: 100,
            Rhigh: "1e6",
            Rlow: "1e4",
            Endurance: ">1e6",
            Retention: "10 yr @ 150C",
            Year: 2018,
            Citation: "F. Arnaud et al., \"Truly Innovative 28nm FDSOI Technology for Automotive Micro-Controller Applications embedding 16MB Phase Change Memory,\" IEDM 2018",
            Comments: "ST Microelectronics",
            doi: "10.1109/IEDM.2018.8614595",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2018",
            PCMmaterial: "C-doped GST225",
            _2D3Dgeometry: "2D",
            CellAreanm2: "50F2 (40nm node)",
            ArrayInformationKb: "128 Mb",
            MLClevels: 2,
            RESETPulseWidthns: 50,
            SETPulseWidthns: 500,
            ThresholdVoltageV: 1.08,
            RESETCurrentuAorvoltage: 640,
            SETCurrentuAorvoltage: 400,
            HRSLRSRatiominimum: 100,
            Rhigh: "1e3-1e4 Kohm",
            Rlow: "31-100 KOhm",
            Endurance: ">1e8",
            Retention: "10yr @ 128C",
            Year: 2018,
            Citation: "Z. T. Song et al., \"High Endurance Phase Change Memory Chip Implemented based on Carbon-doped Ge2Sb2Te5 in 40 nm Node for Embedded Application,\" IEDM 2018",
            Comments: "Chinese Academy of Sciences",
            doi: "10.1109/IEDM.2018.8614538",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2018",
            PCMmaterial: "Undisclosed",
            _2D3Dgeometry: "2D",
            Structure: "1S1R mushroom cell in two decks",
            CellAreanm2: "4F2 (two deck)",
            ArrayInformationKb: "128 Gb",
            MLClevels: 2,
            RESETPulseWidthns: "<30 (latency)",
            SETPulseWidthns: "<300 (latency)",
            Endurance: 10000000,
            Retention: "10k hrs @85C",
            Year: 2018,
            Citation: "T. Kim et al., \"High-performance, cost-effective 2z nm two-deck cross-point memory integrated by self-align scheme for 128 Gb SCM,\" IEDM 2018",
            Comments: "SK Hynix",
            doi: "10.1109/IEDM.2018.8614680",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2018",
            PCMmaterial: "N dopde GST225",
            _2D3Dgeometry: "2D",
            Structure: "1T1R PCM test chip",
            CellAreanm2: "40nm (BE)",
            ArrayInformationKb: "1Mb",
            MLClevels: 2,
            SETPulseWidthns: 100,
            RESETCurrentuAorvoltage: 300,
            HRSLRSRatiominimum: 100,
            Rhigh: "2MOhm",
            Rlow: "20KOhm",
            Endurance: 200000,
            Retention: "10yrs @120C",
            Year: 2018,
            Citation: "J. Y. Wu et al., \"A 40nm Low-Power Logic Compatible Phase Change Memory Technology,\" IEDM 2018",
            Comments: "TSMC",
            doi: "10.1109/IEDM.2018.8614513",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2014",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D",
            Structure: "Self-Heating Wall",
            CellAreanm2: 540,
            Heaterpitchnm: "D = 9 x 60",
            FilmThicknessnm: 60,
            RESETPulseWidthns: "??",
            SETPulseWidthns: "??",
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 750,
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: "??",
            Rhigh: "2x107",
            Rlow: "4x103",
            Endurance: "??",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2014,
            Citation: "M. Boniardi et al., \"Optimization metrics for Phase Change Memory (PCM) cell architectures,\" 2014 IEEE International Electron Devices Meeting, San Francisco, CA, 2014, pp. 29.1.1-29.1.4.",
            Title: "Optimization metrics for Phase Change Memory (PCM) cell architectures",
            Comments: "Comparison of GST wall, pillar, electrode wall, and line cells",
            doi: " 10.1109/IEDM.2014.7047131",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2014",
            PCMmaterial: "GST225",
            _2D3Dgeometry: "2D",
            Structure: "Self-heating Pillar",
            CellAreanm2: 1960,
            Heaterpitchnm: 50,
            FilmThicknessnm: 60,
            RESETPulseWidthns: "??",
            SETPulseWidthns: "??",
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 3000,
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: "??",
            Rhigh: "1x106",
            Rlow: "2x103",
            Endurance: "??",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2014,
            Citation: "M. Boniardi et al., \"Optimization metrics for Phase Change Memory (PCM) cell architectures,\" 2014 IEEE International Electron Devices Meeting, San Francisco, CA, 2014, pp. 29.1.1-29.1.4.",
            Title: "Optimization metrics for Phase Change Memory (PCM) cell architectures",
            Comments: "Comparison of GST wall, pillar, electrode wall, and line cells",
            doi: " 10.1109/IEDM.2014.7047131",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2014",
            PCMmaterial: "GST225",
            _2D3Dgeometry: "2D",
            Structure: "Wall",
            CellAreanm2: 150,
            Heaterpitchnm: "D = 5 x 30",
            FilmThicknessnm: "??",
            RESETPulseWidthns: "??",
            SETPulseWidthns: "??",
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 80,
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: "??",
            Rhigh: "2x106",
            Rlow: "2x104",
            Endurance: "??",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2014,
            Citation: "M. Boniardi et al., \"Optimization metrics for Phase Change Memory (PCM) cell architectures,\" 2014 IEEE International Electron Devices Meeting, San Francisco, CA, 2014, pp. 29.1.1-29.1.4.",
            Title: "Optimization metrics for Phase Change Memory (PCM) cell architectures",
            Comments: "Comparison of GST wall, pillar, electrode wall, and line cells",
            doi: " 10.1109/IEDM.2014.7047131",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2014",
            PCMmaterial: "GST225",
            _2D3Dgeometry: "2D",
            Structure: "Line",
            CellAreanm2: 1400,
            Heaterpitchnm: "D = 70 x 400",
            FilmThicknessnm: 20,
            RESETPulseWidthns: "??",
            SETPulseWidthns: "??",
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 300,
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: "??",
            Rhigh: "5x107",
            Rlow: "1x104",
            Endurance: "??",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2014,
            Citation: "M. Boniardi et al., \"Optimization metrics for Phase Change Memory (PCM) cell architectures,\" 2014 IEEE International Electron Devices Meeting, San Francisco, CA, 2014, pp. 29.1.1-29.1.4.",
            Title: "Optimization metrics for Phase Change Memory (PCM) cell architectures",
            Comments: "Comparison of GST wall, pillar, electrode wall, and line cells",
            doi: " 10.1109/IEDM.2014.7047131",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2014",
            PCMmaterial: "GST",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: 15000,
            Heaterpitchnm: "F = 45",
            FilmThicknessnm: "??",
            RESETPulseWidthns: 160,
            SETPulseWidthns: 500,
            ThresholdVoltageV: 1.1,
            RESETCurrentuAorvoltage: "V = 0.75 V",
            SETCurrentuAorvoltage: "V = 0.85 V",
            HRSLRSRatiominimum: 40,
            Rhigh: "8x105",
            Rlow: "2x104",
            Endurance: "108",
            Retention: "1h@ 160℃",
            Retentionextrapolation: "10y@ 85℃",
            ResetEnergypJ: "??",
            Year: 2014,
            Citation: "M. Rizzi, N. Ciocchini, S. Caravati, M. Bernasconi, P. Fantini and D. Ielmini, \"Statistics of set transition in phase change memory (PCM) arrays,\" 2014 IEEE International Electron Devices Meeting, San Francisco, CA, 2014, pp. 29.6.1-29.6.4.",
            Title: "Statistics of set transition in phase change memory (PCM) arrays",
            Comments: "Statistics of the Set process",
            doi: " 10.1109/IEDM.2014.7047136",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2014",
            PCMmaterial: "doped GST",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: 707,
            Heaterpitchnm: 30,
            FilmThicknessnm: "~60",
            RESETPulseWidthns: 50,
            SETPulseWidthns: "??",
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 120,
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 50,
            Rhigh: "1x106",
            Rlow: "1x104",
            Endurance: ">8x108",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2014,
            Citation: "W. S. Khwa et al., \"A novel inspection and annealing procedure to rejuvenate phase change memory from cycling-induced degradations for storage class memory applications,\" 2014 IEEE International Electron Devices Meeting, San Francisco, CA, 2014, pp. 29.8.1-29.8.4.",
            Title: "A novel inspection and annealing procedure to rejuvenate phase change memory from cycling-induced degradations for storage class memory applications",
            Comments: "Method to recover degrading cells",
            doi: " 10.1109/IEDM.2014.7047138",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2014",
            PCMmaterial: "GexTe1-x/Sb2Te3",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: 1960,
            Heaterpitchnm: 50,
            FilmThicknessnm: 40,
            RESETPulseWidthns: 75,
            SETPulseWidthns: 120,
            ThresholdVoltageV: 0.8,
            RESETCurrentuAorvoltage: 55,
            SETCurrentuAorvoltage: 55,
            HRSLRSRatiominimum: 200,
            Rhigh: "2x106",
            Rlow: "2x103",
            Endurance: "108",
            Retention: "200C for 2000s",
            Retentionextrapolation: "??",
            ResetEnergypJ: 5.8,
            Year: 2014,
            Citation: "N. Takaura et al., \"55-µA GexTe1−x/Sb2Te3 superlattice topological-switching random access memory (TRAM) and study of atomic arrangement in Ge-Te and Sb-Te structures,\" 2014 IEEE International Electron Devices Meeting, San Francisco, CA, 2014, pp. 29.2.1-29.2.4.",
            Title: "55-µA GexTe1−x/Sb2Te3 superlattice topological-switching random access memory (TRAM) and study of atomic arrangement in Ge-Te and Sb-Te structures",
            Comments: "SL PCM shows significant reduction in power consumption x = 0.5 showed best performance.",
            doi: " 10.1109/IEDM.2014.7047132",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2015",
            PCMmaterial: "GST",
            _2D3Dgeometry: "3D",
            Structure: "VCC",
            CellAreanm2: 800,
            Heaterpitchnm: 32,
            FilmThicknessnm: "??",
            RESETPulseWidthns: 10,
            SETPulseWidthns: 50,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: "??",
            SETCurrentuAorvoltage: "V = 6.25 V",
            HRSLRSRatiominimum: 100,
            Rhigh: "??",
            Rlow: "??",
            Endurance: "??",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2015,
            Citation: "K. Kurotsuchi et al., \"2.8-GB/s-write and 670-MB/s-erase operations of a 3D vertical chain-cell-type phase-change-memory array,\" VLSI Technology (VLSI Technology), 2015 Symposium on, Kyoto, 2015, pp. T92-T93.",
            Title: "2.8-GB/s-write and 670-MB/s-erase operations of a 3D vertical chain-cell-type phase-change-memory array",
            Comments: "3D VCC, block erase, poly-Si MOSFET selector",
            doi: " 10.1109/VLSIT.2015.7223705",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2015",
            PCMmaterial: "GeTe/SbTe Superlattice",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: 2000,
            Heaterpitchnm: 50,
            FilmThicknessnm: 50,
            RESETPulseWidthns: "??",
            SETPulseWidthns: "??",
            ThresholdVoltageV: 1,
            RESETCurrentuAorvoltage: "V = 1 V",
            SETCurrentuAorvoltage: "V = 0.4 V",
            HRSLRSRatiominimum: 1000,
            Rhigh: "3x105",
            Rlow: "3x102",
            Endurance: "106",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2015,
            Citation: "M. Tai et al., \"A 50-nm 1.2-V GexTe1−x/Sb2Te3 superlattice topological-switching random-access memory (TRAM),\" VLSI Technology (VLSI Technology), 2015 Symposium on, Kyoto, 2015, pp. T96-T97.",
            Title: "A 50-nm 1.2-V GexTe1−x/Sb2Te3 superlattice topological-switching random-access memory (TRAM)",
            Comments: "Superlattice",
            doi: " 10.1109/VLSIT.2015.7223707",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2015",
            PCMmaterial: "Ge Rich GST",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: "??",
            Heaterpitchnm: "??",
            FilmThicknessnm: "??",
            RESETPulseWidthns: "??",
            SETPulseWidthns: 700,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: "??",
            SETCurrentuAorvoltage: 220,
            HRSLRSRatiominimum: 200,
            Rhigh: "2x106",
            Rlow: "1x104",
            Endurance: "108",
            Retention: "1h@ 240℃",
            ResetEnergypJ: "??",
            Year: 2015,
            Citation: "V. Sousa et al., \"Operation fundamentals in 12Mb Phase Change Memory based on innovative Ge-rich GST materials featuring high reliability performance,\" VLSI Technology (VLSI Technology), 2015 Symposium on, Kyoto, 2015, pp. T98-T99.",
            Title: "Operation fundamentals in 12Mb Phase Change Memory based on innovative Ge-rich GST materials featuring high reliability performance",
            Comments: "Increased temperature stability",
            doi: " 10.1109/VLSIT.2015.7223708",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2015",
            PCMmaterial: "Doped GST",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: "??",
            Heaterpitchnm: "??",
            FilmThicknessnm: "??",
            RESETPulseWidthns: 40,
            SETPulseWidthns: 160,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: "Var",
            SETCurrentuAorvoltage: 40,
            HRSLRSRatiominimum: 10,
            Rhigh: "??",
            Rlow: "??",
            Endurance: "??",
            Retention: "??",
            Retentionextrapolation: "1y@ 70℃",
            ResetEnergypJ: "??",
            Year: 2015,
            Citation: "W. C. Chien et al., \"A novel self-converging write scheme for 2-bits/cell phase change memory for Storage Class Memory (SCM) application,\" VLSI Technology (VLSI Technology), 2015 Symposium on, Kyoto, 2015, pp. T100-T101.",
            Title: "A novel self-converging write scheme for 2-bits/cell phase change memory for Storage Class Memory (SCM) application",
            Comments: "2 bit MLC",
            doi: " 10.1109/VLSIT.2015.7223709",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2015",
            PCMmaterial: "GST",
            _2D3Dgeometry: "2D",
            Structure: "Pore",
            CellAreanm2: "??",
            Heaterpitchnm: 33,
            FilmThicknessnm: "??",
            RESETPulseWidthns: "??",
            SETPulseWidthns: 80,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: "??",
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: "??",
            Rhigh: "5x106",
            Rlow: "5x105",
            Endurance: "2.8x1010",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2015,
            Citation: "M. B. Sky et al., \"Crystalline-as-deposited ALD phase change material confined PCM cell for high density storage class memory,\" 2015 IEEE International Electron Devices Meeting (IEDM), Washington, DC, 2015, pp. 3.6.1-3.6.4.",
            Title: "Crystalline-as-deposited ALD phase change material confined PCM cell for high density storage class memory",
            Comments: "ALD depostion",
            doi: " 10.1109/IEDM.2015.7409621",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2015",
            PCMmaterial: "GaSbGe",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: "??",
            Heaterpitchnm: 20,
            FilmThicknessnm: "??",
            RESETPulseWidthns: 80,
            SETPulseWidthns: "??",
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: "??",
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 20,
            Rhigh: "2x105",
            Rlow: "1x104",
            Endurance: "109",
            Retention: "1h@ 285℃",
            Retentionextrapolation: "10y@ 220℃",
            ResetEnergypJ: "??",
            Year: 2015,
            Citation: "H. Y. Cheng et al., \"Novel fast-switching and high-data retention phase-change memory based on new Ga-Sb-Ge material,\" 2015 IEEE International Electron Devices Meeting (IEDM), Washington, DC, 2015, pp. 3.5.1-3.5.4.",
            Title: "Novel fast-switching and high-data retention phase-change memory based on new Ga-Sb-Ge material",
            Comments: "High T, GaSbGe",
            doi: " 10.1109/IEDM.2015.7409620",
        },
        {
            name: "PCM",
            PublicationYear: "Nanoletters 2015",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: 2500,
            Heaterpitchnm: 50,
            FilmThicknessnm: 10,
            RESETPulseWidthns: 50,
            SETPulseWidthns: 100,
            ThresholdVoltageV: 5,
            RESETCurrentuAorvoltage: 1200,
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 30,
            Rhigh: "2x106",
            Rlow: "7x104",
            Endurance: "105",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2015,
            Citation: "Chiyui Ahn, et al., \"Energy-Efficient Phase-Change Memory with Graphene as a Thermal Barrier,\" Nano Letters 2015 15 (10), 6809-6814",
            Title: "Energy-Efficient Phase-Change Memory with Graphene as a Thermal Barrier",
            Comments: "Graphene PCM",
            doi: " 10.1021/acs.nanolett.5b02661",
        },
        {
            name: "PCM",
            PublicationYear: "ISSCC 2016",
            PCMmaterial: "Doped GST",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: "??",
            Heaterpitchnm: "F = 90 nm",
            FilmThicknessnm: "??",
            RESETPulseWidthns: "??",
            SETPulseWidthns: "??",
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: "??",
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 20,
            Rhigh: "??",
            Rlow: "??",
            Endurance: "??",
            Retention: "50h@ 85℃",
            Retentionextrapolation: "??",
            ResetEnergypJ: 27,
            Year: 2016,
            Citation: "W. S. Khwa et al., \"7.3 A resistance-drift compensation scheme to reduce MLC PCM raw BER by over 100x for storage-class memory applications,\" 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2016, pp. 134-135.",
            Title: "7.3 A resistance-drift compensation scheme to reduce MLC PCM raw BER by over 100x for storage-class memory applications",
            Comments: "IBM system level chip which accounts for Resistance Drift. power = 27pJ/cell, latency - 545ns",
            doi: " 10.1109/ISSCC.2016.7417943",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2016",
            PCMmaterial: "PVD GST w/ nanocrystalline grains created by doping",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: "D = 35 nm",
            Heaterpitchnm: "D = 35 nm",
            FilmThicknessnm: 1.5,
            RESETPulseWidthns: "??",
            SETPulseWidthns: 80,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 20,
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 10,
            Rhigh: "2x108",
            Rlow: "1x106",
            Endurance: "1011",
            Retention: "8000s@ 120℃",
            Retentionextrapolation: "8y@ 70℃",
            ResetEnergypJ: "??",
            Year: 2016,
            Citation: "H. L. Lung, et al., \"A Novel Low Power Phase Change Memory Using Inter-Granular Switching,\" VLSI Technology (VLSI Technology), 2016 Symposium on, Honolulu, HI, 2016, pp. 128-129.",
            Title: "A Novel Low Power Phase Change Memory Using Inter-Granular Switching",
            Comments: "switch grains boundaries to localize heating and reduce power",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2001",
            PCMmaterial: "GST",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: "??",
            Heaterpitchnm: "F = 180",
            FilmThicknessnm: "??",
            RESETPulseWidthns: 30,
            SETPulseWidthns: 50,
            ThresholdVoltageV: 1,
            RESETCurrentuAorvoltage: "??",
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 60,
            Rhigh: "2x105 ",
            Rlow: "7x103",
            Endurance: "1.25x1012",
            Retention: "100s@ 177℃",
            Retentionextrapolation: "10y@ 120℃",
            ResetEnergypJ: "??",
            Year: 2001,
            Citation: "Lai, S.; Lowrey, T., \"OUM - A 180 nm nonvolatile memory cell element technology for stand alone and embedded applications,\" Electron Devices Meeting, 2001. IEDM '01. Technical Digest. International , vol., no., pp.36.5.1,36.5.4, 2-5 Dec. 2001",
            Title: "OUM - A 180 nm Nonvolatile Memory Cell Element Technology For Stand Alone and Embedded Applications",
            Comments: "first paper, volume = 0.02F^3",
            doi: " 10.1109/IEDM.2001.979636",
            Highlights: "x",
            Header: "PCM Feasibility IEDM 2001 [1]",
            Counter: 1,
            CitationHeader: "[1] Lai, S.; Lowrey, T., \"OUM - A 180 nm nonvolatile memory cell element technology for stand alone and embedded applications,\" Electron Devices Meeting, 2001. IEDM '01. Technical Digest. International , vol., no., pp.36.5.1,36.5.4, 2-5 Dec. 2001_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "ISSCC 2002",
            PCMmaterial: "GST",
            _2D3Dgeometry: "2D",
            Structure: "??",
            CellAreanm2: "??",
            Heaterpitchnm: "F = 180",
            FilmThicknessnm: "??",
            RESETPulseWidthns: 30,
            SETPulseWidthns: 50,
            ThresholdVoltageV: 0.6,
            RESETCurrentuAorvoltage: "V = 0.7 V",
            SETCurrentuAorvoltage: "V = 0.7 V",
            HRSLRSRatiominimum: 20,
            Rhigh: "8.5x104",
            Rlow: "2x104",
            Endurance: "1012",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2002,
            Citation: "Gill, M.; Lowrey, T.; Park, J., \"Ovonic unified memory - a high-performance nonvolatile memory technology for stand-alone memory and embedded applications,\" Solid-State Circuits Conference, 2002. Digest of Technical Papers. ISSCC. 2002 IEEE International , vol.1, no., pp.202,459 vol.1, 7-7 Feb. 2002",
            Title: "Ovonic unified memory - a high-performance nonvolatile memory technology for stand-alone memory and embedded applications",
            Comments: "Intel, Ovonyx, Azalea 180 nm PCM circuit",
            doi: " 10.1109/ISSCC.2002.993006",
            Highlights: "x",
            Header: "180 nm Intel ISSCC 2002 [2]",
            Counter: 2,
            CitationHeader: "[2] Gill, M.; Lowrey, T.; Park, J., \"Ovonic unified memory - a high-performance nonvolatile memory technology for stand-alone memory and embedded applications,\" Solid-State Circuits Conference, 2002. Digest of Technical Papers. ISSCC. 2002 IEEE International , vol.1, no., pp.202,459 vol.1, 7-7 Feb. 2002_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2003",
            PCMmaterial: "GST  (7% N-doped)",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: "??",
            Heaterpitchnm: 80,
            FilmThicknessnm: 100,
            RESETPulseWidthns: 50,
            SETPulseWidthns: 100,
            ThresholdVoltageV: 0.6,
            RESETCurrentuAorvoltage: 600,
            SETCurrentuAorvoltage: 200,
            HRSLRSRatiominimum: 6,
            Rhigh: "??",
            Rlow: "??",
            Endurance: "2x107",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2003,
            Citation: "Horii, H.; Yi, J.H.; Park, J.-H.; Ha, Y.H.; Baek, I.G.; Park, S.O.; Hwang, Y.N.; Lee, S.H.; Kim, Y.T.; Lee, K.H.; U-In Chung; Moon, J.T., \"A novel cell technology using N-doped GeSbTe films for phase change RAM,\" VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium on , vol., no., pp.177,178, 10-12 June 2003",
            Title: "A novel cell technology using N-doped GeSbTe films for phase change RAM",
            Comments: "Nitrogen doped GST",
            doi: " 10.1109/VLSIT.2003.1221143",
            Highlights: "x",
            Header: "N Doping VLSIT 2003 [3]",
            Counter: 3,
            CitationHeader: "[3] Horii, H.; Yi, J.H.; Park, J.-H.; Ha, Y.H.; Baek, I.G.; Park, S.O.; Hwang, Y.N.; Lee, S.H.; Kim, Y.T.; Lee, K.H.; U-In Chung; Moon, J.T., \"A novel cell technology using N-doped GeSbTe films for phase change RAM,\" VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium on , vol., no., pp.177,178, 10-12 June 2003_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2003",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D",
            Structure: "Edge Contact",
            CellAreanm2: "??",
            Heaterpitchnm: 20,
            FilmThicknessnm: 200,
            RESETPulseWidthns: 30,
            SETPulseWidthns: 30,
            ThresholdVoltageV: 1,
            RESETCurrentuAorvoltage: 200,
            SETCurrentuAorvoltage: 130,
            HRSLRSRatiominimum: 20,
            Rhigh: "2x105",
            Rlow: "4x103",
            Endurance: "105",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2003,
            Citation: "Ha, Y.H.; Yi, J.H.; Horii, H.; Park, J.H.; Joo, S.H.; Park, S.O.; U-In Chung; Moon, J.T., \"An edge contact type cell for Phase Change RAM featuring very low power consumption,\" VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium on , vol., no., pp.175,176, 10-12 June 2003",
            Title: "An edge contact type cell for Phase Change RAM featuring very low power consumption",
            Comments: "edge contact cell",
            doi: " 10.1109/VLSIT.2003.1221142",
            Highlights: "x",
            Header: "Edge Contact cell VLSIT 2003 [4]",
            Counter: 4,
            CitationHeader: "[4] Ha, Y.H.; Yi, J.H.; Horii, H.; Park, J.H.; Joo, S.H.; Park, S.O.; U-In Chung; Moon, J.T., \"An edge contact type cell for Phase Change RAM featuring very low power consumption,\" VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium on , vol., no., pp.175,176, 10-12 June 2003_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2003",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: 102400,
            Heaterpitchnm: 320,
            FilmThicknessnm: 1000,
            RESETPulseWidthns: 100,
            SETPulseWidthns: 100,
            ThresholdVoltageV: 1.1,
            RESETCurrentuAorvoltage: 2000,
            SETCurrentuAorvoltage: 1600,
            HRSLRSRatiominimum: "??",
            Rhigh: "??",
            Rlow: "??",
            Endurance: "1.58x109",
            Retention: "100h@ 125℃",
            Retentionextrapolation: "2y@ 85℃",
            ResetEnergypJ: "??",
            Year: 2003,
            Citation: "Hwang, Y.N.; Hong, J.S.; Lee, S.H.; Ahn, S.J.; Jeong, G.T.; Koh, G.H.; Oh, J.H.; Kim, H.-J.; Jeong, W.C.; Lee, S.Y.; Park, J.H.; Ryoo, K.C.; Horii, H.; Ha, Y.H.; Yi, J.H.; Cho, W.Y.; Kim, Y.T.; Lee, K. -H; Joo, S.H.; Park, S.O.; Chung, U.I.; Jeong, H.S.; Kinam Kim, \"Full integration and reliability evaluation of phase-change RAM based on 0.24 /spl mu/m-CMOS technologies,\" VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium on , vol., no., pp.173,174, 10-12 June 2003",
            Title: "Full integration and reliability evaluation of phase-change RAM based on 0.24 /spl mu/m-CMOS technologies",
            Comments: " reliability study",
            doi: " 10.1109/VLSIT.2003.1221141",
            Header: "240nm Samsung Circuit VLSIT 2003 [5]",
            Counter: 5,
            CitationHeader: "[5] Hwang, Y.N.; Hong, J.S.; Lee, S.H.; Ahn, S.J.; Jeong, G.T.; Koh, G.H.; Oh, J.H.; Kim, H.-J.; Jeong, W.C.; Lee, S.Y.; Park, J.H.; Ryoo, K.C.; Horii, H.; Ha, Y.H.; Yi, J.H.; Cho, W.Y.; Kim, Y.T.; Lee, K. -H; Joo, S.H.; Park, S.O.; Chung, U.I.; Jeong, H.S.; Kinam Kim, \"Full integration and reliability evaluation of phase-change RAM based on 0.24 /spl mu/m-CMOS technologies,\" VLSI Technology, 2003. Digest of Technical Papers. 2003 Symposium on , vol., no., pp.173,174, 10-12 June 2003_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2003",
            PCMmaterial: "GST",
            _2D3Dgeometry: "2D",
            Structure: "ATE",
            CellAreanm2: "??",
            Heaterpitchnm: 70,
            FilmThicknessnm: 100,
            RESETPulseWidthns: 30,
            SETPulseWidthns: 50,
            ThresholdVoltageV: 0.55,
            RESETCurrentuAorvoltage: 1300,
            SETCurrentuAorvoltage: 600,
            HRSLRSRatiominimum: 30,
            Rhigh: "2x105",
            Rlow: "6x103",
            Endurance: "107",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2003,
            Citation: "Yi, J.H.; Ha, Y.H.; Park, J.H.; Kuh, B.J.; Horii, H.; Kim, Y.T.; Park, S.O.; Hwang, Y.N.; Lee, S.H.; Ahn, S.J.; Lee, S.Y.; Hong, J.S.; Lee, K.H.; Lee, N.I.; Kang, H.K.; U-In Chung; Moon, J.T., \"Novel cell structure of PRAM with thin metal layer inserted GeSbTe,\" Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , vol., no., pp.37.3.1,37.3.4, 8-10 Dec. 2003",
            Title: "Novel cell structure of PRAM with thin metal layer inserted GeSbTe",
            Comments: "thin metal layer (7.5 nm TiN) in the middle of GST",
            doi: " 10.1109/IEDM.2003.1269424",
            Highlights: "x",
            Header: "ATE IEDM 2003 [6]",
            Counter: 6,
            CitationHeader: "[6] Yi, J.H.; Ha, Y.H.; Park, J.H.; Kuh, B.J.; Horii, H.; Kim, Y.T.; Park, S.O.; Hwang, Y.N.; Lee, S.H.; Ahn, S.J.; Lee, S.Y.; Hong, J.S.; Lee, K.H.; Lee, N.I.; Kang, H.K.; U-In Chung; Moon, J.T., \"Novel cell structure of PRAM with thin metal layer inserted GeSbTe,\" Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , vol., no., pp.37.3.1,37.3.4, 8-10 Dec. 2003_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2003",
            PCMmaterial: "GST",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: "??",
            Heaterpitchnm: 400,
            FilmThicknessnm: "??",
            RESETPulseWidthns: 15,
            SETPulseWidthns: 1250,
            ThresholdVoltageV: 2.5,
            RESETCurrentuAorvoltage: "V = 2.8",
            SETCurrentuAorvoltage: "V = 1.3 V",
            HRSLRSRatiominimum: 20,
            Rhigh: "2x106",
            Rlow: "3x104",
            Endurance: "106",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2003,
            Citation: "Takaura, N.; Terao, M.; Kurotsuchi, K.; Yamauchi, T.; Tonomura, O.; Hanaoka, Y.; Takemura, R.; Osada, K.; Kawahara, T.; Matsuoka, H., \"A GeSbTe phase-change memory cell featuring a tungsten heater electrode for low-power, highly stable, and short-read-cycle operations,\" Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , vol., no., pp.37.2.1,37.2.4, 8-10 Dec. 2003",
            Title: "A GeSbTe phase-change memory cell featuring a tungsten heater electrode for low-power, highly stable, and short-read-cycle operations",
            Comments: "W heater",
            doi: " 10.1109/IEDM.2003.1269423",
            Highlights: "x",
            Header: "W Heater IEDM 2003 [7]",
            Counter: 7,
            CitationHeader: "[7] Takaura, N.; Terao, M.; Kurotsuchi, K.; Yamauchi, T.; Tonomura, O.; Hanaoka, Y.; Takemura, R.; Osada, K.; Kawahara, T.; Matsuoka, H., \"A GeSbTe phase-change memory cell featuring a tungsten heater electrode for low-power, highly stable, and short-read-cycle operations,\" Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , vol., no., pp.37.2.1,37.2.4, 8-10 Dec. 2003_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2003",
            PCMmaterial: "GST 225  (N-doped)",
            _2D3Dgeometry: "2D",
            Structure: "Confined",
            CellAreanm2: 640000,
            Heaterpitchnm: 40,
            FilmThicknessnm: 200,
            RESETPulseWidthns: "??",
            SETPulseWidthns: "??",
            ThresholdVoltageV: 1.1,
            RESETCurrentuAorvoltage: 700,
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: "??",
            Rhigh: "106",
            Rlow: "103",
            Endurance: "??",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2003,
            Citation: "Hwang, Y.N.; Lee, S.H.; Ahn, S.J.; Lee, S.Y.; Ryoo, K.C.; Hong, H.S.; Koo, H.C.; Yeung, F.; Oh, J.H.; Kim, H.J.; Jeong, W.C.; Park, J.H.; Horii, H.; Ha, Y.H.; Yi, J.H.; Koh, G.H.; Jeong, G.T.; Jeong, H.S.; Kinam Kim, \"Writing current reduction for high-density phase-change RAM,\" Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , vol., no., pp.37.1.1,37.1.4, 8-10 Dec. 2003",
            Title: "Writing current reduction for high-density phase-change RAM",
            doi: " 10.1109/IEDM.2003.1269422",
            Header: "N Doping2 IEDM 2003 [8]",
            Counter: 8,
            CitationHeader: "[8] Hwang, Y.N.; Lee, S.H.; Ahn, S.J.; Lee, S.Y.; Ryoo, K.C.; Hong, H.S.; Koo, H.C.; Yeung, F.; Oh, J.H.; Kim, H.J.; Jeong, W.C.; Park, J.H.; Horii, H.; Ha, Y.H.; Yi, J.H.; Koh, G.H.; Jeong, G.T.; Jeong, H.S.; Kinam Kim, \"Writing current reduction for high-density phase-change RAM,\" Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , vol., no., pp.37.1.1,37.1.4, 8-10 Dec. 2003_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2003",
            PCMmaterial: "GST",
            _2D3Dgeometry: "2D",
            Structure: "Edge Contact",
            CellAreanm2: "??",
            Heaterpitchnm: "??",
            FilmThicknessnm: "??",
            RESETPulseWidthns: 30,
            SETPulseWidthns: 50,
            ThresholdVoltageV: 1.1,
            RESETCurrentuAorvoltage: "??",
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 20,
            Rhigh: "2x105",
            Rlow: "8x103",
            Endurance: "??",
            Retention: "??",
            Retentionextrapolation: "10y@ 120℃",
            ResetEnergypJ: "??",
            Year: 2003,
            Citation: "Lai, S., \"Current status of the phase change memory and its future,\" Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , vol., no., pp.10.1.1,10.1.4, 8-10 Dec. 2003",
            Title: "Current status of the phase change memory and its future",
            Comments: "Review + edge contact",
            doi: " 10.1109/IEDM.2003.1269271",
            Header: "Edge Contact IEDM 2003 [9]",
            Counter: 9,
            CitationHeader: "[9] Lai, S., \"Current status of the phase change memory and its future,\" Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , vol., no., pp.10.1.1,10.1.4, 8-10 Dec. 2003_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2003",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: 250,
            Heaterpitchnm: "F = 180",
            FilmThicknessnm: "??",
            RESETPulseWidthns: 100,
            SETPulseWidthns: 100,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 50,
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 20,
            Rhigh: "3x105",
            Rlow: "104",
            Endurance: "109",
            Retention: "100s@ 210℃",
            Retentionextrapolation: "10y@ 110℃",
            ResetEnergypJ: "??",
            Year: 2003,
            Citation: "Pirovano, A.; Lacaita, A.L.; Benvenuti, A.; Pellizzer, F.; Hudgens, S.; Bez, R., \"Scaling analysis of phase-change memory technology,\" Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , vol., no., pp.29.6.1,29.6.4, 8-10 Dec. 2003",
            Title: "Scaling analysis of phase-change memory technology",
            doi: " 10.1109/IEDM.2003.1269376",
            Highlights: "x",
            Header: "Scaling Review IEDM 2003 [10]",
            Counter: 10,
            CitationHeader: "[10] Pirovano, A.; Lacaita, A.L.; Benvenuti, A.; Pellizzer, F.; Hudgens, S.; Bez, R., \"Scaling analysis of phase-change memory technology,\" Electron Devices Meeting, 2003. IEDM '03 Technical Digest. IEEE International , vol., no., pp.29.6.1,29.6.4, 8-10 Dec. 2003_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "ISSCC 2004",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D",
            Structure: "??",
            CellAreanm2: 504000,
            Heaterpitchnm: "F = 180",
            FilmThicknessnm: "??",
            RESETPulseWidthns: "20 (dev), 50 (cct)",
            SETPulseWidthns: "80 (dev), 120 (cct)",
            ThresholdVoltageV: 0.5,
            RESETCurrentuAorvoltage: "Vcircuit = 3 V",
            SETCurrentuAorvoltage: "Vcircuit = 3 V",
            HRSLRSRatiominimum: 10,
            Rhigh: "2x105",
            Rlow: "2x103",
            Endurance: "??",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2004,
            Citation: "Woo Yeong Cho; Beak-Hyung Cho; Byung-Gil Choi; Hyung-Rok Oh; Sang-beom Kang; Kim, Ki-Sung; Kyung-Hee Kim; Du-Eung Kim; Choong-Keun Kwak; Hyun-Geun Byun; Young-nam Hwang; Su-jin Ahn; Gi-tae Jung; Hong-sik Jung; Kim, Kinam, \"A 0.18 μm 3.0 V 64 Mb non-volatile phase-transition random-access memory (PRAM),\" Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International , vol., no., pp.40,512 Vol.1, 15-19 Feb. 2004",
            Title: "A 0.18 μm 3.0 V 64 Mb non-volatile phase-transition random-access memory (PRAM)",
            Comments: "Samsung 180 nm PCM circuit",
            doi: " 10.1109/ISSCC.2004.1332583",
            Highlights: "x",
            Header: "180 nm Samsung ISSCC 2004 [11]",
            Counter: 11,
            CitationHeader: "[11] Woo Yeong Cho; Beak-Hyung Cho; Byung-Gil Choi; Hyung-Rok Oh; Sang-beom Kang; Kim, Ki-Sung; Kyung-Hee Kim; Du-Eung Kim; Choong-Keun Kwak; Hyun-Geun Byun; Young-nam Hwang; Su-jin Ahn; Gi-tae Jung; Hong-sik Jung; Kim, Kinam, \"A 0.18 μm 3.0 V 64 Mb non-volatile phase-transition random-access memory (PRAM),\" Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC. 2004 IEEE International , vol., no., pp.40,512 Vol.1, 15-19 Feb. 2004_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2004",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D",
            Structure: "μtrench",
            CellAreanm2: 320000,
            Heaterpitchnm: "F = 180",
            FilmThicknessnm: 50,
            RESETPulseWidthns: 40,
            SETPulseWidthns: 100,
            ThresholdVoltageV: 1.6,
            RESETCurrentuAorvoltage: 600,
            SETCurrentuAorvoltage: "V = 0.3 V",
            HRSLRSRatiominimum: 100,
            Rhigh: "106",
            Rlow: "104",
            Endurance: "1011",
            Retention: "100s@ 200℃",
            Retentionextrapolation: "10y@ 110℃",
            ResetEnergypJ: 36,
            Year: 2004,
            Citation: "Pellizzer, F.; Pirovano, A.; Ottogalli, F.; Magistretti, M.; Scaravaggi, M.; Zuliani, P.; Tosi, M.; Benvenuti, A.; Besana, P.; Cadeo, S.; Marangon, T.; Morandi, R.; Piva, R.; Spandre, A.; Zonca, R.; Modelli, A.; Varesi, E.; Lowrey, T.; Lacaita, A.; Casagrande, G.; Cappelletti, P.; Bez, R., \"Novel μtrench phase-change memory cell for embedded and stand-alone non-volatile memory applications,\" VLSI Technology, 2004. Digest of Technical Papers. 2004 Symposium on , vol., no., pp.18,19, 15-17 June 2004",
            Title: "Novel μtrench phase-change memory cell for embedded and stand-alone non-volatile memory applications",
            doi: " 10.1109/VLSIT.2004.1345368",
            Highlights: "x",
            Header: "μtrench Cell VLSIT 2004 [12]",
            Counter: 12,
            CitationHeader: "[12] Pellizzer, F.; Pirovano, A.; Ottogalli, F.; Magistretti, M.; Scaravaggi, M.; Zuliani, P.; Tosi, M.; Benvenuti, A.; Besana, P.; Cadeo, S.; Marangon, T.; Morandi, R.; Piva, R.; Spandre, A.; Zonca, R.; Modelli, A.; Varesi, E.; Lowrey, T.; Lacaita, A.; Casagrande, G.; Cappelletti, P.; Bez, R., \"Novel μtrench phase-change memory cell for embedded and stand-alone non-volatile memory applications,\" VLSI Technology, 2004. Digest of Technical Papers. 2004 Symposium on , vol., no., pp.18,19, 15-17 June 2004_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2004",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: 504000,
            Heaterpitchnm: "F = 180",
            FilmThicknessnm: 400,
            RESETPulseWidthns: "??",
            SETPulseWidthns: "??",
            ThresholdVoltageV: 0.45,
            RESETCurrentuAorvoltage: 1000,
            SETCurrentuAorvoltage: 500,
            HRSLRSRatiominimum: "??",
            Rhigh: "106",
            Rlow: "2x104",
            Endurance: "??",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2004,
            Citation: "Lee, S.-H.; Hwang, Y.N.; Lee, S.Y.; Ryoo, K.C.; Ahn, S.J.; Koo, H.C.; Jeong, C.W.; Kim, Kinam; Koh, G.H.; Jeong, G.T.; Jeong, H.S.; Kinam Kim, \"Full integration and cell characteristics for 64Mb nonvolatile PRAM,\" VLSI Technology, 2004. Digest of Technical Papers. 2004 Symposium on , vol., no., pp.20,21, 15-17 June 2004",
            Title: "Full integration and cell characteristics for 64Mb nonvolatile PRAM",
            doi: " 10.1109/VLSIT.2004.1345369",
            Header: "180nm Samsung Circuit VLSIT 2004 [13]",
            Counter: 13,
            CitationHeader: "[13] Lee, S.-H.; Hwang, Y.N.; Lee, S.Y.; Ryoo, K.C.; Ahn, S.J.; Koo, H.C.; Jeong, C.W.; Kim, Kinam; Koh, G.H.; Jeong, G.T.; Jeong, H.S.; Kinam Kim, \"Full integration and cell characteristics for 64Mb nonvolatile PRAM,\" VLSI Technology, 2004. Digest of Technical Papers. 2004 Symposium on , vol., no., pp.20,21, 15-17 June 2004_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIC 2004",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: 320000,
            Heaterpitchnm: "F = 180",
            FilmThicknessnm: "??",
            RESETPulseWidthns: 40,
            SETPulseWidthns: 150,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 300,
            SETCurrentuAorvoltage: "V = 2.7 V",
            HRSLRSRatiominimum: 20,
            Rhigh: "4x105",
            Rlow: "2x104",
            Endurance: "5x106",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: 32.7,
            Year: 2004,
            Citation: "Bedeschi, F.; Resta, C.; Khouri, O.; Buda, E.; Costa, L.; Ferraro, M.; Pellizzer, F.; Ottogalli, F.; Pirovano, A.; Tosi, M.; Bez, R.; Gastaldi, R.; Casagrande, G., \"An 8Mb demonstrator for high-density 1.8V Phase-Change Memories,\" VLSI Circuits, 2004. Digest of Technical Papers. 2004 Symposium on , vol., no., pp.442,445, 17-19 June 2004",
            Title: "An 8Mb demonstrator for high-density 1.8V Phase-Change Memories",
            Comments: "STMicroelectronics circuit, including BJT transistor",
            doi: " 10.1109/VLSIC.2004.1346644",
            Header: "2004 BJT Selector VLSIC 2004 [14]",
            Counter: 14,
            CitationHeader: "[14] Bedeschi, F.; Resta, C.; Khouri, O.; Buda, E.; Costa, L.; Ferraro, M.; Pellizzer, F.; Ottogalli, F.; Pirovano, A.; Tosi, M.; Bez, R.; Gastaldi, R.; Casagrande, G., \"An 8Mb demonstrator for high-density 1.8V Phase-Change Memories,\" VLSI Circuits, 2004. Digest of Technical Papers. 2004 Symposium on , vol., no., pp.442,445, 17-19 June 2004_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2004",
            PCMmaterial: "GST 225  (N-doped)",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: 290000,
            Heaterpitchnm: "F = 120",
            FilmThicknessnm: "??",
            RESETPulseWidthns: 10,
            SETPulseWidthns: 150,
            ThresholdVoltageV: 0.6,
            RESETCurrentuAorvoltage: "??",
            SETCurrentuAorvoltage: 600,
            HRSLRSRatiominimum: 30,
            Rhigh: "2x106",
            Rlow: "6x103",
            Endurance: "109",
            Retention: "??",
            Retentionextrapolation: "10y@ 85℃",
            ResetEnergypJ: "??",
            Year: 2004,
            Citation: "Ahn, S.J.; Song, Y.J.; Jeong, C.W.; Shin, J.M.; Fai, Y.; Hwang, Y.N.; Lee, S.H.; Ryoo, K.C.; Lee, S.Y.; Park, J.-H.; Horii, H.; Ha, Y.H.; Yi, J.H.; Kuh, B.J.; Koh, G.H.; Jeong, G.T.; Jeong, H.S.; Kim, Kinam; Ryu, B.-I., \"Highly manufacturable high density phase change memory of 64Mb and beyond,\" Electron Devices Meeting, 2004. IEDM Technical Digest. IEEE International , vol., no., pp.907,910, 13-15 Dec. 2004",
            Title: "Highly manufacturable high density phase change memory of 64Mb and beyond",
            Comments: "nitrogen doping of GST",
            doi: " 10.1109/IEDM.2004.1419329",
            Highlights: "x",
            Header: "N Doped Circuit IEDM 2004 [15]",
            Counter: 15,
            CitationHeader: "[15] Ahn, S.J.; Song, Y.J.; Jeong, C.W.; Shin, J.M.; Fai, Y.; Hwang, Y.N.; Lee, S.H.; Ryoo, K.C.; Lee, S.Y.; Park, J.-H.; Horii, H.; Ha, Y.H.; Yi, J.H.; Kuh, B.J.; Koh, G.H.; Jeong, G.T.; Jeong, H.S.; Kim, Kinam; Ryu, B.-I., \"Highly manufacturable high density phase change memory of 64Mb and beyond,\" Electron Devices Meeting, 2004. IEDM Technical Digest. IEEE International , vol., no., pp.907,910, 13-15 Dec. 2004_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "ISSCC 2005",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D",
            Structure: "??",
            CellAreanm2: 504000,
            Heaterpitchnm: "F = 180",
            FilmThicknessnm: "??",
            RESETPulseWidthns: 40,
            SETPulseWidthns: 180,
            ThresholdVoltageV: 0.5,
            RESETCurrentuAorvoltage: 600,
            SETCurrentuAorvoltage: 200,
            HRSLRSRatiominimum: 10,
            Rhigh: "105",
            Rlow: "1.2x103",
            Endurance: "??",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: 64.8,
            Year: 2005,
            Citation: "Hyung-rok On; Beak-Hyung Cho; Woo Yeong Cho; Sangbeom Kang; Byung-Gil Choi; Kim, Ki-Sung; Ki-sung Kim; Du-Eung Kim; Choong-Keun Kwak; Hyun-Geun Byun; Jeong, Gi-Tae; Hong-Sik Jeong; Kim, Kinam, \"Enhanced write performance of a 64 Mb phase-change random access memory,\" Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International , vol., no., pp.48,584 Vol. 1, 10-10 Feb. 2005",
            Title: "Enhanced write performance of a 64 Mb phase-change random access memory",
            Comments: "improved circuitry on 180 nm Samsung technology",
            doi: " 10.1109/ISSCC.2005.1493862",
            Header: "Improved circuits of 180 nm Samsung ISSCC 2005 [16]",
            Counter: 16,
            CitationHeader: "[16] Hyung-rok On; Beak-Hyung Cho; Woo Yeong Cho; Sangbeom Kang; Byung-Gil Choi; Kim, Ki-Sung; Ki-sung Kim; Du-Eung Kim; Choong-Keun Kwak; Hyun-Geun Byun; Jeong, Gi-Tae; Hong-Sik Jeong; Kim, Kinam, \"Enhanced write performance of a 64 Mb phase-change random access memory,\" Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International , vol., no., pp.48,584 Vol. 1, 10-10 Feb. 2005_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "ISSCC 2006",
            PCMmaterial: "GST",
            _2D3Dgeometry: "2D",
            Structure: "??",
            CellAreanm2: 166000,
            Heaterpitchnm: "F = 100",
            FilmThicknessnm: "??",
            RESETPulseWidthns: 500,
            SETPulseWidthns: 500,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 600,
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 10,
            Rhigh: "105",
            Rlow: "1.5x103",
            Endurance: "??",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2006,
            Citation: "Sangbeom Kang; WooYeong Cho; Beak-Hyung Cho; Kwang-Jin Lee; Chang-Soo Lee; Hyung-Rock Oh; Byung-Gil Choi; Qi Wang; Hye-Jin Kim; Mu-Hui Park; Yu-Hwan Ro; Suyeon Kim; Du-Eung Kim; Kang-Sik Cho; Choong-Duk Ha; Youngran Kim; Ki-Sung Kim; Choong-Ryeol Hwang; Choong-Keun Kwak; Hyun-Geun Byun; Yun Sueng Shin, \"A 0.1/spl mu/m 1.8V 256Mb 66MHz Synchronous Burst PRAM,\" Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International , vol., no., pp.487,496, 6-9 Feb. 2006",
            Title: "A 0.1/spl mu/m 1.8V 256Mb 66MHz Synchronous Burst PRAM",
            Comments: "Samsung 100 nm PCM circuit",
            doi: " 10.1109/ISSCC.2006.1696081",
            Header: "100 nm Samsung ISSCC 2006 [17]",
            Counter: 17,
            CitationHeader: "[17] Sangbeom Kang; WooYeong Cho; Beak-Hyung Cho; Kwang-Jin Lee; Chang-Soo Lee; Hyung-Rock Oh; Byung-Gil Choi; Qi Wang; Hye-Jin Kim; Mu-Hui Park; Yu-Hwan Ro; Suyeon Kim; Du-Eung Kim; Kang-Sik Cho; Choong-Duk Ha; Youngran Kim; Ki-Sung Kim; Choong-Ryeol Hwang; Choong-Keun Kwak; Hyun-Geun Byun; Yun Sueng Shin, \"A 0.1/spl mu/m 1.8V 256Mb 66MHz Synchronous Burst PRAM,\" Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical Papers. IEEE International , vol., no., pp.487,496, 6-9 Feb. 2006_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2006",
            PCMmaterial: "GST  (N-doped)",
            _2D3Dgeometry: "2D",
            Structure: "Confined",
            CellAreanm2: "??",
            Heaterpitchnm: " D = 75, F = 180",
            FilmThicknessnm: 50,
            RESETPulseWidthns: "??",
            SETPulseWidthns: "??",
            ThresholdVoltageV: 1.1,
            RESETCurrentuAorvoltage: 900,
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 100,
            Rhigh: "107",
            Rlow: "105",
            Endurance: "106",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2006,
            Citation: "Happ, T.D.; Breitwisch, M.; Schrott, A.; Philipp, J.B.; Lee, M-H; Cheek, R.; Nirschl, T.; Lamorey, M.; Ho, C.H.; Chen, S.-H.; Chen, C.F.; Joseph, E.; Zaidi, S.; Burr, G.W.; Yee, B.; Chen, Y.C.; Raoux, S.; Lung, H. -L; Bergmann, R.; Lam, C., \"Novel One-Mask Self-Heating Pillar Phase Change Memory,\" VLSI Technology, 2006. Digest of Technical Papers. 2006 Symposium on , vol., no., pp.120,121, 0-0 0",
            Title: "Novel One-Mask Self-Heating Pillar Phase Change Memory",
            doi: " 10.1109/VLSIT.2006.1705246",
            Header: "IBM Confined VLSIT 2006 [18]",
            Counter: 18,
            CitationHeader: "[18] Happ, T.D.; Breitwisch, M.; Schrott, A.; Philipp, J.B.; Lee, M-H; Cheek, R.; Nirschl, T.; Lamorey, M.; Ho, C.H.; Chen, S.-H.; Chen, C.F.; Joseph, E.; Zaidi, S.; Burr, G.W.; Yee, B.; Chen, Y.C.; Raoux, S.; Lung, H. -L; Bergmann, R.; Lam, C., \"Novel One-Mask Self-Heating Pillar Phase Change Memory,\" VLSI Technology, 2006. Digest of Technical Papers. 2006 Symposium on , vol., no., pp.120,121, 0-0 0_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2006",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D",
            Structure: "μtrench",
            CellAreanm2: 96800,
            Heaterpitchnm: "F = 90",
            FilmThicknessnm: "??",
            RESETPulseWidthns: "??",
            SETPulseWidthns: "??",
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 400,
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 80,
            Rhigh: "4x105",
            Rlow: "4x103",
            Endurance: "108",
            Retention: "??",
            Retentionextrapolation: "10y@ 110℃",
            ResetEnergypJ: "??",
            Year: 2006,
            Citation: "Pellizzer, F.; Benvenuti, A.; Gleixner, B.; Kim, Y.; Johnson, B.; Magistretti, M.; Marangon, T.; Pirovano, A.; Bez, R.; Atwood, G., \"A 90nm Phase Change Memory Technology for Stand-Alone Non-Volatile Memory Applications,\" VLSI Technology, 2006. Digest of Technical Papers. 2006 Symposium on , vol., no., pp.122,123, 0-0 0",
            Title: "A 90nm Phase Change Memory Technology for Stand-Alone Non-Volatile Memory Applications",
            Comments: "cell area = 12F2, 2 types in this paper, has BJT integrated",
            doi: " 10.1109/VLSIT.2006.1705247",
            Highlights: "x",
            Header: "90 nm µtrench and Lance Cell VLSIT 2006 [19]",
            Counter: 19,
            CitationHeader: "[19] Pellizzer, F.; Benvenuti, A.; Gleixner, B.; Kim, Y.; Johnson, B.; Magistretti, M.; Marangon, T.; Pirovano, A.; Bez, R.; Atwood, G., \"A 90nm Phase Change Memory Technology for Stand-Alone Non-Volatile Memory Applications,\" VLSI Technology, 2006. Digest of Technical Papers. 2006 Symposium on , vol., no., pp.122,123, 0-0 0_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2006",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D",
            Structure: "Lance",
            CellAreanm2: 96800,
            Heaterpitchnm: "F = 90",
            FilmThicknessnm: "??",
            RESETPulseWidthns: "??",
            SETPulseWidthns: "??",
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 700,
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 80,
            Rhigh: "3x105",
            Rlow: "3x103",
            Endurance: "108",
            Retention: "??",
            Retentionextrapolation: "10y@ 115℃",
            ResetEnergypJ: "??",
            Year: 2006,
            Citation: "Pellizzer, F.; Benvenuti, A.; Gleixner, B.; Kim, Y.; Johnson, B.; Magistretti, M.; Marangon, T.; Pirovano, A.; Bez, R.; Atwood, G., \"A 90nm Phase Change Memory Technology for Stand-Alone Non-Volatile Memory Applications,\" VLSI Technology, 2006. Digest of Technical Papers. 2006 Symposium on , vol., no., pp.122,123, 0-0 0",
            Title: "A 90nm Phase Change Memory Technology for Stand-Alone Non-Volatile Memory Applications",
            doi: " 10.1109/VLSIT.2006.1705247",
            Highlights: "x",
            Header: "90 nm µtrench and Lance Cell2 VLSIT 2006 [20]",
            Counter: 20,
            CitationHeader: "[20] Pellizzer, F.; Benvenuti, A.; Gleixner, B.; Kim, Y.; Johnson, B.; Magistretti, M.; Marangon, T.; Pirovano, A.; Bez, R.; Atwood, G., \"A 90nm Phase Change Memory Technology for Stand-Alone Non-Volatile Memory Applications,\" VLSI Technology, 2006. Digest of Technical Papers. 2006 Symposium on , vol., no., pp.122,123, 0-0 0_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2006",
            PCMmaterial: "GST  (O-doped)",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: 707000,
            Heaterpitchnm: 180,
            FilmThicknessnm: 100,
            RESETPulseWidthns: 100,
            SETPulseWidthns: 300,
            ThresholdVoltageV: 1.1,
            RESETCurrentuAorvoltage: 100,
            SETCurrentuAorvoltage: 100,
            HRSLRSRatiominimum: 100,
            Rhigh: "6x106",
            Rlow: "5x103",
            Endurance: "106",
            Retention: "100s@ 170℃",
            Retentionextrapolation: "10y@ 110℃",
            ResetEnergypJ: 15,
            Year: 2006,
            Citation: "Matsui, Y.; Kurotsuchi, K.; Tonomura, O.; Morikawa, T.; Kinoshita, M.; Fujisaki, Y.; Matsuzaki, N.; Hanzawa, S.; Terao, M.; Takaura, N.; Moriya, H.; Iwasaki, T.; Moniwa, M.; Koga, T., \"Ta2O5 Interfacial Layer between GST and W Plug enabling Low Power Operation of Phase Change Memories,\" Electron Devices Meeting, 2006. IEDM '06. International , vol., no., pp.1,4, 11-13 Dec. 2006",
            Title: "Ta2O5 Interfacial Layer between GST and W Plug enabling Low Power Operation of Phase Change Memories",
            doi: " 10.1109/IEDM.2006.346908",
            Highlights: "x",
            Header: "Ta2O5 Thermal Barrier IEDM 2006 [21]",
            Counter: 21,
            CitationHeader: "[21] Matsui, Y.; Kurotsuchi, K.; Tonomura, O.; Morikawa, T.; Kinoshita, M.; Fujisaki, Y.; Matsuzaki, N.; Hanzawa, S.; Terao, M.; Takaura, N.; Moriya, H.; Iwasaki, T.; Moniwa, M.; Koga, T., \"Ta2O5 Interfacial Layer between GST and W Plug enabling Low Power Operation of Phase Change Memories,\" Electron Devices Meeting, 2006. IEDM '06. International , vol., no., pp.1,4, 11-13 Dec. 2006_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2006",
            PCMmaterial: "Doped GeSb",
            _2D3Dgeometry: "2D",
            Structure: "Bridge Cell",
            CellAreanm2: "??",
            Heaterpitchnm: "??",
            FilmThicknessnm: 3,
            RESETPulseWidthns: 70,
            SETPulseWidthns: 100,
            ThresholdVoltageV: 1,
            RESETCurrentuAorvoltage: 100,
            SETCurrentuAorvoltage: 60,
            HRSLRSRatiominimum: 50,
            Rhigh: "3x106",
            Rlow: "4x104",
            Endurance: "104",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2006,
            Citation: "Chen, Y.C.; Rettner, C.T.; Raoux, S.; Burr, G.W.; Chen, S.-H.; Shelby, R.M.; Salinga, M.; Risk, W.P.; Happ, T.D.; McClelland, G.M.; Breitwisch, M.; Schrott, A.; Philipp, J.B.; Lee, M-H; Cheek, R.; Nirschl, T.; Lamorey, M.; Chen, C.F.; Joseph, E.; Zaidi, S.; Yee, B.; Lung, H. -L; Bergmann, R.; Lam, C., \"Ultra-Thin Phase-Change Bridge Memory Device Using GeSb,\" Electron Devices Meeting, 2006. IEDM '06. International , vol., no., pp.1,4, 11-13 Dec. 2006",
            Title: "Ultra-Thin Phase-Change Bridge Memory Device Using GeSb",
            doi: " 10.1109/IEDM.2006.346910",
            Highlights: "x",
            Header: "GeSb Bridge IEDM 2006 [22]",
            Counter: 22,
            CitationHeader: "[22] Chen, Y.C.; Rettner, C.T.; Raoux, S.; Burr, G.W.; Chen, S.-H.; Shelby, R.M.; Salinga, M.; Risk, W.P.; Happ, T.D.; McClelland, G.M.; Breitwisch, M.; Schrott, A.; Philipp, J.B.; Lee, M-H; Cheek, R.; Nirschl, T.; Lamorey, M.; Chen, C.F.; Joseph, E.; Zaidi, S.; Yee, B.; Lung, H. -L; Bergmann, R.; Lam, C., \"Ultra-Thin Phase-Change Bridge Memory Device Using GeSb,\" Electron Devices Meeting, 2006. IEDM '06. International , vol., no., pp.1,4, 11-13 Dec. 2006_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "ISSCC 2007",
            PCMmaterial: "GST  (O-doped)",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: 707000,
            Heaterpitchnm: "D = 180, F = 130",
            FilmThicknessnm: 100,
            RESETPulseWidthns: 100,
            SETPulseWidthns: 300,
            ThresholdVoltageV: 1.1,
            RESETCurrentuAorvoltage: 100,
            SETCurrentuAorvoltage: 100,
            HRSLRSRatiominimum: 100,
            Rhigh: "6x106",
            Rlow: "5x103",
            Endurance: "106",
            Retention: "100s@ 170℃",
            Retentionextrapolation: "10y@ 110℃",
            ResetEnergypJ: "??",
            Year: 2007,
            Citation: "Hanzawa, Satoru; Kitai, N.; Osada, K.; Kotabe, A.; Matsui, Y.; Matsuzaki, N.; Takaura, N.; Moniwa, M.; Kawahara, T., \"A 512kB Embedded Phase Change Memory with 416kB/s Write Throughput at 100μA Cell Write Current,\" Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International , vol., no., pp.474,616, 11-15 Feb. 2007",
            Title: "A 512kB Embedded Phase Change Memory with 416kB/s Write Throughput at 100μA Cell Write Current",
            Comments: "Hitachi, based on Ta2O5 interface material",
            doi: " 10.1109/ISSCC.2007.373500",
            Header: "180 nm Hitachi, Ta2O5 Interface ISSCC 2007 [23]",
            Counter: 23,
            CitationHeader: "[23] Hanzawa, Satoru; Kitai, N.; Osada, K.; Kotabe, A.; Matsui, Y.; Matsuzaki, N.; Takaura, N.; Moniwa, M.; Kawahara, T., \"A 512kB Embedded Phase Change Memory with 416kB/s Write Throughput at 100μA Cell Write Current,\" Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International , vol., no., pp.474,616, 11-15 Feb. 2007_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "ISSCC 2007",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: 46700,
            Heaterpitchnm: "F = 90",
            FilmThicknessnm: "??",
            RESETPulseWidthns: 50,
            SETPulseWidthns: 400,
            ThresholdVoltageV: 1,
            RESETCurrentuAorvoltage: "??",
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: "??",
            Rhigh: "8x105",
            Rlow: "2x103",
            Endurance: "??",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2007,
            Citation: "Kwang-Jin Lee; Beak-Hyung Cho; Woo-Yeong Cho; Sangbeom Kang; Byung-Gil Choi; Hyung-Rok Oh; Chang-Soo Lee; Hye-Jin Kim; Joon-min Park; Qi Wang; Mu-Hui Park; Yu-Hwan Ro; Joon-Yong Choi; Kim, Ki-Sung; Young-Ran Kim; In-Cheol Shin; Ki-won Lim; Ho-Keun Cho; Chang-Han Choi; Won-ryul Chung; Du-Eung Kim; Kwang-Suk Yu; Jeong, Gi-Tae; Hong-Sik Jeong; Choong-Keun Kwak; Chang-Hyun Kim; Kim, Kinam, \"A 90nm 1.8V 512Mb Diode-Switch PRAM with 266MB/s Read Throughput,\" Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International , vol., no., pp.472,616, 11-15 Feb. 2007",
            Title: "A 90nm 1.8V 512Mb Diode-Switch PRAM with 266MB/s Read Throughput",
            Comments: "Samsung 90 nm PCM circuit",
            doi: " 10.1109/ISSCC.2007.373499",
            Header: "90 nm Samsung ISSCC 2007 [24]",
            Counter: 24,
            CitationHeader: "[24] Kwang-Jin Lee; Beak-Hyung Cho; Woo-Yeong Cho; Sangbeom Kang; Byung-Gil Choi; Hyung-Rok Oh; Chang-Soo Lee; Hye-Jin Kim; Joon-min Park; Qi Wang; Mu-Hui Park; Yu-Hwan Ro; Joon-Yong Choi; Kim, Ki-Sung; Young-Ran Kim; In-Cheol Shin; Ki-won Lim; Ho-Keun Cho; Chang-Han Choi; Won-ryul Chung; Du-Eung Kim; Kwang-Suk Yu; Jeong, Gi-Tae; Hong-Sik Jeong; Choong-Keun Kwak; Chang-Hyun Kim; Kim, Kinam, \"A 90nm 1.8V 512Mb Diode-Switch PRAM with 266MB/s Read Throughput,\" Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International , vol., no., pp.472,616, 11-15 Feb. 2007_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2007",
            PCMmaterial: "GST",
            _2D3Dgeometry: "2D",
            Structure: "Pore",
            CellAreanm2: "??",
            Heaterpitchnm: "D = 43, F = 180",
            FilmThicknessnm: "??",
            RESETPulseWidthns: 50,
            SETPulseWidthns: 80,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 250,
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 100,
            Rhigh: "107",
            Rlow: "104",
            Endurance: "105",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2007,
            Citation: "Breitwisch, M.; Nirschl, T.; Chen, C.F.; Zhu, Y.; Lee, M-H; Lamorey, M.; Burr, G.W.; Joseph, E.; Schrott, A.; Philipp, J.B.; Cheek, R.; Happ, T.D.; Chen, S.-H.; Zaidi, S.; Flaitz, P.; Bruley, J.; Dasaka, R.; Rajendran, B.; Rossnage, S.; Yang, M.; Chen, Y.C.; Bergmann, R.; Lung, H. -L; Lam, C., \"Novel Lithography-Independent Pore Phase Change Memory,\" VLSI Technology, 2007 IEEE Symposium on , vol., no., pp.100,101, 12-14 June 2007",
            Title: "Novel Lithography-Independent Pore Phase Change Memory",
            doi: " 10.1109/VLSIT.2007.4339743",
            Header: "Pore Cell VLSIT 2007 [25]",
            Counter: 25,
            CitationHeader: "[25] Breitwisch, M.; Nirschl, T.; Chen, C.F.; Zhu, Y.; Lee, M-H; Lamorey, M.; Burr, G.W.; Joseph, E.; Schrott, A.; Philipp, J.B.; Cheek, R.; Happ, T.D.; Chen, S.-H.; Zaidi, S.; Flaitz, P.; Bruley, J.; Dasaka, R.; Rajendran, B.; Rossnage, S.; Yang, M.; Chen, Y.C.; Bergmann, R.; Lung, H. -L; Lam, C., \"Novel Lithography-Independent Pore Phase Change Memory,\" VLSI Technology, 2007 IEEE Symposium on , vol., no., pp.100,101, 12-14 June 2007_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2007",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D",
            Structure: "Confined",
            CellAreanm2: "??",
            Heaterpitchnm: 50,
            FilmThicknessnm: "??",
            RESETPulseWidthns: "??",
            SETPulseWidthns: "??",
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 260,
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 100,
            Rhigh: "106",
            Rlow: "6.7x103",
            Endurance: "108",
            Retention: "48h@ 140℃",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2007,
            Citation: "Lee, J.I.; Park, H.; Cho, S.L.; Park, Y.L.; Bae, B.J.; Park, J.H.; Park, J.S.; An, H.G.; Bae, J.S.; Ahn, D.H.; Kim, Y.T.; Horii, H.; Song, S.A.; Shin, J.C.; Park, S.O.; Kim, H.S.; Chung, U-in; Moon, J.T.; Ryu, B.-I., \"Highly Scalable Phase Change Memory with CVD GeSbTe for Sub 50nm Generation,\" VLSI Technology, 2007 IEEE Symposium on , vol., no., pp.102,103, 12-14 June 2007",
            Title: "Highly Scalable Phase Change Memory with CVD GeSbTe for Sub 50nm Generation",
            doi: " 10.1109/VLSIT.2007.4339744",
            Header: "Samsung 50 nm Confined Cell VLSIT 2007 [26]",
            Counter: 26,
            CitationHeader: "[26] Lee, J.I.; Park, H.; Cho, S.L.; Park, Y.L.; Bae, B.J.; Park, J.H.; Park, J.S.; An, H.G.; Bae, J.S.; Ahn, D.H.; Kim, Y.T.; Horii, H.; Song, S.A.; Shin, J.C.; Park, S.O.; Kim, H.S.; Chung, U-in; Moon, J.T.; Ryu, B.-I., \"Highly Scalable Phase Change Memory with CVD GeSbTe for Sub 50nm Generation,\" VLSI Technology, 2007 IEEE Symposium on , vol., no., pp.102,103, 12-14 June 2007_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2007",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D",
            Structure: "μtrench",
            CellAreanm2: 320000,
            Heaterpitchnm: "F = 180",
            FilmThicknessnm: 50,
            RESETPulseWidthns: 40,
            SETPulseWidthns: 100,
            ThresholdVoltageV: 1.6,
            RESETCurrentuAorvoltage: 700,
            SETCurrentuAorvoltage: 400,
            HRSLRSRatiominimum: 100,
            Rhigh: "106",
            Rlow: "104",
            Endurance: "1011",
            Retention: "100s@ 200℃",
            Retentionextrapolation: "10y@ 110℃",
            ResetEnergypJ: "??",
            Year: 2007,
            Citation: "Mantegazza, D.; Ielmini, D.; Varesi, E.; Pirovano, A.; Lacaita, A.L., \"Statistical analysis and modeling of programming and retention in PCM arrays,\" Electron Devices Meeting, 2007. IEDM 2007. IEEE International , vol., no., pp.311,314, 10-12 Dec. 2007",
            Title: "Statistical analysis and modeling of programming and retention in PCM arrays",
            doi: " 10.1109/IEDM.2007.4418933",
            Header: "μtrench IEDM 2007 [27]",
            Counter: 27,
            CitationHeader: "[27] Mantegazza, D.; Ielmini, D.; Varesi, E.; Pirovano, A.; Lacaita, A.L., \"Statistical analysis and modeling of programming and retention in PCM arrays,\" Electron Devices Meeting, 2007. IEDM 2007. IEEE International , vol., no., pp.311,314, 10-12 Dec. 2007_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2007",
            PCMmaterial: "GST",
            _2D3Dgeometry: "2D",
            Structure: "Cross-spacer",
            CellAreanm2: "??",
            Heaterpitchnm: "F = 180",
            FilmThicknessnm: 40,
            RESETPulseWidthns: 50,
            SETPulseWidthns: 100,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 350,
            SETCurrentuAorvoltage: 150,
            HRSLRSRatiominimum: 15,
            Rhigh: "2x105",
            Rlow: "104",
            Endurance: "106",
            Retention: "??",
            Retentionextrapolation: "10y@ 85℃",
            ResetEnergypJ: "??",
            Year: 2007,
            Citation: "Chen, W-S; Lee, C.; Chao, D-S; Chen, Y-C; Chen, F.; Chen, C.W.; Yen, R.; Chen, M-J; Wang, W.H.; Hsiao, T.C.; Yeh, J.T.; Chiou, S.H.; Liu, M.Y.; Wang, T.C.; Chein, L.L.; Huang, C.; Shih, N.T.; Tu, L.S.; Huang, D.; Yu, T.H.; Kao, M.J.; Tsai, M., \"A Novel Cross-Spacer Phase Change Memory with Ultra-Small Lithography Independent Contact Area,\" Electron Devices Meeting, 2007. IEDM 2007. IEEE International , vol., no., pp.319,322, 10-12 Dec. 2007",
            Title: "A Novel Cross-Spacer Phase Change Memory with Ultra-Small Lithography Independent Contact Area",
            Comments: "cross-spacer, 2 bit per cell",
            doi: " 10.1109/IEDM.2007.4418935",
            Highlights: "x",
            Header: "Cross-Spacer IEDM 2007 [28]",
            Counter: 28,
            CitationHeader: "[28] Chen, W-S; Lee, C.; Chao, D-S; Chen, Y-C; Chen, F.; Chen, C.W.; Yen, R.; Chen, M-J; Wang, W.H.; Hsiao, T.C.; Yeh, J.T.; Chiou, S.H.; Liu, M.Y.; Wang, T.C.; Chein, L.L.; Huang, C.; Shih, N.T.; Tu, L.S.; Huang, D.; Yu, T.H.; Kao, M.J.; Tsai, M., \"A Novel Cross-Spacer Phase Change Memory with Ultra-Small Lithography Independent Contact Area,\" Electron Devices Meeting, 2007. IEDM 2007. IEEE International , vol., no., pp.319,322, 10-12 Dec. 2007_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "ISSCC 2008",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D (2 bits / cell)",
            Structure: "μtrench",
            CellAreanm2: 97000,
            Heaterpitchnm: "F = 90",
            FilmThicknessnm: "??",
            RESETPulseWidthns: "??",
            SETPulseWidthns: "??",
            ThresholdVoltageV: 0.9,
            RESETCurrentuAorvoltage: 300,
            SETCurrentuAorvoltage: 300,
            HRSLRSRatiominimum: "4 states  ~20 range total",
            Rhigh: "106",
            Rlow: "104",
            Endurance: "105",
            Retention: "1000h@ 125℃",
            Retentionextrapolation: "10y@ 85℃",
            ResetEnergypJ: "??",
            Year: 2008,
            Citation: "Bedeschi, F.; Fackenthal, R.; Resta, C.; Donze, E.M.; Jagasivamani, M.; Buda\, E.; Pellizzer, F.; Chow, D.; Cabrini, A.; Calvi, G.; Faravelli, R.; Fantini, A.; Torelli, G.; Mills, D.; Gastaldi, R.; Casagrande, G., \"A Multi-Level-Cell Bipolar-Selected Phase-Change Memory,\" Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International , vol., no., pp.428,625, 3-7 Feb. 2008",
            Title: "A Multi-Level-Cell Bipolar-Selected Phase-Change Memory",
            Comments: "Intel/STmicroelectronics 90nm 2 bit/cell PCM",
            doi: " 10.1109/ISSCC.2008.4523240",
            Header: "Intel/STmicroelectronics 90nm 2 bit/cell PCM  ISSCC 2008 [29]",
            Counter: 29,
            CitationHeader: "[29] Bedeschi, F.; Fackenthal, R.; Resta, C.; Donze, E.M.; Jagasivamani, M.; Buda\, E.; Pellizzer, F.; Chow, D.; Cabrini, A.; Calvi, G.; Faravelli, R.; Fantini, A.; Torelli, G.; Mills, D.; Gastaldi, R.; Casagrande, G., \"A Multi-Level-Cell Bipolar-Selected Phase-Change Memory,\" Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International , vol., no., pp.428,625, 3-7 Feb. 2008_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2008",
            PCMmaterial: "??",
            _2D3Dgeometry: "2D",
            Structure: "Dash Confined",
            CellAreanm2: 10000,
            Heaterpitchnm: 7.5,
            FilmThicknessnm: "??",
            RESETPulseWidthns: "??",
            SETPulseWidthns: 50,
            ThresholdVoltageV: 0.65,
            RESETCurrentuAorvoltage: 160,
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 10,
            Rhigh: "??",
            Rlow: "??",
            Endurance: "2x1010",
            Retention: "??",
            Retentionextrapolation: "10y@ 125℃",
            ResetEnergypJ: "??",
            Year: 2008,
            Citation: "Im, D.H.; Lee, J.I.; Cho, S.L.; An, H.G.; Kim, D.H.; Kim, I.S.; Park, H.; Ahn, D.H.; Horii, H.; Park, S.O.; Chung, U-in; Moon, J.T., \"A unified 7.5nm dash-type confined cell for high performance PRAM device,\" Electron Devices Meeting, 2008. IEDM 2008. IEEE International , vol., no., pp.1,4, 15-17 Dec. 2008",
            Title: "A unified 7.5nm dash-type confined cell for high performance PRAM device",
            Comments: "Confined cell, 7.5 nm",
            doi: " 10.1109/IEDM.2008.4796654",
            Highlights: "x",
            Header: "7.5 nm Dash Cell IEDM 2008 [30]",
            Counter: 30,
            CitationHeader: "[30] Im, D.H.; Lee, J.I.; Cho, S.L.; An, H.G.; Kim, D.H.; Kim, I.S.; Park, H.; Ahn, D.H.; Horii, H.; Park, S.O.; Chung, U-in; Moon, J.T., \"A unified 7.5nm dash-type confined cell for high performance PRAM device,\" Electron Devices Meeting, 2008. IEDM 2008. IEEE International , vol., no., pp.1,4, 15-17 Dec. 2008_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2008",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: "??",
            Heaterpitchnm: "F = 180",
            FilmThicknessnm: "??",
            RESETPulseWidthns: "??",
            SETPulseWidthns: "??",
            ThresholdVoltageV: 1.1,
            RESETCurrentuAorvoltage: "??",
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 200,
            Rhigh: "3x106",
            Rlow: "104",
            Endurance: "105",
            Retention: "10h@ 130℃",
            Retentionextrapolation: "10y@ 80℃",
            ResetEnergypJ: "??",
            Year: 2008,
            Citation: "Shih, Y-H; Wu, J.Y.; Rajendran, B.; Lee, M.H.; Cheek, R.; Lamorey, M.; Breitwisch, M.; Zhu, Y.; Lai, E.K.; Chen, C.F.; Stinzianni, E.; Schrott, A.; Joseph, E.; Dasaka, R.; Raoux, S.; Lung, H. -L; Lam, C., \"Mechanisms of retention loss in Ge2Sb2Te5-based Phase-Change Memory,\" Electron Devices Meeting, 2008. IEDM 2008. IEEE International , vol., no., pp.1,4, 15-17 Dec. 2008",
            Title: "Mechanisms of retention loss in Ge2Sb2Te5-based Phase-Change Memory",
            Comments: "Retention/Annealing Thermal study, anneal @ 150C",
            doi: " 10.1109/IEDM.2008.4796653",
            Header: "Memory Loss IEDM 2008 [31]",
            Counter: 31,
            CitationHeader: "[31] Shih, Y-H; Wu, J.Y.; Rajendran, B.; Lee, M.H.; Cheek, R.; Lamorey, M.; Breitwisch, M.; Zhu, Y.; Lai, E.K.; Chen, C.F.; Stinzianni, E.; Schrott, A.; Joseph, E.; Dasaka, R.; Raoux, S.; Lung, H. -L; Lam, C., \"Mechanisms of retention loss in Ge2Sb2Te5-based Phase-Change Memory,\" Electron Devices Meeting, 2008. IEDM 2008. IEEE International , vol., no., pp.1,4, 15-17 Dec. 2008_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2009",
            PCMmaterial: "??",
            _2D3Dgeometry: "2D",
            Structure: "Multi-confined",
            CellAreanm2: 250,
            Heaterpitchnm: "4.5, 8, 9.5",
            FilmThicknessnm: "??",
            RESETPulseWidthns: 100,
            SETPulseWidthns: 200,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 650,
            SETCurrentuAorvoltage: 650,
            HRSLRSRatiominimum: 50,
            Rhigh: "5x105",
            Rlow: "104",
            Endurance: "2x105",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2009,
            Citation: "Oh, G.H.; Park, Y.L.; Lee, J.I.; Im, D.H.; Bae, J.S.; Kim, D.H.; Ahn, D.H.; Horii, H.; Park, S.O.; Yoon, H.S.; Park, I.S.; Ko, Y.S.; Chung, U-in; Moon, J.T., \"Parallel multi-confined (PMC) cell technology for high density MLC PRAM,\" VLSI Technology, 2009 Symposium on , vol., no., pp.220,221, 16-18 June 2009",
            Title: "Parallel multi-confined (PMC) cell technology for high density MLC PRAM",
            Comments: "Three Dash cells for each device, 4 states available",
            Highlights: "x",
            Header: "Multi-confined Cell VLSIT 2009 [32]",
            Counter: 32,
            CitationHeader: "[32] Oh, G.H.; Park, Y.L.; Lee, J.I.; Im, D.H.; Bae, J.S.; Kim, D.H.; Ahn, D.H.; Horii, H.; Park, S.O.; Yoon, H.S.; Park, I.S.; Ko, Y.S.; Chung, U-in; Moon, J.T., \"Parallel multi-confined (PMC) cell technology for high density MLC PRAM,\" VLSI Technology, 2009 Symposium on , vol., no., pp.220,221, 16-18 June 2009_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2009",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D",
            Structure: "Confined",
            CellAreanm2: 290000,
            Heaterpitchnm: "F = 90",
            FilmThicknessnm: "??",
            RESETPulseWidthns: 100,
            SETPulseWidthns: 300,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 400,
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 500,
            Rhigh: "4x106",
            Rlow: "7x103",
            Endurance: "106",
            Retention: "??",
            Retentionextrapolation: "10y@ 85℃",
            ResetEnergypJ: "??",
            Year: 2009,
            Citation: "Annunziata, R.; Zuliani, P.; Borghi, M.; De Sandre, G.; Scotti, L.; Prelini, C.; Tosi, M.; Tortorelli, I.; Pellizzer, F., \"Phase Change Memory technology for embedded non volatile memory applications for 90nm and beyond,\" Electron Devices Meeting (IEDM), 2009 IEEE International , vol., no., pp.1,4, 7-9 Dec. 2009",
            Title: "Phase Change Memory technology for embedded non volatile memory applications for 90nm and beyond",
            Comments: "Embedded PRAM, Mbit array, MOSFET selector",
            doi: " 10.1109/IEDM.2009.5424413",
            Header: "Embedded PRAM IEDM 2009 [33]",
            Counter: 33,
            CitationHeader: "[33] Annunziata, R.; Zuliani, P.; Borghi, M.; De Sandre, G.; Scotti, L.; Prelini, C.; Tosi, M.; Tortorelli, I.; Pellizzer, F., \"Phase Change Memory technology for embedded non volatile memory applications for 90nm and beyond,\" Electron Devices Meeting (IEDM), 2009 IEEE International , vol., no., pp.1,4, 7-9 Dec. 2009_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2009",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D",
            Structure: "Confined",
            CellAreanm2: 15000,
            Heaterpitchnm: "F = 45",
            FilmThicknessnm: "??",
            RESETPulseWidthns: "??",
            SETPulseWidthns: "??",
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 200,
            SETCurrentuAorvoltage: 100,
            HRSLRSRatiominimum: 40,
            Rhigh: "8x105",
            Rlow: "2x104",
            Endurance: "108",
            Retention: "1h@ 160℃",
            Retentionextrapolation: "10y@ 85℃",
            ResetEnergypJ: "??",
            Year: 2009,
            Citation: "Servalli, G., \"A 45nm generation Phase Change Memory technology,\" Electron Devices Meeting (IEDM), 2009 IEEE International , vol., no., pp.1,4, 7-9 Dec. 2009",
            Title: "A 45nm generation Phase Change Memory technology",
            Comments: "1Gb array, BJT selector",
            doi: " 10.1109/IEDM.2009.5424409",
            Header: "1Gb array, BJT Selector IEDM 2009 [34]",
            Counter: 34,
            CitationHeader: "[34] Servalli, G., \"A 45nm generation Phase Change Memory technology,\" Electron Devices Meeting (IEDM), 2009 IEEE International , vol., no., pp.1,4, 7-9 Dec. 2009_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "ISSCC 2010",
            PCMmaterial: "GST",
            _2D3Dgeometry: "2D",
            Structure: "??",
            CellAreanm2: 290000,
            Heaterpitchnm: "F = 90",
            FilmThicknessnm: "??",
            RESETPulseWidthns: 100,
            SETPulseWidthns: 300,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: "V = 2.8 V",
            SETCurrentuAorvoltage: "V = 2.8 V",
            HRSLRSRatiominimum: 20,
            Rhigh: "106",
            Rlow: "5x104",
            Endurance: "106",
            Retention: "??",
            Retentionextrapolation: "10y@ 100℃",
            ResetEnergypJ: "??",
            Year: 2010,
            Citation: "De Sandre, G.; Bettini, L.; Pirola, A.; Marmonier, L.; Pasotti, M.; Borghi, M.; Mattavelli, P.; Zuliani, P.; Scotti, L.; Mastracchio, G.; Bedeschi, F.; Gastaldi, R.; Bez, R., \"A 90nm 4Mb embedded phase-change memory with 1.2V 12ns read access time and 1MB/s write throughput,\" Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International , vol., no., pp.268,269, 7-11 Feb. 2010",
            Title: "A 90nm 4Mb embedded phase-change memory with 1.2V 12ns read access time and 1MB/s write throughput",
            Comments: "36F^2 for computational memory",
            doi: " 10.1109/ISSCC.2010.5433911",
            Header: "Computational Memory ISSCC 2010 [35]",
            Counter: 35,
            CitationHeader: "[35] De Sandre, G.; Bettini, L.; Pirola, A.; Marmonier, L.; Pasotti, M.; Borghi, M.; Mattavelli, P.; Zuliani, P.; Scotti, L.; Mastracchio, G.; Bedeschi, F.; Gastaldi, R.; Bez, R., \"A 90nm 4Mb embedded phase-change memory with 1.2V 12ns read access time and 1MB/s write throughput,\" Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International , vol., no., pp.268,269, 7-11 Feb. 2010_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2010",
            PCMmaterial: "GST (Higher Sb content)",
            _2D3Dgeometry: "2D",
            Structure: "Dash Confined",
            CellAreanm2: 1160,
            Heaterpitchnm: "D = 17 x 7.5, F = 20",
            FilmThicknessnm: 0.9,
            RESETPulseWidthns: 30,
            SETPulseWidthns: 30,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: "??",
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 50,
            Rhigh: "??",
            Rlow: "??",
            Endurance: "2x1011",
            Retention: "??",
            Retentionextrapolation: "4.5y@ 85℃",
            ResetEnergypJ: 45,
            Year: 2010,
            Citation: "Kim, I.S.; Cho, S.L.; Im, D.H.; Cho, E.H.; Kim, D.H.; Oh, G.H.; Ahn, D.H.; Park, S.O.; Nam, S.W.; Moon, J.T.; Chung, C.H., \"High performance PRAM cell scalable to sub-20nm technology with below 4F2 cell size, extendable to DRAM applications,\" VLSI Technology (VLSIT), 2010 Symposium on , vol., no., pp.203,204, 15-17 June 2010",
            Title: "High performance PRAM cell scalable to sub-20nm technology with below 4F2 cell size, extendable to DRAM applications",
            Comments: "4.5E-11J switching power",
            doi: " 10.1109/VLSIT.2010.5556228",
            Highlights: "x",
            Header: "Samsung 7.5 x 17 nm Dash Confined Cell VLSIT 2010 [36]",
            Counter: 36,
            CitationHeader: "[36] Kim, I.S.; Cho, S.L.; Im, D.H.; Cho, E.H.; Kim, D.H.; Oh, G.H.; Ahn, D.H.; Park, S.O.; Nam, S.W.; Moon, J.T.; Chung, C.H., \"High performance PRAM cell scalable to sub-20nm technology with below 4F2 cell size, extendable to DRAM applications,\" VLSI Technology (VLSIT), 2010 Symposium on , vol., no., pp.203,204, 15-17 June 2010_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2010",
            PCMmaterial: "GeTe  (N-doped)",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: "??",
            Heaterpitchnm: 300,
            FilmThicknessnm: 100,
            RESETPulseWidthns: 100,
            SETPulseWidthns: 100,
            ThresholdVoltageV: 1,
            RESETCurrentuAorvoltage: 20000,
            SETCurrentuAorvoltage: 10000,
            HRSLRSRatiominimum: 200,
            Rhigh: "105",
            Rlow: "4x102",
            Endurance: "??",
            Retention: "100000s@ 200℃",
            Retentionextrapolation: "10y@ 154℃",
            ResetEnergypJ: "??",
            Year: 2010,
            Citation: "Fantini, A.; Sousa, V.; Perniola, L.; Gourvest, E.; Bastien, J. -C; Maitrejean, S.; Braga, S.; Pashkov, N.; Bastard, A.; Hyot, B.; Roule, A.; Persico, A.; Feldis, H.; Jahan, C.; Nodin, J-F; Blachier, D.; Toffoli, A.; Reimbold, G.; Fillot, F.; Pierre, F.; Annunziata, R.; Benshael, D.; Mazoyer, P.; Vallée, C.; Billon, T.; Hazart, J.; De Salvo, B.; Boulanger, F., \"N-doped GeTe as performance booster for embedded Phase-Change Memories,\" Electron Devices Meeting (IEDM), 2010 IEEE International , vol., no., pp.29.1.1,29.1.4, 6-8 Dec. 2010",
            Title: "N-doped GeTe as performance booster for embedded Phase-Change Memories",
            doi: " 10.1109/IEDM.2010.5703441",
            Header: "N-doped GeTe IEDM 2010 [37]",
            Counter: 37,
            CitationHeader: "[37] Fantini, A.; Sousa, V.; Perniola, L.; Gourvest, E.; Bastien, J. -C; Maitrejean, S.; Braga, S.; Pashkov, N.; Bastard, A.; Hyot, B.; Roule, A.; Persico, A.; Feldis, H.; Jahan, C.; Nodin, J-F; Blachier, D.; Toffoli, A.; Reimbold, G.; Fillot, F.; Pierre, F.; Annunziata, R.; Benshael, D.; Mazoyer, P.; Vallée, C.; Billon, T.; Hazart, J.; De Salvo, B.; Boulanger, F., \"N-doped GeTe as performance booster for embedded Phase-Change Memories,\" Electron Devices Meeting (IEDM), 2010 IEEE International , vol., no., pp.29.1.1,29.1.4, 6-8 Dec. 2010_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2010",
            PCMmaterial: "Doped Sb2Te",
            _2D3Dgeometry: "2D",
            Structure: "Line",
            CellAreanm2: 200000,
            Heaterpitchnm: "F = 65",
            FilmThicknessnm: "??",
            RESETPulseWidthns: "??",
            SETPulseWidthns: "??",
            ThresholdVoltageV: 1.5,
            RESETCurrentuAorvoltage: 400,
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 100,
            Rhigh: "106",
            Rlow: "104",
            Endurance: "109",
            Retention: "??",
            Retentionextrapolation: "10y@ 55℃",
            ResetEnergypJ: "??",
            Year: 2010,
            Citation: "Attenborough, K.; Hurkx, G.A.M.; Delhougne, R.; Perez, J.; Wang, M.T.; Ong, T.C.; Luan Tran; Roy, D.; Gravesteijn, D.J.; van Duuren, M.J., \"Phase change memory line concept for embedded memory applications,\" Electron Devices Meeting (IEDM), 2010 IEEE International , vol., no., pp.29.2.1,29.2.4, 6-8 Dec. 2010",
            Title: "Phase change memory line concept for embedded memory applications",
            Comments: "embedded w/ CMOS",
            doi: " 10.1109/IEDM.2010.5703442",
            Highlights: "x",
            Header: "Embedded w/ CMOS IEDM 2010 [38]",
            Counter: 38,
            CitationHeader: "[38] Attenborough, K.; Hurkx, G.A.M.; Delhougne, R.; Perez, J.; Wang, M.T.; Ong, T.C.; Luan Tran; Roy, D.; Gravesteijn, D.J.; van Duuren, M.J., \"Phase change memory line concept for embedded memory applications,\" Electron Devices Meeting (IEDM), 2010 IEEE International , vol., no., pp.29.2.1,29.2.4, 6-8 Dec. 2010_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2011",
            PCMmaterial: "??",
            _2D3Dgeometry: "2D",
            Structure: "Transistor Chain",
            CellAreanm2: "??",
            Heaterpitchnm: "40 (gate pitch)",
            FilmThicknessnm: "??",
            RESETPulseWidthns: 30,
            SETPulseWidthns: "??",
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 45,
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: "??",
            Rhigh: "??",
            Rlow: "??",
            Endurance: 100,
            Retention: "24h@ 110℃",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2011,
            Citation: "Sasago, Y.; Kinoshita, M.; Minemura, H.; Anzai, Y.; Tai, M.; Kurotsuchi, K.; Morita, S.; Takahashi, T.; Takahama, T.; Morimoto, T.; Mine, T.; Shima, A.; Kobayashi, T., \"Phase-change memory driven by poly-Si MOS transistor with low cost and high-programming gigabyte-per-second throughput,\" VLSI Technology (VLSIT), 2011 Symposium on , vol., no., pp.96,97, 14-16 June 2011",
            Title: "Phase-change memory driven by poly-Si MOS transistor with low cost and high-programming gigabyte-per-second throughput",
            Highlights: "x",
            Header: "Si Transistor Selector VLSIT 2011 [39]",
            Counter: 39,
            CitationHeader: "[39] Sasago, Y.; Kinoshita, M.; Minemura, H.; Anzai, Y.; Tai, M.; Kurotsuchi, K.; Morita, S.; Takahashi, T.; Takahama, T.; Morimoto, T.; Mine, T.; Shima, A.; Kobayashi, T., \"Phase-change memory driven by poly-Si MOS transistor with low cost and high-programming gigabyte-per-second throughput,\" VLSI Technology (VLSIT), 2011 Symposium on , vol., no., pp.96,97, 14-16 June 2011_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2011",
            PCMmaterial: "Doped  GST 225",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: "??",
            Heaterpitchnm: " D = 30-50, F = 90",
            FilmThicknessnm: "??",
            RESETPulseWidthns: "??",
            SETPulseWidthns: 10000,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: "300-1000",
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 20,
            Rhigh: "106",
            Rlow: "104",
            Endurance: "107",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2011,
            Citation: "Lung, H. -L; Breitwisch, M.; Wu, J.Y.; Pei-Ying Du; Zhu, Y.; Lee, M-H; Shih, Y-H; Lai, E.K.; Dasaka, R.; Wang, T.Y.; Chen, C.F.; Cheek, R.; Schrott, A.; Joseph, E.; Cheng, H.Y.; Raoux, S.; Lam, C., \"A method to maintain phase-change memory pre-coding data retention after high temperature solder bonding process in embedded systems,\" VLSI Technology (VLSIT), 2011 Symposium on , vol., no., pp.98,99, 14-16 June 2011",
            Title: "A method to maintain phase-change memory pre-coding data retention after high temperature solder bonding process in embedded systems",
            Header: "IBM High Temperature Stable Data VLSIT 2011 [40]",
            Counter: 40,
            CitationHeader: "[40] Lung, H. -L; Breitwisch, M.; Wu, J.Y.; Pei-Ying Du; Zhu, Y.; Lee, M-H; Shih, Y-H; Lai, E.K.; Dasaka, R.; Wang, T.Y.; Chen, C.F.; Cheek, R.; Schrott, A.; Joseph, E.; Cheng, H.Y.; Raoux, S.; Lam, C., \"A method to maintain phase-change memory pre-coding data retention after high temperature solder bonding process in embedded systems,\" VLSI Technology (VLSIT), 2011 Symposium on , vol., no., pp.98,99, 14-16 June 2011_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2011",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D",
            Structure: "Cross-point",
            CellAreanm2: 100,
            Heaterpitchnm: 1.2,
            FilmThicknessnm: 10,
            RESETPulseWidthns: 50,
            SETPulseWidthns: "??",
            ThresholdVoltageV: 12,
            RESETCurrentuAorvoltage: 1.4,
            SETCurrentuAorvoltage: 0.45,
            HRSLRSRatiominimum: 10,
            Rhigh: "2x107",
            Rlow: "1.5x106",
            Endurance: 100,
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: 1.2,
            Year: 2011,
            Citation: "Jiale Liang; Jeyasingh, R.G.D.; Hong-Yu Chen; Wong, H.-S.P., \"A 1.4µA reset current phase change memory cell with integrated carbon nanotube electrodes for cross-point memory application,\" VLSI Technology (VLSIT), 2011 Symposium on , vol., no., pp.100,101, 14-16 June 2011",
            Title: "A 1.4µA reset current phase change memory cell with integrated carbon nanotube electrodes for cross-point memory application",
            Comments: "cell area = 4F2",
            Highlights: "x",
            Header: "CNT Cross-point VLSIT 2011 [41]",
            Counter: 41,
            CitationHeader: "[41] Jiale Liang; Jeyasingh, R.G.D.; Hong-Yu Chen; Wong, H.-S.P., \"A 1.4µA reset current phase change memory cell with integrated carbon nanotube electrodes for cross-point memory application,\" VLSI Technology (VLSIT), 2011 Symposium on , vol., no., pp.100,101, 14-16 June 2011_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIC 2011",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: 8750000,
            Heaterpitchnm: "F = 90",
            FilmThicknessnm: "??",
            RESETPulseWidthns: 20,
            SETPulseWidthns: 200,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: "V = 2.5 V",
            SETCurrentuAorvoltage: "V = 3 V",
            HRSLRSRatiominimum: 30,
            Rhigh: "3x106",
            Rlow: "105",
            Endurance: "107",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2011,
            Citation: "Wen, C.-Y.; Li, J.; Kim, S.; Breitwisch, M.; Lam, C.; Paramesh, J.; Pileggi, L.T., \"A non-volatile look-up table design using PCM (phase-change memory) cells,\" VLSI Circuits (VLSIC), 2011 Symposium on , vol., no., pp.302,303, 15-17 June 2011",
            Title: "A non-volatile look-up table design using PCM (phase-change memory) cells",
            Comments: "Lookup table based on PCM w/ 90nm IBM tech",
            Header: " 90 nm IBM VLSIC 2011 [42]",
            Counter: 42,
            CitationHeader: "[42] Wen, C.-Y.; Li, J.; Kim, S.; Breitwisch, M.; Lam, C.; Paramesh, J.; Pileggi, L.T., \"A non-volatile look-up table design using PCM (phase-change memory) cells,\" VLSI Circuits (VLSIC), 2011 Symposium on , vol., no., pp.302,303, 15-17 June 2011_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2011",
            PCMmaterial: "GST",
            _2D3Dgeometry: "2D",
            Structure: "Dash Confined",
            CellAreanm2: 7000,
            Heaterpitchnm: 84,
            FilmThicknessnm: "??",
            RESETPulseWidthns: 30,
            SETPulseWidthns: 30,
            ThresholdVoltageV: 1.9,
            RESETCurrentuAorvoltage: 200,
            SETCurrentuAorvoltage: 80,
            HRSLRSRatiominimum: 100,
            Rhigh: "3x106",
            Rlow: "6x104",
            Endurance: "108",
            Retention: "2000s@ 260℃",
            Retentionextrapolation: "10y@ 203℃",
            ResetEnergypJ: "??",
            Year: 2011,
            Citation: "Lee, S.H.; Park, H.C.; Kim, M.S.; Kim, H.W.; Choi, M.R.; Lee, H.G.; Seo, J.W.; Kim, S.C.; Kim, S.G.; Hong, S.B.; Lee, S.Y.; Lee, J.U.; Kim, Y.S.; Kim, K.S.; Kim, J.I.; Lee, M.Y.; Shin, H.S.; Chae, S.J.; Song, J.H.; Yoon, H.S.; Oh, J.M.; Min, S.K.; Lee, H.M.; Hong, K.R.; Cheong, J.T.; Park, S.N.; Ku, J.C.; Shin, H.S.; Sohn, Y.S.; Park, S.K.; Kim, T.S.; Kim, Y.K.; Park, K.W.; Han, C.S.; Kim, H.W.; Kim, W.; Kim, H.J.; Choi, K.S.; Lee, J.H.; Hong, S.J., \"Highly productive PCRAM technology platform and full chip operation: Based on 4F2 (84nm pitch) cell scheme for 1 Gb and beyond,\" Electron Devices Meeting (IEDM), 2011 IEEE International , vol., no., pp.3.3.1,3.3.4, 5-7 Dec. 2011",
            Title: "Highly productive PCRAM technology platform and full chip operation: Based on 4F2 (84nm pitch) cell scheme for 1 Gb and beyond",
            doi: " 10.1109/IEDM.2011.6131480",
            Header: "Hynix 4F2 Circuit IEDM 2011 [43]",
            Counter: 43,
            CitationHeader: "[43] Lee, S.H.; Park, H.C.; Kim, M.S.; Kim, H.W.; Choi, M.R.; Lee, H.G.; Seo, J.W.; Kim, S.C.; Kim, S.G.; Hong, S.B.; Lee, S.Y.; Lee, J.U.; Kim, Y.S.; Kim, K.S.; Kim, J.I.; Lee, M.Y.; Shin, H.S.; Chae, S.J.; Song, J.H.; Yoon, H.S.; Oh, J.M.; Min, S.K.; Lee, H.M.; Hong, K.R.; Cheong, J.T.; Park, S.N.; Ku, J.C.; Shin, H.S.; Sohn, Y.S.; Park, S.K.; Kim, T.S.; Kim, Y.K.; Park, K.W.; Han, C.S.; Kim, H.W.; Kim, W.; Kim, H.J.; Choi, K.S.; Lee, J.H.; Hong, S.J., \"Highly productive PCRAM technology platform and full chip operation: Based on 4F2 (84nm pitch) cell scheme for 1 Gb and beyond,\" Electron Devices Meeting (IEDM), 2011 IEEE International , vol., no., pp.3.3.1,3.3.4, 5-7 Dec. 2011_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2011",
            PCMmaterial: "GST (Higher Ge content)",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: "??",
            Heaterpitchnm: 47,
            FilmThicknessnm: 100,
            RESETPulseWidthns: 40,
            SETPulseWidthns: 300,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 500,
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 50,
            Rhigh: "3x106",
            Rlow: "2x104",
            Endurance: "2x107",
            Retention: "1h@ 190℃",
            Retentionextrapolation: "10y@ 120℃",
            ResetEnergypJ: "??",
            Year: 2011,
            Citation: "Cheng, H.Y.; Hsu, T.H.; Raoux, S.; Wu, J.Y.; Du, P.Y.; Breitwisch, M.; Zhu, Y.; Lai, E.K.; Joseph, E.; Mittal, S.; Cheek, R.; Schrott, A.; Lai, S. -C; Lung, H. -L; Lam, C., \"A high performance phase change memory with fast switching speed and high temperature retention by engineering the GexSbyTez phase change material,\" Electron Devices Meeting (IEDM), 2011 IEEE International , vol., no., pp.3.4.1,3.4.4, 5-7 Dec. 2011",
            Title: "A high performance phase change memory with fast switching speed and high temperature retention by engineering the GexSbyTez phase change material",
            doi: " 10.1109/IEDM.2011.6131481",
            Header: "GST Higher Ge Content IEDM 2011 [44]",
            Counter: 44,
            CitationHeader: "[44] Cheng, H.Y.; Hsu, T.H.; Raoux, S.; Wu, J.Y.; Du, P.Y.; Breitwisch, M.; Zhu, Y.; Lai, E.K.; Joseph, E.; Mittal, S.; Cheek, R.; Schrott, A.; Lai, S. -C; Lung, H. -L; Lam, C., \"A high performance phase change memory with fast switching speed and high temperature retention by engineering the GexSbyTez phase change material,\" Electron Devices Meeting (IEDM), 2011 IEEE International , vol., no., pp.3.4.1,3.4.4, 5-7 Dec. 2011_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "Science 2011",
            PCMmaterial: "GST",
            _2D3Dgeometry: "2D",
            Structure: "nanowire",
            CellAreanm2: "??",
            Heaterpitchnm: "1 to 6",
            FilmThicknessnm: 10,
            RESETPulseWidthns: 50,
            SETPulseWidthns: 150,
            ThresholdVoltageV: 3.5,
            RESETCurrentuAorvoltage: 1,
            SETCurrentuAorvoltage: 5,
            HRSLRSRatiominimum: 25,
            Rhigh: "5x107",
            Rlow: "2x106",
            Endurance: "200",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: 2.5,
            Year: 2011,
            Citation: "Xiong, F.; Liao, A.D.;Estrada, D.; Pop, E., \"Low-Power Switching of Phase-Change Materials with Carbon Nanotube Electrodes\", Science 29 April 2011: 332 (6029), 568-570.",
            Title: "Low-Power Switching of Phase-Change Materials with Carbon Nanotube Electrodes",
            Comments: "CNT Contacts",
            doi: " 10.1126/science.1201938",
            Highlights: "x",
            Header: "CNT Electrode Science 2011 [45]",
            Counter: 45,
            CitationHeader: "[45] Xiong, F.; Liao, A.D.;Estrada, D.; Pop, E., \"Low-Power Switching of Phase-Change Materials with Carbon Nanotube Electrodes\", Science 29 April 2011: 332 (6029), 568-570._x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2012",
            PCMmaterial: "??",
            _2D3Dgeometry: "3D",
            Structure: "Transistor Chain",
            CellAreanm2: "??",
            FilmThicknessnm: 2,
            RESETPulseWidthns: "??",
            SETPulseWidthns: "??",
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: "??",
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 10,
            Rhigh: "??",
            Rlow: "??",
            Endurance: "106",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2012,
            Citation: "Kinoshita, M.; Sasago, Y.; Minemura, H.; Anzai, Y.; Tai, M.; Fujisaki, Y.; Kusaba, S.; Morimoto, T.; Takahama, T.; Mine, T.; Shima, A.; Yonamoto, Y.; Kobayashi, T., \"Scalable 3-D vertical chain-cell-type phase-change memory with 4F2 poly-Si diodes,\" VLSI Technology (VLSIT), 2012 Symposium on , vol., no., pp.35,36, 12-14 June 2012",
            Title: "Scalable 3-D vertical chain-cell-type phase-change memory with 4F2 poly-Si diodes",
            doi: " 10.1109/VLSIT.2012.6242448",
            Highlights: "x",
            Header: "3D PCM VLSIT 2012 [46]",
            Counter: 46,
            CitationHeader: "[46] Kinoshita, M.; Sasago, Y.; Minemura, H.; Anzai, Y.; Tai, M.; Fujisaki, Y.; Kusaba, S.; Morimoto, T.; Takahama, T.; Mine, T.; Shima, A.; Yonamoto, Y.; Kobayashi, T., \"Scalable 3-D vertical chain-cell-type phase-change memory with 4F2 poly-Si diodes,\" VLSI Technology (VLSIT), 2012 Symposium on , vol., no., pp.35,36, 12-14 June 2012_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2012",
            PCMmaterial: "GST",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: "??",
            Heaterpitchnm: 40,
            FilmThicknessnm: 100,
            RESETPulseWidthns: 20,
            SETPulseWidthns: 200,
            ThresholdVoltageV: "1 - 1.2",
            RESETCurrentuAorvoltage: "??",
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 100,
            Rhigh: "106",
            Rlow: "2x104",
            Endurance: "??",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2012,
            Citation: "Lin, Y.Y.; Chen, Y.C.; Lee, F.M.; BrightSky, M.; Lung, H. -L; Lam, C., \"A simple new write scheme for low latency operation of phase change memory,\" VLSI Technology (VLSIT), 2012 Symposium on , vol., no., pp.51,52, 12-14 June 2012",
            Title: "A simple new write scheme for low latency operation of phase change memory",
            doi: " 10.1109/VLSIT.2012.6242456",
            Header: "Drift Acceleration VLSIT 2012 [47]",
            Counter: 47,
            CitationHeader: "[47] Lin, Y.Y.; Chen, Y.C.; Lee, F.M.; BrightSky, M.; Lung, H. -L; Lam, C., \"A simple new write scheme for low latency operation of phase change memory,\" VLSI Technology (VLSIT), 2012 Symposium on , vol., no., pp.51,52, 12-14 June 2012_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2012",
            PCMmaterial: "GST",
            _2D3Dgeometry: "2D",
            Structure: "Pore",
            CellAreanm2: "??",
            Heaterpitchnm: 35,
            FilmThicknessnm: "??",
            RESETPulseWidthns: "??",
            SETPulseWidthns: 5000,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 200,
            SETCurrentuAorvoltage: 90,
            HRSLRSRatiominimum: "??",
            Rhigh: "??",
            Rlow: "??",
            Endurance: "105",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2012,
            Citation: "Burr, G.W.; Virwani, K.; Shenoy, R.S.; Padilla, A.; BrightSky, M.; Joseph, E.A.; Lofaro, M.; Kellock, A.J.; King, R.S.; Nguyen, K.; Bowers, A.N.; Jurich, M.; Rettner, C.T.; Jackson, B.; Bethune, D.S.; Shelby, R.M.; Topuria, T.; Arellano, N.; Rice, P.M.; Kurdi, B.N.; Gopalakrishnan, K., \"Large-scale (512kbit) integration of multilayer-ready access-devices based on mixed-ionic-electronic-conduction (MIEC) at 100% yield,\" VLSI Technology (VLSIT), 2012 Symposium on , vol., no., pp.41,42, 12-14 June 2012",
            Title: "Large-scale (512kbit) integration of multilayer-ready access-devices based on mixed-ionic-electronic-conduction (MIEC) at 100% yield",
            doi: " 10.1109/VLSIT.2012.6242451",
            Header: "IBM BEOL Stable Circuit VLSIT 2012 [48]",
            Counter: 48,
            CitationHeader: "[48] Burr, G.W.; Virwani, K.; Shenoy, R.S.; Padilla, A.; BrightSky, M.; Joseph, E.A.; Lofaro, M.; Kellock, A.J.; King, R.S.; Nguyen, K.; Bowers, A.N.; Jurich, M.; Rettner, C.T.; Jackson, B.; Bethune, D.S.; Shelby, R.M.; Topuria, T.; Arellano, N.; Rice, P.M.; Kurdi, B.N.; Gopalakrishnan, K., \"Large-scale (512kbit) integration of multilayer-ready access-devices based on mixed-ionic-electronic-conduction (MIEC) at 100% yield,\" VLSI Technology (VLSIT), 2012 Symposium on , vol., no., pp.41,42, 12-14 June 2012_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2012",
            PCMmaterial: "GST  (C-doped)",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: "??",
            Heaterpitchnm: 200,
            FilmThicknessnm: 100,
            RESETPulseWidthns: "??",
            SETPulseWidthns: 10000,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 15000,
            SETCurrentuAorvoltage: "V = 2.5 V",
            HRSLRSRatiominimum: 50,
            Rhigh: "105",
            Rlow: "103",
            Endurance: "108",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2012,
            Citation: "Perniola, L.; Noe, P.; Hubert, Q.; Souiki, S.; Ghezzi, G.; Navarro, G.; Cabrini, A.; Persico, A.; Delaye, V.; Blachier, D.; Barnes, J.-P.; Henaff, E.; Tessaire, M.; Souchier, E.; Roule, A.; Fillot, F.; Ferrand, J.; Fargeix, A.; Hippert, F.; Raty, J.-Y.; Jahan, C.; Sousa, V.; Torelli, G.; Maitrejean, S.; De Salvo, B.; Reimbold, G., \"Ti impact in C-doped phase-change memories compliant to Pb-free soldering reflow,\" Electron Devices Meeting (IEDM), 2012 IEEE International , vol., no., pp.18.7.1,18.7.4, 10-13 Dec. 2012",
            Title: "Ti impact in C-doped phase-change memories compliant to Pb-free soldering reflow",
            Comments: "C doped, Ti TE",
            doi: " 10.1109/IEDM.2012.6479069",
            Header: "BEOL Stable IEDM 2012 [49]",
            Counter: 49,
            CitationHeader: "[49] Perniola, L.; Noe, P.; Hubert, Q.; Souiki, S.; Ghezzi, G.; Navarro, G.; Cabrini, A.; Persico, A.; Delaye, V.; Blachier, D.; Barnes, J.-P.; Henaff, E.; Tessaire, M.; Souchier, E.; Roule, A.; Fillot, F.; Ferrand, J.; Fargeix, A.; Hippert, F.; Raty, J.-Y.; Jahan, C.; Sousa, V.; Torelli, G.; Maitrejean, S.; De Salvo, B.; Reimbold, G., \"Ti impact in C-doped phase-change memories compliant to Pb-free soldering reflow,\" Electron Devices Meeting (IEDM), 2012 IEEE International , vol., no., pp.18.7.1,18.7.4, 10-13 Dec. 2012_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2012",
            PCMmaterial: "GST (Ge & N-doped)",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: "??",
            Heaterpitchnm: 30,
            FilmThicknessnm: 100,
            RESETPulseWidthns: "??",
            SETPulseWidthns: 160,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 50,
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 6,
            Rhigh: "4x106",
            Rlow: "2x105",
            Endurance: "2x107",
            Retention: "16h@ 160℃",
            Retentionextrapolation: "10y@ 120℃",
            ResetEnergypJ: "??",
            Year: 2012,
            Citation: "Cheng, H.Y.; Wu, J.Y.; Cheek, R.; Raoux, S.; BrightSky, M.; Garbin, D.; Kim, S.; Hsu, T.H.; Zhu, Y.; Lai, E.K.; Joseph, E.; Schrott, A.; Lai, S.C.; Ray, A.; Lung, H.L.; Lam, C., \"A thermally robust phase change memory by engineering the Ge/N concentration in (Ge, N)xSbyTe z phase change material,\" Electron Devices Meeting (IEDM), 2012 IEEE International , vol., no., pp.31.1.1,31.1.4, 10-13 Dec. 2012",
            Title: "A thermally robust phase change memory by engineering the Ge/N concentration in (Ge, N)xSbyTe zphase change material",
            doi: " 10.1109/IEDM.2012.6479141",
            Header: "GST Ge and N Doping IEDM 2012 [50]",
            Counter: 50,
            CitationHeader: "[50] Cheng, H.Y.; Wu, J.Y.; Cheek, R.; Raoux, S.; BrightSky, M.; Garbin, D.; Kim, S.; Hsu, T.H.; Zhu, Y.; Lai, E.K.; Joseph, E.; Schrott, A.; Lai, S.C.; Ray, A.; Lung, H.L.; Lam, C., \"A thermally robust phase change memory by engineering the Ge/N concentration in (Ge, N)xSbyTe z phase change material,\" Electron Devices Meeting (IEDM), 2012 IEEE International , vol., no., pp.31.1.1,31.1.4, 10-13 Dec. 2012_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2012",
            PCMmaterial: "GST",
            _2D3Dgeometry: "2D",
            Structure: "Confined",
            CellAreanm2: "??",
            FilmThicknessnm: 40,
            RESETPulseWidthns: 6,
            SETPulseWidthns: 100,
            ThresholdVoltageV: 0.5,
            RESETCurrentuAorvoltage: "V = 1.7 V",
            SETCurrentuAorvoltage: "V = 0.8 V",
            HRSLRSRatiominimum: 10,
            Rhigh: "105",
            Rlow: "104",
            Endurance: "107",
            Retention: "100s@ 190℃",
            Retentionextrapolation: "10y@ 100℃",
            ResetEnergypJ: "??",
            Year: 2012,
            Citation: "Wang, W.J.; Loke, D.; Law, L.T.; Shi, L.P.; Zhao, R.; Li, M.H.; Chen, L.L.; Yang, H.X.; Yeo, Y.C.; Adeyeye, A.O.; Chong, T.C.; Lacaita, A.L., \"Engineering grains of Ge2Sb2Te5 for realizing fast-speed, low-power, and low-drift phase-change memories with further multilevel capabilities,\"Electron Devices Meeting (IEDM), 2012 IEEE International , vol., no., pp.31.3.1,31.3.4, 10-13 Dec. 2012",
            Title: "Engineering grains of Ge2Sb2Te5 for realizing fast-speed, low-power, and low-drift phase-change memories with further multilevel capabilities",
            Comments: "10 nm grain sizes",
            doi: " 10.1109/IEDM.2012.6479143",
            Header: "Grain Size IEDM 2012 [51]",
            Counter: 51,
            CitationHeader: "[51] Wang, W.J.; Loke, D.; Law, L.T.; Shi, L.P.; Zhao, R.; Li, M.H.; Chen, L.L.; Yang, H.X.; Yeo, Y.C.; Adeyeye, A.O.; Chong, T.C.; Lacaita, A.L., \"Engineering grains of Ge2Sb2Te5 for realizing fast-speed, low-power, and low-drift phase-change memories with further multilevel capabilities,\"Electron Devices Meeting (IEDM), 2012 IEEE International , vol., no., pp.31.3.1,31.3.4, 10-13 Dec. 2012_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2012",
            PCMmaterial: "nanocrystal GST",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: "??",
            Heaterpitchnm: 60,
            FilmThicknessnm: 50,
            RESETPulseWidthns: 20,
            SETPulseWidthns: "??",
            ThresholdVoltageV: 2,
            RESETCurrentuAorvoltage: 220,
            SETCurrentuAorvoltage: "V = 2 V",
            HRSLRSRatiominimum: 50,
            Rhigh: "3x106",
            Rlow: "2x104",
            Endurance: "107",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2012,
            Citation: "Morikawa, T.; Akita, K.; Ohyanagi, T.; Kitamura, M.; Kinoshita, M.; Tai, M.; Takaura, N., \"A low power phase change memory using low thermal conductive doped-Ge2Sb2Te 5 with nano-crystalline structure,\" Electron Devices Meeting (IEDM), 2012 IEEE International , vol., no., pp.31.4.1,31.4.4, 10-13 Dec. 2012",
            Title: "A low power phase change memory using low thermal conductive doped-Ge2Sb2Te 5 with nano-crystalline structure",
            Comments: "nanocrystalline doped GST",
            doi: " 10.1109/IEDM.2012.6479144",
            Header: "Nanocrystalline GST IEDM 2012 [52]",
            Counter: 52,
            CitationHeader: "[52] Morikawa, T.; Akita, K.; Ohyanagi, T.; Kitamura, M.; Kinoshita, M.; Tai, M.; Takaura, N., \"A low power phase change memory using low thermal conductive doped-Ge2Sb2Te 5 with nano-crystalline structure,\" Electron Devices Meeting (IEDM), 2012 IEEE International , vol., no., pp.31.4.1,31.4.4, 10-13 Dec. 2012_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2013",
            PCMmaterial: "GeTe/Sb2Te3  SuperLattice",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: "??",
            Heaterpitchnm: "??",
            FilmThicknessnm: "??",
            RESETPulseWidthns: "??",
            SETPulseWidthns: "??",
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: "3.3MA/cm2, 0.46V",
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 100,
            Rhigh: "105",
            Rlow: "103",
            Endurance: "106",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2013,
            Citation: "Takaura, N.; Ohyanagi, T.; Kitamura, M.; Tai, M.; Kinoshita, M.; Akita, K.; Morikawa, T.; Kato, S.; Araidai, M.; Kamiya, K.; Yamamoto, T.; Shiraishi, K., \"Charge injection Super-lattice Phase Change Memory for low power and high density storage device applications,\" VLSI Technology (VLSIT), 2013 Symposium on , vol., no., pp.T130,T131, 11-13 June 2013",
            Title: "Charge injection Super-lattice Phase Change Memory for low power and high density storage device applications",
            Highlights: "x",
            Header: "Superlattice VLSIT 2013 [53]",
            Counter: 53,
            CitationHeader: "[53] Takaura, N.; Ohyanagi, T.; Kitamura, M.; Tai, M.; Kinoshita, M.; Akita, K.; Morikawa, T.; Kato, S.; Araidai, M.; Kamiya, K.; Yamamoto, T.; Shiraishi, K., \"Charge injection Super-lattice Phase Change Memory for low power and high density storage device applications,\" VLSI Technology (VLSIT), 2013 Symposium on , vol., no., pp.T130,T131, 11-13 June 2013_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2013",
            PCMmaterial: "PVD GST",
            _2D3Dgeometry: "2D",
            Structure: "Confined",
            CellAreanm2: 800,
            Heaterpitchnm: "??",
            FilmThicknessnm: 15,
            RESETPulseWidthns: "??",
            SETPulseWidthns: 200,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 100,
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 10,
            Rhigh: "106",
            Rlow: "5x104",
            Endurance: "108",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2013,
            Citation: "Lai, S.C.; Kim, S.; BrightSky, M.; Zhu, Y.; Joseph, E.; Bruce, R.; Cheng, H.Y.; Ray, A.; Raoux, S.; Wu, J.Y.; Wang, T.Y.; Cortes, N.S.; Lin, C.M.; Lin, Y.Y.; Cheek, R.; Lai, E.K.; Lee, M.H.; Lung, H.L.; Lam, C., \"A scalable volume-confined phase change memory using physical vapor deposition,\" VLSI Technology (VLSIT), 2013 Symposium on , vol., no., pp.T132,T133, 11-13 June 2013",
            Title: "A scalable volume-confined phase change memory using physical vapor deposition",
            Header: "PVD GST VLSIT 2013 [54]",
            Counter: 54,
            CitationHeader: "[54] Lai, S.C.; Kim, S.; BrightSky, M.; Zhu, Y.; Joseph, E.; Bruce, R.; Cheng, H.Y.; Ray, A.; Raoux, S.; Wu, J.Y.; Wang, T.Y.; Cortes, N.S.; Lin, C.M.; Lin, Y.Y.; Cheek, R.; Lai, E.K.; Lee, M.H.; Lung, H.L.; Lam, C., \"A scalable volume-confined phase change memory using physical vapor deposition,\" VLSI Technology (VLSIT), 2013 Symposium on , vol., no., pp.T132,T133, 11-13 June 2013_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2013",
            PCMmaterial: "Sputtered GST",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: "??",
            Heaterpitchnm: 40,
            FilmThicknessnm: 80,
            RESETPulseWidthns: 20,
            SETPulseWidthns: 20,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: 150,
            SETCurrentuAorvoltage: "V = 1 V",
            HRSLRSRatiominimum: 20,
            Rhigh: "3x107",
            Rlow: "2x105",
            Endurance: "109",
            Retention: "??",
            Retentionextrapolation: "20y@ 55℃",
            ResetEnergypJ: "??",
            Year: 2013,
            Citation: "Cheng, H.Y.; BrightSky, M.; Raoux, S.; Chen, C.F.; Du, P.Y.; Wu, J.Y.; Lin, Y.Y.; Hsu, T.H.; Zhu, Y.; Kim, S.; Lin, C.M.; Ray, A.; Lung, H.L.; Lam, C., \"Atomic-level engineering of phase change material for novel fast-switching and high-endurance PCM for storage class memory application,\" Electron Devices Meeting (IEDM), 2013 IEEE International , vol., no., pp.30.6.1,30.6.4, 9-11 Dec. 2013",
            Title: "Atomic-level engineering of phase change material for novel fast-switching and high-endurance PCM for storage class memory application",
            Comments: "SCM new material with better SCM performance",
            doi: " 10.1109/IEDM.2013.6724726",
            Header: "Reactive Sputtering + Doping IEDM 2013 [55]",
            Counter: 55,
            CitationHeader: "[55] Cheng, H.Y.; BrightSky, M.; Raoux, S.; Chen, C.F.; Du, P.Y.; Wu, J.Y.; Lin, Y.Y.; Hsu, T.H.; Zhu, Y.; Kim, S.; Lin, C.M.; Ray, A.; Lung, H.L.; Lam, C., \"Atomic-level engineering of phase change material for novel fast-switching and high-endurance PCM for storage class memory application,\" Electron Devices Meeting (IEDM), 2013 IEEE International , vol., no., pp.30.6.1,30.6.4, 9-11 Dec. 2013_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "IEDM 2013",
            PCMmaterial: "GeTe/Sb2Te3  SuperLattice",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: "??",
            Heaterpitchnm: 50,
            FilmThicknessnm: 40,
            RESETPulseWidthns: "??",
            SETPulseWidthns: 10,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: "70 (@on/off=10)",
            SETCurrentuAorvoltage: "V = 1.25 V",
            HRSLRSRatiominimum: 100,
            Rhigh: "2x106",
            Rlow: "3x103",
            Endurance: "108",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2013,
            Citation: "Ohyanagi, T.; Takaura, N.; Tai, M.; Kitamura, M.; Kinoshita, M.; Akita, K.; Morikawa, T.; Kato, S.; Araidai, M.; Kamiya, K.; Yamamoto, T.; Shiraishi, K., \"Charge-injection phase change memory with high-quality GeTe/Sb2Te3 superlattice featuring 70-μA RESET, 10-ns SET and 100M endurance cycles operations,\" Electron Devices Meeting (IEDM), 2013 IEEE International , vol., no., pp.30.5.1,30.5.4, 9-11 Dec. 2013",
            Title: "Charge-injection phase change memory with high-quality GeTe/Sb2Te3 superlattice featuring 70-μA RESET, 10-ns SET and 100M endurance cycles operations",
            Comments: "GeTe/Sb2Te3 [1nm/4nm] Superlattice sample HQ2",
            doi: " 10.1109/IEDM.2013.6724725",
            Highlights: "x",
            Header: "Superlattice2 IEDM 2013 [56]",
            Counter: 56,
            CitationHeader: "[56] Ohyanagi, T.; Takaura, N.; Tai, M.; Kitamura, M.; Kinoshita, M.; Akita, K.; Morikawa, T.; Kato, S.; Araidai, M.; Kamiya, K.; Yamamoto, T.; Shiraishi, K., \"Charge-injection phase change memory with high-quality GeTe/Sb2Te3 superlattice featuring 70-μA RESET, 10-ns SET and 100M endurance cycles operations,\" Electron Devices Meeting (IEDM), 2013 IEEE International , vol., no., pp.30.5.1,30.5.4, 9-11 Dec. 2013_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "Nanoletters 2013",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D",
            Structure: "nanowire",
            CellAreanm2: 2.3,
            Heaterpitchnm: 1.7,
            FilmThicknessnm: 10,
            RESETPulseWidthns: 30,
            SETPulseWidthns: 30,
            ThresholdVoltageV: 3.2,
            RESETCurrentuAorvoltage: 1.6,
            SETCurrentuAorvoltage: 0.1,
            HRSLRSRatiominimum: 1000,
            Rhigh: "2.5x109",
            Rlow: "1.3x106",
            Endurance: "105",
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: 0.08,
            Year: 2013,
            Citation: "Xiong, F.; Bae, M.-H.; Dai, Y.; Liao, A.D.; Behnam, A.; Carrion, E.A.; Hong, S.; Ielmini, D.; Pop, E., \"Self-Aligned Nanotube–Nanowire Phase Change Memory,\" Nano Letters 2013 13 (2), 464-469.",
            Title: "Self-Aligned Nanotube–Nanowire Phase Change Memory",
            Comments: "Sel aligned CNT + GST nanowire",
            doi: " 10.1021/nl3038097",
            Highlights: "x",
            Header: "Nanotube-Nanowire Nanoletters 2013 [57]",
            Counter: 57,
            CitationHeader: "[57] Xiong, F.; Bae, M.-H.; Dai, Y.; Liao, A.D.; Behnam, A.; Carrion, E.A.; Hong, S.; Ielmini, D.; Pop, E., \"Self-Aligned Nanotube–Nanowire Phase Change Memory,\" Nano Letters 2013 13 (2), 464-469._x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2014",
            PCMmaterial: "Doped  GST 225",
            _2D3Dgeometry: "2D",
            Structure: "Mushroom",
            CellAreanm2: "??",
            Heaterpitchnm: "F = 90",
            FilmThicknessnm: "??",
            RESETPulseWidthns: "??",
            SETPulseWidthns: "20-30",
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: "??",
            SETCurrentuAorvoltage: 60,
            HRSLRSRatiominimum: 100,
            Rhigh: "107",
            Rlow: "105",
            Endurance: "109",
            Retention: "0.5h@ 150℃",
            Retentionextrapolation: "1000h@ 85℃",
            ResetEnergypJ: "??",
            Year: 2014,
            Citation: "Lung, H.L.; BrightSky, M.; Chien, W.C.; Wu, J.Y.; Kim, S.; Kim, W.; Cheng, H.Y.; Zhu, Y.; Wang, T.Y.; Cheek, R.; Bruce, R.; Lam, C., \"Towards the integration of both ROM and RAM functions phase change memory cells on a single die for system-on-chip (SOC) applications,\" VLSI Technology (VLSI-Technology): Digest of Technical Papers, 2014 Symposium on , vol., no., pp.1,2, 9-12 June 2014",
            Title: "Towards the integration of both ROM and RAM functions phase change memory cells on a single die for system-on-chip (SOC) applications",
            doi: " 10.1109/VLSIT.2014.6894383",
            Header: "Integration of ROM and RAM with PCM VLSIT 2014 [58]",
            Counter: 58,
            CitationHeader: "[58] Lung, H.L.; BrightSky, M.; Chien, W.C.; Wu, J.Y.; Kim, S.; Kim, W.; Cheng, H.Y.; Zhu, Y.; Wang, T.Y.; Cheek, R.; Bruce, R.; Lam, C., \"Towards the integration of both ROM and RAM functions phase change memory cells on a single die for system-on-chip (SOC) applications,\" VLSI Technology (VLSI-Technology): Digest of Technical Papers, 2014 Symposium on , vol., no., pp.1,2, 9-12 June 2014_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2014",
            PCMmaterial: "GST 225",
            _2D3Dgeometry: "2D",
            Structure: "Cross-point",
            CellAreanm2: 100,
            Heaterpitchnm: "??",
            FilmThicknessnm: 10,
            RESETPulseWidthns: 50,
            SETPulseWidthns: "??",
            ThresholdVoltageV: 6,
            RESETCurrentuAorvoltage: 1,
            SETCurrentuAorvoltage: "V = 3.7",
            HRSLRSRatiominimum: 100,
            Rhigh: "108",
            Rlow: "2x103",
            Endurance: 100,
            Retention: "??",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2014,
            Citation: "Chiyui Ahn; Zizhen Jiang; Chi-Shuen Lee; Hong-Yu Chen; Jiale Liang; Liyanage, L.S.; Wong, H.-S.P., \"A 1TnR array architecture using a one-dimensional selection device,\" VLSI Technology (VLSI-Technology): Digest of Technical Papers, 2014 Symposium on , vol., no., pp.1,2, 9-12 June 2014",
            Title: "A 1TnR array architecture using a one-dimensional selection device",
            Comments: "cell area = 4F2",
            doi: " 10.1109/VLSIT.2014.6894404",
            Highlights: "x",
            Header: "CNT Arrays VLSIT 2014 [59]",
            Counter: 59,
            CitationHeader: "[59] Chiyui Ahn; Zizhen Jiang; Chi-Shuen Lee; Hong-Yu Chen; Jiale Liang; Liyanage, L.S.; Wong, H.-S.P., \"A 1TnR array architecture using a one-dimensional selection device,\" VLSI Technology (VLSI-Technology): Digest of Technical Papers, 2014 Symposium on , vol., no., pp.1,2, 9-12 June 2014_x000D_",
        },
        {
            name: "PCM",
            PublicationYear: "VLSIT 2014",
            PCMmaterial: "GeTe/Sb2Te3  SuperLattice",
            _2D3Dgeometry: "2D",
            Structure: "Pillar",
            CellAreanm2: "??",
            Heaterpitchnm: 100,
            FilmThicknessnm: 40,
            RESETPulseWidthns: 100,
            SETPulseWidthns: 100,
            ThresholdVoltageV: "??",
            RESETCurrentuAorvoltage: "??",
            SETCurrentuAorvoltage: "??",
            HRSLRSRatiominimum: 100,
            Rhigh: "106",
            Rlow: "103",
            Endurance: "??",
            Retention: "1000s@ 200℃",
            Retentionextrapolation: "??",
            ResetEnergypJ: "??",
            Year: 2014,
            Citation: "Tai, M.; Ohyanagi, T.; Kinoshita, M.; Morikawa, T.; Akita, K.; Kato, S.; Shirakawa, H.; Araidai, M.; Shiraishi, K.; Takaura, N., \"1T-1R pillar-type topological-switching random access memory (TRAM) and data retention of GeTe/Sb2Te3 super-lattice films,\" VLSI Technology (VLSI-Technology): Digest of Technical Papers, 2014 Symposium on , vol., no., pp.1,2, 9-12 June 2014",
            Title: "1T-1R pillar-type topological-switching random access memory (TRAM) and data retention of GeTe/Sb2Te3 super-lattice films",
            doi: " 10.1109/VLSIT.2014.6894436",
            Highlights: "x",
            Header: "Superlattice Pillar Cell VLSIT 2014 [60]",
            Counter: 60,
            CitationHeader: "[60] Tai, M.; Ohyanagi, T.; Kinoshita, M.; Morikawa, T.; Akita, K.; Kato, S.; Shirakawa, H.; Araidai, M.; Shiraishi, K.; Takaura, N., \"1T-1R pillar-type topological-switching random access memory (TRAM) and data retention of GeTe/Sb2Te3 super-lattice films,\" VLSI Technology (VLSI-Technology): Digest of Technical Papers, 2014 Symposium on , vol., no., pp.1,2, 9-12 June 2014_x000D_",
        },

        {
            name: "STTMRAM",
            cell_area: 50, //F2
            year: 2016, 
            voltage: 1.5, // V
            read_time: 10,// ns
            write_time: 10, //ns
            retention: 10, // years
            endurence: 1E15,
            write_energy: 0.1, // pJ
            material: "magnetic tunnel junction structure", 
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'
        },

        {
            name: "PCRAM",
            cell_area: 30, //F2
            year: 2016, 
            voltage: 3, // V
            read_time: 10,// ns
            write_time: 50, //ns
            retention: 10, // years
            endurence: 1E9,
            write_energy: 10, // pJ
            material: "GST materials", 
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'


        },

        {
            name: "RRAM",
            cell_area: 12, //F2
            year: 2016, 
            voltage: 3, // V
            read_time: 10,// ns
            write_time: 10, //ns
            retention: 10, // years
            endurence: 1E12,
            write_energy: 0.1, // pJ
            material: "OxRAM’s filament", 
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'


        },
        // STORAGE CAPACITY SECTION
        {
            name: "STTMRAM",
            year: 2006,
            storage_capacity: 1, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        },
        {
            name: "STTMRAM",
            year: 2006,
            storage_capacity: 1, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "STTMRAM",
            year: 2007,
            storage_capacity: 2, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        },
        {
            name: "STTMRAM",
            year: 2007,
            storage_capacity: 4, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        },
        {
            name: "STTMRAM",
            year: 2007,
            storage_capacity: 8, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        },
        {
            name: "STTMRAM",
            year: 2010,
            storage_capacity: 64, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        },
        {
            name: "STTMRAM",
            year: 2011,
            storage_capacity: 1, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "STTMRAM",
            year: 2013,
            storage_capacity: 64, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "PCRAM",
            year: 2005,
            storage_capacity: 64, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        },
        {
            name: "PCRAM",
            year: 2006,
            storage_capacity: 128, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        },
        {
            name: "PCRAM",
            year: 2007,
            storage_capacity: 256, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        },
        {
            name: "PCRAM",
            year: 2008,
            storage_capacity: 128, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "PCRAM",
            year: 2010,
            storage_capacity: 1000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "PCRAM",
            year: 2011,
            storage_capacity: 1000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "PCRAM",
            year: 2011,
            storage_capacity: 1000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "PCRAM",
            year: 2012,
            storage_capacity: 8192, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "RRAM",
            year: 2011,
            storage_capacity: 8, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "RRAM",
            year: 2012,
            storage_capacity: 8, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "RRAM",
            year: 2012,
            storage_capacity: 10, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "RRAM",
            year: 2012,
            storage_capacity: 10, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "RRAM",
            year: 2013,
            storage_capacity: 32768, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "RRAM",
            year: 2014,
            storage_capacity: 1, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 

        {
            name: "STTMRAM",
            year: 2007,
            read_bandwidth: 400, // MB/s
            write_bandwidth: 400,
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'


        }, 

        {
            name: "STTMRAM",
            year: 2006,
            read_bandwidth: 250, // MB/s
            write_bandwidth: 250,
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'


        }, 

        {
            name: "PCRAM",
            year: 2010,
            read_bandwidth: 250, // MB/s
            write_bandwidth: 10,
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'


        }, 

        {
            name: "RRAM",
            year: 2014,
            read_bandwidth: 1000, // MB/s
            write_bandwidth: 200,
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'


        }, 

        {
            name: "RRAM",
            year: 2011,
            read_bandwidth: 200, // MB/s
            write_bandwidth: 1000,
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'


        }, 

        {
            name: "RRAM",
            year: 2012,
            read_bandwidth: 300, // MB/s
            write_bandwidth: 300,
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'


        }, 

        {
            name: "RRAM",
            year: 2016,
            storage_density: 2, // bits per cell
            write_cycles: 10, // million
            source: 'https://www.theregister.com/2016/05/18/ibm_show_off_novel_storage_technology_with_a_new_memory_chip/'

        }, 
        {
            name:'STTMRAM',
            year: 2020, 
            retention:  0.0833, 
            write_time: 10, 
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9265042'
    
        }, 
        {
            name:'STTMRAM',
            year: 2020, 
            retention:  10, 
            write_time: 100, 
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=9265042'
    
        }




        


        


    ]

    const establishedDocuments = [
        {
            name: "SRAM",
            cell_area: 100, //F2
            year: 2016, 
            voltage: 1, // V
            read_time: 1,// ns
            write_time: 1, //ns
            endurence: 1E16,
            write_energy: 0.001, // pJ
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

             
        },
        {
            name: "DRAM",
            cell_area: 6, //F2
            year: 2016, 
            voltage: 1, // V
            read_time: 10,// ns
            write_time: 10, //ns
            retention: 0.00000000203,
            endurence: 1E16,
            write_energy: 0.01, // pJ
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

             
        }, 
        {
            name: "Flash",
            year: 2005,
            storage_capacity: 100, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2005,
            storage_capacity: 1000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2005,
            storage_capacity: 1000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2006,
            storage_capacity: 1000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2006,
            storage_capacity: 10000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2007,
            storage_capacity: 1000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2008,
            storage_capacity: 1000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2008,
            storage_capacity: 10000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2009,
            storage_capacity: 10000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2009,
            storage_capacity: 100000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2010,
            storage_capacity: 128000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2011,
            storage_capacity: 128000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2012,
            storage_capacity: 128000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2013,
            storage_capacity: 128000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "Flash",
            year: 2014,
            storage_capacity: 128000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "NAND",
            year: 2014,
            storage_capacity: 128000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: "NAND",
            year: 2015,
            storage_capacity: 128000, // Mb
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 

        {
            name: "NAND",
            year: 2008,
            read_bandwidth: 200, // Mb
            write_bandwidth: 100,
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'


        }, 

        {
            name: "NAND",
            year: 2012,
            read_bandwidth: 250, // Mb
            write_bandwidth: 30,
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 

        {
            name: "NAND",
            year: 2011,
            read_bandwidth: 250, // Mb
            write_bandwidth: 20,
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 

        {
            name: "NAND",
            year: 2010,
            read_bandwidth: 200, // Mb
            write_bandwidth: 10,
            source: 'https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7495087&tag=1&tag=1'

        }, 
        {
            name: 'DRAM',
            capacity: 16384,
            chip_area: 35,
            density: 0,
            source: 'K. Itoh, K. Shimohigashi, K. Chiba, K. Taniguchi and Y. Kawamoto, "A high-speed 16K-bit NMOS RAM," 1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, Philadelphia, PA, USA, 1976, pp. 140-141.'
          },
          {
            name: 'DRAM',
            capacity: 16384,
            chip_area: 21.8902788,
            density: 0,
            source: 'C. Ahlquist, J. Breivogel, J. Koo, J. McCollum, W. Oldham and A. Renninger, "A 16K dynamic RAM," 1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, Philadelphia, PA, USA, 1976, pp. 128-129.'
          },
          {
            name: 'DRAM',
            capacity: 16384,
            chip_area: 17.870932,
            density: 0,
            source: 'P. Schroeder and R. Proebsting, "A 16K × 1 bit dynamic RAM," 1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, Philadelphia, PA, USA, 1977, pp. 12-13.'
          },
          {
            name: 'DRAM',
            capacity: 16384,
            chip_area: 16.77416,
            density: 0,
            source: 'P. Quinn, J. Early, W. Sander and T. Longo, "A 16K × 1 I3L dynamic RAM," 1978 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, San Francisco, CA, USA, 1978, pp. 154-155.'
          },
          {
            name: 'DRAM',
            capacity: 65536,
            chip_area: 24,
            density: 0,
            source: 'Ilbok Lee, R. Yu, F. Smith, S. Wong and M. Embrathiry, "A 64Kb MOS dynamic RAM," 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, Philadelphia, PA, USA, 1979, pp. 146-147.'
          },
          {
            name: 'DRAM',
            capacity: 65536,
            chip_area: 40.42,
            density: 0,
            source: 'R. Cenker, D. Clemons, W. Huber, J. Petrizzi, F. Procyk and G. Trout, "A fault-tolerant 64K dynamic RAM," 1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, Philadelphia, PA, USA, 1979, pp. 150-151.'
          },
          {
            name: 'DRAM',
            capacity: 262144,
            chip_area: 41.58,
            density: 0,
            source: 'S. Matsue et al., "A 256 K dynamic RAM," 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, San Francisco, CA, USA, 1980, pp. 232-233.'
          },
          {
            name: 'DRAM',
            capacity: 65536,
            chip_area: 22.27673,
            density: 0,
            source: 'S. Eaton, D. Wooten, W. Slemmer and J. Brady, "A 100ns 64K dynamic RAM using redundancy techniques," 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, New York, NY, USA, 1981, pp. 84-85.'
          },
          {
            name: 'DRAM',
            capacity: 262144,
            chip_area: 46.8,
            density: 0,
            source: 'M. Ishihara, T. Matsumoto, S. Shimizu, K. Mitsusada, K. Shimohigashi and T. Mano, "A 256K dynamic MOS RAM with alpha immune and redundancy," 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, San Francisco, CA, USA, 1982, pp. 74-75.'
          },
          {
            name: 'DRAM',
            capacity: 294912,
            chip_area: 59,
            density: 0,
            source: 'B. Fitzgerald and E. Thoma, "A 288Kb dynamic RAM," 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, San Francisco, CA, USA, 1982, pp. 68-69.'
          },
          {
            name: 'DRAM',
            capacity: 262144,
            chip_area: 34.1,
            density: 0,
            source: 'T. Nakano, T. Yabu, E. Noguchi, K. Shirai and K. Miyasaka, "A sub 100ns 256Kb DRAM," 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, New York, NY, USA, 1983, pp. 224-225.'
          },
          {
            name: 'DRAM',
            capacity: 1048576,
            chip_area: 75.858,
            density: 0,
            source: 'S. Suzuki, M. Nakao, T. Takeshima, M. Yoshida, M. Kikuchi and K. Nakamura, "A 128K word × 8b DRAM," 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, San Francisco, CA, USA, 1984, pp. 106-107.'
          },
          {
            name: 'DRAM',
            capacity: 1048576,
            chip_area: 69.6,
            density: 0,
            source: 'H. Kirsch et al., "A 1Mb CMOS DRAM," 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, New York, NY, USA, 1985, pp. 256-257.'
          },
          {
            name: 'DRAM',
            capacity: 1048576,
            chip_area: 54.7008,
            density: 0,
            source: 'Y. Takemae et al., "A 1Mb DRAM with 3-dimensional stacked capacitor cells," 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, New York, NY, USA, 1985, pp. 250-251.'
          },
          {
            name: 'DRAM',
            capacity: 1048576,
            chip_area: 63.2394,
            density: 0,
            source: 'F. Horiguchi, Y. Itoh, H. Iizuka, M. Ogura and F. Masuoka, "A 1Mb DRAM with a folded capacitor cell structure," 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, New York, NY, USA, 1985, pp. 244-245.'
          },
          {
            name: 'DRAM',
            capacity: 4194304,
            chip_area: 99.96,
            density: 0,
            source: 'A. Shah et al., "A 4Mb DRAM with cross point trench transistor cell," 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, Anaheim, CA, USA, 1986, pp. 268-269.'
          },
          {
            name: 'DRAM',
            capacity: 4194304,
            chip_area: 67.1,
            density: 0,
            source: 'T. Sumi et al., "A 60ns 4Mb DRAM in a 300mil DIP," 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, New York, NY, USA, 1987, pp. 282-283.'
          },
          {
            name: 'DRAM',
            capacity: 16777216,
            chip_area: 141.86,
            density: 0,
            source: 'Aoki et al., "An Experimental 16mb Dram with Transposed Data-Line Structure," 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers, San Francisco, CA, USA, 1988, pp. 250-.'
          },
          {
            name: 'DRAM',
            capacity: 16777216,
            chip_area: 93.85,
            density: 0,
            source: 'Inoue et al., "A 16mb Dram with an Open Bit-Line Architecture," 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers, San Francisco, CA, USA, 1988, pp. 246-.'
          },
          {
            name: 'DRAM',
            capacity: 16777216,
            chip_area: 136.9,
            density: 0,
            source: 'S. Fujii et al., "A 45 ns 16 Mb DRAM with triple-well structure," IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers, New York, NY, USA, 1989, pp. 248-249.'
          },
          {
            name: 'DRAM',
            capacity: 16777216,
            chip_area: 140.86,
            density: 0,
            source: 'H. Kalter et al., "A 50 ns 16 Mb DRAM with a 10 ns data rate," 1990 37th IEEE International Conference on Solid-State Circuits, San Francisco, CA, USA, 1990, pp. 232-233.'
          },
          {
            name: 'DRAM',
            capacity: 67108864,
            chip_area: 176.4,
            density: 0,
            source: 'Y. Oowaki et al., "A 33ns 64Mb DRAM," 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, San Francisco, CA, USA, 1991, pp. 114-299.'
          },
          {
            name: 'DRAM',
            capacity: 67108864,
            chip_area: 224.7238,
            density: 0,
            source: 'M. Taguchi et al., "A 40ns 64Mb DRAM With Current-sensing Data-bus Amplifier," 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, San Francisco, CA, USA, 1991, pp. 112-299.'
          },
          {
            name: 'DRAM',
            capacity: 67108864,
            chip_area: 186.034,
            density: 0,
            source: 'H. Koike et al., "A 30 ns 64 Mb DRAM with built-in self-test and repair function," 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA, USA, 1992, pp. 150-151.'
          },
          {
            name: 'DRAM',
            capacity: 268435456,
            chip_area: 333.2,
            density: 0,
            source: 'T. Sugibayashi et al., "A 30 ns 256 Mb DRAM with multi-divided array structure," 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA, USA, 1993, pp. 50-51.'
          },
          {
            name: 'DRAM',
            capacity: 268435456,
            chip_area: 478.08,
            density: 0,
            source: 'G. Kitsukawa et al., "256 Mb DRAM technologies for file applications," 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers, San Francisco, CA, USA, 1993, pp. 48-49.'
          },
          {
            name: 'DRAM',
            capacity: 268435456,
            chip_area: 304.2288,
            density: 0,
            source: `M. Asakura et al., "A 34 ns 256 Mb DRAM with boosted sense-ground scheme," Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94, San Francisco, CA, USA, 1994, pp. 140-141.`
          },
          {
            name: 'DRAM',
            capacity: 1073741824,
            chip_area: 714.56,
            density: 1,
            source: `M. Horiguchi et al., "An experimental 220 MHz 1 Gb DRAM," Proceedings ISSCC '95 - International Solid-State Circuits Conference, San Francisco, CA, USA, 1995, pp. 252-253.`
          },
          {
            name: 'DRAM',
            capacity: 1073741824,
            chip_area: 936,
            density: 1,
            source: `T. Sugibayashi et al., "A 1 Gb DRAM for file applications," Proceedings ISSCC '95 - International Solid-State Circuits Conference, San Francisco, CA, USA, 1995, pp. 254-255.`
          },
          {
            name: 'DRAM',
            capacity: 1073741824,
            chip_area: 581.7695,
            density: 1,
            source: 'Y. Nitta et al., "A 1.6 GB/s data-rate 1 Gb synchronous DRAM with hierarchical square-shaped memory block and distributed bank architecture," 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC, San Francisco, CA, USA, 1996, pp. 376-377.'
          },
          {
            name: 'DRAM',
            capacity: 4294967296,
            chip_area: 985.6,
            density: 4,
            source: 'T. Murotani et al., "A 4-level storage 4 Gb DRAM," 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers, San Francisco, CA, USA, 1997, pp. 74-75.'
          },
          {
            name: 'DRAM',
            capacity: 1073741824,
            chip_area: 505,
            density: 2,
            source: 'S. Eto et al., "A 1 Gb SDRAM with ground level precharged bitline and non-boosted 2.1 V word line," 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156), San Francisco, CA, USA, 1998, pp. 82-83.'
          },
          {
            name: 'DRAM',
            capacity: 1073741824,
            chip_area: 390,
            density: 2,
            source: 'T. Kirihata et al., "A 390 mm/sup 2/ 16-bank 1 Gb DDR SDRAM with hybrid bitline architecture," 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278), San Francisco, CA, 1999, pp. 422-423.'
          },
          {
            name: 'DRAM',
            capacity: 4294967296,
            chip_area: 644.76,
            density: 6,
            source: 'Hongil Yoon et al., "A 4 Gb DDR SDRAM with gain-controlled pre-sensing and reference bitline calibration schemes in the twisted open bitline architecture," 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177), San Francisco, CA, USA, 2001, pp. 378-379.'
          },
          {
            name: 'DRAM',
            capacity: 536870912,
            chip_area: 113,
            density: 4,
            source: 'T. Kirihata et al., "A 113 mm/sup 2/ 600 Mb/s/pin 512 Mb DDR2 SDRAM with vertically-folded bitline architecture," 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177), San Francisco, CA, USA, 2001, pp. 382-383.'
          },
          {
            name: 'DRAM',
            capacity: 536870912,
            chip_area: 84.6,
            density: 6,
            source: 'S. Wuensche et al., "A 110 nm 512 Mb DDR DRAM with vertical transistor trench cell," 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302), Honolulu, HI, USA, 2002, pp. 114-115.'
          },
          {
            name: 'DRAM',
            capacity: 536870912,
            chip_area: 126.5,
            density: 4,
            source: 'T. Matano et al., "A 1-Gb/s/pin 512-Mb DDRII SDRAM using a digital DLL and a slew-rate-controlled output buffer," in IEEE Journal of Solid-State Circuits, vol. 38, no. 5, pp. 762-768, May 2003.'
          },
          {
            name: 'DRAM',
            capacity: 2147483648,
            chip_area: 195.64,
            density: 10,
            source: 'Kye Hyun Kyung et al., "A 800Mb/s/pin 2GB DDR2 SDRAM using an 80nm triple metal technology," ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005., San Francisco, CA, 2005, pp. 468-610 Vol. 1.'
          },
          {
            name: 'DRAM',
            capacity: 536870912,
            chip_area: 112.86,
            density: 4,
            source: 'M. Brox et al., "A 2Gb/s/pin 512Mb Graphics DRAM with NoiseReduction Techniques," 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2006, pp. 537-546.'
          },
          {
            name: 'DRAM',
            capacity: 536870912,
            chip_area: 88,
            density: 5,
            source: 'B. Johnson, B. Keeth, F. Lin and H. Zheng, "Phase-Tolerant Latency Control for a Combination 512Mb 2.0Gb/s/pin GDDR3 and 2.5Gb/s/pin GDDR4 SDRAM," 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, San Francisco, CA, 2007, pp. 494-617.'
          },
          {
            name: 'DRAM',
            capacity: 536870912,
            chip_area: 68,
            density: 7,
            source: 'S. Bae et al., "A 60nm 6Gb/s/pin GDDR5 Graphics DRAM with Multifaceted Clocking and ISI/SSN-Reduction Techniques," 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2008, pp. 278-613.'
          },
          {
            name: 'DRAM',
            capacity: 4294967296,
            chip_area: 173.82,
            density: 23,
            source: 'Yongsam Moon et al., "1.2V 1.6Gb/s 56nm 6F2 4Gb DDR3 SDRAM with hybrid-I/O sense amplifier and segmented sub-array architecture," 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2009, pp. 128-129,129a.'
          },
          {
            name: 'DRAM',
            capacity: 1073741824,
            chip_area: 130,
            density: 7,
            source: 'R. Kho et al., "75nm 7Gb/s/pin 1Gb GDDR5 graphics memory device with bandwidth-improvement techniques," 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2009, pp. 134-135,135a.'
          },
          {
            name: 'DRAM',
            capacity: 1073741824,
            chip_area: 84.23,
            density: 12,
            source: 'Bong Hwa Jeong et al., "A 1.35V 4.3GB/s 1Gb LPDDR2 DRAM with controllable repeater and on-the-fly power-cut scheme for low-power and high-speed mobile application," 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, San Francisco, CA, 2009, pp. 132-133.'
          },
          {
            name: 'DRAM',
            capacity: 1073741824,
            chip_area: 61.6,
            density: 16,
            source: 'T. Oh et al., "A 7Gb/s/pin GDDR5 SDRAM with 2.5ns bank-to-bank active time and no bank-group restriction," 2010 IEEE International Solid-State Circuits Conference - (ISSCC), San Francisco, CA, 2010, pp. 434-435.'
          },
          {
            name: 'DRAM',
            capacity: 2147483648,
            chip_area: 80.6,
            density: 25,
            source: 'S. Bae et al., "A 40nm 2Gb 7Gb/s/pin GDDR5 SDRAM with a programmable DQ ordering crosstalk equalizer and adjustable clock-tracking BW," 2011 IEEE International Solid-State Circuits Conference, San Francisco, CA, 2011, pp. 498-500.'
          },
          {
            name: 'DRAM',
            capacity: 4294967296,
            chip_area: 30.9,
            density: 132,
            source: 'K. Lim et al., "A 1.2V 23nm 6F2 4Gb DDR3 SDRAM with local-bitline sense amplifier, hybrid LIO sense amplifier and dummy-less array architecture," 2012 IEEE International Solid-State Circuits Conference, San Francisco, CA, 2012, pp. 42-44.'
          },
          {
            name: 'DRAM',
            capacity: 4294967296,
            chip_area: 76,
            density: 53,
            source: 'K. Sohn et al., "A 1.2V 30nm 3.2Gb/s/pin 4Gb DDR4 SDRAM with dual-error detection and PVT-tolerant data-fetch scheme," 2012 IEEE International Solid-State Circuits Conference, San Francisco, CA, 2012, pp. 38-40.'
          },
          {
            name: 'DRAM',
            capacity: 4294967296,
            chip_area: 51.2,
            density: 80,
            source: 'H. Lee et al., "25.3 A 1.35V 5.0Gb/s/pin GDDR5M with 5.4mW standby power and an error-adaptive duty-cycle corrector," 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, 2014, pp. 434-435.'
          },
          {
            name: 'DRAM',
            capacity: 8589934592,
            chip_area: 88.1,
            density: 92,
            source: 'T. Oh et al., "25.1 A 3.2Gb/s/pin 8Gb 1.0V LPDDR4 SDRAM with integrated ECC engine for sub-1V DRAM core operation," 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, 2014, pp. 430-431.'
          },
          {
            name: 'DRAM',
            capacity: 8589934592,
            chip_area: 62.04,
            density: 132,
            source: 'H. Joo et al., "18.1 A 20nm 9Gb/s/pin 8Gb GDDR5 DRAM with an NBTI monitor, jitter reduction techniques and improved power distribution," 2016 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2016, pp. 314-315.'
          },
          {
            name: 'DRAM',
            capacity: 8589934592,
            chip_area: 85,
            density: 96,
            source: 'M. Brox et al., "23.1 An 8Gb 12Gb/s/pin GDDR5X DRAM for cost-effective high-performance applications," 2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2017, pp. 388-389.'
          },
          {
            name: 'DRAM',
            capacity: 2147483648,
            chip_area: 18.52,
            density: 110,
            source: 'N. Kwak et al., "23.3 A 4.8Gb/s/pin 2Gb LPDDR4 SDRAM with sub-100µA self-refresh current for IoT applications," 2017 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, 2017, pp. 392-393.'
          },
          {
            name: 'DRAM',
            capacity: 8589934592,
            chip_area: 47.9,
            density: 171,
            source: 'Y. Kim et al., "A 16Gb 18Gb/S/pin GDDR6 DRAM with per-bit trainable single-ended DFE and PLL-less clocking," 2018 IEEE International Solid - State Circuits Conference - (ISSCC), San Francisco, CA, 2018, pp. 204-206.'
          },
          {
            name: 'DRAM',
            capacity: 8589934592,
            chip_area: 42.77,
            density: 191,
            source: 'K. C. Chun et al., "A 16Gb LPDDR4X SDRAM with an NBTI-tolerant circuit solution, an SWD PMOS GIDL reduction technique, an adaptive gear-down scheme and a metastable-free DQS aligner in a 10nm class DRAM process," 2018 IEEE International Solid - State Circuits Conference - (ISSCC), San Francisco, CA, 2018, pp. 206-208.'
          },
          {
            name: 'DRAM',
            capacity: 17179869184,
            chip_area: 76.22,
            density: 214,
            source: 'D. Kim et al., "23.2 A 1.1V 1ynm 6.4Gb/s/pin 16Gb DDR5 SDRAM with a Phase-Rotator-Based DLL, High-Speed SerDes and RX/TX Equalization Scheme," 2019 IEEE International Solid- State Circuits Conference - (ISSCC), San Francisco, CA, USA, 2019, pp. 380-382.'
          },
          {
            name: 'DRAM',
            capacity: 8589934592,
            chip_area: 45.9,
            density: 178,
            source: 'K. Ha et al., "23.1 A 7.5Gb/s/pin LPDDR5 SDRAM With WCK Clocking and Non-Target ODT for High Speed and With DVFS, Internal Data Copy, and Deep-Sleep Mode for Low Power," 2019 IEEE International Solid- State Circuits Conference - (ISSCC), San Francisco, CA, USA, 2019, pp. 378-380.'
          }, 
          {
            name: 'NAND',
            year: 1989,
            capacity: 4194304,
            chip_area: 163.71,
            density: 0,
            bits_per_cell: 1,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 1995,
            capacity: 33554432,
            chip_area: 94.9,
            density: 0,
            bits_per_cell: 1,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 1995,
            capacity: 33554432,
            chip_area: 104.3868,
            density: 0,
            bits_per_cell: 1,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 1996,
            capacity: 134217728,
            chip_area: 117,
            density: 1,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 1999,
            capacity: 268435456,
            chip_area: 129.76,
            density: 1,
            bits_per_cell: 1,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2001,
            capacity: 1073741824,
            chip_area: 116.7,
            density: 8,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2002,
            capacity: 1073741824,
            chip_area: 129.6,
            density: 7,
            bits_per_cell: 1,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2002,
            capacity: 1073741824,
            chip_area: 125.2,
            density: 8,
            bits_per_cell: 1,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2003,
            capacity: 2147483648,
            chip_area: 141,
            density: 14,
            bits_per_cell: 1,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2004,
            capacity: 4294967296,
            chip_area: 127.3,
            density: 32,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2005,
            capacity: 8589934592,
            chip_area: 133,
            density: 61,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2005,
            capacity: 8589934592,
            chip_area: 146,
            density: 56,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2006,
            capacity: 8589934592,
            chip_area: 98.8,
            density: 82,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2006,
            capacity: 4294967296,
            chip_area: 140,
            density: 29,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2008,
            capacity: 8589934592,
            chip_area: 169.5,
            density: 48,
            bits_per_cell: 1,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2008,
            capacity: 4294967296,
            chip_area: NaN,
            density: NaN,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2008,
            capacity: 17179869184,
            chip_area: 182,
            density: 90,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2008,
            capacity: 17179869184,
            chip_area: 120,
            density: 136,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2008,
            capacity: 17179869184,
            chip_area: 142.5,
            density: 114,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2009,
            capacity: 34359738368,
            chip_area: 201,
            density: 163,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2009,
            capacity: 68719476736,
            chip_area: 244.45,
            density: 268,
            bits_per_cell: 4,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2009,
            capacity: 34359738368,
            chip_area: 112.86,
            density: 290,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2009,
            capacity: 34359738368,
            chip_area: 172,
            density: 190,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2010,
            capacity: 34359738368,
            chip_area: 159,
            density: 206,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2010,
            capacity: 34359738368,
            chip_area: 146,
            density: 224,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2010,
            capacity: 34359738368,
            chip_area: 126,
            density: 260,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2011,
            capacity: 68719476736,
            chip_area: NaN,
            density: NaN,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2011,
            capacity: 34359738368,
            chip_area: 181.5,
            density: 180,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2011,
            capacity: 68719476736,
            chip_area: 151,
            density: 434,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2012,
            capacity: 68719476736,
            chip_area: 109.5,
            density: 598,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2012,
            capacity: 137438953472,
            chip_area: 170.6,
            density: 768,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2012,
            capacity: 68719476736,
            chip_area: 112.8,
            density: 580,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2013,
            capacity: 137438953472,
            chip_area: 146.5,
            density: 894,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2014,
            capacity: 137438953472,
            chip_area: 173.3,
            density: 756,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2014,
            capacity: 68719476736,
            chip_area: 93.43,
            density: 701,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2014,
            capacity: 137438953472,
            chip_area: 133,
            density: 985,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2015,
            capacity: 68719476736,
            chip_area: 75,
            density: 873,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2015,
            capacity: 137438953472,
            chip_area: 68.9,
            density: 1902,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2016,
            capacity: 137438953472,
            chip_area: 130,
            density: 1008,
            bits_per_cell: 2,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2016,
            capacity: 824633720832,
            chip_area: 179.2,
            density: 4388,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2016,
            capacity: 274877906944,
            chip_area: 97.6,
            density: 2685,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2017,
            capacity: 549755813888,
            chip_area: 128.5,
            density: 4080,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2017,
            capacity: 549755813888,
            chip_area: 132,
            density: 3971,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2018,
            capacity: 549755813888,
            chip_area: 86,
            density: 6096,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2018,
            capacity: 1099511627776,
            chip_area: 181.8827709,
            density: 5765,
            bits_per_cell: 4,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2019,
            capacity: 549755813888,
            chip_area: 101.58,
            density: 5161,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2019,
            capacity: 549755813888,
            chip_area: 66,
            density: 7943,
            bits_per_cell: 3,
            source: 'ISSCC'
          },
          {
            name: 'NAND',
            year: 2019,
            capacity: 1462350464942,
            chip_area: 160.2258824,
            density: 8704,
            bits_per_cell: 4,
            source: 'ISSCC'
          }, 
          {
    name: 'NAND',
    year: 1989,
    capacity: 4194304,
    chip_area: 163.71,
    density: 0,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 1995,
    capacity: 33554432,
    chip_area: 94.9,
    density: 0,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 1995,
    capacity: 33554432,
    chip_area: 104.3868,
    density: 0,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 1996,
    capacity: 134217728,
    chip_area: 117,
    density: 1,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 1999,
    capacity: 268435456,
    chip_area: 129.76,
    density: 1,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2001,
    capacity: 1073741824,
    chip_area: 116.7,
    density: 8,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2002,
    capacity: 1073741824,
    chip_area: 129.6,
    density: 7,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2002,
    capacity: 1073741824,
    chip_area: 125.2,
    density: 8,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2003,
    capacity: 2147483648,
    chip_area: 141,
    density: 14,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2004,
    capacity: 4294967296,
    chip_area: 127.3,
    density: 32,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2005,
    capacity: 8589934592,
    chip_area: 133,
    density: 61,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2005,
    capacity: 8589934592,
    chip_area: 146,
    density: 56,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2006,
    capacity: 8589934592,
    chip_area: 98.8,
    density: 82,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2006,
    capacity: 4294967296,
    chip_area: 140,
    density: 29,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2008,
    capacity: 8589934592,
    chip_area: 169.5,
    density: 48,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2008,
    capacity: 4294967296,
    chip_area: NaN,
    density: NaN,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2008,
    capacity: 17179869184,
    chip_area: 182,
    density: 90,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2008,
    capacity: 17179869184,
    chip_area: 120,
    density: 136,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2008,
    capacity: 17179869184,
    chip_area: 142.5,
    density: 114,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2009,
    capacity: 34359738368,
    chip_area: 201,
    density: 163,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2009,
    capacity: 68719476736,
    chip_area: 244.45,
    density: 268,
    bits_per_cell: 4,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2009,
    capacity: 34359738368,
    chip_area: 112.86,
    density: 290,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2009,
    capacity: 34359738368,
    chip_area: 172,
    density: 190,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2010,
    capacity: 34359738368,
    chip_area: 159,
    density: 206,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2010,
    capacity: 34359738368,
    chip_area: 146,
    density: 224,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2010,
    capacity: 34359738368,
    chip_area: 126,
    density: 260,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2011,
    capacity: 68719476736,
    chip_area: NaN,
    density: NaN,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2011,
    capacity: 34359738368,
    chip_area: 181.5,
    density: 180,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2011,
    capacity: 68719476736,
    chip_area: 151,
    density: 434,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2012,
    capacity: 68719476736,
    chip_area: 109.5,
    density: 598,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2012,
    capacity: 137438953472,
    chip_area: 170.6,
    density: 768,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2012,
    capacity: 68719476736,
    chip_area: 112.8,
    density: 580,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2013,
    capacity: 137438953472,
    chip_area: 146.5,
    density: 894,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2014,
    capacity: 137438953472,
    chip_area: 173.3,
    density: 756,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2014,
    capacity: 68719476736,
    chip_area: 93.43,
    density: 701,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2014,
    capacity: 137438953472,
    chip_area: 133,
    density: 985,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2015,
    capacity: 68719476736,
    chip_area: 75,
    density: 873,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2015,
    capacity: 137438953472,
    chip_area: 68.9,
    density: 1902,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2016,
    capacity: 137438953472,
    chip_area: 130,
    density: 1008,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2016,
    capacity: 824633720832,
    chip_area: 179.2,
    density: 4388,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2016,
    capacity: 274877906944,
    chip_area: 97.6,
    density: 2685,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2017,
    capacity: 549755813888,
    chip_area: 128.5,
    density: 4080,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2017,
    capacity: 549755813888,
    chip_area: 132,
    density: 3971,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2018,
    capacity: 549755813888,
    chip_area: 86,
    density: 6096,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2018,
    capacity: 1099511627776,
    chip_area: 181.8827709,
    density: 5765,
    bits_per_cell: 4,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2019,
    capacity: 549755813888,
    chip_area: 101.58,
    density: 5161,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2019,
    capacity: 549755813888,
    chip_area: 66,
    density: 7943,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2019,
    capacity: 1462350464942,
    chip_area: 160.2258824,
    density: 8704,
    bits_per_cell: 4,
    source: 'ISSCC'
  },

  {
    name: 'SRAM',
    year: 1965,
    cell_area: 46805555.56,
    density: 0.02136498516,
    cgp: NaN,
    m1_pitch: 901,
    source: '[1] ',
    vendor: 'Fairchild'
  },
  {
    name: 'SRAM',
    year: 1969,
    cell_area: 20600,
    density: 48.54368932,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[2]',
    vendor: 'mentioned in the text '
  },
  {
    name: 'SRAM',
    year: 1975,
    cell_area: 1334.8313,
    density: 749.1583393,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[3]',
    vendor: 'INTEL 16K'
  },
  {
    name: 'SRAM',
    year: 1975,
    cell_area: 989.9259,
    density: 1010.17662,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[4]',
    vendor: 'INTEL 32K'
  },
  {
    name: 'SRAM',
    year: 1977,
    cell_area: 842.74774,
    density: 1186.594698,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[5]',
    vendor: 'MITSUBISHI 16K'
  },
  {
    name: 'SRAM',
    year: 1977,
    cell_area: 747.7065,
    density: 1337.423173,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[6]',
    vendor: 'NEC 16K'
  },
  {
    name: 'SRAM',
    year: 1977,
    cell_area: 1000.8047,
    density: 999.195947,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[7]',
    vendor: 'INTEL 16 K'
  },
  {
    name: 'SRAM',
    year: 1977,
    cell_area: 1111.1724,
    density: 899.9503587,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[8]',
    vendor: 'TOSHIBA 16K'
  },
  {
    name: 'SRAM',
    year: 1979,
    cell_area: 760.6233,
    density: 1314.711237,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[9]',
    vendor: 'TOSHIBA 16K'
  },
  {
    name: 'SRAM',
    year: 1980,
    cell_area: 781,
    density: 1280.409731,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[10]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 377.8352,
    density: 2646.656532,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[11]',
    vendor: 'HITACHI 4K'
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 348.0083,
    density: 2873.494684,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[12]',
    vendor: 'NEC64K'
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 322.94116,
    density: 3096.53932,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[13]',
    vendor: 'TOSHIBA 64K'
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 306.47644,
    density: 3262.893552,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[14]',
    vendor: 'INTEL 64K'
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 290.8511,
    density: 3438.185381,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[15]',
    vendor: 'HITACHI 64K'
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 267.91623,
    density: 3732.509971,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[16]',
    vendor: 'TOSHIBA 64K'
  },
  {
    name: 'SRAM',
    year: 1983,
    cell_area: 279.135,
    density: 3582.495925,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[17]',
    vendor: 'NEC64K'
  },
  {
    name: 'SRAM',
    year: 1983,
    cell_area: 313,
    density: 3194.888179,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[18]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1984,
    cell_area: 148.5,
    density: 6734.006734,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[19]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1985,
    cell_area: 149.35797,
    density: 6695.323992,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[20]',
    vendor: 'TOSHIBA 256K'
  },
  {
    name: 'SRAM',
    year: 1986,
    cell_area: 126,
    density: 7936.507937,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[21]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1989,
    cell_area: 50,
    density: 20000,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[22]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1991,
    cell_area: NaN,
    density: NaN,
    cgp: NaN,
    m1_pitch: 2.3,
    source: '[23]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1992,
    cell_area: 20,
    density: 50000,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[24]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1994,
    cell_area: 20.5,
    density: 48780.4878,
    cgp: NaN,
    m1_pitch: 0.88,
    source: '[25]',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 1995,
    cell_area: 8,
    density: 125000,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[26]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1996,
    cell_area: 10.26,
    density: 97465.88694,
    cgp: NaN,
    m1_pitch: 0.64,
    source: '[27]',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 1998,
    cell_area: 5.59,
    density: 178890.8766,
    cgp: NaN,
    m1_pitch: 0.5,
    source: '[28]',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 1998,
    cell_area: 5.4,
    density: 185185.1852,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[29]',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 1998,
    cell_area: 3.2,
    density: 312500,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[30]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1999,
    cell_area: 4.23,
    density: 236406.6194,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[31]',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2000,
    cell_area: 2.09,
    density: 478468.8995,
    cgp: NaN,
    m1_pitch: 0.35,
    source: '[32]',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2001,
    cell_area: 1.3,
    density: 769230.7692,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 2001,
    cell_area: 1.8,
    density: 555555.5556,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2002,
    cell_area: 1,
    density: 1000000,
    cgp: NaN,
    m1_pitch: 0.22,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2002,
    cell_area: 0.992,
    density: 1008064.516,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2004,
    cell_area: 0.57,
    density: 1754385.965,
    cgp: NaN,
    m1_pitch: 0.21,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2004,
    cell_area: 0.52,
    density: 1923076.923,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 2005,
    cell_area: 0.54,
    density: 1851851.852,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2007,
    cell_area: 0.346,
    density: 2890173.41,
    cgp: NaN,
    m1_pitch: 0.16,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2007,
    cell_area: 0.249,
    density: 4016064.257,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2007,
    cell_area: 0.21,
    density: 4761904.762,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 2008,
    cell_area: 0.157,
    density: 6369426.752,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2009,
    cell_area: 0.148,
    density: 6756756.757,
    cgp: NaN,
    m1_pitch: 0.1125,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2009,
    cell_area: 0.12,
    density: 8333333.333,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2010,
    cell_area: 0.08,
    density: 12500000,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 2012,
    cell_area: 0.092,
    density: 10869565.22,
    cgp: NaN,
    m1_pitch: 0.08,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2014,
    cell_area: 0.0588,
    density: 17006802.72,
    cgp: NaN,
    m1_pitch: 0.052,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2016,
    cell_area: 0.027,
    density: 37037037.04,
    cgp: NaN,
    m1_pitch: 0.04,
    source: '',
    vendor: 'TSMC'
  },
  {
    name: 'SRAM',
    year: 2016,
    cell_area: 0.04,
    density: 25000000,
    cgp: NaN,
    m1_pitch: 0.048,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2017,
    cell_area: 0.0312,
    density: 32051282.05,
    cgp: NaN,
    m1_pitch: 0.036,
    source: '',
    vendor: 'Intel '
  },
  {
    name: 'SRAM',
    year: 2017,
    cell_area: 0.0269,
    density: 37174721.19,
    cgp: NaN,
    m1_pitch: 0.04,
    source: '',
    vendor: 'Global foundries '
  },
  {
    name: 'SRAM',
    year: 2018,
    cell_area: 0.0262,
    density: 38167938.93,
    cgp: NaN,
    m1_pitch: 0.036,
    source: '',
    vendor: 'Samsung '
  },
  {
    name: 'SRAM',
    year: 2019,
    cell_area: 0.021,
    density: 47619047.62,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'TSMC'
  },
  {
    name: 'SRAM',
    year: 2022,
    cell_area: 0.024,
    density: 41666666.67,
    cgp: NaN,
    m1_pitch: 0.03,
    source: '',
    vendor: 'Intel'
  }, 
  {
    name: 'NAND',
    year: 1989,
    capacity: 4194304,
    chip_area: 163.71,
    density: 0,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 1995,
    capacity: 33554432,
    chip_area: 94.9,
    density: 0,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 1995,
    capacity: 33554432,
    chip_area: 104.3868,
    density: 0,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 1996,
    capacity: 134217728,
    chip_area: 117,
    density: 1,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 1999,
    capacity: 268435456,
    chip_area: 129.76,
    density: 1,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2001,
    capacity: 1073741824,
    chip_area: 116.7,
    density: 8,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2002,
    capacity: 1073741824,
    chip_area: 129.6,
    density: 7,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2002,
    capacity: 1073741824,
    chip_area: 125.2,
    density: 8,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2003,
    capacity: 2147483648,
    chip_area: 141,
    density: 14,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2004,
    capacity: 4294967296,
    chip_area: 127.3,
    density: 32,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2005,
    capacity: 8589934592,
    chip_area: 133,
    density: 61,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2005,
    capacity: 8589934592,
    chip_area: 146,
    density: 56,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2006,
    capacity: 8589934592,
    chip_area: 98.8,
    density: 82,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2006,
    capacity: 4294967296,
    chip_area: 140,
    density: 29,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2008,
    capacity: 8589934592,
    chip_area: 169.5,
    density: 48,
    bits_per_cell: 1,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2008,
    capacity: 4294967296,
    chip_area: NaN,
    density: NaN,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2008,
    capacity: 17179869184,
    chip_area: 182,
    density: 90,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2008,
    capacity: 17179869184,
    chip_area: 120,
    density: 136,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2008,
    capacity: 17179869184,
    chip_area: 142.5,
    density: 114,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2009,
    capacity: 34359738368,
    chip_area: 201,
    density: 163,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2009,
    capacity: 68719476736,
    chip_area: 244.45,
    density: 268,
    bits_per_cell: 4,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2009,
    capacity: 34359738368,
    chip_area: 112.86,
    density: 290,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2009,
    capacity: 34359738368,
    chip_area: 172,
    density: 190,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2010,
    capacity: 34359738368,
    chip_area: 159,
    density: 206,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2010,
    capacity: 34359738368,
    chip_area: 146,
    density: 224,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2010,
    capacity: 34359738368,
    chip_area: 126,
    density: 260,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2011,
    capacity: 68719476736,
    chip_area: NaN,
    density: NaN,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2011,
    capacity: 34359738368,
    chip_area: 181.5,
    density: 180,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2011,
    capacity: 68719476736,
    chip_area: 151,
    density: 434,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2012,
    capacity: 68719476736,
    chip_area: 109.5,
    density: 598,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2012,
    capacity: 137438953472,
    chip_area: 170.6,
    density: 768,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2012,
    capacity: 68719476736,
    chip_area: 112.8,
    density: 580,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2013,
    capacity: 137438953472,
    chip_area: 146.5,
    density: 894,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2014,
    capacity: 137438953472,
    chip_area: 173.3,
    density: 756,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2014,
    capacity: 68719476736,
    chip_area: 93.43,
    density: 701,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2014,
    capacity: 137438953472,
    chip_area: 133,
    density: 985,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2015,
    capacity: 68719476736,
    chip_area: 75,
    density: 873,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2015,
    capacity: 137438953472,
    chip_area: 68.9,
    density: 1902,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2016,
    capacity: 137438953472,
    chip_area: 130,
    density: 1008,
    bits_per_cell: 2,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2016,
    capacity: 824633720832,
    chip_area: 179.2,
    density: 4388,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2016,
    capacity: 274877906944,
    chip_area: 97.6,
    density: 2685,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2017,
    capacity: 549755813888,
    chip_area: 128.5,
    density: 4080,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2017,
    capacity: 549755813888,
    chip_area: 132,
    density: 3971,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2018,
    capacity: 549755813888,
    chip_area: 86,
    density: 6096,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2018,
    capacity: 1099511627776,
    chip_area: 181.8827709,
    density: 5765,
    bits_per_cell: 4,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2019,
    capacity: 549755813888,
    chip_area: 101.58,
    density: 5161,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2019,
    capacity: 549755813888,
    chip_area: 66,
    density: 7943,
    bits_per_cell: 3,
    source: 'ISSCC'
  },
  {
    name: 'NAND',
    year: 2019,
    capacity: 1462350464942,
    chip_area: 160.2258824,
    density: 8704,
    bits_per_cell: 4,
    source: 'ISSCC'
  },
  {
    name: 'SRAM',
    year: 1965,
    cell_area: 46805555.56,
    density: 0.02136498516,
    cgp: NaN,
    m1_pitch: 901,
    source: '[1] ',
    vendor: 'Fairchild'
  },
  {
    name: 'SRAM',
    year: 1969,
    cell_area: 20600,
    density: 48.54368932,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[2]',
    vendor: 'mentioned in the text '
  },
  {
    name: 'SRAM',
    year: 1975,
    cell_area: 1334.8313,
    density: 749.1583393,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[3]',
    vendor: 'INTEL 16K'
  },
  {
    name: 'SRAM',
    year: 1975,
    cell_area: 989.9259,
    density: 1010.17662,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[4]',
    vendor: 'INTEL 32K'
  },
  {
    name: 'SRAM',
    year: 1977,
    cell_area: 842.74774,
    density: 1186.594698,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[5]',
    vendor: 'MITSUBISHI 16K'
  },
  {
    name: 'SRAM',
    year: 1977,
    cell_area: 747.7065,
    density: 1337.423173,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[6]',
    vendor: 'NEC 16K'
  },
  {
    name: 'SRAM',
    year: 1977,
    cell_area: 1000.8047,
    density: 999.195947,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[7]',
    vendor: 'INTEL 16 K'
  },
  {
    name: 'SRAM',
    year: 1977,
    cell_area: 1111.1724,
    density: 899.9503587,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[8]',
    vendor: 'TOSHIBA 16K'
  },
  {
    name: 'SRAM',
    year: 1979,
    cell_area: 760.6233,
    density: 1314.711237,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[9]',
    vendor: 'TOSHIBA 16K'
  },
  {
    name: 'SRAM',
    year: 1980,
    cell_area: 781,
    density: 1280.409731,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[10]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 377.8352,
    density: 2646.656532,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[11]',
    vendor: 'HITACHI 4K'
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 348.0083,
    density: 2873.494684,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[12]',
    vendor: 'NEC64K'
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 322.94116,
    density: 3096.53932,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[13]',
    vendor: 'TOSHIBA 64K'
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 306.47644,
    density: 3262.893552,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[14]',
    vendor: 'INTEL 64K'
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 290.8511,
    density: 3438.185381,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[15]',
    vendor: 'HITACHI 64K'
  },
  {
    name: 'SRAM',
    year: 1981,
    cell_area: 267.91623,
    density: 3732.509971,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[16]',
    vendor: 'TOSHIBA 64K'
  },
  {
    name: 'SRAM',
    year: 1983,
    cell_area: 279.135,
    density: 3582.495925,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[17]',
    vendor: 'NEC64K'
  },
  {
    name: 'SRAM',
    year: 1983,
    cell_area: 313,
    density: 3194.888179,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[18]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1984,
    cell_area: 148.5,
    density: 6734.006734,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[19]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1985,
    cell_area: 149.35797,
    density: 6695.323992,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[20]',
    vendor: 'TOSHIBA 256K'
  },
  {
    name: 'SRAM',
    year: 1986,
    cell_area: 126,
    density: 7936.507937,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[21]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1989,
    cell_area: 50,
    density: 20000,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[22]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1991,
    cell_area: NaN,
    density: NaN,
    cgp: NaN,
    m1_pitch: 2.3,
    source: '[23]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1992,
    cell_area: 20,
    density: 50000,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[24]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1994,
    cell_area: 20.5,
    density: 48780.4878,
    cgp: NaN,
    m1_pitch: 0.88,
    source: '[25]',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 1995,
    cell_area: 8,
    density: 125000,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[26]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1996,
    cell_area: 10.26,
    density: 97465.88694,
    cgp: NaN,
    m1_pitch: 0.64,
    source: '[27]',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 1998,
    cell_area: 5.59,
    density: 178890.8766,
    cgp: NaN,
    m1_pitch: 0.5,
    source: '[28]',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 1998,
    cell_area: 5.4,
    density: 185185.1852,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[29]',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 1998,
    cell_area: 3.2,
    density: 312500,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[30]',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 1999,
    cell_area: 4.23,
    density: 236406.6194,
    cgp: NaN,
    m1_pitch: NaN,
    source: '[31]',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2000,
    cell_area: 2.09,
    density: 478468.8995,
    cgp: NaN,
    m1_pitch: 0.35,
    source: '[32]',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2001,
    cell_area: 1.3,
    density: 769230.7692,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 2001,
    cell_area: 1.8,
    density: 555555.5556,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2002,
    cell_area: 1,
    density: 1000000,
    cgp: NaN,
    m1_pitch: 0.22,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2002,
    cell_area: 0.992,
    density: 1008064.516,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2004,
    cell_area: 0.57,
    density: 1754385.965,
    cgp: NaN,
    m1_pitch: 0.21,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2004,
    cell_area: 0.52,
    density: 1923076.923,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 2005,
    cell_area: 0.54,
    density: 1851851.852,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2007,
    cell_area: 0.346,
    density: 2890173.41,
    cgp: NaN,
    m1_pitch: 0.16,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2007,
    cell_area: 0.249,
    density: 4016064.257,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2007,
    cell_area: 0.21,
    density: 4761904.762,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 2008,
    cell_area: 0.157,
    density: 6369426.752,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2009,
    cell_area: 0.148,
    density: 6756756.757,
    cgp: NaN,
    m1_pitch: 0.1125,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2009,
    cell_area: 0.12,
    density: 8333333.333,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2010,
    cell_area: 0.08,
    density: 12500000,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: ''
  },
  {
    name: 'SRAM',
    year: 2012,
    cell_area: 0.092,
    density: 10869565.22,
    cgp: NaN,
    m1_pitch: 0.08,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2014,
    cell_area: 0.0588,
    density: 17006802.72,
    cgp: NaN,
    m1_pitch: 0.052,
    source: '',
    vendor: 'Intel'
  },
  {
    name: 'SRAM',
    year: 2016,
    cell_area: 0.027,
    density: 37037037.04,
    cgp: NaN,
    m1_pitch: 0.04,
    source: '',
    vendor: 'TSMC'
  },
  {
    name: 'SRAM',
    year: 2016,
    cell_area: 0.04,
    density: 25000000,
    cgp: NaN,
    m1_pitch: 0.048,
    source: '',
    vendor: 'IBM'
  },
  {
    name: 'SRAM',
    year: 2017,
    cell_area: 0.0312,
    density: 32051282.05,
    cgp: NaN,
    m1_pitch: 0.036,
    source: '',
    vendor: 'Intel '
  },
  {
    name: 'SRAM',
    year: 2017,
    cell_area: 0.0269,
    density: 37174721.19,
    cgp: NaN,
    m1_pitch: 0.04,
    source: '',
    vendor: 'Global foundries '
  },
  {
    name: 'SRAM',
    year: 2018,
    cell_area: 0.0262,
    density: 38167938.93,
    cgp: NaN,
    m1_pitch: 0.036,
    source: '',
    vendor: 'Samsung '
  },
  {
    name: 'SRAM',
    year: 2019,
    cell_area: 0.021,
    density: 47619047.62,
    cgp: NaN,
    m1_pitch: NaN,
    source: '',
    vendor: 'TSMC'
  },
  {
    name: 'SRAM',
    year: 2022,
    cell_area: 0.024,
    density: 41666666.67,
    cgp: NaN,
    m1_pitch: 0.03,
    source: '',
    vendor: 'Intel'
  }

    ]




    // Instert documents into the collection
    const em = emerging.insertMany(emergingDocuments);
    const est = established.insertMany(establishedDocuments);


  } finally {
    // Ensures that the client will close when you finish/error
    await client.close();
  }
}
run().catch(console.dir);
