v 20201216 2
C 41500 46300 1 0 0 in-1.sym
{
T 41500 46800 5 10 0 0 0 0 1
footprint=anchor
T 41500 46600 5 10 0 0 0 0 1
device=INPUT
T 41500 46400 5 10 1 1 0 7 1
refdes=O5
}
C 41500 46900 1 0 0 in-1.sym
{
T 41500 47400 5 10 0 0 0 0 1
footprint=anchor
T 41500 47200 5 10 0 0 0 0 1
device=INPUT
T 41500 47000 5 10 1 1 0 7 1
refdes=O2
}
C 41500 46700 1 0 0 in-1.sym
{
T 41500 47200 5 10 0 0 0 0 1
footprint=anchor
T 41500 47000 5 10 0 0 0 0 1
device=INPUT
T 41500 46800 5 10 1 1 0 7 1
refdes=O3
}
C 41500 46500 1 0 0 in-1.sym
{
T 41500 47000 5 10 0 0 0 0 1
footprint=anchor
T 41500 46800 5 10 0 0 0 0 1
device=INPUT
T 41500 46600 5 10 1 1 0 7 1
refdes=O4
}
C 41500 46100 1 0 0 in-1.sym
{
T 41500 46600 5 10 0 0 0 0 1
footprint=anchor
T 41500 46400 5 10 0 0 0 0 1
device=INPUT
T 41500 46200 5 10 1 1 0 7 1
refdes=O6
}
C 41500 45900 1 0 0 in-1.sym
{
T 41500 46400 5 10 0 0 0 0 1
footprint=anchor
T 41500 46200 5 10 0 0 0 0 1
device=INPUT
T 41500 46000 5 10 1 1 0 7 1
refdes=O7
}
N 42100 46800 42600 46800 4
{
T 42200 46800 5 10 1 1 0 0 1
netname=O3
}
N 45900 49500 46300 49500 4
{
T 45900 49500 5 10 1 1 0 0 1
netname=O6#
}
N 42600 46600 42100 46600 4
{
T 42200 46600 5 10 1 1 0 0 1
netname=O4
}
N 42800 49200 44200 49200 4
{
T 43050 49250 5 10 1 1 0 0 1
netname=Flag
}
N 45000 49100 46300 49100 4
{
T 45150 49100 5 10 1 1 0 0 1
netname=Cond#
}
C 47900 49300 1 0 0 out-1.sym
{
T 47900 49800 5 10 0 0 0 0 1
footprint=anchor
T 47900 49600 5 10 0 0 0 0 1
device=OUTPUT
T 48050 49450 5 10 1 1 0 0 1
refdes=Ret
}
N 46300 48100 46300 49100 4
C 46300 47500 1 0 0 nor.sym
{
T 46700 48000 5 10 1 1 0 4 1
refdes=S?
}
C 47900 47900 1 0 0 out-1.sym
{
T 47900 48400 5 10 0 0 0 0 1
footprint=anchor
T 47900 48200 5 10 0 0 0 0 1
device=OUTPUT
T 47950 48050 5 10 1 1 0 0 1
refdes=Jump
}
C 47900 46500 1 0 0 out-1.sym
{
T 47900 47000 5 10 0 0 0 0 1
footprint=anchor
T 47900 46800 5 10 0 0 0 0 1
device=OUTPUT
T 47950 46650 5 10 1 1 0 0 1
refdes=Push
}
C 47100 48200 1 0 0 nor.sym
{
T 47500 48700 5 10 1 1 0 4 1
refdes=S
}
N 47100 49400 47100 48800 4
N 47100 47300 47100 48600 4
C 47900 48600 1 0 0 out-1.sym
{
T 47900 49100 5 10 0 0 0 0 1
footprint=anchor
T 47900 48900 5 10 0 0 0 0 1
device=OUTPUT
T 48050 48750 5 10 1 1 0 0 1
refdes=Inc
}
C 44400 48300 1 0 0 gnd-1.sym
C 46500 45800 1 0 0 gnd-1.sym
C 46500 47200 1 0 0 gnd-1.sym
C 47300 47900 1 0 0 gnd-1.sym
C 46500 48600 1 0 0 gnd-1.sym
C 42200 49700 1 0 0 vdd-1.sym
C 44300 49600 1 0 0 vdd-1.sym
C 46400 49900 1 0 0 vdd-1.sym
C 47200 49200 1 0 0 vdd-1.sym
C 46400 48500 1 0 0 vdd-1.sym
C 46400 47100 1 0 0 vdd-1.sym
N 46300 46500 45900 46500 4
{
T 45900 46500 5 10 1 1 0 0 1
netname=O5#
}
N 44200 49000 43800 49000 4
{
T 44000 49000 5 10 1 1 0 5 1
netname=O2
}
C 46300 48900 1 0 0 nor4.sym
{
T 46700 49400 5 10 1 1 0 4 1
refdes=S?
}
N 47900 48000 47100 48000 4
N 45900 49300 46300 49300 4
{
T 45900 49300 5 10 1 1 0 0 1
netname=O7
}
N 47900 49400 47100 49400 4
{
T 47400 49400 5 10 1 1 0 0 1
netname=Ret
}
C 46300 46100 1 0 0 nand.sym
{
T 46700 46600 5 10 1 1 0 4 1
refdes=S?
}
C 47100 46300 1 0 0 cnot.sym
{
T 47425 46600 5 10 1 1 0 4 1
refdes=I?
}
C 47300 46900 1 0 0 vdd-1.sym
C 47400 46000 1 0 0 gnd-1.sym
N 47100 47300 46300 47300 4
N 46300 47300 46300 46700 4
C 41500 47800 1 0 0 in-1.sym
{
T 41500 48300 5 10 0 0 0 0 1
footprint=anchor
T 41500 48100 5 10 0 0 0 0 1
device=INPUT
T 41500 47900 5 10 1 1 0 7 1
refdes=Vdd
}
C 41500 47600 1 0 0 in-1.sym
{
T 41500 48100 5 10 0 0 0 0 1
footprint=anchor
T 41500 47900 5 10 0 0 0 0 1
device=INPUT
T 41500 47700 5 10 1 1 0 7 1
refdes=GND
}
C 41900 47900 1 0 0 vdd-1.sym
C 42000 47400 1 0 0 gnd-1.sym
N 45900 49700 46300 49700 4
{
T 45900 49700 5 10 1 1 0 0 1
netname=O5
}
N 42100 47000 42600 47000 4
{
T 42200 47000 5 10 1 1 0 0 1
netname=O2
}
N 42100 46400 42600 46400 4
{
T 42200 46400 5 10 1 1 0 0 1
netname=O5
}
N 42100 46200 42600 46200 4
{
T 42200 46200 5 10 1 1 0 0 1
netname=O6
}
N 42100 46000 42600 46000 4
{
T 42200 46000 5 10 1 1 0 0 1
netname=O7
}
C 42300 48000 1 0 0 gnd-1.sym
C 41800 48700 1 0 0 nandor.sym
{
T 42450 49200 5 10 1 1 0 4 1
refdes=F
}
T 47400 47800 9 10 1 0 0 0 1
(includes call)
C 41500 44200 1 0 0 in-1.sym
{
T 41500 44500 5 10 0 0 0 0 1
device=INPUT
T 41500 44700 5 10 0 0 0 0 1
footprint=anchor
T 41500 44300 5 10 1 1 0 7 1
refdes=I3#
}
C 41500 44400 1 0 0 in-1.sym
{
T 41500 44700 5 10 0 0 0 0 1
device=INPUT
T 41500 44900 5 10 0 0 0 0 1
footprint=anchor
T 41500 44500 5 10 1 1 0 7 1
refdes=I3
}
C 41500 43800 1 0 0 in-1.sym
{
T 41500 44100 5 10 0 0 0 0 1
device=INPUT
T 41500 43900 5 10 1 1 0 7 1
refdes=I4#
T 41500 44300 5 10 0 0 0 0 1
footprint=anchor
}
C 41500 44000 1 0 0 in-1.sym
{
T 41500 44300 5 10 0 0 0 0 1
device=INPUT
T 41500 44100 5 10 1 1 0 7 1
refdes=I4
T 41500 44500 5 10 0 0 0 0 1
footprint=anchor
}
C 41500 43600 1 0 0 in-1.sym
{
T 41500 43900 5 10 0 0 0 0 1
device=INPUT
T 41500 44100 5 10 0 0 0 0 1
footprint=anchor
T 41500 43700 5 10 1 1 0 7 1
refdes=I5
}
C 41500 43400 1 0 0 in-1.sym
{
T 41500 43700 5 10 0 0 0 0 1
device=INPUT
T 41500 43900 5 10 0 0 0 0 1
footprint=anchor
T 41500 43500 5 10 1 1 0 7 1
refdes=I5#
}
C 41500 43200 1 0 0 in-1.sym
{
T 41500 43500 5 10 0 0 0 0 1
device=INPUT
T 41500 43300 5 10 1 1 0 7 1
refdes=I6
T 41500 43700 5 10 0 0 0 0 1
footprint=anchor
}
C 41500 43000 1 0 0 in-1.sym
{
T 41500 43300 5 10 0 0 0 0 1
device=INPUT
T 41500 43100 5 10 1 1 0 7 1
refdes=I6#
T 41500 43500 5 10 0 0 0 0 1
footprint=anchor
}
C 41500 42800 1 0 0 in-1.sym
{
T 41500 43100 5 10 0 0 0 0 1
device=INPUT
T 41500 43300 5 10 0 0 0 0 1
footprint=anchor
T 41500 42900 5 10 1 1 0 7 1
refdes=I7
}
C 41500 42600 1 0 0 in-1.sym
{
T 41500 42900 5 10 0 0 0 0 1
device=INPUT
T 41500 43100 5 10 0 0 0 0 1
footprint=anchor
T 41500 42700 5 10 1 1 0 7 1
refdes=I7#
}
N 42100 44300 42300 44300 4
{
T 42350 44300 5 10 1 1 0 1 1
netname=I3#
}
N 42100 44500 42300 44500 4
{
T 42350 44500 5 10 1 1 0 1 1
netname=I3
}
N 42100 43900 42300 43900 4
{
T 42350 43900 5 10 1 1 0 1 1
netname=I4#
}
N 42100 44100 42300 44100 4
{
T 42350 44100 5 10 1 1 0 1 1
netname=I4
}
N 42100 43700 42300 43700 4
{
T 42350 43700 5 10 1 1 0 1 1
netname=I5
}
N 42100 43500 42300 43500 4
{
T 42350 43500 5 10 1 1 0 1 1
netname=I5#
}
N 42100 43300 42300 43300 4
{
T 42350 43300 5 10 1 1 0 1 1
netname=I6
}
N 42100 43100 42300 43100 4
{
T 42350 43100 5 10 1 1 0 1 1
netname=I6#
}
N 42100 42900 42300 42900 4
{
T 42350 42900 5 10 1 1 0 1 1
netname=I7
}
N 42100 42700 42300 42700 4
{
T 42350 42700 5 10 1 1 0 1 1
netname=I7#
}
N 62000 46200 62200 46200 4
{
T 62000 46200 5 10 1 1 0 7 1
netname=I7
}
N 62000 45600 62200 45600 4
{
T 62000 45600 5 10 1 1 0 7 1
netname=I5#
}
N 62000 46000 62200 46000 4
{
T 62000 46000 5 10 1 1 0 7 1
netname=I4#
}
N 62000 45800 62200 45800 4
{
T 62000 45800 5 10 1 1 0 7 1
netname=I3
}
C 58000 49200 1 0 0 out-1.sym
{
T 58000 49500 5 10 0 0 0 0 1
device=OUTPUT
T 58600 49300 5 10 1 1 0 1 1
refdes=AND
T 58000 49700 5 10 0 0 0 0 1
footprint=anchor
}
N 62200 43700 62500 43700 4
{
T 62200 43700 5 10 1 1 0 7 1
netname=I7#
}
N 62200 43900 62500 43900 4
{
T 62200 43900 5 10 1 1 0 7 1
netname=I5
}
N 62200 44100 62500 44100 4
{
T 62200 44100 5 10 1 1 0 7 1
netname=I4#
}
N 62200 44300 62500 44300 4
{
T 62200 44300 5 10 1 1 0 7 1
netname=I3#
}
C 54700 41600 1 0 0 gnd-1.sym
C 49900 43300 1 0 0 gnd-1.sym
C 50000 45600 1 0 0 vdd-1.sym
C 51400 42600 1 0 0 vdd-1.sym
C 53800 47900 1 0 0 out-1.sym
{
T 53800 48200 5 10 0 0 0 0 1
device=OUTPUT
T 53800 48400 5 10 0 0 0 0 1
footprint=anchor
T 54400 48000 5 10 1 1 0 1 1
refdes=AS
}
N 52700 48100 53000 48100 4
{
T 52700 48100 5 10 1 1 0 7 1
netname=I2#
}
N 53000 47900 52700 47900 4
{
T 52700 47900 5 10 1 1 0 7 1
netname=I67#
}
C 53200 47200 1 0 0 gnd-1.sym
C 53100 48500 1 0 0 vdd-1.sym
C 54600 49200 1 0 0 out-1.sym
{
T 54600 49500 5 10 0 0 0 0 1
device=OUTPUT
T 54600 49700 5 10 0 0 0 0 1
footprint=anchor
T 55200 49300 5 10 1 1 0 1 1
refdes=AR#
}
C 60300 44200 1 0 0 gnd-1.sym
C 61300 44900 1 0 0 out-1.sym
{
T 61300 45200 5 10 0 0 0 0 1
device=OUTPUT
T 61300 45400 5 10 0 0 0 0 1
footprint=anchor
T 61900 45000 5 10 1 1 0 1 1
refdes=N
}
C 60200 45500 1 0 0 vdd-1.sym
C 60600 48500 1 0 0 in-1.sym
{
T 60600 48800 5 10 0 0 0 0 1
device=INPUT
T 60600 48600 5 10 1 1 0 7 1
refdes=Vdd
T 60600 49000 5 10 0 0 0 0 1
footprint=anchor
}
C 60600 48300 1 0 0 in-1.sym
{
T 60600 48600 5 10 0 0 0 0 1
device=INPUT
T 60600 48400 5 10 1 1 0 7 1
refdes=GND
T 60600 48800 5 10 0 0 0 0 1
footprint=anchor
}
C 61000 48600 1 0 0 vdd-1.sym
C 61100 48100 1 0 0 gnd-1.sym
N 51000 37800 50800 37800 4
{
T 50800 37800 5 10 1 1 0 7 1
netname=I7
}
N 51000 38000 50800 38000 4
{
T 50800 38000 5 10 1 1 0 7 1
netname=I6
}
C 60100 44500 1 0 0 nand.sym
{
T 60500 45000 5 10 1 1 0 4 1
refdes=S7
}
N 60900 45000 61300 45000 4
C 54400 44000 1 0 0 gnd-1.sym
N 54300 42500 54500 42500 4
{
T 54250 42500 5 10 1 1 0 7 1
netname=I7#
}
N 60300 44100 60500 44100 4
{
T 60000 44100 5 10 1 1 0 1 1
netname=I4#
}
N 60100 45100 59900 45100 4
{
T 59850 45100 5 10 1 1 0 7 1
netname=I3#
}
N 60100 44900 59900 44900 4
{
T 59850 44900 5 10 1 1 0 7 1
netname=I5
}
C 51200 37000 1 0 0 gnd-1.sym
C 54600 42900 1 0 0 vdd-1.sym
N 61400 46000 61200 46000 4
{
T 61200 46000 5 10 1 1 0 7 1
netname=I7
}
N 61200 45800 61400 45800 4
{
T 61200 45800 5 10 1 1 0 7 1
netname=I6#
}
N 60100 46100 59900 46100 4
{
T 59900 46100 5 10 1 1 0 7 1
netname=I4
}
N 57200 49900 57200 49300 4
C 57500 49300 1 0 0 gnd-1.sym
C 57400 50200 1 0 0 vdd-1.sym
C 58000 49800 1 0 0 out-1.sym
{
T 58000 50100 5 10 0 0 0 0 1
device=OUTPUT
T 58600 49900 5 10 1 1 0 1 1
refdes=CS#
T 58000 50300 5 10 0 0 0 0 1
footprint=anchor
}
C 53800 49000 1 0 0 cnot.sym
{
T 54125 49300 5 10 1 1 0 4 1
refdes=N?
}
C 54100 48700 1 0 0 gnd-1.sym
C 54000 49600 1 0 0 vdd-1.sym
N 58000 49300 57200 49300 4
N 61300 44200 61300 45000 4
C 41500 44600 1 0 0 in-1.sym
{
T 41500 44900 5 10 0 0 0 0 1
device=INPUT
T 41500 45100 5 10 0 0 0 0 1
footprint=anchor
T 41500 44700 5 10 1 1 0 7 1
refdes=I2#
}
C 41500 44800 1 0 0 in-1.sym
{
T 41500 45100 5 10 0 0 0 0 1
device=INPUT
T 41500 45300 5 10 0 0 0 0 1
footprint=anchor
T 41500 44900 5 10 1 1 0 7 1
refdes=I2
}
N 42100 44700 42300 44700 4
{
T 42350 44700 5 10 1 1 0 1 1
netname=I2#
}
N 42100 44900 42300 44900 4
{
T 42350 44900 5 10 1 1 0 1 1
netname=I2
}
C 57200 49600 1 0 0 cnot.sym
{
T 57525 49900 5 10 1 1 0 4 1
refdes=N?
}
N 50800 49400 51000 49400 4
{
T 51050 49400 5 10 1 1 0 1 1
netname=I67#
}
C 51800 40700 1 0 0 out-1.sym
{
T 51800 41000 5 10 0 0 0 0 1
device=OUTPUT
T 51800 41200 5 10 0 0 0 0 1
footprint=anchor
T 52400 40800 5 10 1 1 0 1 1
refdes=MR
}
C 60300 46300 1 0 0 out-1.sym
{
T 60300 46600 5 10 0 0 0 0 1
device=OUTPUT
T 60300 46800 5 10 0 0 0 0 1
footprint=anchor
T 60550 46425 5 10 1 1 0 3 1
refdes=OUT#
}
N 53000 49200 52700 49200 4
{
T 52700 49200 5 10 1 1 0 7 1
netname=I67#
}
N 53000 49400 52700 49400 4
{
T 52700 49400 5 10 1 1 0 7 1
netname=I2
}
C 53100 49800 1 0 0 vdd-1.sym
C 53200 48500 1 0 0 gnd-1.sym
C 46400 43800 1 0 0 dflipflop.sym
{
T 47750 44200 5 10 1 1 0 7 1
refdes=C
T 47200 44450 5 10 1 1 0 4 1
source=dflipflop.sch
}
C 47000 45300 1 0 0 vdd-1.sym
C 47100 43500 1 0 0 gnd-1.sym
C 45900 44100 1 0 0 gnd-1.sym
C 46100 44200 1 0 0 phi0.sym
C 44200 45100 1 0 0 in-1.sym
{
T 44200 45200 5 10 1 1 0 7 1
refdes=Ci#
T 44200 45600 5 10 0 0 0 0 1
footprint=anchor
T 44200 45400 5 10 0 0 0 0 1
device=INPUT
}
C 44900 44700 1 0 0 vdd-1.sym
N 45600 44700 45600 44200 4
C 45000 43400 1 0 0 gnd-1.sym
N 44800 45200 45400 45200 4
N 48000 44900 48200 44900 4
N 48100 44900 48100 43500 4
N 44800 43500 48100 43500 4
N 44800 43500 44800 44100 4
C 48200 44800 1 0 0 out-1.sym
{
T 48800 44900 5 10 1 1 0 1 1
refdes=Co
T 48200 45300 5 10 0 0 0 0 1
footprint=anchor
T 48200 45100 5 10 0 0 0 0 1
device=OUTPUT
}
C 48200 44600 1 0 0 out-1.sym
{
T 48800 44700 5 10 1 1 0 1 1
refdes=Co#
T 48200 45100 5 10 0 0 0 0 1
footprint=anchor
T 48200 44900 5 10 0 0 0 0 1
device=OUTPUT
}
N 48200 44700 48000 44700 4
C 47000 42800 1 0 0 vdd-1.sym
C 47100 41000 1 0 0 gnd-1.sym
C 45900 41600 1 0 0 gnd-1.sym
C 46100 41700 1 0 0 phi0.sym
C 44200 42600 1 0 0 in-1.sym
{
T 44200 42700 5 10 1 1 0 7 1
refdes=Zi
T 44200 43100 5 10 0 0 0 0 1
footprint=anchor
T 44200 42900 5 10 0 0 0 0 1
device=INPUT
}
C 45000 42300 1 0 0 vdd-1.sym
N 45700 42200 45700 41800 4
C 45100 41000 1 0 0 gnd-1.sym
N 44900 41900 44900 42500 4
N 44600 42500 45400 42500 4
{
T 44550 42500 5 10 1 1 0 7 1
netname=Zw#
}
N 44800 42700 45400 42700 4
N 48000 42400 48200 42400 4
N 48100 42400 48100 41100 4
N 48100 41100 44900 41100 4
N 44900 41100 44900 41700 4
C 48200 42300 1 0 0 out-1.sym
{
T 48800 42400 5 10 1 1 0 1 1
refdes=Zo#
T 48200 42800 5 10 0 0 0 0 1
footprint=anchor
T 48200 42600 5 10 0 0 0 0 1
device=OUTPUT
}
C 48200 42100 1 0 0 out-1.sym
{
T 48800 42200 5 10 1 1 0 1 1
refdes=Zo
T 48200 42600 5 10 0 0 0 0 1
footprint=anchor
T 48200 42400 5 10 0 0 0 0 1
device=OUTPUT
}
N 48200 42200 48000 42200 4
C 47800 45200 1 0 1 in-1.sym
{
T 47800 45300 5 10 1 1 0 1 1
refdes=Vdd
T 47800 45700 5 10 0 0 0 6 1
footprint=anchor
T 47800 45500 5 10 0 0 0 6 1
device=INPUT
}
C 46600 43700 1 0 0 in-1.sym
{
T 46600 43800 5 10 1 1 0 7 1
refdes=GND
T 46600 44200 5 10 0 0 0 0 1
footprint=anchor
T 46600 44000 5 10 0 0 0 0 1
device=INPUT
}
N 44800 44300 44800 45000 4
C 45800 43000 1 0 0 vdd-1.sym
C 45800 45400 1 0 0 vdd-1.sym
C 60450 47850 1 0 0 in-1.sym
{
T 60450 47950 5 10 1 1 0 7 1
refdes=Ï•0
T 60450 48350 5 10 0 0 0 0 1
footprint=anchor
T 60450 48150 5 10 0 0 0 0 1
device=INPUT
}
C 61350 47850 1 0 1 phi0.sym
C 45100 42900 1 0 0 resistor-load.sym
{
T 45400 43300 5 10 0 0 0 0 1
device=RESISTOR
T 45250 43050 5 10 1 1 0 6 1
refdes=R?
T 45500 43000 5 10 0 1 0 0 1
footprint=0603-boxed
T 45500 43000 5 10 0 1 0 0 1
value=3.3k
}
N 46000 43000 46000 42900 4
N 45100 43000 45100 42700 4
C 46400 41300 1 0 0 dflipflop.sym
{
T 47750 41700 5 10 1 1 0 7 1
refdes=Z
T 47200 41950 5 10 1 1 0 4 1
source=dflipflop.sch
}
C 55300 37700 1 0 0 dilatch.sym
{
T 56650 38150 5 10 1 1 0 7 1
refdes=W0
T 56100 38425 5 10 1 1 0 4 1
source=dilatch.sch
}
C 55300 39500 1 0 0 dilatch.sym
{
T 56650 39950 5 10 1 1 0 7 1
refdes=W1
T 56100 40225 5 10 1 1 0 4 1
source=dilatch.sch
}
C 55300 41300 1 0 0 dilatch.sym
{
T 56650 41750 5 10 1 1 0 7 1
refdes=W2
T 56100 42025 5 10 1 1 0 4 1
source=dilatch.sch
}
C 55900 39200 1 0 0 vdd-1.sym
C 55900 41000 1 0 0 vdd-1.sym
C 55900 42800 1 0 0 vdd-1.sym
C 56200 37400 1 0 1 gnd-1.sym
C 56200 39200 1 0 1 gnd-1.sym
C 56200 41000 1 0 1 gnd-1.sym
N 56900 38800 57000 38800 4
{
T 57000 38800 5 10 1 1 0 1 1
netname=W0
}
N 56900 38600 57000 38600 4
{
T 57000 38600 5 10 1 1 0 1 1
netname=W0#
}
N 56900 40600 57000 40600 4
{
T 57000 40600 5 10 1 1 0 1 1
netname=W1
}
N 56900 40400 57000 40400 4
{
T 57000 40400 5 10 1 1 0 1 1
netname=W1#
}
N 56900 42400 57000 42400 4
{
T 57000 42400 5 10 1 1 0 1 1
netname=W2#
}
N 56900 42200 57000 42200 4
{
T 57000 42200 5 10 1 1 0 1 1
netname=W2
}
C 58000 41900 1 0 0 BSS84.sym
{
T 58225 42200 5 10 1 1 0 1 1
refdes=M?
T 58100 42700 5 10 0 1 0 0 1
value=BSS84
T 58500 42500 5 10 0 1 0 0 1
footprint=sot23-pmos
T 59500 42500 5 10 0 1 0 0 1
device=PMOS
}
C 58000 41300 1 0 0 BSS84.sym
{
T 58225 41600 5 10 1 1 0 1 1
refdes=M?
T 58100 42100 5 10 0 1 0 0 1
value=BSS84
T 58500 41900 5 10 0 1 0 0 1
footprint=sot23-pmos
T 59500 41900 5 10 0 1 0 0 1
device=PMOS
}
C 59700 41300 1 0 0 BSS84.sym
{
T 59925 41600 5 10 1 1 0 1 1
refdes=M?
T 59800 42100 5 10 0 1 0 0 1
value=BSS84
T 60200 41900 5 10 0 1 0 0 1
footprint=sot23-pmos
T 61200 41900 5 10 0 1 0 0 1
device=PMOS
}
C 60700 41900 1 0 0 BSS84.sym
{
T 60925 42200 5 10 1 1 0 1 1
refdes=M?
T 60800 42700 5 10 0 1 0 0 1
value=BSS84
T 61200 42500 5 10 0 1 0 0 1
footprint=sot23-pmos
T 62200 42500 5 10 0 1 0 0 1
device=PMOS
}
C 61700 41300 1 0 0 BSS84.sym
{
T 61925 41600 5 10 1 1 0 1 1
refdes=M?
T 61800 42100 5 10 0 1 0 0 1
value=BSS84
T 62200 41900 5 10 0 1 0 0 1
footprint=sot23-pmos
T 63200 41900 5 10 0 1 0 0 1
device=PMOS
}
C 59200 40700 1 0 0 BSS84.sym
{
T 59425 41000 5 10 1 1 0 1 1
refdes=M?
T 59300 41500 5 10 0 1 0 0 1
value=BSS84
T 59700 41300 5 10 0 1 0 0 1
footprint=sot23-pmos
T 60700 41300 5 10 0 1 0 0 1
device=PMOS
}
C 60200 40700 1 0 0 BSS84.sym
{
T 60425 41000 5 10 1 1 0 1 1
refdes=M?
T 60300 41500 5 10 0 1 0 0 1
value=BSS84
T 60700 41300 5 10 0 1 0 0 1
footprint=sot23-pmos
T 61700 41300 5 10 0 1 0 0 1
device=PMOS
}
C 61200 40700 1 0 0 BSS84.sym
{
T 61425 41000 5 10 1 1 0 1 1
refdes=M?
T 61300 41500 5 10 0 1 0 0 1
value=BSS84
T 61700 41300 5 10 0 1 0 0 1
footprint=sot23-pmos
T 62700 41300 5 10 0 1 0 0 1
device=PMOS
}
C 62200 40700 1 0 0 BSS84.sym
{
T 62425 41000 5 10 1 1 0 1 1
refdes=M?
T 62300 41500 5 10 0 1 0 0 1
value=BSS84
T 62700 41300 5 10 0 1 0 0 1
footprint=sot23-pmos
T 63700 41300 5 10 0 1 0 0 1
device=PMOS
}
N 58400 42000 58400 41800 4
N 60100 41800 60100 41900 4
N 60100 41900 62100 41900 4
N 62100 41800 62100 41900 4
N 61100 42000 61100 41900 4
N 59600 41200 59600 41300 4
N 59600 41300 60600 41300 4
N 60600 41300 60600 41200 4
N 60100 41400 60100 41300 4
N 61600 41200 61600 41300 4
N 61600 41300 62600 41300 4
N 62600 41200 62600 41300 4
N 62100 41400 62100 41300 4
C 58300 42700 1 270 0 phi0.sym
C 61000 42700 1 270 0 phi0.sym
N 59200 41000 59100 41000 4
{
T 59300 40900 5 10 1 1 0 7 1
netname=W0
}
N 62200 41000 62100 41000 4
{
T 62300 40900 5 10 1 1 0 7 1
netname=W0#
}
N 60200 41000 60100 41000 4
{
T 60300 40900 5 10 1 1 0 7 1
netname=W0#
}
N 61200 41000 61100 41000 4
{
T 61300 40900 5 10 1 1 0 7 1
netname=W0
}
C 58100 38600 1 0 0 nor.sym
{
T 58500 39100 5 10 1 1 0 4 1
refdes=S?
}
C 58900 38000 1 0 0 dlatch.sym
{
T 60050 38450 5 10 1 1 0 0 1
refdes=K
T 59700 38725 5 10 1 1 0 4 1
source=dlatch.sch
}
N 58100 39200 58000 39200 4
{
T 58000 39200 5 10 1 1 0 7 1
netname=W2#
}
N 58100 39000 58000 39000 4
{
T 58000 39000 5 10 1 1 0 7 1
netname=W1#
}
N 60500 39100 61000 39100 4
{
T 60600 39100 5 10 1 1 0 0 1
netname=BK
}
C 59500 39500 1 0 0 vdd-1.sym
C 58200 39600 1 0 0 vdd-1.sym
C 59800 37700 1 0 1 gnd-1.sym
C 58500 38300 1 0 1 gnd-1.sym
C 58600 38400 1 0 0 phi0.sym
C 55000 41700 1 0 0 phi0.sym
C 55000 39900 1 0 0 phi0.sym
C 55000 38100 1 0 0 phi0.sym
N 60500 38900 61000 38900 4
{
T 60600 38900 5 10 1 1 0 2 1
netname=BK#
}
C 59500 40800 1 270 0 out-1.sym
{
T 59800 40800 5 10 0 0 270 0 1
device=OUTPUT
T 60000 40800 5 10 0 0 270 0 1
footprint=anchor
T 59600 40200 5 10 1 1 0 5 1
refdes=WA
}
C 60500 40800 1 270 0 out-1.sym
{
T 60800 40800 5 10 0 0 270 0 1
device=OUTPUT
T 61000 40800 5 10 0 0 270 0 1
footprint=anchor
T 60600 40200 5 10 1 1 0 5 1
refdes=WX
}
C 61500 40800 1 270 0 out-1.sym
{
T 61800 40800 5 10 0 0 270 0 1
device=OUTPUT
T 62000 40800 5 10 0 0 270 0 1
footprint=anchor
T 61600 40200 5 10 1 1 0 5 1
refdes=WY
}
C 62500 40800 1 270 0 out-1.sym
{
T 62800 40800 5 10 0 0 270 0 1
device=OUTPUT
T 63000 40800 5 10 0 0 270 0 1
footprint=anchor
T 62600 40200 5 10 1 1 0 5 1
refdes=WU
}
C 58300 40800 1 270 0 out-1.sym
{
T 58600 40800 5 10 0 0 270 0 1
device=OUTPUT
T 58800 40800 5 10 0 0 270 0 1
footprint=anchor
T 58400 40200 5 10 1 1 0 5 1
refdes=WK
}
N 59700 41600 59600 41600 4
{
T 59800 41500 5 10 1 1 0 7 1
netname=W1
}
N 61700 41600 61600 41600 4
{
T 61800 41500 5 10 1 1 0 7 1
netname=W1#
}
N 60700 42200 60600 42200 4
{
T 60800 42100 5 10 1 1 0 7 1
netname=W2
}
N 58000 42200 57900 42200 4
{
T 58100 42100 5 10 1 1 0 7 1
netname=W2#
}
N 58000 41600 57900 41600 4
{
T 58100 41500 5 10 1 1 0 7 1
netname=W1
}
C 46400 39100 1 0 0 dflipflop.sym
{
T 47750 39500 5 10 1 1 0 7 1
refdes=J
T 47200 39750 5 10 1 1 0 4 1
source=dflipflop.sch
}
N 48000 40200 48300 40200 4
{
T 48100 40200 5 10 1 1 0 0 1
netname=IJ#
}
N 46400 40200 45300 40200 4
{
T 46200 40300 5 10 1 1 0 6 1
netname=OJump#
}
N 46400 41800 46400 41800 4
N 47200 42800 47200 42800 4
N 47200 41300 47200 41300 4
C 46100 39500 1 0 0 phi0.sym
C 47000 40600 1 0 0 vdd-1.sym
C 47100 38800 1 0 0 gnd-1.sym
C 44700 40700 1 0 0 vdd-1.sym
C 41500 47300 1 0 0 in-1.sym
{
T 41500 47800 5 10 0 0 0 0 1
footprint=anchor
T 41500 47600 5 10 0 0 0 0 1
device=INPUT
T 41500 47400 5 10 1 1 0 7 1
refdes=O0
}
C 41500 47100 1 0 0 in-1.sym
{
T 41500 47600 5 10 0 0 0 0 1
footprint=anchor
T 41500 47400 5 10 0 0 0 0 1
device=INPUT
T 41500 47200 5 10 1 1 0 7 1
refdes=O1
}
N 42100 47200 42600 47200 4
{
T 42200 47200 5 10 1 1 0 0 1
netname=O1
}
N 42100 47400 42600 47400 4
{
T 42200 47400 5 10 1 1 0 0 1
netname=O0
}
C 42600 47300 1 0 0 resistor-load.sym
{
T 42900 47700 5 10 0 0 0 0 1
device=RESISTOR
T 43250 47450 5 10 1 1 0 0 1
refdes=R0
T 43000 47400 5 10 0 1 0 0 1
footprint=0603-boxed
T 43000 47400 5 10 0 1 0 0 1
value=3.3k
}
C 42600 47100 1 0 0 resistor-load.sym
{
T 42900 47500 5 10 0 0 0 0 1
device=RESISTOR
T 43250 47250 5 10 1 1 0 0 1
refdes=R1
T 43000 47200 5 10 0 1 0 0 1
footprint=0603-boxed
T 43000 47200 5 10 0 1 0 0 1
value=3.3k
}
C 42600 46900 1 0 0 resistor-load.sym
{
T 42900 47300 5 10 0 0 0 0 1
device=RESISTOR
T 43250 47050 5 10 1 1 0 0 1
refdes=R2
T 43000 47000 5 10 0 1 0 0 1
footprint=0603-boxed
T 43000 47000 5 10 0 1 0 0 1
value=3.3k
}
C 42600 46700 1 0 0 resistor-load.sym
{
T 42900 47100 5 10 0 0 0 0 1
device=RESISTOR
T 43250 46850 5 10 1 1 0 0 1
refdes=R3
T 43000 46800 5 10 0 1 0 0 1
footprint=0603-boxed
T 43000 46800 5 10 0 1 0 0 1
value=3.3k
}
C 42600 46500 1 0 0 resistor-load.sym
{
T 42900 46900 5 10 0 0 0 0 1
device=RESISTOR
T 43250 46650 5 10 1 1 0 0 1
refdes=R4
T 43000 46600 5 10 0 1 0 0 1
footprint=0603-boxed
T 43000 46600 5 10 0 1 0 0 1
value=3.3k
}
C 42600 46300 1 0 0 resistor-load.sym
{
T 42900 46700 5 10 0 0 0 0 1
device=RESISTOR
T 43250 46450 5 10 1 1 0 0 1
refdes=R5
T 43000 46400 5 10 0 1 0 0 1
footprint=0603-boxed
T 43000 46400 5 10 0 1 0 0 1
value=3.3k
}
C 42600 46100 1 0 0 resistor-load.sym
{
T 42900 46500 5 10 0 0 0 0 1
device=RESISTOR
T 43250 46250 5 10 1 1 0 0 1
refdes=R6
T 43000 46200 5 10 0 1 0 0 1
footprint=0603-boxed
T 43000 46200 5 10 0 1 0 0 1
value=3.3k
}
C 42600 45900 1 0 0 resistor-load.sym
{
T 42900 46300 5 10 0 0 0 0 1
device=RESISTOR
T 43250 46050 5 10 1 1 0 0 1
refdes=R7
T 43000 46000 5 10 0 1 0 0 1
footprint=0603-boxed
T 43000 46000 5 10 0 1 0 0 1
value=3.3k
}
N 43500 47400 43500 46000 4
{
T 43600 47100 5 10 1 1 180 6 1
netname=PE
}
C 46400 36700 1 0 0 dflipflop.sym
{
T 47750 37100 5 10 1 1 0 7 1
refdes=R
T 47200 37350 5 10 1 1 0 4 1
source=dflipflop.sch
}
C 45100 37500 1 0 0 in-1.sym
{
T 45100 37600 5 10 1 1 0 7 1
refdes=RST#
T 45100 38000 5 10 0 0 0 0 1
footprint=anchor
T 45100 37800 5 10 0 0 0 0 1
device=INPUT
}
C 45400 37300 1 0 0 nand1or.sym
{
T 46050 37800 5 10 1 1 0 4 1
refdes=S?
}
N 48200 37600 48200 38600 4
N 48200 38600 45400 38600 4
N 45400 38600 45400 38100 4
N 45200 37900 45400 37900 4
{
T 45150 37900 5 10 1 1 0 7 1
netname=IJ#
}
C 45800 38300 1 0 0 vdd-1.sym
C 47000 38200 1 0 0 vdd-1.sym
C 45900 37000 1 0 0 gnd-1.sym
C 47100 36400 1 0 0 gnd-1.sym
C 46100 37100 1 0 0 phi0.sym
N 48200 37600 48000 37600 4
C 48400 37500 1 0 0 BSS84.sym
{
T 48500 38300 5 10 0 1 0 0 1
value=BSS84
T 48900 38100 5 10 0 1 0 0 1
footprint=sot23-pmos
T 49900 38100 5 10 0 1 0 0 1
device=PMOS
T 48625 37800 5 10 1 1 0 1 1
refdes=M?
}
C 48600 38000 1 0 0 vdd-1.sym
C 48700 37500 1 270 0 resistor-load.sym
{
T 49100 37200 5 10 0 0 270 0 1
device=RESISTOR
T 48800 37100 5 10 0 1 270 0 1
footprint=0603-boxed
T 48800 37100 5 10 0 1 270 0 1
value=3.3k
T 48850 36850 5 10 1 1 270 0 1
refdes=R?
}
C 48700 36400 1 0 0 gnd-1.sym
N 48800 37500 49100 37500 4
{
T 49100 37500 5 10 1 1 0 0 1
netname=PE
}
C 41500 45000 1 0 0 in-1.sym
{
T 41500 45300 5 10 0 0 0 0 1
device=INPUT
T 41500 45500 5 10 0 0 0 0 1
footprint=anchor
T 41500 45100 5 10 1 1 0 7 1
refdes=I1#
}
C 41500 45200 1 0 0 in-1.sym
{
T 41500 45500 5 10 0 0 0 0 1
device=INPUT
T 41500 45700 5 10 0 0 0 0 1
footprint=anchor
T 41500 45300 5 10 1 1 0 7 1
refdes=I1
}
N 42100 45100 42300 45100 4
{
T 42350 45100 5 10 1 1 0 1 1
netname=I1#
}
N 42100 45300 42300 45300 4
{
T 42350 45300 5 10 1 1 0 1 1
netname=I1
}
C 41500 45400 1 0 0 in-1.sym
{
T 41500 45700 5 10 0 0 0 0 1
device=INPUT
T 41500 45900 5 10 0 0 0 0 1
footprint=anchor
T 41500 45500 5 10 1 1 0 7 1
refdes=I0#
}
C 41500 45600 1 0 0 in-1.sym
{
T 41500 45900 5 10 0 0 0 0 1
device=INPUT
T 41500 46100 5 10 0 0 0 0 1
footprint=anchor
T 41500 45700 5 10 1 1 0 7 1
refdes=I0
}
N 42100 45500 42300 45500 4
{
T 42350 45500 5 10 1 1 0 1 1
netname=I0#
}
N 42100 45700 42300 45700 4
{
T 42350 45700 5 10 1 1 0 1 1
netname=I0
}
N 48000 37800 48400 37800 4
C 54500 38300 1 0 0 nor.sym
{
T 54900 38800 5 10 1 1 0 4 1
refdes=S?
}
N 54500 38900 54300 38900 4
{
T 54300 38900 5 10 1 1 0 7 1
netname=I6#
}
N 54300 38700 54500 38700 4
{
T 54300 38700 5 10 1 1 0 7 1
netname=I4#
}
N 48000 40000 48200 40000 4
{
T 48100 40000 5 10 1 1 0 2 1
netname=IJ
}
C 52200 37700 1 0 0 out-1.sym
{
T 52200 38000 5 10 0 0 0 0 1
device=OUTPUT
T 52200 38200 5 10 0 0 0 0 1
footprint=anchor
T 52800 37800 5 10 1 1 0 1 1
refdes=QK
}
C 51000 37300 1 0 0 nor3.sym
{
T 51400 37800 5 10 1 1 0 4 1
refdes=S?
}
N 51000 37600 50800 37600 4
{
T 50800 37600 5 10 1 1 0 7 1
netname=IJ
}
N 52200 37800 51800 37800 4
{
T 52300 37900 5 10 1 1 0 6 1
netname=QK
}
N 54300 42300 54500 42300 4
{
T 54250 42300 5 10 1 1 0 7 1
netname=IWK
}
C 51700 38400 1 0 0 nor3.sym
{
T 52100 38900 5 10 1 1 0 4 1
refdes=S?
}
N 51500 39100 51700 39100 4
{
T 51450 39100 5 10 1 1 0 7 1
netname=I7#
}
N 51500 38900 51700 38900 4
{
T 51450 38900 5 10 1 1 0 7 1
netname=I6
}
N 51500 38700 51700 38700 4
{
T 51450 38700 5 10 1 1 0 7 1
netname=I5#
}
N 52500 38900 52500 39400 4
{
T 52500 39600 5 10 1 1 0 5 1
netname=IWK
}
C 51100 38300 1 0 0 vdd-1.sym
C 51800 39400 1 0 0 vdd-1.sym
N 52000 37800 52000 38400 4
N 58400 40800 58400 41400 4
N 54800 40600 55300 40600 4
N 53500 40600 53700 40600 4
{
T 53450 40600 5 10 1 1 0 7 1
netname=IWK
}
C 54200 39800 1 0 0 gnd-1.sym
N 53500 41000 53700 41000 4
{
T 53500 41000 5 10 1 1 0 7 1
netname=I5#
}
N 53500 40800 53700 40800 4
{
T 53450 40800 5 10 1 1 0 7 1
netname=I6#
}
C 54100 41100 1 0 0 vdd-1.sym
N 46300 47900 46100 47900 4
{
T 46050 47900 5 10 1 1 0 7 1
netname=OJump#
}
N 44600 40000 44100 40000 4
{
T 44050 40000 5 10 1 1 0 7 1
netname=QK
}
N 44100 40500 44300 40500 4
{
T 44050 40500 5 10 1 1 0 7 1
netname=O6
}
N 44100 40300 44300 40300 4
{
T 44050 40300 5 10 1 1 0 7 1
netname=O7
}
C 45000 39400 1 0 1 gnd-1.sym
C 44300 39700 1 0 0 nand1or.sym
{
T 44950 40200 5 10 1 1 0 4 1
refdes=S?
}
C 54500 41900 1 0 0 nor.sym
{
T 54900 42400 5 10 1 1 0 4 1
refdes=S?
}
C 53700 40100 1 0 0 nand1or3.sym
{
T 54450 40600 5 10 1 1 0 4 1
refdes=S?
}
N 53500 40400 54200 40400 4
{
T 53450 40400 5 10 1 1 0 7 1
netname=I7
}
C 41800 41500 1 0 0 not.sym
{
T 42150 41800 5 10 1 1 0 4 1
refdes=I?
}
C 42000 42100 1 0 0 vdd-1.sym
C 42300 41200 1 0 1 gnd-1.sym
C 41800 40600 1 0 0 not.sym
{
T 42150 40900 5 10 1 1 0 4 1
refdes=I?
}
C 42000 41200 1 0 0 vdd-1.sym
C 42300 40300 1 0 1 gnd-1.sym
C 41800 39700 1 0 0 not.sym
{
T 42150 40000 5 10 1 1 0 4 1
refdes=I?
}
C 42000 40300 1 0 0 vdd-1.sym
C 42300 39400 1 0 1 gnd-1.sym
C 41800 38800 1 0 0 not.sym
{
T 42150 39100 5 10 1 1 0 4 1
refdes=I?
}
C 42000 39400 1 0 0 vdd-1.sym
C 42300 38500 1 0 1 gnd-1.sym
C 41800 37900 1 0 0 not.sym
{
T 42150 38200 5 10 1 1 0 4 1
refdes=I?
}
C 42000 38500 1 0 0 vdd-1.sym
C 42300 37600 1 0 1 gnd-1.sym
C 42600 41700 1 0 0 out-1.sym
{
T 42600 42000 5 10 0 0 0 0 1
device=OUTPUT
T 42600 42200 5 10 0 0 0 0 1
footprint=anchor
T 43200 41800 5 10 1 1 0 1 1
refdes=K0#
}
C 42600 40800 1 0 0 out-1.sym
{
T 42600 41100 5 10 0 0 0 0 1
device=OUTPUT
T 42600 41300 5 10 0 0 0 0 1
footprint=anchor
T 43200 40900 5 10 1 1 0 1 1
refdes=K1#
}
C 44200 48600 1 0 0 xor.sym
{
T 44400 49200 5 10 1 1 0 0 1
refdes=S?
}
N 42600 40000 42900 40000 4
{
T 42600 40000 5 10 1 1 0 0 1
netname=O3#
}
N 43000 39100 42600 39100 4
{
T 42600 39100 5 10 1 1 0 0 1
netname=O5#
}
N 42600 38200 43000 38200 4
{
T 42600 38200 5 10 1 1 0 0 1
netname=O6#
}
C 42000 48200 1 0 0 2n7002.sym
{
T 42225 48500 5 10 1 1 0 1 1
refdes=M?
T 42100 49000 5 10 0 1 0 0 1
value=2N7002P
T 42500 48800 5 10 0 1 0 0 1
footprint=sot23-nmos
T 43500 48800 5 10 0 1 0 0 1
device=NMOS
}
C 51000 40500 1 0 0 cnot.sym
{
T 51325 40800 5 10 1 1 0 4 1
refdes=I?
}
C 49700 39600 1 0 0 norod.sym
{
T 50100 40100 5 10 1 1 0 4 1
refdes=S?
}
N 49500 40200 49700 40200 4
{
T 49450 40200 5 10 1 1 0 7 1
netname=I6
}
N 49500 40000 49700 40000 4
{
T 49450 40000 5 10 1 1 0 7 1
netname=I5
}
C 50200 40300 1 0 0 nand3.sym
{
T 50600 40800 5 10 1 1 0 4 1
refdes=S?
}
N 50500 40300 50500 40100 4
N 50000 41000 50200 41000 4
{
T 49950 41000 5 10 1 1 0 7 1
netname=I7
}
N 50000 40800 50200 40800 4
{
T 49950 40800 5 10 1 1 0 7 1
netname=I3
}
N 50000 40600 50200 40600 4
{
T 49950 40600 5 10 1 1 0 7 1
netname=I2
}
C 51300 40200 1 0 0 gnd-1.sym
C 51200 41100 1 0 0 vdd-1.sym
C 50300 41300 1 0 0 vdd-1.sym
C 49900 39300 1 0 0 gnd-1.sym
C 56400 48800 1 0 0 nor.sym
{
T 56800 49300 5 10 1 1 0 4 1
refdes=S?
}
N 56400 49400 56300 49400 4
{
T 56300 49400 5 10 1 1 0 7 1
netname=I2#
}
N 56400 49200 56300 49200 4
{
T 56300 49200 5 10 1 1 0 7 1
netname=I3#
}
C 56500 49800 1 0 0 vdd-1.sym
C 56800 48500 1 0 1 gnd-1.sym
C 56400 47300 1 0 0 nor.sym
{
T 56800 47800 5 10 1 1 0 4 1
refdes=S?
}
N 56400 47900 56300 47900 4
{
T 56300 47900 5 10 1 1 0 7 1
netname=I2
}
N 56400 47700 56300 47700 4
{
T 56300 47700 5 10 1 1 0 7 1
netname=I3#
}
C 56500 48300 1 0 0 vdd-1.sym
C 56800 47000 1 0 1 gnd-1.sym
C 58000 47700 1 0 0 out-1.sym
{
T 58000 48000 5 10 0 0 0 0 1
device=OUTPUT
T 58000 48200 5 10 0 0 0 0 1
footprint=anchor
T 58600 47800 5 10 1 1 0 1 1
refdes=CR
}
N 57200 48400 57200 47800 4
C 57500 47800 1 0 0 gnd-1.sym
C 57400 48700 1 0 0 vdd-1.sym
C 58000 48300 1 0 0 out-1.sym
{
T 58000 48600 5 10 0 0 0 0 1
device=OUTPUT
T 58000 48800 5 10 0 0 0 0 1
footprint=anchor
T 58600 48400 5 10 1 1 0 1 1
refdes=OR#
}
N 58000 47800 57200 47800 4
C 57200 48100 1 0 0 cnot.sym
{
T 57525 48400 5 10 1 1 0 4 1
refdes=N?
}
C 54600 39300 1 0 0 vdd-1.sym
C 54700 38000 1 0 0 gnd-1.sym
C 50200 48600 1 0 0 gnd-1.sym
C 50100 49900 1 0 0 vdd-1.sym
C 50000 48900 1 0 0 nand.sym
{
T 50400 49400 5 10 1 1 0 4 1
refdes=S?
}
N 50000 49500 49800 49500 4
{
T 49750 49500 5 10 1 1 0 7 1
netname=I6
}
N 50000 49300 49800 49300 4
{
T 49750 49300 5 10 1 1 0 7 1
netname=I7
}
N 50800 48100 51000 48100 4
{
T 51050 48100 5 10 1 1 0 1 1
netname=I67
}
C 50200 47300 1 0 0 gnd-1.sym
C 50100 48600 1 0 0 vdd-1.sym
N 50000 48200 49800 48200 4
{
T 49750 48200 5 10 1 1 0 7 1
netname=I6#
}
N 50000 48000 49800 48000 4
{
T 49750 48000 5 10 1 1 0 7 1
netname=I7#
}
C 50000 47600 1 0 0 nor.sym
{
T 50400 48100 5 10 1 1 0 4 1
refdes=S?
}
C 53000 48800 1 0 0 nor.sym
{
T 53400 49300 5 10 1 1 0 4 1
refdes=S?
}
C 53000 47500 1 0 0 nor.sym
{
T 53400 48000 5 10 1 1 0 4 1
refdes=S?
}
C 54100 45400 1 0 0 2n7002.sym
{
T 54325 45700 5 10 1 1 0 1 1
refdes=M?
T 54200 46200 5 10 0 1 0 0 1
value=2N7002P
T 54600 46000 5 10 0 1 0 0 1
footprint=sot23-nmos
T 55600 46000 5 10 0 1 0 0 1
device=NMOS
}
C 55200 44500 1 0 1 2n7002.sym
{
T 54975 44800 5 10 1 1 0 7 1
refdes=M?
T 55100 45300 5 10 0 1 0 6 1
value=2N7002P
T 54700 45100 5 10 0 1 0 6 1
footprint=sot23-nmos
T 53700 45100 5 10 0 1 0 6 1
device=NMOS
}
C 53700 44800 1 0 0 2n7002.sym
{
T 53925 45100 5 10 1 1 0 1 1
refdes=M?
T 53800 45600 5 10 0 1 0 0 1
value=2N7002P
T 54200 45400 5 10 0 1 0 0 1
footprint=sot23-nmos
T 55200 45400 5 10 0 1 0 0 1
device=NMOS
}
C 53700 44200 1 0 0 2n7002.sym
{
T 53925 44500 5 10 1 1 0 1 1
refdes=M?
T 53800 45000 5 10 0 1 0 0 1
value=2N7002P
T 54200 44800 5 10 0 1 0 0 1
footprint=sot23-nmos
T 55200 44800 5 10 0 1 0 0 1
device=NMOS
}
N 53900 45700 54100 45700 4
{
T 53850 45700 5 10 1 1 0 7 1
netname=I67#
}
N 55200 44600 55200 44800 4
{
T 55200 44550 5 10 1 1 270 1 1
netname=I67
}
N 53700 45100 53500 45100 4
{
T 53450 45100 5 10 1 1 0 7 1
netname=I3
}
N 53700 44500 53500 44500 4
{
T 53450 44500 5 10 1 1 0 7 1
netname=I4#
}
N 54100 44900 54100 44700 4
N 54100 45300 54800 45300 4
N 54800 45300 54800 45000 4
N 54100 44300 54800 44300 4
N 54800 44600 54800 44300 4
C 56100 44000 1 0 0 gnd-1.sym
N 56900 44800 57100 44800 4
{
T 57150 44800 5 10 1 1 0 1 1
netname=I2
}
C 55800 44500 1 0 0 2n7002.sym
{
T 55900 45300 5 10 0 1 0 0 1
value=2N7002P
T 56300 45100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 57300 45100 5 10 0 1 0 0 1
device=NMOS
T 56025 44800 5 10 1 1 0 1 1
refdes=M?
}
C 58000 45100 1 0 1 2n7002.sym
{
T 57900 45900 5 10 0 1 0 6 1
value=2N7002P
T 57500 45700 5 10 0 1 0 6 1
footprint=sot23-nmos
T 56500 45700 5 10 0 1 0 6 1
device=NMOS
T 57775 45400 5 10 1 1 0 7 1
refdes=M?
}
C 56900 45100 1 0 1 2n7002.sym
{
T 56800 45900 5 10 0 1 0 6 1
value=2N7002P
T 56400 45700 5 10 0 1 0 6 1
footprint=sot23-nmos
T 55400 45700 5 10 0 1 0 6 1
device=NMOS
T 56675 45400 5 10 1 1 0 7 1
refdes=M?
}
C 55800 45100 1 0 0 2n7002.sym
{
T 55900 45900 5 10 0 1 0 0 1
value=2N7002P
T 56300 45700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 57300 45700 5 10 0 1 0 0 1
device=NMOS
T 56025 45400 5 10 1 1 0 1 1
refdes=M?
}
N 55800 44600 55800 44800 4
{
T 55800 44550 5 10 1 1 90 7 1
netname=I67#
}
N 58200 45400 58000 45400 4
{
T 58250 45400 5 10 1 1 0 1 1
netname=I67
}
N 56900 45400 57100 45400 4
{
T 57150 45400 5 10 1 1 0 1 1
netname=I2#
}
N 55800 45400 55600 45400 4
{
T 55550 45400 5 10 1 1 0 7 1
netname=I4#
}
N 56200 45700 57600 45700 4
{
T 57000 45700 5 10 1 1 0 0 1
netname=CoS
}
N 57600 45600 57600 45700 4
N 56500 45700 56500 45600 4
N 56500 45100 57600 45100 4
N 56500 45000 56500 45200 4
N 56200 45000 56200 45200 4
N 56200 44600 56200 44300 4
N 56200 44300 57600 44300 4
N 57600 45000 57600 45200 4
C 56900 44500 1 0 1 2n7002.sym
{
T 56800 45300 5 10 0 1 0 6 1
value=2N7002P
T 56400 45100 5 10 0 1 0 6 1
footprint=sot23-nmos
T 55400 45100 5 10 0 1 0 6 1
device=NMOS
T 56675 44800 5 10 1 1 0 7 1
refdes=M?
}
C 58000 44500 1 0 1 2n7002.sym
{
T 57900 45300 5 10 0 1 0 6 1
value=2N7002P
T 57500 45100 5 10 0 1 0 6 1
footprint=sot23-nmos
T 56500 45100 5 10 0 1 0 6 1
device=NMOS
T 57775 44800 5 10 1 1 0 7 1
refdes=M?
}
N 58000 44800 58200 44800 4
{
T 58250 44800 5 10 1 1 0 1 1
netname=I3
}
N 57600 44600 57600 44300 4
N 56500 44600 56500 44300 4
C 54300 46700 1 0 0 vdd-1.sym
C 57000 46300 1 0 0 out-1.sym
{
T 57600 46400 5 10 1 1 0 1 1
refdes=Ce#
T 57000 46800 5 10 0 0 0 0 1
footprint=anchor
T 57000 46600 5 10 0 0 0 0 1
device=OUTPUT
}
N 54100 46400 53900 46400 4
{
T 53850 46400 5 10 1 1 0 7 1
netname=Co
}
N 41800 41800 41600 41800 4
{
T 41550 41800 5 10 1 1 0 7 1
netname=O0
}
N 41800 40900 41600 40900 4
{
T 41550 40900 5 10 1 1 0 7 1
netname=O1
}
N 41800 40000 41600 40000 4
{
T 41550 40000 5 10 1 1 0 7 1
netname=O3
}
N 41800 39100 41600 39100 4
{
T 41550 39100 5 10 1 1 0 7 1
netname=O5
}
N 41800 38200 41600 38200 4
{
T 41550 38200 5 10 1 1 0 7 1
netname=O6
}
N 56200 45100 56500 45100 4
N 56200 45600 56200 45700 4
C 54100 46100 1 0 0 not.sym
{
T 54450 46400 5 10 1 1 0 4 1
refdes=I?
}
N 57000 46400 54900 46400 4
N 56500 45700 56500 46400 4
N 54500 45500 54500 45300 4
N 54500 45900 54500 46100 4
{
T 54500 45900 5 10 1 1 0 0 1
netname=CoF
}
C 49600 44100 1 0 0 2n7002.sym
{
T 49825 44400 5 10 1 1 0 1 1
refdes=M?
T 49700 44900 5 10 0 1 0 0 1
value=2N7002P
T 50100 44700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 51100 44700 5 10 0 1 0 0 1
device=NMOS
}
C 50500 44100 1 0 0 2n7002.sym
{
T 50725 44400 5 10 1 1 0 1 1
refdes=M?
T 50600 44900 5 10 0 1 0 0 1
value=2N7002P
T 51000 44700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 52000 44700 5 10 0 1 0 0 1
device=NMOS
}
C 51700 44100 1 0 1 2n7002.sym
{
T 51475 44400 5 10 1 1 0 7 1
refdes=M?
T 51600 44900 5 10 0 1 0 6 1
value=2N7002P
T 51200 44700 5 10 0 1 0 6 1
footprint=sot23-nmos
T 50200 44700 5 10 0 1 0 6 1
device=NMOS
}
C 49600 43500 1 0 0 2n7002.sym
{
T 49825 43800 5 10 1 1 0 1 1
refdes=M?
T 49700 44300 5 10 0 1 0 0 1
value=2N7002P
T 50100 44100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 51100 44100 5 10 0 1 0 0 1
device=NMOS
}
C 50500 43500 1 0 0 2n7002.sym
{
T 50725 43800 5 10 1 1 0 1 1
refdes=M?
T 50600 44300 5 10 0 1 0 0 1
value=2N7002P
T 51000 44100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 52000 44100 5 10 0 1 0 0 1
device=NMOS
}
C 51700 43500 1 0 1 2n7002.sym
{
T 51475 43800 5 10 1 1 0 7 1
refdes=M?
T 51600 44300 5 10 0 1 0 6 1
value=2N7002P
T 51200 44100 5 10 0 1 0 6 1
footprint=sot23-nmos
T 50200 44100 5 10 0 1 0 6 1
device=NMOS
}
C 52400 43500 1 0 1 2n7002.sym
{
T 52175 43800 5 10 1 1 0 7 1
refdes=M?
T 52300 44300 5 10 0 1 0 6 1
value=2N7002P
T 51900 44100 5 10 0 1 0 6 1
footprint=sot23-nmos
T 50900 44100 5 10 0 1 0 6 1
device=NMOS
}
C 53100 43500 1 0 1 2n7002.sym
{
T 52875 43800 5 10 1 1 0 7 1
refdes=M?
T 53000 44300 5 10 0 1 0 6 1
value=2N7002P
T 52600 44100 5 10 0 1 0 6 1
footprint=sot23-nmos
T 51600 44100 5 10 0 1 0 6 1
device=NMOS
}
C 50300 44700 1 90 0 resistor-load.sym
{
T 49900 45000 5 10 0 0 90 0 1
device=RESISTOR
T 50150 45350 5 10 1 1 90 0 1
refdes=R?
T 50200 45100 5 10 0 1 90 0 1
footprint=0603-boxed
T 50200 45100 5 10 0 1 90 0 1
value=3.3k
}
N 50000 44000 50000 44200 4
N 50000 44100 52700 44100 4
N 52700 44100 52700 44000 4
N 52000 44000 52000 44100 4
N 51300 44000 51300 44100 4
N 51300 44200 51300 44100 4
N 50900 44000 50900 44100 4
N 50900 44100 50900 44200 4
N 50000 44600 50000 44700 4
N 50000 44700 51300 44700 4
{
T 50300 44700 5 10 1 1 0 0 1
netname=Cw
}
N 51300 44700 51300 44600 4
N 50900 44600 50900 44700 4
N 49400 44400 49600 44400 4
{
T 49400 44400 5 10 1 1 0 7 1
netname=I7#
}
N 50300 44400 50500 44400 4
{
T 50500 44300 5 10 1 1 0 7 1
netname=I6
}
N 51700 44400 51700 44600 4
{
T 51700 44650 5 10 1 1 0 3 1
netname=I5
}
N 51700 43800 51700 43600 4
{
T 51700 43550 5 10 1 1 180 3 1
netname=I5#
}
N 49400 43800 49600 43800 4
{
T 49400 43800 5 10 1 1 0 7 1
netname=I7
}
N 50300 43800 50500 43800 4
{
T 50500 43700 5 10 1 1 0 7 1
netname=I6#
}
N 52400 43800 52400 43600 4
{
T 52400 43550 5 10 1 1 180 3 1
netname=I4
}
N 53100 43800 53100 43600 4
{
T 53100 43550 5 10 1 1 180 3 1
netname=I2#
}
C 50800 43300 1 0 0 gnd-1.sym
C 51200 43300 1 0 0 gnd-1.sym
C 51900 43300 1 0 0 gnd-1.sym
C 52600 43300 1 0 0 gnd-1.sym
C 51000 41600 1 0 0 nor1and.sym
{
T 51650 42100 5 10 1 1 0 4 1
refdes=S?
}
N 51200 41900 51000 41900 4
{
T 50950 41900 5 10 1 1 0 7 1
netname=Cw
}
N 51000 42400 50800 42400 4
{
T 50750 42400 5 10 1 1 0 7 1
netname=I67
}
N 51000 42200 50800 42200 4
{
T 50750 42200 5 10 1 1 0 7 1
netname=I3#
}
N 52000 42100 52200 42100 4
{
T 52250 42100 5 10 1 1 0 1 1
netname=Zw#
}
C 51500 41300 1 0 0 gnd-1.sym
C 44900 41300 1 0 0 nand.sym
{
T 45300 41800 5 10 1 1 0 4 1
refdes=S?
}
C 45400 41900 1 0 0 nand1or.sym
{
T 45950 42350 5 10 1 1 0 0 1
refdes=S2
}
C 45400 44400 1 0 0 nor1and.sym
{
T 46050 44900 5 10 1 1 0 4 1
refdes=S?
}
C 44800 43700 1 0 0 nand.sym
{
T 45200 44200 5 10 1 1 0 4 1
refdes=S?
}
N 44600 45000 45400 45000 4
{
T 44550 45000 5 10 1 1 0 7 1
netname=Cw
}
C 63900 39700 1 0 0 BSS84.sym
{
T 64000 40500 5 10 0 1 0 0 1
value=BSS84
T 64400 40300 5 10 0 1 0 0 1
footprint=sot23-pmos
T 65400 40300 5 10 0 1 0 0 1
device=PMOS
T 64125 40000 5 10 1 1 0 1 1
refdes=M?
}
C 65600 39100 1 0 0 BSS84.sym
{
T 65700 39900 5 10 0 1 0 0 1
value=BSS84
T 66100 39700 5 10 0 1 0 0 1
footprint=sot23-pmos
T 67100 39700 5 10 0 1 0 0 1
device=PMOS
T 65825 39400 5 10 1 1 0 1 1
refdes=M?
}
C 66600 39700 1 0 0 BSS84.sym
{
T 66700 40500 5 10 0 1 0 0 1
value=BSS84
T 67100 40300 5 10 0 1 0 0 1
footprint=sot23-pmos
T 68100 40300 5 10 0 1 0 0 1
device=PMOS
T 66825 40000 5 10 1 1 0 1 1
refdes=M?
}
C 67600 39100 1 0 0 BSS84.sym
{
T 67700 39900 5 10 0 1 0 0 1
value=BSS84
T 68100 39700 5 10 0 1 0 0 1
footprint=sot23-pmos
T 69100 39700 5 10 0 1 0 0 1
device=PMOS
T 67825 39400 5 10 1 1 0 1 1
refdes=M?
}
C 65100 38500 1 0 0 BSS84.sym
{
T 65200 39300 5 10 0 1 0 0 1
value=BSS84
T 65600 39100 5 10 0 1 0 0 1
footprint=sot23-pmos
T 66600 39100 5 10 0 1 0 0 1
device=PMOS
T 65325 38800 5 10 1 1 0 1 1
refdes=M?
}
C 66100 38500 1 0 0 BSS84.sym
{
T 66200 39300 5 10 0 1 0 0 1
value=BSS84
T 66600 39100 5 10 0 1 0 0 1
footprint=sot23-pmos
T 67600 39100 5 10 0 1 0 0 1
device=PMOS
T 66325 38800 5 10 1 1 0 1 1
refdes=M?
}
C 67100 38500 1 0 0 BSS84.sym
{
T 67200 39300 5 10 0 1 0 0 1
value=BSS84
T 67600 39100 5 10 0 1 0 0 1
footprint=sot23-pmos
T 68600 39100 5 10 0 1 0 0 1
device=PMOS
T 67325 38800 5 10 1 1 0 1 1
refdes=M?
}
C 68100 38500 1 0 0 BSS84.sym
{
T 68200 39300 5 10 0 1 0 0 1
value=BSS84
T 68600 39100 5 10 0 1 0 0 1
footprint=sot23-pmos
T 69600 39100 5 10 0 1 0 0 1
device=PMOS
T 68325 38800 5 10 1 1 0 1 1
refdes=M?
}
N 64300 38600 64300 39800 4
N 66000 39600 66000 39700 4
N 66000 39700 68000 39700 4
N 68000 39600 68000 39700 4
N 67000 39800 67000 39700 4
N 65500 39000 65500 39100 4
N 65500 39100 66500 39100 4
N 66500 39100 66500 39000 4
N 66000 39200 66000 39100 4
N 67500 39000 67500 39100 4
N 67500 39100 68500 39100 4
N 68500 39000 68500 39100 4
N 68000 39200 68000 39100 4
N 65100 38800 65000 38800 4
{
T 65200 38700 5 10 1 1 0 7 1
netname=I0
}
N 68100 38800 68000 38800 4
{
T 68200 38700 5 10 1 1 0 7 1
netname=I0#
}
N 66100 38800 66000 38800 4
{
T 66200 38700 5 10 1 1 0 7 1
netname=I0#
}
N 67100 38800 67000 38800 4
{
T 67200 38700 5 10 1 1 0 7 1
netname=I0
}
C 65400 38600 1 270 0 out-1.sym
{
T 65700 38600 5 10 0 0 270 0 1
device=OUTPUT
T 65900 38600 5 10 0 0 270 0 1
footprint=anchor
T 65500 38000 5 10 1 1 0 5 1
refdes=RA
}
C 66400 38600 1 270 0 out-1.sym
{
T 66700 38600 5 10 0 0 270 0 1
device=OUTPUT
T 66900 38600 5 10 0 0 270 0 1
footprint=anchor
T 66500 38000 5 10 1 1 0 5 1
refdes=RX
}
C 67400 38600 1 270 0 out-1.sym
{
T 67700 38600 5 10 0 0 270 0 1
device=OUTPUT
T 67900 38600 5 10 0 0 270 0 1
footprint=anchor
T 67500 38000 5 10 1 1 0 5 1
refdes=RY
}
C 68400 38600 1 270 0 out-1.sym
{
T 68700 38600 5 10 0 0 270 0 1
device=OUTPUT
T 68900 38600 5 10 0 0 270 0 1
footprint=anchor
T 68500 38000 5 10 1 1 0 5 1
refdes=RU
}
C 64200 38600 1 270 0 out-1.sym
{
T 64500 38600 5 10 0 0 270 0 1
device=OUTPUT
T 64700 38600 5 10 0 0 270 0 1
footprint=anchor
T 64300 38000 5 10 1 1 0 5 1
refdes=RK
}
N 65600 39400 65500 39400 4
{
T 65700 39300 5 10 1 1 0 7 1
netname=I1
}
N 67600 39400 67500 39400 4
{
T 67700 39300 5 10 1 1 0 7 1
netname=I1#
}
N 66600 40000 66500 40000 4
{
T 66700 39900 5 10 1 1 0 7 1
netname=BK
}
N 63900 40000 63800 40000 4
{
T 64000 39900 5 10 1 1 0 7 1
netname=BK#
}
C 64100 40200 1 0 0 vdd-1.sym
C 66800 40200 1 0 0 vdd-1.sym
N 41800 49500 41600 49500 4
{
T 41550 49500 5 10 1 1 0 7 1
netname=Zo#
}
N 41800 49100 41600 49100 4
{
T 41550 49100 5 10 1 1 0 7 1
netname=Co#
}
N 41800 49300 41600 49300 4
{
T 41550 49300 5 10 1 1 0 7 1
netname=O3
}
N 41800 48900 41600 48900 4
{
T 41550 48900 5 10 1 1 0 7 1
netname=O3#
}
N 42000 48500 41800 48500 4
{
T 41750 48500 5 10 1 1 0 7 1
netname=O4
}
N 48800 36600 48800 36700 4
N 48800 37500 48800 37600 4
