# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../design_project.srcs/top_module_sim/new/top_model_sim_tb.vhd" \

# Do not sort compile order
nosort
