$date
	Thu Apr 25 11:34:38 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! salida $end
$var wire 3 " estado [2:0] $end
$var reg 1 # clk $end
$var reg 1 $ entrada $end
$var reg 1 % reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
1#
b0 "
0!
$end
#5
0#
#10
1#
0%
#15
0#
#20
1#
#25
0#
#30
1#
1$
#35
0#
#40
b0x "
1#
#45
0#
#50
b0xx "
1#
0$
#55
0#
#60
bx "
1#
1$
#65
0#
#70
x!
1#
#75
0#
#80
b0 "
1#
1%
#85
0#
#90
0!
b0x "
1#
0%
#95
0#
#100
b0xx "
1#
0$
#105
0#
#110
1#
#115
0#
#120
bx "
1#
1$
#125
0#
#130
x!
1#
#135
0#
#140
b0xx "
1#
0$
#145
0#
#150
0!
bx "
1#
1$
#155
0#
#160
x!
1#
#165
0#
#170
1#
#175
0#
#180
1#
#185
0#
#190
1#
#195
0#
#200
1#
