Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: MedidorVIP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MedidorVIP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MedidorVIP"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : MedidorVIP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\alber\Documents\DLPs\Tarea2medidorVIP\lcd_controller.vhd" into library work
Parsing entity <lcd_controller>.
Parsing architecture <controller> of entity <lcd_controller>.
Parsing VHDL file "C:\Users\alber\Documents\DLPs\Tarea2medidorVIP\data_logic.vhd" into library work
Parsing entity <data_logic>.
INFO:HDLCompiler:1676 - "C:\Users\alber\Documents\DLPs\Tarea2medidorVIP\data_logic.vhd" Line 28. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output
Parsing architecture <logic> of entity <data_logic>.
Parsing VHDL file "C:\Users\alber\Documents\DLPs\Tarea2medidorVIP\MedidorVIP.vhd" into library work
Parsing entity <MedidorVIP>.
Parsing architecture <Behavioral> of entity <medidorvip>.
INFO:HDLCompiler:1676 - "C:\Users\alber\Documents\DLPs\Tarea2medidorVIP\MedidorVIP.vhd" Line 65. declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MedidorVIP> (architecture <Behavioral>) from library <work>.

Elaborating entity <lcd_controller> (architecture <controller>) with generics from library <work>.

Elaborating entity <data_logic> (architecture <logic>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MedidorVIP>.
    Related source file is "C:\Users\alber\Documents\DLPs\Tarea2medidorVIP\MedidorVIP.vhd".
WARNING:Xst:647 - Input <test_sw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'led_test', unconnected in block 'MedidorVIP', is tied to its initial value (1).
    Summary:
	no macro.
Unit <MedidorVIP> synthesized.

Synthesizing Unit <lcd_controller>.
    Related source file is "C:\Users\alber\Documents\DLPs\Tarea2medidorVIP\lcd_controller.vhd".
        clk_freq = 50
        display_lines = '1'
        character_font = '1'
        display_on_off = '1'
        cursor = '0'
        blink = '1'
        inc_dec = '1'
        shift = '0'
    Found 32-bit register for signal <clk_count>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <rs>.
    Found 1-bit register for signal <rw>.
    Found 8-bit register for signal <lcd_data>.
    Found 1-bit register for signal <e>.
    Found 1-bit register for signal <busy>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 15                                             |
    | Inputs             | 11                                             |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset_n_INV_1_o (positive)                     |
    | Reset type         | synchronous                                    |
    | Reset State        | power_up                                       |
    | Power Up State     | power_up                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <clk_count[31]_GND_7_o_add_5_OUT> created at line 71.
    Found 1-bit 4-to-1 multiplexer for signal <state[1]_PWR_7_o_Mux_47_o> created at line 52.
    Found 32-bit 4-to-1 multiplexer for signal <state[1]_GND_7_o_wide_mux_48_OUT> created at line 52.
    Found 32-bit comparator greater for signal <GND_7_o_clk_count[31]_LessThan_1_o> created at line 57
    Found 32-bit comparator greater for signal <GND_7_o_clk_count[31]_LessThan_7_o> created at line 72
    Found 32-bit comparator greater for signal <GND_7_o_clk_count[31]_LessThan_8_o> created at line 76
    Found 32-bit comparator greater for signal <GND_7_o_clk_count[31]_LessThan_9_o> created at line 80
    Found 32-bit comparator greater for signal <GND_7_o_clk_count[31]_LessThan_10_o> created at line 84
    Found 32-bit comparator greater for signal <GND_7_o_clk_count[31]_LessThan_11_o> created at line 88
    Found 32-bit comparator greater for signal <GND_7_o_clk_count[31]_LessThan_12_o> created at line 92
    Found 32-bit comparator greater for signal <GND_7_o_clk_count[31]_LessThan_13_o> created at line 96
    Found 32-bit comparator greater for signal <GND_7_o_clk_count[31]_LessThan_14_o> created at line 100
    Found 32-bit comparator greater for signal <GND_7_o_clk_count[31]_LessThan_41_o> created at line 131
    Found 32-bit comparator greater for signal <GND_7_o_clk_count[31]_LessThan_42_o> created at line 132
    Found 32-bit comparator greater for signal <GND_7_o_clk_count[31]_LessThan_43_o> created at line 134
    Found 32-bit comparator lessequal for signal <GND_7_o_clk_count[31]_LessThan_44_o> created at line 136
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  44 D-type flip-flop(s).
	inferred  13 Comparator(s).
	inferred  40 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lcd_controller> synthesized.

Synthesizing Unit <data_logic>.
    Related source file is "C:\Users\alber\Documents\DLPs\Tarea2medidorVIP\data_logic.vhd".
    Found 1-bit register for signal <lcd_enable>.
    Found 6-bit register for signal <char>.
    Found 10-bit register for signal <lcd_bus>.
    Found 1-bit register for signal <led_busy>.
    Found 6-bit adder for signal <char[5]_GND_8_o_add_1_OUT> created at line 68.
    Found 64x1-bit Read Only RAM for signal <char[5]_GND_8_o_Mux_4_o>
    Found 6-bit comparator greater for signal <char[5]_PWR_8_o_LessThan_1_o> created at line 67
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <data_logic> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x1-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 6-bit adder                                           : 1
# Registers                                            : 10
 1-bit register                                        : 6
 10-bit register                                       : 1
 32-bit register                                       : 1
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 14
 32-bit comparator greater                             : 12
 32-bit comparator lessequal                           : 1
 6-bit comparator greater                              : 1
# Multiplexers                                         : 56
 1-bit 2-to-1 multiplexer                              : 19
 1-bit 4-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 15
 32-bit 2-to-1 multiplexer                             : 10
 32-bit 4-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 9
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <data_logic>.
The following registers are absorbed into counter <char>: 1 register on signal <char>.
INFO:Xst:3231 - The small RAM <Mram_char[5]_GND_8_o_Mux_4_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char[5]_char[5]_mux_2_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <data_logic> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x1-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 6-bit adder                                           : 1
# Counters                                             : 1
 6-bit up counter                                      : 1
# Registers                                            : 56
 Flip-Flops                                            : 56
# Comparators                                          : 14
 32-bit comparator greater                             : 12
 32-bit comparator lessequal                           : 1
 6-bit comparator greater                              : 1
# Multiplexers                                         : 56
 1-bit 2-to-1 multiplexer                              : 19
 1-bit 4-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 15
 32-bit 2-to-1 multiplexer                             : 10
 32-bit 4-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 9
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <C0/FSM_0> on signal <state[1:2]> with gray encoding.
------------------------
 State      | Encoding
------------------------
 power_up   | 00
 initialize | 01
 ready      | 11
 send       | 10
------------------------
WARNING:Xst:1710 - FF/Latch <lcd_bus_8> (without init value) has a constant value of 0 in block <data_logic>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MedidorVIP> ...

Optimizing unit <lcd_controller> ...

Optimizing unit <data_logic> ...
WARNING:Xst:1710 - FF/Latch <C0/rw> (without init value) has a constant value of 0 in block <MedidorVIP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <C0/clk_count_31> has a constant value of 0 in block <MedidorVIP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <C0/clk_count_30> has a constant value of 0 in block <MedidorVIP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <C0/clk_count_29> has a constant value of 0 in block <MedidorVIP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <C0/clk_count_28> has a constant value of 0 in block <MedidorVIP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <C0/clk_count_27> has a constant value of 0 in block <MedidorVIP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <C0/clk_count_26> has a constant value of 0 in block <MedidorVIP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <C0/clk_count_25> has a constant value of 0 in block <MedidorVIP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <C0/clk_count_24> has a constant value of 0 in block <MedidorVIP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <C0/clk_count_23> has a constant value of 0 in block <MedidorVIP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <C0/clk_count_22> has a constant value of 0 in block <MedidorVIP>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MedidorVIP, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 52
 Flip-Flops                                            : 52

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MedidorVIP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 362
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 22
#      LUT2                        : 33
#      LUT3                        : 19
#      LUT4                        : 19
#      LUT5                        : 90
#      LUT6                        : 40
#      MUXCY                       : 106
#      VCC                         : 1
#      XORCY                       : 23
# FlipFlops/Latches                : 52
#      FD                          : 33
#      FDE                         : 16
#      FDR                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 1
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:              52  out of  11440     0%  
 Number of Slice LUTs:                  231  out of   5720     4%  
    Number used as Logic:               231  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    232
   Number with an unused Flip Flop:     180  out of    232    77%  
   Number with an unused LUT:             1  out of    232     0%  
   Number of fully used LUT-FF pairs:    51  out of    232    21%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  15  out of    160     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 52    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.821ns (Maximum Frequency: 113.363MHz)
   Minimum input arrival time before clock: 3.448ns
   Maximum output required time after clock: 4.202ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.821ns (frequency: 113.363MHz)
  Total number of paths / destination ports: 156456 / 69
-------------------------------------------------------------------------
Delay:               8.821ns (Levels of Logic = 25)
  Source:            C0/clk_count_3 (FF)
  Destination:       C0/clk_count_19 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: C0/clk_count_3 to C0/clk_count_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.525   0.944  C0/clk_count_3 (C0/clk_count_3)
     LUT1:I0->O            1   0.254   0.000  C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<3>_rt (C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<3>_rt)
     MUXCY:S->O            1   0.215   0.000  C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<3> (C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<4> (C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<5> (C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<6> (C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<7> (C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<8> (C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<9> (C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<10> (C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<11> (C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<12> (C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<13> (C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<14> (C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<15> (C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<16> (C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<17> (C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<18> (C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_cy<18>)
     XORCY:CI->O          17   0.206   1.639  C0/Madd_clk_count[31]_GND_7_o_add_5_OUT_xor<19> (C0/clk_count[31]_GND_7_o_add_5_OUT<19>)
     LUT5:I0->O            1   0.254   0.000  C0/Mcompar_GND_7_o_clk_count[31]_LessThan_14_o_lut<3> (C0/Mcompar_GND_7_o_clk_count[31]_LessThan_14_o_lut<3>)
     MUXCY:S->O            1   0.215   0.000  C0/Mcompar_GND_7_o_clk_count[31]_LessThan_14_o_cy<3> (C0/Mcompar_GND_7_o_clk_count[31]_LessThan_14_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  C0/Mcompar_GND_7_o_clk_count[31]_LessThan_14_o_cy<4> (C0/Mcompar_GND_7_o_clk_count[31]_LessThan_14_o_cy<4>)
     MUXCY:CI->O           6   0.235   1.331  C0/Mcompar_GND_7_o_clk_count[31]_LessThan_14_o_cy<5> (C0/Mcompar_GND_7_o_clk_count[31]_LessThan_14_o_cy<5>)
     LUT6:I0->O            2   0.254   0.726  C0/Mmux_state[1]_GND_7_o_wide_mux_48_OUT1021 (C0/Mmux_state[1]_GND_7_o_wide_mux_48_OUT1021)
     LUT6:I5->O           12   0.254   1.069  C0/Mmux_state[1]_GND_7_o_wide_mux_48_OUT1023 (C0/Mmux_state[1]_GND_7_o_wide_mux_48_OUT102)
     LUT2:I1->O            1   0.254   0.000  C0/Mmux_state[1]_GND_7_o_wide_mux_48_OUT21 (C0/state[1]_GND_7_o_wide_mux_48_OUT<0>)
     FD:D                      0.074          C0/clk_count_0
    ----------------------------------------
    Total                      8.821ns (3.112ns logic, 5.709ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.448ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       C0/state_FSM_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: rst to C0/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_IBUF (rst_IBUF)
     INV:I->O              2   0.255   0.725  C0/reset_n_INV_1_o1_INV_0 (C0/reset_n_INV_1_o)
     FDR:R                     0.459          C0/state_FSM_FFd1
    ----------------------------------------
    Total                      3.448ns (2.042ns logic, 1.406ns route)
                                       (59.2% logic, 40.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.202ns (Levels of Logic = 1)
  Source:            C0/lcd_data_7 (FF)
  Destination:       lcd_d<7> (PAD)
  Source Clock:      clk rising

  Data Path: C0/lcd_data_7 to lcd_d<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   0.765  C0/lcd_data_7 (C0/lcd_data_7)
     OBUF:I->O                 2.912          lcd_d_7_OBUF (lcd_d<7>)
    ----------------------------------------
    Total                      4.202ns (3.437ns logic, 0.765ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.821|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.45 secs
 
--> 

Total memory usage is 4504076 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    1 (   0 filtered)

