// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2.0.0.64.1
// Netlist written on Wed Sep 23 23:41:27 2020
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "/home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ebr_dp/rtl/ebr_dp.v"
// file 1 "/home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ip_cores/pll_adc/rtl/pll_adc.v"
// file 2 "/home/andrew/projects/unoric_board/fft_adc_new/radiant/fft_adc/ip_cores/sc_fifo/rtl/sc_fifo.v"
// file 3 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/adc_receiver.v"
// file 4 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/alaw_coder.v"
// file 5 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/debounce.v"
// file 6 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft.v"
// file 7 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_add.v"
// file 8 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_addsub.v"
// file 9 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_complex_abs.v"
// file 10 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_complex_mul.v"
// file 11 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_core.v"
// file 12 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_dline.v"
// file 13 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_fifo.v"
// file 14 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_freq_ram.v"
// file 15 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_mul.v"
// file 16 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_postproc.v"
// file 17 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_preproc.v"
// file 18 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_sqrsum.v"
// file 19 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_sqrt.v"
// file 20 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_sub.v"
// file 21 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/fft/dft_twiddle_rom.v"
// file 22 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_slave.v"
// file 23 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_slave_axil_master.v"
// file 24 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2c_wrapper.v"
// file 25 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2s_control.v"
// file 26 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/i2s_master.v"
// file 27 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/main_fsm.v"
// file 28 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/mcp4812.v"
// file 29 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/memory_mux.v"
// file 30 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/ram_256k.v"
// file 31 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/signal_filter.v"
// file 32 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/spi_slave.v"
// file 33 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/sqrt.v"
// file 34 "/home/andrew/projects/unoric_board/fft_adc_new/src/rtl/top.v"
// file 35 "/opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.v"
// file 36 "/opt/lscc/radiant/2.0/ip/pmi/pmi_iCE40UP.vhd"
// file 37 "/opt/lscc/radiant/2.0/ip/common/adder/rtl/lscc_adder.v"
// file 38 "/opt/lscc/radiant/2.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 39 "/opt/lscc/radiant/2.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 40 "/opt/lscc/radiant/2.0/ip/common/counter/rtl/lscc_cntr.v"
// file 41 "/opt/lscc/radiant/2.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 42 "/opt/lscc/radiant/2.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 43 "/opt/lscc/radiant/2.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 44 "/opt/lscc/radiant/2.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 45 "/opt/lscc/radiant/2.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 46 "/opt/lscc/radiant/2.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 47 "/opt/lscc/radiant/2.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 48 "/opt/lscc/radiant/2.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 49 "/opt/lscc/radiant/2.0/ip/common/rom/rtl/lscc_rom.v"
// file 50 "/opt/lscc/radiant/2.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 51 "/opt/lscc/radiant/2.0/ip/pmi/pmi_add.v"
// file 52 "/opt/lscc/radiant/2.0/ip/pmi/pmi_addsub.v"
// file 53 "/opt/lscc/radiant/2.0/ip/pmi/pmi_complex_mult.v"
// file 54 "/opt/lscc/radiant/2.0/ip/pmi/pmi_counter.v"
// file 55 "/opt/lscc/radiant/2.0/ip/pmi/pmi_dsp.v"
// file 56 "/opt/lscc/radiant/2.0/ip/pmi/pmi_fifo.v"
// file 57 "/opt/lscc/radiant/2.0/ip/pmi/pmi_fifo_dc.v"
// file 58 "/opt/lscc/radiant/2.0/ip/pmi/pmi_mac.v"
// file 59 "/opt/lscc/radiant/2.0/ip/pmi/pmi_mult.v"
// file 60 "/opt/lscc/radiant/2.0/ip/pmi/pmi_multaddsub.v"
// file 61 "/opt/lscc/radiant/2.0/ip/pmi/pmi_multaddsubsum.v"
// file 62 "/opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dp.v"
// file 63 "/opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dp_be.v"
// file 64 "/opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dq.v"
// file 65 "/opt/lscc/radiant/2.0/ip/pmi/pmi_ram_dq_be.v"
// file 66 "/opt/lscc/radiant/2.0/ip/pmi/pmi_rom.v"
// file 67 "/opt/lscc/radiant/2.0/ip/pmi/pmi_sub.v"
// file 68 "/opt/lscc/radiant/2.0/cae_library/simulation/verilog/iCE40UP/CCU2_B.v"
// file 69 "/opt/lscc/radiant/2.0/cae_library/simulation/verilog/iCE40UP/FD1P3BZ.v"
// file 70 "/opt/lscc/radiant/2.0/cae_library/simulation/verilog/iCE40UP/FD1P3DZ.v"
// file 71 "/opt/lscc/radiant/2.0/cae_library/simulation/verilog/iCE40UP/FD1P3IZ.v"
// file 72 "/opt/lscc/radiant/2.0/cae_library/simulation/verilog/iCE40UP/FD1P3JZ.v"
// file 73 "/opt/lscc/radiant/2.0/cae_library/simulation/verilog/iCE40UP/HSOSC.v"
// file 74 "/opt/lscc/radiant/2.0/cae_library/simulation/verilog/iCE40UP/HSOSC1P8V.v"
// file 75 "/opt/lscc/radiant/2.0/cae_library/simulation/verilog/iCE40UP/IB.v"
// file 76 "/opt/lscc/radiant/2.0/cae_library/simulation/verilog/iCE40UP/IFD1P3AZ.v"
// file 77 "/opt/lscc/radiant/2.0/cae_library/simulation/verilog/iCE40UP/LSOSC.v"
// file 78 "/opt/lscc/radiant/2.0/cae_library/simulation/verilog/iCE40UP/LSOSC1P8V.v"
// file 79 "/opt/lscc/radiant/2.0/cae_library/simulation/verilog/iCE40UP/OB.v"
// file 80 "/opt/lscc/radiant/2.0/cae_library/simulation/verilog/iCE40UP/OBZ_B.v"
// file 81 "/opt/lscc/radiant/2.0/cae_library/simulation/verilog/iCE40UP/OFD1P3AZ.v"
// file 82 "/opt/lscc/radiant/2.0/cae_library/simulation/verilog/iCE40UP/PDP4K.v"
// file 83 "/opt/lscc/radiant/2.0/cae_library/simulation/verilog/iCE40UP/RGB.v"
// file 84 "/opt/lscc/radiant/2.0/cae_library/simulation/verilog/iCE40UP/RGB1P8V.v"
// file 85 "/opt/lscc/radiant/2.0/cae_library/simulation/verilog/iCE40UP/SP256K.v"
// file 86 "/opt/lscc/radiant/2.0/cae_library/simulation/verilog/iCE40UP/legacy.v"

//
// Verilog Description of module top
//

module top (inout i2c_sda, inout i2c_scl, input BUT_USER, input BUT_TRIG, 
            output PHV, output PnHV, output PDamp, output HILO, output HV_EN, 
            output ADC_REF_CLK, input ADC_DCLK, input [11:0]ADC_D, (* black_box_pad_pin=1 *) output LED_R, 
            (* black_box_pad_pin=1 *) output LED_G, (* black_box_pad_pin=1 *) output LED_B, 
            input RPI_MOSI, output RPI_MISO, input RPI_SCLK, input RPI_CSn, 
            input i2s_clk, output i2s_lrclk, output i2s_data, output CSn, 
            output SCK, output SDI);   /* synthesis lineinfo="@34(3[8],3[11])"*/
    
    (* is_clock=1 *) wire ADC_REF_CLK_c;   /* synthesis lineinfo="@34(26[16],26[27])"*/
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    (* is_clock=1 *) wire i2s_clk_c;   /* synthesis lineinfo="@34(43[15],43[22])"*/
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@34(282[23],282[26])"*/
    (* is_clock=1 *) wire treg_7__N_941;   /* synthesis lineinfo="@32(53[13],53[17])"*/
    (* is_clock=1 *) wire RPI_SCLK_c_derived_20;   /* synthesis lineinfo="@34(38[15],38[23])"*/
    
    wire GND_net, VCC_net, PHV_c, PnHV_c, PDamp_c, RPI_MOSI_c, RPI_SCLK_c, 
        RPI_CSn_c, i2s_lrclk_c, i2s_data_c, CSn_c, SCK_c, SDI_c, 
        i2c_scl_o, i2c_sda_o;
    wire [7:0]dac_mem_addr_wr;   /* synthesis lineinfo="@34(98[17],98[32])"*/
    
    wire dac_mem_wr;
    wire [15:0]dac_mem_data_wr;   /* synthesis lineinfo="@34(100[17],100[32])"*/
    wire [15:0]m_axil_awaddr;   /* synthesis lineinfo="@34(102[38],102[51])"*/
    wire [31:0]m_axil_wdata;   /* synthesis lineinfo="@34(106[38],106[50])"*/
    wire [2:0]state_reg;   /* synthesis lineinfo="@23(237[11],237[20])"*/
    
    wire m_axil_arvalid, m_axil_arvalid_z, m_axil_arvalid_zz, m_axil_arvalid_zzz;
    wire [31:0]m_axil_rdata;   /* synthesis lineinfo="@34(121[37],121[49])"*/
    
    wire m_axil_rvalid, m_axil_rready, rpi_miso_int, rpi_mosi_int;
    wire [7:0]reset_cnt;   /* synthesis lineinfo="@34(131[15],131[24])"*/
    wire [2:0]rgb_val;   /* synthesis lineinfo="@34(136[16],136[23])"*/
    wire [31:0]\regs[5] ;   /* synthesis lineinfo="@34(138[17],138[21])"*/
    
    wire HILO_c_0;
    wire [31:0]\regs[4] ;   /* synthesis lineinfo="@34(138[17],138[21])"*/
    wire [31:0]\regs[3] ;   /* synthesis lineinfo="@34(138[17],138[21])"*/
    wire [31:0]\regs[2] ;   /* synthesis lineinfo="@34(138[17],138[21])"*/
    wire [31:0]\regs[1] ;   /* synthesis lineinfo="@34(138[17],138[21])"*/
    wire [31:0]\regs[0] ;   /* synthesis lineinfo="@34(138[17],138[21])"*/
    
    wire control_reg_wr, control_reg_wr_z;
    wire [15:0]dac_data;   /* synthesis lineinfo="@34(142[17],142[25])"*/
    
    wire dac_data_val;
    wire [13:0]signal_ram_addr;   /* synthesis lineinfo="@34(146[17],146[32])"*/
    wire [15:0]signal_ram_data;   /* synthesis lineinfo="@34(147[17],147[32])"*/
    wire [13:0]addr_mem_13__N_2549;
    wire [11:0]from_ADC;   /* synthesis lineinfo="@34(149[17],149[25])"*/
    
    wire HV_EN_c;
    wire [13:0]adc_ram_addr;   /* synthesis lineinfo="@34(151[17],151[29])"*/
    
    wire finish_adc_receiving, we_signal, top_turn2_filter, fft_start, 
        fft_work, fft_finish;
    wire [13:0]fft_memory_addr;   /* synthesis lineinfo="@34(171[17],171[32])"*/
    wire [13:0]fft_addr_rd;   /* synthesis lineinfo="@34(173[17],173[28])"*/
    wire [13:0]from_fft_to_mem_addr;   /* synthesis lineinfo="@34(175[17],175[37])"*/
    wire [15:0]from_fft_to_mem_data;   /* synthesis lineinfo="@34(176[17],176[37])"*/
    
    wire from_fft_to_mem_wr, spi_strb;
    wire [7:0]from_spi;   /* synthesis lineinfo="@34(183[17],183[25])"*/
    wire [7:0]to_spi;   /* synthesis lineinfo="@34(184[17],184[23])"*/
    
    wire rgb_b, rgb_g, rgb_r;
    wire [15:0]spi_addr;   /* synthesis lineinfo="@34(194[16],194[24])"*/
    wire [15:0]spi_addr_active;   /* synthesis lineinfo="@34(195[16],195[31])"*/
    
    wire spi_strb_adc_clk, spi_strb_adc_clk_z, spi_strb_adc_clk_zz, spi_strb_adc_clk_zzz, 
        spi_strb_adc_clk_zzzz, spi_data_byte;
    wire [31:0]to_i2s_left;   /* synthesis lineinfo="@34(203[17],203[28])"*/
    wire [31:0]to_i2s_right;   /* synthesis lineinfo="@34(204[17],204[29])"*/
    wire [15:0]to_i2s;   /* synthesis lineinfo="@34(205[17],205[23])"*/
    wire [15:0]i2s_mem_addr;   /* synthesis lineinfo="@34(207[17],207[29])"*/
    wire [7:0]treg;   /* synthesis lineinfo="@32(53[13],53[17])"*/
    wire [15:0]from_fft_ram_to_i2s;   /* synthesis lineinfo="@34(209[17],209[36])"*/
    
    wire fifo_i2s_rd, full_i2s_fifo, empty_i2s_fifo;
    wire [15:0]from_signal_ram_to_i2c;   /* synthesis lineinfo="@34(216[17],216[39])"*/
    wire [15:0]from_fft_ram_to_i2c;   /* synthesis lineinfo="@34(217[17],217[36])"*/
    
    wire ADC_D_int_c_11, ADC_D_int_c_10, ADC_D_int_c_9, ADC_D_int_c_8, 
        ADC_D_int_c_7, ADC_D_int_c_6, ADC_D_int_c_5, ADC_D_int_c_4, 
        ADC_D_int_c_3, ADC_D_int_c_2, ADC_D_int_c_1, ADC_D_int_c_0;
    wire [7:0]from_i2s_fifo;   /* synthesis lineinfo="@34(227[17],227[30])"*/
    wire [15:0]pdelay;   /* synthesis lineinfo="@34(229[16],229[22])"*/
    wire [15:0]PHV_time;   /* synthesis lineinfo="@34(230[16],230[24])"*/
    wire [15:0]PnHV_time;   /* synthesis lineinfo="@34(231[16],231[25])"*/
    wire [15:0]PDamp_time;   /* synthesis lineinfo="@34(232[16],232[26])"*/
    wire [15:0]dac_data_rd;   /* synthesis lineinfo="@34(565[17],565[28])"*/
    wire [15:0]dac_cnt;   /* synthesis lineinfo="@34(566[17],566[24])"*/
    wire [15:0]dac_cnt_z;   /* synthesis lineinfo="@34(567[17],567[26])"*/
    wire [15:0]dac_cnt_zz;   /* synthesis lineinfo="@34(568[17],568[27])"*/
    wire [15:0]dac_cnt_zzz;   /* synthesis lineinfo="@34(569[17],569[28])"*/
    wire [15:0]dac_data_int;   /* synthesis lineinfo="@34(570[17],570[29])"*/
    
    wire start_dac_count;
    wire [7:0]fft_mem_addr_wr_z;   /* synthesis lineinfo="@34(839[17],839[34])"*/
    
    wire fft_mem_wr_z;
    wire [15:0]fft_mem_data_wr_z;   /* synthesis lineinfo="@34(841[17],841[34])"*/
    
    wire almost_empty_i2s, autorestart_mode;
    wire [31:0]reset_N_341;
    
    wire reset_cnt_7__N_505, n41913, n42331, spi_data_byte_N_923, n42388, 
        i2c_sda_t_N_909, m_axil_rdata_31__N_57, n445, regs_5__31__N_730, 
        n42428, n41909, n44425, n44424, n41905, n44688, n44684, 
        n44682, n44679, n44678;
    wire [191:0]regs_5__31__N_68;
    
    wire n44677, n44676, n2101, n2102, n2103, n2104, n2105, n2106, 
        n2107, n2108, n2109, n2110, n2111, n2112, n2113, n2114, 
        n2115, n2116, n44675, n44674, n44673, n8130, n8132, n8134, 
        n8136, n8138, n8140, n8142, n8144, n8146, n8148, n8150, 
        n8152, n8154, n8156;
    wire [31:0]m_axil_rdata_31__N_732;
    
    wire n44672, n44671, n44670, n21133, n44421, n42426, n44665, 
        dac_data_val_N_922, dac_data_val_N_919, n2840, n2841, n2842, 
        n2843, n2844, n2845, n2846, n2847, n2848, n2849, n2850, 
        n2851, n2852, n2853, n2854, n2855, n2892, n2893, n2894, 
        n2895, n2896, n2897, n2898, n2899, n2900, n2901, n2902, 
        n2903, n2904, n2905, n2906, n2907, n44658, n44657, to_i2s_left_7__N_385, 
        n21252, n21254, n5, last_cycle_reg, data_out_last, n44651, 
        n44649, n42425, n5_adj_5482, n21246, n44638, n44637, n35, 
        n34_2, n33, n32, n31, n30, n41899, data_valid_z;
    wire [4:0]bit_cnt;   /* synthesis lineinfo="@28(23[15],23[22])"*/
    
    wire sck_int, \shift_reg[14] , \shift_reg[13] , \shift_reg[12] , 
        \shift_reg[11] , \shift_reg[10] , \shift_reg[9] , \shift_reg[8] , 
        \shift_reg[7] , \shift_reg[6] , \shift_reg[5] , \shift_reg[4] , 
        \shift_reg[3] , \shift_reg[2] , \shift_reg[1] , \shift_reg[0] ;
    wire [15:0]shift_reg_15__N_1745;
    
    wire n42427, n4, n4_adj_5483, adc_receiving, adc_recv_cnt_ov, 
        n44420, n21260, n25379, n8128, n21258, n45075;
    wire [15:0]data_cnt;   /* synthesis lineinfo="@25(23[16],23[24])"*/
    wire [3:0]pack_cnt;   /* synthesis lineinfo="@25(26[15],26[23])"*/
    
    wire n35598, n42412, n21256, n21236, n21244, n4_adj_5484;
    wire [13:0]addr_mem_13__N_2549_adj_5525;
    
    wire n42439, i2c_scl_i_out, n21248, n4_adj_5489, n42442, n21234, 
        n41893, n44617, n44616, n15_2;
    wire [4:0]state_reg_adj_5526;   /* synthesis lineinfo="@22(181[11],181[20])"*/
    
    wire mode_read_reg, scl_i_reg, sda_i_reg, last_sda_i_reg, n5059, 
        n44612, n44418, n21172, n44373, n21232, n21242, n21238, 
        n7420, n4742, full_r, full_mem_r, empty_r, empty_mem_r, 
        \MISC.full_flag_r , n41739, wr_fifo_en_w, rd_fifo_en_w, full_nxt_w_N_2489, 
        n44605;
    wire [8:0]wr_addr_r_adj_5529;   /* synthesis lineinfo="@2(117[48],117[57])"*/
    wire [8:0]wr_addr_p1_r_adj_5530;   /* synthesis lineinfo="@2(118[48],118[60])"*/
    wire [8:0]rd_addr_r_adj_5535;   /* synthesis lineinfo="@2(123[48],123[57])"*/
    wire [8:0]rd_addr_p1_r_adj_5536;   /* synthesis lineinfo="@2(124[48],124[60])"*/
    
    wire n41859, full_nxt_w_N_2489_adj_5492, full_ext_r_N_2479;
    wire [8:0]wr_addr_r_8__N_2295_adj_5543;
    wire [8:0]wr_addr_p1_r_8__N_2304_adj_5544;
    wire [8:0]rd_addr_r_8__N_2338_adj_5545;
    wire [8:0]rd_addr_p1_r_8__N_2347_adj_5546;
    
    wire n21240, \fram_rdata_im[15] , \fram_rdata_im[14] , \fram_rdata_im[13] , 
        \fram_rdata_im[12] , \fram_rdata_im[11] , \fram_rdata_im[10] , 
        \fram_rdata_im[9] , \fram_rdata_im[8] , \fram_rdata_im[7] , \fram_rdata_im[6] , 
        \fram_rdata_im[5] , \fram_rdata_im[4] , \fram_rdata_im[3] , \fram_rdata_im[2] , 
        \fram_rdata_im[1] , \fram_rdata_im[0] ;
    wire [15:0]fram_rdata_im_del;   /* synthesis lineinfo="@11(69[24],69[41])"*/
    
    wire n7, n6_2, n4_adj_5493, n21160, n13_2, n4666, n19216, 
        n42391, n42397, n4_adj_5494, n42394, n4_adj_5495, n4_adj_5496, 
        i2c_sda_i_out, n21224, n40063, n5103, n44881, n21132, n4_adj_5497, 
        n44589, n42418, n25660, n42415, n44584, n42433, n26, n42421, 
        n32_adj_5498, n5442, n4_adj_5499, n40964, n41705, n20271, 
        n21220, n4_adj_5500, n44567, n42424, n24698, n1, n48, 
        n47_2, n46, n45, n44, n43, n42, n41, n40, n39, n38, 
        n37_2, n42423, n36, n35_adj_5501, n34_adj_5502, n33_adj_5503, 
        n32_adj_5504, n31_adj_5505, n30_adj_5506, n29_2, n28, n27, 
        n26_adj_5507, n25, n24, n23, n22, n21, n20, n19, n18, 
        n17, n7789, n31_adj_5508, n4_adj_5509, n4_adj_5510, n42406, 
        n4_adj_5511, n4_adj_5512, n42436, n44556, n4_adj_5513, n4_adj_5514, 
        n7049, n30672, n20353, n42422, n17_adj_5515, n25400, n42420, 
        n35815, n42419, n42417, n32_adj_5516, n32_adj_5517, n10882, 
        n42416, n156, n17_adj_5518, n18893, n42414, n18909, n20547, 
        n42413, n22465, n44409, n44543, n42411, n41621, n44542, 
        n42410, n42409, n11409, n42407, n7_adj_5519, n42275, n44408, 
        n42405, n44537, n42404, n42079, n44405, n42403, n42399, 
        n42398, n6_adj_5520, n24695, n43197, n42396, n42395, n42393, 
        n42392, n41551, n20150, n19874, n42385, n42390, n42389, 
        n41543, n21250, n10, n22442, n42387, n42386, n35713, n23322, 
        n22443, n19740, n44517, n44396, n41973, n40067, n44395, 
        n44515, n19731, n19686, n44513, n19641, n19638, n43021, 
        n20577, n20305, n42482, n45027, n45025, n45023, n45021, 
        n42474, n44393, n20149, n45019, n45017, n45015, n45013, 
        n41012, n45011, n45009, n45007, n19081, n45005, n44503, 
        n45003, n44502, n45001, n44499, n44999, n44997, n19113, 
        n44993, n44991, n44989, n44987, n44985, n19145, n44983, 
        n44981, n44979, n44977, n44975, n44849, n44847, n42455, 
        n44842, n44841, n44838, n44973, n44829, n44828, n44827, 
        n44819, n44818, n44812, n44480, n42454, n42452, n42451, 
        n42449, n42448, n42446, n42445, n42443, n42441, n42440, 
        n42438, n45077, n44478, n44477, n44476, n44475, n44474, 
        n44473, n44472, n44471, n42437, n42435, n42434, n40468, 
        maxfan_replicated_net_517, n44465, n44383, n42429, n44464, 
        n44382, n44371, n44462, n45076, n44380, n44780, n44443, 
        n44442, n44771, n44437, n44769, n44435, n44971, n44969, 
        n44761, n44759, n44758, n44967, n42332, n6_adj_5521, n44746, 
        n44375, n44737, n44735, n44731, n44965, n44963, n44706, 
        n44703, n44702, n44959;
    
    VHI i2 (.Z(VCC_net));
    (* lut_function="(!(A+!(B+(C))))" *) LUT4 i35610_3_lut (.A(m_axil_awaddr[15]), 
            .B(m_axil_awaddr[4]), .C(m_axil_awaddr[3]), .Z(n42474));   /* synthesis lineinfo="@34(488[17],495[20])"*/
    defparam i35610_3_lut.INIT = "0x5454";
    FD1P3XZ spi_strb_adc_clk_z_c (.D(spi_strb_adc_clk), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(spi_strb_adc_clk_z));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_strb_adc_clk_z_c.REGSET = "RESET";
    defparam spi_strb_adc_clk_z_c.SRMODE = "ASYNC";
    FD1P3XZ spi_strb_adc_clk_zz_c (.D(spi_strb_adc_clk_z), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(spi_strb_adc_clk_zz));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_strb_adc_clk_zz_c.REGSET = "RESET";
    defparam spi_strb_adc_clk_zz_c.SRMODE = "ASYNC";
    FD1P3XZ spi_strb_adc_clk_zzz_c (.D(spi_strb_adc_clk_zz), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(spi_strb_adc_clk_zzz));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_strb_adc_clk_zzz_c.REGSET = "RESET";
    defparam spi_strb_adc_clk_zzz_c.SRMODE = "ASYNC";
    FD1P3XZ spi_strb_adc_clk_zzzz_c (.D(spi_strb_adc_clk_zzz), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(spi_strb_adc_clk_zzzz));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_strb_adc_clk_zzzz_c.REGSET = "RESET";
    defparam spi_strb_adc_clk_zzzz_c.SRMODE = "ASYNC";
    FD1P3XZ spi_data_byte_c (.D(spi_data_byte_N_923), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(spi_data_byte));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_data_byte_c.REGSET = "RESET";
    defparam spi_data_byte_c.SRMODE = "ASYNC";
    FD1P3XZ dac_mem_data_wr_i0_i0 (.D(m_axil_wdata[0]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_data_wr[0]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_data_wr_i0_i0.REGSET = "RESET";
    defparam dac_mem_data_wr_i0_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[3][31]  (.D(m_axil_wdata[31]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [31]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][31] .REGSET = "RESET";
    defparam \regs[3][31] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][30]  (.D(m_axil_wdata[30]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [30]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][30] .REGSET = "RESET";
    defparam \regs[3][30] .SRMODE = "ASYNC";
    sc_fifo_U21 fifo_i2s (.n44819(n44819), .\MISC.full_flag_r (\MISC.full_flag_r ), 
            .n44818(n44818), .\from_fft_to_mem_data[0] (from_fft_to_mem_data[0]), 
            .\from_fft_to_mem_data[1] (from_fft_to_mem_data[1]), .\from_fft_to_mem_data[2] (from_fft_to_mem_data[2]), 
            .\from_fft_to_mem_data[3] (from_fft_to_mem_data[3]), .\from_fft_to_mem_data[4] (from_fft_to_mem_data[4]), 
            .\from_fft_to_mem_data[5] (from_fft_to_mem_data[5]), .\from_fft_to_mem_data[6] (from_fft_to_mem_data[6]), 
            .\from_fft_to_mem_data[7] (from_fft_to_mem_data[7]), .from_i2s_fifo({from_i2s_fifo}), 
            .ADC_DCLK_c(ADC_DCLK_c), .wr_fifo_en_w(wr_fifo_en_w), .rd_fifo_en_w(rd_fifo_en_w), 
            .VCC_net(VCC_net), .GND_net(GND_net), .full_r(full_r), .full_mem_r(full_mem_r), 
            .empty_i2s_fifo(empty_i2s_fifo), .empty_r(empty_r), .empty_mem_r(empty_mem_r), 
            .almost_empty_i2s(almost_empty_i2s), .to_i2s_left_7__N_385(to_i2s_left_7__N_385), 
            .full_i2s_fifo(full_i2s_fifo), .n44684(n44684), .n44688(n44688), 
            .full_nxt_w_N_2489(full_nxt_w_N_2489), .n35815(n35815), .n44651(n44651));   /* synthesis lineinfo="@34(746[13],757[6])"*/
    BB_B i2c_scl_i_pad (.T_N(n44759), .I(i2c_scl_o), .O(i2c_scl_i_out), 
         .B(i2c_scl));   /* synthesis lineinfo="@34(363[12],363[19])"*/
    BB_B i2c_sda_i_pad (.T_N(i2c_sda_t_N_909), .I(i2c_sda_o), .O(i2c_sda_i_out), 
         .B(i2c_sda));   /* synthesis lineinfo="@34(365[12],365[19])"*/
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18613_3_lut_4_lut (.A(dac_cnt[10]), 
            .B(n44405), .C(start_dac_count), .D(dac_cnt[11]), .Z(n21252));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i18613_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25967_2_lut_rep_1056_3_lut_4_lut (.A(dac_cnt[10]), 
            .B(n44405), .C(dac_cnt[12]), .D(dac_cnt[11]), .Z(n44373));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i25967_2_lut_rep_1056_3_lut_4_lut.INIT = "0x8000";
    FD1P3XZ \regs[3][29]  (.D(m_axil_wdata[29]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [29]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][29] .REGSET = "RESET";
    defparam \regs[3][29] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][28]  (.D(m_axil_wdata[28]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [28]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][28] .REGSET = "RESET";
    defparam \regs[3][28] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][27]  (.D(m_axil_wdata[27]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [27]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][27] .REGSET = "RESET";
    defparam \regs[3][27] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][26]  (.D(m_axil_wdata[26]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [26]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][26] .REGSET = "RESET";
    defparam \regs[3][26] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][25]  (.D(m_axil_wdata[25]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [25]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][25] .REGSET = "RESET";
    defparam \regs[3][25] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][24]  (.D(m_axil_wdata[24]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [24]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][24] .REGSET = "RESET";
    defparam \regs[3][24] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][23]  (.D(m_axil_wdata[23]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [23]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][23] .REGSET = "RESET";
    defparam \regs[3][23] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][22]  (.D(m_axil_wdata[22]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [22]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][22] .REGSET = "RESET";
    defparam \regs[3][22] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][21]  (.D(m_axil_wdata[21]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [21]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][21] .REGSET = "RESET";
    defparam \regs[3][21] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][20]  (.D(m_axil_wdata[20]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [20]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][20] .REGSET = "RESET";
    defparam \regs[3][20] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][19]  (.D(m_axil_wdata[19]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [19]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][19] .REGSET = "RESET";
    defparam \regs[3][19] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][18]  (.D(m_axil_wdata[18]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [18]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][18] .REGSET = "RESET";
    defparam \regs[3][18] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][17]  (.D(m_axil_wdata[17]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [17]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][17] .REGSET = "RESET";
    defparam \regs[3][17] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][16]  (.D(m_axil_wdata[16]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [16]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][16] .REGSET = "RESET";
    defparam \regs[3][16] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][15]  (.D(m_axil_wdata[15]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [15]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][15] .REGSET = "RESET";
    defparam \regs[3][15] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][14]  (.D(m_axil_wdata[14]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [14]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][14] .REGSET = "RESET";
    defparam \regs[3][14] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][13]  (.D(m_axil_wdata[13]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [13]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][13] .REGSET = "RESET";
    defparam \regs[3][13] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][12]  (.D(m_axil_wdata[12]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [12]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][12] .REGSET = "RESET";
    defparam \regs[3][12] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][11]  (.D(m_axil_wdata[11]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [11]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][11] .REGSET = "RESET";
    defparam \regs[3][11] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][10]  (.D(m_axil_wdata[10]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [10]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][10] .REGSET = "RESET";
    defparam \regs[3][10] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][9]  (.D(m_axil_wdata[9]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [9]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][9] .REGSET = "RESET";
    defparam \regs[3][9] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][8]  (.D(m_axil_wdata[8]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [8]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][8] .REGSET = "RESET";
    defparam \regs[3][8] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][7]  (.D(m_axil_wdata[7]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [7]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][7] .REGSET = "RESET";
    defparam \regs[3][7] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][6]  (.D(m_axil_wdata[6]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [6]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][6] .REGSET = "RESET";
    defparam \regs[3][6] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][5]  (.D(m_axil_wdata[5]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [5]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][5] .REGSET = "RESET";
    defparam \regs[3][5] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][4]  (.D(m_axil_wdata[4]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [4]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][4] .REGSET = "RESET";
    defparam \regs[3][4] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][3]  (.D(m_axil_wdata[3]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [3]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][3] .REGSET = "RESET";
    defparam \regs[3][3] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][2]  (.D(m_axil_wdata[2]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [2]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][2] .REGSET = "RESET";
    defparam \regs[3][2] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][1]  (.D(m_axil_wdata[1]), .SP(n44421), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [1]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][1] .REGSET = "RESET";
    defparam \regs[3][1] .SRMODE = "ASYNC";
    FD1P3XZ \regs[3][0]  (.D(regs_5__31__N_68[96]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[3] [0]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[3][0] .REGSET = "RESET";
    defparam \regs[3][0] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][31]  (.D(m_axil_wdata[31]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [31]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][31] .REGSET = "RESET";
    defparam \regs[2][31] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][30]  (.D(m_axil_wdata[30]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [30]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][30] .REGSET = "RESET";
    defparam \regs[2][30] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][29]  (.D(m_axil_wdata[29]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [29]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][29] .REGSET = "RESET";
    defparam \regs[2][29] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][28]  (.D(m_axil_wdata[28]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [28]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][28] .REGSET = "RESET";
    defparam \regs[2][28] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][27]  (.D(m_axil_wdata[27]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [27]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][27] .REGSET = "RESET";
    defparam \regs[2][27] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][26]  (.D(m_axil_wdata[26]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [26]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][26] .REGSET = "RESET";
    defparam \regs[2][26] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][25]  (.D(m_axil_wdata[25]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [25]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][25] .REGSET = "RESET";
    defparam \regs[2][25] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][24]  (.D(m_axil_wdata[24]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [24]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][24] .REGSET = "RESET";
    defparam \regs[2][24] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][23]  (.D(m_axil_wdata[23]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [23]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][23] .REGSET = "RESET";
    defparam \regs[2][23] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][22]  (.D(m_axil_wdata[22]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [22]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][22] .REGSET = "RESET";
    defparam \regs[2][22] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][21]  (.D(m_axil_wdata[21]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [21]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][21] .REGSET = "RESET";
    defparam \regs[2][21] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][20]  (.D(m_axil_wdata[20]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [20]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][20] .REGSET = "RESET";
    defparam \regs[2][20] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][19]  (.D(m_axil_wdata[19]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [19]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][19] .REGSET = "RESET";
    defparam \regs[2][19] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][18]  (.D(m_axil_wdata[18]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [18]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][18] .REGSET = "RESET";
    defparam \regs[2][18] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][17]  (.D(m_axil_wdata[17]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [17]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][17] .REGSET = "RESET";
    defparam \regs[2][17] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][16]  (.D(m_axil_wdata[16]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [16]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][16] .REGSET = "RESET";
    defparam \regs[2][16] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][15]  (.D(m_axil_wdata[15]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [15]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][15] .REGSET = "RESET";
    defparam \regs[2][15] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][14]  (.D(m_axil_wdata[14]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [14]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][14] .REGSET = "RESET";
    defparam \regs[2][14] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][13]  (.D(m_axil_wdata[13]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [13]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][13] .REGSET = "RESET";
    defparam \regs[2][13] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][12]  (.D(m_axil_wdata[12]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [12]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][12] .REGSET = "RESET";
    defparam \regs[2][12] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][11]  (.D(m_axil_wdata[11]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [11]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][11] .REGSET = "RESET";
    defparam \regs[2][11] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][10]  (.D(m_axil_wdata[10]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [10]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][10] .REGSET = "RESET";
    defparam \regs[2][10] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][9]  (.D(m_axil_wdata[9]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [9]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][9] .REGSET = "RESET";
    defparam \regs[2][9] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][8]  (.D(m_axil_wdata[8]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [8]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][8] .REGSET = "RESET";
    defparam \regs[2][8] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][7]  (.D(m_axil_wdata[7]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [7]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][7] .REGSET = "RESET";
    defparam \regs[2][7] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][6]  (.D(m_axil_wdata[6]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [6]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][6] .REGSET = "RESET";
    defparam \regs[2][6] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][5]  (.D(m_axil_wdata[5]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [5]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][5] .REGSET = "RESET";
    defparam \regs[2][5] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][4]  (.D(m_axil_wdata[4]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [4]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][4] .REGSET = "RESET";
    defparam \regs[2][4] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][3]  (.D(n25379), .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\regs[2] [3]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][3] .REGSET = "RESET";
    defparam \regs[2][3] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][2]  (.D(m_axil_wdata[2]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [2]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][2] .REGSET = "RESET";
    defparam \regs[2][2] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][1]  (.D(m_axil_wdata[1]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [1]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][1] .REGSET = "RESET";
    defparam \regs[2][1] .SRMODE = "ASYNC";
    FD1P3XZ \regs[2][0]  (.D(m_axil_wdata[0]), .SP(n19081), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[2] [0]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[2][0] .REGSET = "RESET";
    defparam \regs[2][0] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][31]  (.D(m_axil_wdata[31]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [31]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][31] .REGSET = "RESET";
    defparam \regs[1][31] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][30]  (.D(m_axil_wdata[30]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [30]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][30] .REGSET = "RESET";
    defparam \regs[1][30] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][29]  (.D(m_axil_wdata[29]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [29]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][29] .REGSET = "RESET";
    defparam \regs[1][29] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][28]  (.D(m_axil_wdata[28]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [28]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][28] .REGSET = "RESET";
    defparam \regs[1][28] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][27]  (.D(m_axil_wdata[27]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [27]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][27] .REGSET = "RESET";
    defparam \regs[1][27] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][26]  (.D(m_axil_wdata[26]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [26]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][26] .REGSET = "RESET";
    defparam \regs[1][26] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][25]  (.D(m_axil_wdata[25]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [25]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][25] .REGSET = "RESET";
    defparam \regs[1][25] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][24]  (.D(m_axil_wdata[24]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [24]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][24] .REGSET = "RESET";
    defparam \regs[1][24] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][23]  (.D(m_axil_wdata[23]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [23]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][23] .REGSET = "RESET";
    defparam \regs[1][23] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][22]  (.D(m_axil_wdata[22]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [22]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][22] .REGSET = "RESET";
    defparam \regs[1][22] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][21]  (.D(m_axil_wdata[21]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [21]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][21] .REGSET = "RESET";
    defparam \regs[1][21] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][20]  (.D(m_axil_wdata[20]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [20]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][20] .REGSET = "RESET";
    defparam \regs[1][20] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][19]  (.D(m_axil_wdata[19]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [19]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][19] .REGSET = "RESET";
    defparam \regs[1][19] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][18]  (.D(m_axil_wdata[18]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [18]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][18] .REGSET = "RESET";
    defparam \regs[1][18] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][17]  (.D(m_axil_wdata[17]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [17]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][17] .REGSET = "RESET";
    defparam \regs[1][17] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][16]  (.D(m_axil_wdata[16]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [16]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][16] .REGSET = "RESET";
    defparam \regs[1][16] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][15]  (.D(m_axil_wdata[15]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [15]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][15] .REGSET = "RESET";
    defparam \regs[1][15] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][14]  (.D(m_axil_wdata[14]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [14]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][14] .REGSET = "RESET";
    defparam \regs[1][14] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][13]  (.D(m_axil_wdata[13]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [13]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][13] .REGSET = "RESET";
    defparam \regs[1][13] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][12]  (.D(m_axil_wdata[12]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [12]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][12] .REGSET = "RESET";
    defparam \regs[1][12] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][11]  (.D(m_axil_wdata[11]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [11]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][11] .REGSET = "RESET";
    defparam \regs[1][11] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][10]  (.D(m_axil_wdata[10]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [10]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][10] .REGSET = "RESET";
    defparam \regs[1][10] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][9]  (.D(m_axil_wdata[9]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [9]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][9] .REGSET = "RESET";
    defparam \regs[1][9] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][8]  (.D(m_axil_wdata[8]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [8]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][8] .REGSET = "RESET";
    defparam \regs[1][8] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][7]  (.D(m_axil_wdata[7]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [7]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][7] .REGSET = "RESET";
    defparam \regs[1][7] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][6]  (.D(m_axil_wdata[6]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [6]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][6] .REGSET = "RESET";
    defparam \regs[1][6] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][5]  (.D(m_axil_wdata[5]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [5]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][5] .REGSET = "RESET";
    defparam \regs[1][5] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][4]  (.D(m_axil_wdata[4]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [4]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][4] .REGSET = "RESET";
    defparam \regs[1][4] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][3]  (.D(m_axil_wdata[3]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [3]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][3] .REGSET = "RESET";
    defparam \regs[1][3] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][2]  (.D(m_axil_wdata[2]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [2]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][2] .REGSET = "RESET";
    defparam \regs[1][2] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][1]  (.D(m_axil_wdata[1]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [1]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][1] .REGSET = "RESET";
    defparam \regs[1][1] .SRMODE = "ASYNC";
    FD1P3XZ \regs[1][0]  (.D(m_axil_wdata[0]), .SP(n19113), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[1] [0]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[1][0] .REGSET = "RESET";
    defparam \regs[1][0] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][31]  (.D(m_axil_wdata[31]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [31]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][31] .REGSET = "RESET";
    defparam \regs[0][31] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][30]  (.D(m_axil_wdata[30]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [30]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][30] .REGSET = "RESET";
    defparam \regs[0][30] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][29]  (.D(m_axil_wdata[29]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [29]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][29] .REGSET = "RESET";
    defparam \regs[0][29] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][28]  (.D(m_axil_wdata[28]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [28]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][28] .REGSET = "RESET";
    defparam \regs[0][28] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][27]  (.D(m_axil_wdata[27]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [27]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][27] .REGSET = "RESET";
    defparam \regs[0][27] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][26]  (.D(m_axil_wdata[26]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [26]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][26] .REGSET = "RESET";
    defparam \regs[0][26] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][25]  (.D(m_axil_wdata[25]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [25]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][25] .REGSET = "RESET";
    defparam \regs[0][25] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][24]  (.D(m_axil_wdata[24]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [24]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][24] .REGSET = "RESET";
    defparam \regs[0][24] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][23]  (.D(m_axil_wdata[23]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [23]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][23] .REGSET = "RESET";
    defparam \regs[0][23] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][22]  (.D(m_axil_wdata[22]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [22]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][22] .REGSET = "RESET";
    defparam \regs[0][22] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][21]  (.D(m_axil_wdata[21]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [21]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][21] .REGSET = "RESET";
    defparam \regs[0][21] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][20]  (.D(m_axil_wdata[20]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [20]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][20] .REGSET = "RESET";
    defparam \regs[0][20] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][19]  (.D(m_axil_wdata[19]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [19]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][19] .REGSET = "RESET";
    defparam \regs[0][19] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][18]  (.D(m_axil_wdata[18]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [18]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][18] .REGSET = "RESET";
    defparam \regs[0][18] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][17]  (.D(m_axil_wdata[17]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [17]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][17] .REGSET = "RESET";
    defparam \regs[0][17] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][16]  (.D(m_axil_wdata[16]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [16]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][16] .REGSET = "RESET";
    defparam \regs[0][16] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][15]  (.D(m_axil_wdata[15]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [15]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][15] .REGSET = "RESET";
    defparam \regs[0][15] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][14]  (.D(m_axil_wdata[14]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [14]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][14] .REGSET = "RESET";
    defparam \regs[0][14] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][13]  (.D(m_axil_wdata[13]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [13]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][13] .REGSET = "RESET";
    defparam \regs[0][13] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][12]  (.D(m_axil_wdata[12]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [12]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][12] .REGSET = "RESET";
    defparam \regs[0][12] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][11]  (.D(m_axil_wdata[11]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [11]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][11] .REGSET = "RESET";
    defparam \regs[0][11] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][10]  (.D(m_axil_wdata[10]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [10]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][10] .REGSET = "RESET";
    defparam \regs[0][10] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][9]  (.D(m_axil_wdata[9]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [9]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][9] .REGSET = "RESET";
    defparam \regs[0][9] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][8]  (.D(m_axil_wdata[8]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [8]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][8] .REGSET = "RESET";
    defparam \regs[0][8] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][7]  (.D(m_axil_wdata[7]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [7]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][7] .REGSET = "RESET";
    defparam \regs[0][7] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][6]  (.D(m_axil_wdata[6]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [6]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][6] .REGSET = "RESET";
    defparam \regs[0][6] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][5]  (.D(m_axil_wdata[5]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [5]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][5] .REGSET = "RESET";
    defparam \regs[0][5] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][4]  (.D(m_axil_wdata[4]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [4]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][4] .REGSET = "RESET";
    defparam \regs[0][4] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][3]  (.D(m_axil_wdata[3]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [3]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][3] .REGSET = "RESET";
    defparam \regs[0][3] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][2]  (.D(m_axil_wdata[2]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [2]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][2] .REGSET = "RESET";
    defparam \regs[0][2] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][1]  (.D(m_axil_wdata[1]), .SP(n19145), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [1]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][1] .REGSET = "RESET";
    defparam \regs[0][1] .SRMODE = "ASYNC";
    FD1P3XZ \regs[0][0]  (.D(regs_5__31__N_68[0]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(\regs[0] [0]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[0][0] .REGSET = "RESET";
    defparam \regs[0][0] .SRMODE = "ASYNC";
    FD1P3XZ m_axil_rvalid_c (.D(n21132), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(m_axil_rvalid));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rvalid_c.REGSET = "RESET";
    defparam m_axil_rvalid_c.SRMODE = "ASYNC";
    FD1P3XZ pdelay_i0_i0 (.D(m_axil_wdata[0]), .SP(n18909), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(pdelay[0]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam pdelay_i0_i0.REGSET = "RESET";
    defparam pdelay_i0_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ m_axil_arvalid_z_c (.D(m_axil_arvalid), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(m_axil_arvalid_z));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_arvalid_z_c.REGSET = "RESET";
    defparam m_axil_arvalid_z_c.SRMODE = "ASYNC";
    FD1P3XZ m_axil_arvalid_zz_c (.D(m_axil_arvalid_z), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(m_axil_arvalid_zz));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_arvalid_zz_c.REGSET = "RESET";
    defparam m_axil_arvalid_zz_c.SRMODE = "ASYNC";
    FD1P3XZ m_axil_arvalid_zzz_c (.D(m_axil_arvalid_zz), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(m_axil_arvalid_zzz));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_arvalid_zzz_c.REGSET = "RESET";
    defparam m_axil_arvalid_zzz_c.SRMODE = "ASYNC";
    FD1P3XZ control_reg_wr_z_c (.D(control_reg_wr), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(control_reg_wr_z));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam control_reg_wr_z_c.REGSET = "RESET";
    defparam control_reg_wr_z_c.SRMODE = "ASYNC";
    FD1P3XZ PHV_time_i0_i0 (.D(n32_adj_5517), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PHV_time[0]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PHV_time_i0_i0.REGSET = "RESET";
    defparam PHV_time_i0_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PnHV_time_i0_i0 (.D(n32_adj_5516), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PnHV_time[0]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PnHV_time_i0_i0.REGSET = "RESET";
    defparam PnHV_time_i0_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PDamp_time_i0_i0 (.D(n32_adj_5498), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PDamp_time[0]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PDamp_time_i0_i0.REGSET = "RESET";
    defparam PDamp_time_i0_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_int_i0_i0 (.D(m_axil_wdata[0]), .SP(n18893), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_data_int[0]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_int_i0_i0.REGSET = "RESET";
    defparam dac_data_int_i0_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_i0_i0 (.D(n2907), .SP(n20305), .CK(ADC_DCLK_c), .SR(GND_net), 
            .Q(dac_data[0]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_i0_i0.REGSET = "RESET";
    defparam dac_data_i0_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_cnt_z_i1 (.D(dac_cnt[9]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(dac_cnt_z[9]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt_z_i1.REGSET = "RESET";
    defparam dac_cnt_z_i1.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt_zz_i1 (.D(dac_cnt_z[9]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(dac_cnt_zz[9]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt_zz_i1.REGSET = "RESET";
    defparam dac_cnt_zz_i1.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt_zzz_i1 (.D(dac_cnt_zz[9]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(dac_cnt_zzz[9]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt_zzz_i1.REGSET = "RESET";
    defparam dac_cnt_zzz_i1.SRMODE = "ASYNC";
    FD1P3XZ fft_mem_addr_wr_z_i0 (.D(fft_memory_addr[0]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(GND_net), .Q(fft_mem_addr_wr_z[0]));   /* synthesis lineinfo="@34(843[12],847[8])"*/
    defparam fft_mem_addr_wr_z_i0.REGSET = "RESET";
    defparam fft_mem_addr_wr_z_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ reset (.D(n44881), .SP(VCC_net), .CK(clk), .SR(GND_net), 
            .Q(m_axil_rdata_31__N_57));   /* synthesis lineinfo="@34(264[12],266[8])"*/
    defparam reset.REGSET = "RESET";
    defparam reset.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[4][0]  (.D(m_axil_wdata[0]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [0]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][0] .REGSET = "RESET";
    defparam \regs[4][0] .SRMODE = "CE_OVER_LSR";
    signal_filter signal_filter_int (.n44731(n44731), .fft_work(fft_work), 
            .n44657(n44657), .n5(n5), .n21133(n21133), .ADC_DCLK_c(ADC_DCLK_c), 
            .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), .fft_start(fft_start), 
            .fft_addr_rd({fft_addr_rd}), .\from_fft_to_mem_addr[0] (from_fft_to_mem_addr[0]), 
            .n5103(n5103), .maxfan_replicated_net_517(maxfan_replicated_net_517), 
            .\from_fft_to_mem_addr[1] (from_fft_to_mem_addr[1]), .\from_fft_to_mem_addr[2] (from_fft_to_mem_addr[2]), 
            .\from_fft_to_mem_addr[3] (from_fft_to_mem_addr[3]), .\from_fft_to_mem_addr[4] (from_fft_to_mem_addr[4]), 
            .\from_fft_to_mem_addr[5] (from_fft_to_mem_addr[5]), .\from_fft_to_mem_addr[6] (from_fft_to_mem_addr[6]), 
            .\from_fft_to_mem_addr[7] (from_fft_to_mem_addr[7]), .\regs[2][18] (\regs[2] [18]), 
            .\regs[2][17] (\regs[2] [17]), .n44649(n44649), .n44735(n44735), 
            .from_fft_to_mem_wr(from_fft_to_mem_wr), .fft_finish(fft_finish), 
            .n44979(n44979), .wr_addr_r({wr_addr_r_adj_5529}), .n44959(n44959), 
            .wr_addr_p1_r({wr_addr_p1_r_adj_5530}), .n44981(n44981), .n45013(n45013), 
            .rd_addr_r({rd_addr_r_adj_5535}), .rd_addr_p1_r({rd_addr_p1_r_adj_5536}), 
            .from_signal_ram_to_i2c({from_signal_ram_to_i2c}), .VCC_net(VCC_net), 
            .GND_net(GND_net), .n44771(n44771), .n44682(n44682), .n44589(n44589), 
            .\wr_addr_p1_r_8__N_2304[1] (wr_addr_p1_r_8__N_2304_adj_5544[1]), 
            .n44993(n44993), .n44991(n44991), .n44989(n44989), .n44987(n44987), 
            .n44985(n44985), .n44983(n44983), .n44977(n44977), .n44975(n44975), 
            .n44973(n44973), .n44971(n44971), .n44969(n44969), .n44967(n44967), 
            .n44965(n44965), .n44963(n44963), .n45011(n45011), .n45009(n45009), 
            .n45007(n45007), .n45005(n45005), .n45003(n45003), .n45001(n45001), 
            .n44999(n44999), .n44997(n44997), .\rd_addr_p1_r_8__N_2347[1] (rd_addr_p1_r_8__N_2347_adj_5546[1]), 
            .n45027(n45027), .n45025(n45025), .n45023(n45023), .n45021(n45021), 
            .n45019(n45019), .n45017(n45017), .n45015(n45015), .n44503(n44503), 
            .n44478(n44478), .n44443(n44443), .n44464(n44464), .n44477(n44477), 
            .n44425(n44425), .n44476(n44476), .n44409(n44409), .n44674(n44674), 
            .n44502(n44502), .n44676(n44676), .n44675(n44675), .n44420(n44420), 
            .n44475(n44475), .n44473(n44473), .n44474(n44474), .n44375(n44375), 
            .n44673(n44673), .n44542(n44542), .n44437(n44437), .n44471(n44471), 
            .n44472(n44472), .n44672(n44672), .n44678(n44678), .n44671(n44671), 
            .n44677(n44677), .n44383(n44383), .n44465(n44465), .n42275(n42275), 
            .full_nxt_w_N_2489(full_nxt_w_N_2489_adj_5492), .n41973(n41973), 
            .n44396(n44396), .fram_rdata_im_del({fram_rdata_im_del}), .\fram_rdata_im[1] (\fram_rdata_im[1] ), 
            .\fram_rdata_im[2] (\fram_rdata_im[2] ), .\fram_rdata_im[3] (\fram_rdata_im[3] ), 
            .\fram_rdata_im[4] (\fram_rdata_im[4] ), .\fram_rdata_im[5] (\fram_rdata_im[5] ), 
            .\fram_rdata_im[6] (\fram_rdata_im[6] ), .\fram_rdata_im[7] (\fram_rdata_im[7] ), 
            .\fram_rdata_im[8] (\fram_rdata_im[8] ), .\fram_rdata_im[9] (\fram_rdata_im[9] ), 
            .\fram_rdata_im[10] (\fram_rdata_im[10] ), .\fram_rdata_im[11] (\fram_rdata_im[11] ), 
            .\fram_rdata_im[12] (\fram_rdata_im[12] ), .\fram_rdata_im[13] (\fram_rdata_im[13] ), 
            .\fram_rdata_im[14] (\fram_rdata_im[14] ), .\fram_rdata_im[15] (\fram_rdata_im[15] ), 
            .\fram_rdata_im[0] (\fram_rdata_im[0] ), .\from_fft_to_mem_data[0] (from_fft_to_mem_data[0]), 
            .\from_fft_to_mem_data[1] (from_fft_to_mem_data[1]), .\from_fft_to_mem_data[2] (from_fft_to_mem_data[2]), 
            .\from_fft_to_mem_data[3] (from_fft_to_mem_data[3]), .\from_fft_to_mem_data[4] (from_fft_to_mem_data[4]), 
            .\from_fft_to_mem_data[5] (from_fft_to_mem_data[5]), .\from_fft_to_mem_data[6] (from_fft_to_mem_data[6]), 
            .\from_fft_to_mem_data[7] (from_fft_to_mem_data[7]), .n21160(n21160));   /* synthesis lineinfo="@34(864[19],883[6])"*/
    FD1P3XZ \regs[4][1]  (.D(m_axil_wdata[1]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [1]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][1] .REGSET = "RESET";
    defparam \regs[4][1] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[4][2]  (.D(m_axil_wdata[2]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [2]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][2] .REGSET = "RESET";
    defparam \regs[4][2] .SRMODE = "CE_OVER_LSR";
    OBZ_B RPI_MISO_pad (.I(rpi_miso_int), .T_N(n44842), .O(RPI_MISO));   /* synthesis lineinfo="@34(368[12],368[20])"*/
    (* lut_function="(A+(B (C)))" *) LUT4 reset_I_449_3_lut (.A(maxfan_replicated_net_517), 
            .B(control_reg_wr_z), .C(\regs[2] [4]), .Z(to_i2s_left_7__N_385));   /* synthesis lineinfo="@34(727[16],727[70])"*/
    defparam reset_I_449_3_lut.INIT = "0xeaea";
    FD1P3XZ \regs[4][3]  (.D(m_axil_wdata[3]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [3]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][3] .REGSET = "RESET";
    defparam \regs[4][3] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[4][4]  (.D(m_axil_wdata[4]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [4]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][4] .REGSET = "RESET";
    defparam \regs[4][4] .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_712_i3_3_lut (.A(rgb_b), 
            .B(\regs[1] [2]), .C(\regs[2] [1]), .Z(rgb_val[2]));   /* synthesis lineinfo="@34(407[22],407[87])"*/
    defparam mux_712_i3_3_lut.INIT = "0xcaca";
    FD1P3XZ \regs[4][5]  (.D(m_axil_wdata[5]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [5]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][5] .REGSET = "RESET";
    defparam \regs[4][5] .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35581_3_lut (.A(n42443), 
            .B(treg[6]), .C(n7), .Z(to_spi[7]));
    defparam i35581_3_lut.INIT = "0xcaca";
    FD1P3XZ \regs[4][6]  (.D(m_axil_wdata[6]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [6]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][6] .REGSET = "RESET";
    defparam \regs[4][6] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[4][7]  (.D(m_axil_wdata[7]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [7]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][7] .REGSET = "RESET";
    defparam \regs[4][7] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[4][8]  (.D(m_axil_wdata[8]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [8]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][8] .REGSET = "RESET";
    defparam \regs[4][8] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[4][9]  (.D(m_axil_wdata[9]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [9]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][9] .REGSET = "RESET";
    defparam \regs[4][9] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[4][10]  (.D(m_axil_wdata[10]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [10]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][10] .REGSET = "RESET";
    defparam \regs[4][10] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[4][11]  (.D(m_axil_wdata[11]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [11]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][11] .REGSET = "RESET";
    defparam \regs[4][11] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[4][12]  (.D(m_axil_wdata[12]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [12]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][12] .REGSET = "RESET";
    defparam \regs[4][12] .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35584_3_lut (.A(n42446), 
            .B(treg[5]), .C(n7), .Z(to_spi[6]));
    defparam i35584_3_lut.INIT = "0xcaca";
    FD1P3XZ \regs[4][13]  (.D(m_axil_wdata[13]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [13]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][13] .REGSET = "RESET";
    defparam \regs[4][13] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[4][14]  (.D(m_axil_wdata[14]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [14]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][14] .REGSET = "RESET";
    defparam \regs[4][14] .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35587_3_lut (.A(n42449), 
            .B(treg[4]), .C(n7), .Z(to_spi[5]));
    defparam i35587_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35590_3_lut (.A(n42452), 
            .B(treg[3]), .C(n7), .Z(to_spi[4]));
    defparam i35590_3_lut.INIT = "0xcaca";
    FD1P3XZ \regs[4][15]  (.D(m_axil_wdata[15]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [15]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][15] .REGSET = "RESET";
    defparam \regs[4][15] .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35470_3_lut (.A(n42332), 
            .B(treg[2]), .C(n7), .Z(to_spi[3]));
    defparam i35470_3_lut.INIT = "0xcaca";
    FD1P3XZ \regs[4][16]  (.D(m_axil_wdata[16]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [16]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][16] .REGSET = "RESET";
    defparam \regs[4][16] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[4][17]  (.D(m_axil_wdata[17]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [17]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][17] .REGSET = "RESET";
    defparam \regs[4][17] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[4][18]  (.D(m_axil_wdata[18]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [18]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][18] .REGSET = "RESET";
    defparam \regs[4][18] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[4][19]  (.D(m_axil_wdata[19]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [19]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][19] .REGSET = "RESET";
    defparam \regs[4][19] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i1  (.D(\fram_rdata_im[0] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n48));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i1 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i1 .SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35593_3_lut (.A(n42455), 
            .B(treg[1]), .C(n7), .Z(to_spi[2]));
    defparam i35593_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35545_3_lut (.A(n42407), 
            .B(treg[0]), .C(n7), .Z(to_spi[1]));
    defparam i35545_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_385_i16_3_lut (.A(n2840), 
            .B(m_axil_wdata[15]), .C(dac_data_val_N_919), .Z(n2892));   /* synthesis lineinfo="@34(594[22],605[16])"*/
    defparam mux_385_i16_3_lut.INIT = "0xcaca";
    FD1P3XZ \regs[4][20]  (.D(m_axil_wdata[20]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [20]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][20] .REGSET = "RESET";
    defparam \regs[4][20] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[4][21]  (.D(m_axil_wdata[21]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [21]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][21] .REGSET = "RESET";
    defparam \regs[4][21] .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_381_i16_3_lut (.A(dac_data_int[15]), 
            .B(dac_data_rd[15]), .C(n31_adj_5508), .Z(n2840));   /* synthesis lineinfo="@34(599[17],603[20])"*/
    defparam mux_381_i16_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_385_i15_3_lut (.A(n2841), 
            .B(m_axil_wdata[14]), .C(dac_data_val_N_919), .Z(n2893));   /* synthesis lineinfo="@34(594[22],605[16])"*/
    defparam mux_385_i15_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_381_i15_3_lut (.A(dac_data_int[14]), 
            .B(dac_data_rd[14]), .C(n31_adj_5508), .Z(n2841));   /* synthesis lineinfo="@34(599[17],603[20])"*/
    defparam mux_381_i15_3_lut.INIT = "0xcaca";
    FD1P3XZ \regs[4][22]  (.D(m_axil_wdata[22]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [22]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][22] .REGSET = "RESET";
    defparam \regs[4][22] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[4][23]  (.D(m_axil_wdata[23]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [23]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][23] .REGSET = "RESET";
    defparam \regs[4][23] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[4][24]  (.D(m_axil_wdata[24]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [24]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][24] .REGSET = "RESET";
    defparam \regs[4][24] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[4][25]  (.D(m_axil_wdata[25]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [25]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][25] .REGSET = "RESET";
    defparam \regs[4][25] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[4][26]  (.D(m_axil_wdata[26]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [26]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][26] .REGSET = "RESET";
    defparam \regs[4][26] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[4][27]  (.D(m_axil_wdata[27]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [27]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][27] .REGSET = "RESET";
    defparam \regs[4][27] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[4][28]  (.D(m_axil_wdata[28]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [28]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][28] .REGSET = "RESET";
    defparam \regs[4][28] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[4][29]  (.D(m_axil_wdata[29]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [29]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][29] .REGSET = "RESET";
    defparam \regs[4][29] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[4][30]  (.D(m_axil_wdata[30]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [30]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][30] .REGSET = "RESET";
    defparam \regs[4][30] .SRMODE = "CE_OVER_LSR";
    adc_receiver adc_receiver_inst (.ADC_D_int_c_0(ADC_D_int_c_0), .n44761(n44761), 
            .ADC_DCLK_c(ADC_DCLK_c), .from_ADC({from_ADC}), .adc_ram_addr({adc_ram_addr}), 
            .top_turn2_filter(top_turn2_filter), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .adc_recv_cnt_ov(adc_recv_cnt_ov), .finish_adc_receiving(finish_adc_receiving), 
            .adc_receiving(adc_receiving), .HV_EN_c(HV_EN_c), .n25400(n25400), 
            .n4742(n4742), .ADC_D_int_c_1(ADC_D_int_c_1), .ADC_D_int_c_2(ADC_D_int_c_2), 
            .ADC_D_int_c_3(ADC_D_int_c_3), .ADC_D_int_c_4(ADC_D_int_c_4), 
            .ADC_D_int_c_5(ADC_D_int_c_5), .ADC_D_int_c_6(ADC_D_int_c_6), 
            .ADC_D_int_c_7(ADC_D_int_c_7), .ADC_D_int_c_8(ADC_D_int_c_8), 
            .ADC_D_int_c_9(ADC_D_int_c_9), .ADC_D_int_c_10(ADC_D_int_c_10), 
            .ADC_D_int_c_11(ADC_D_int_c_11), .n44812(n44812));   /* synthesis lineinfo="@34(690[18],699[6])"*/
    FD1P3XZ \regs[4][31]  (.D(m_axil_wdata[31]), .SP(n19874), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[4] [31]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[4][31] .REGSET = "RESET";
    defparam \regs[4][31] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][0]  (.D(m_axil_wdata[0]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(HILO_c_0));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][0] .REGSET = "RESET";
    defparam \regs[5][0] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][1]  (.D(m_axil_wdata[1]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [1]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][1] .REGSET = "RESET";
    defparam \regs[5][1] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][2]  (.D(m_axil_wdata[2]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [2]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][2] .REGSET = "RESET";
    defparam \regs[5][2] .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_385_i14_3_lut (.A(n2842), 
            .B(m_axil_wdata[13]), .C(dac_data_val_N_919), .Z(n2894));   /* synthesis lineinfo="@34(594[22],605[16])"*/
    defparam mux_385_i14_3_lut.INIT = "0xcaca";
    FD1P3XZ \regs[5][3]  (.D(m_axil_wdata[3]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [3]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][3] .REGSET = "RESET";
    defparam \regs[5][3] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][4]  (.D(m_axil_wdata[4]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [4]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][4] .REGSET = "RESET";
    defparam \regs[5][4] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][5]  (.D(m_axil_wdata[5]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [5]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][5] .REGSET = "RESET";
    defparam \regs[5][5] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][6]  (.D(m_axil_wdata[6]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [6]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][6] .REGSET = "RESET";
    defparam \regs[5][6] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][7]  (.D(m_axil_wdata[7]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [7]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][7] .REGSET = "RESET";
    defparam \regs[5][7] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][8]  (.D(m_axil_wdata[8]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [8]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][8] .REGSET = "RESET";
    defparam \regs[5][8] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][9]  (.D(m_axil_wdata[9]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [9]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][9] .REGSET = "RESET";
    defparam \regs[5][9] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][10]  (.D(m_axil_wdata[10]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [10]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][10] .REGSET = "RESET";
    defparam \regs[5][10] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][11]  (.D(m_axil_wdata[11]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [11]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][11] .REGSET = "RESET";
    defparam \regs[5][11] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][12]  (.D(m_axil_wdata[12]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [12]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][12] .REGSET = "RESET";
    defparam \regs[5][12] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][13]  (.D(m_axil_wdata[13]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [13]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][13] .REGSET = "RESET";
    defparam \regs[5][13] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][14]  (.D(m_axil_wdata[14]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [14]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][14] .REGSET = "RESET";
    defparam \regs[5][14] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][15]  (.D(m_axil_wdata[15]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [15]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][15] .REGSET = "RESET";
    defparam \regs[5][15] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][16]  (.D(m_axil_wdata[16]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [16]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][16] .REGSET = "RESET";
    defparam \regs[5][16] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][17]  (.D(m_axil_wdata[17]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [17]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][17] .REGSET = "RESET";
    defparam \regs[5][17] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][18]  (.D(m_axil_wdata[18]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [18]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][18] .REGSET = "RESET";
    defparam \regs[5][18] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][19]  (.D(m_axil_wdata[19]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [19]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][19] .REGSET = "RESET";
    defparam \regs[5][19] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][20]  (.D(m_axil_wdata[20]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [20]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][20] .REGSET = "RESET";
    defparam \regs[5][20] .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_381_i14_3_lut (.A(dac_data_int[13]), 
            .B(dac_data_rd[13]), .C(n31_adj_5508), .Z(n2842));   /* synthesis lineinfo="@34(599[17],603[20])"*/
    defparam mux_381_i14_3_lut.INIT = "0xcaca";
    FD1P3XZ \regs[5][21]  (.D(m_axil_wdata[21]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [21]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][21] .REGSET = "RESET";
    defparam \regs[5][21] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][22]  (.D(m_axil_wdata[22]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [22]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][22] .REGSET = "RESET";
    defparam \regs[5][22] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][23]  (.D(m_axil_wdata[23]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [23]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][23] .REGSET = "RESET";
    defparam \regs[5][23] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][24]  (.D(m_axil_wdata[24]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [24]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][24] .REGSET = "RESET";
    defparam \regs[5][24] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][25]  (.D(m_axil_wdata[25]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [25]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][25] .REGSET = "RESET";
    defparam \regs[5][25] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][26]  (.D(m_axil_wdata[26]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [26]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][26] .REGSET = "RESET";
    defparam \regs[5][26] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][27]  (.D(m_axil_wdata[27]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [27]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][27] .REGSET = "RESET";
    defparam \regs[5][27] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ spi_addr_i0_i0 (.D(from_spi[0]), .SP(n44849), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(spi_addr[0]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_i0_i0.REGSET = "RESET";
    defparam spi_addr_i0_i0.SRMODE = "ASYNC";
    FD1P3XZ \regs[5][28]  (.D(m_axil_wdata[28]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [28]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][28] .REGSET = "RESET";
    defparam \regs[5][28] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_mem_addr_wr_i0_i1 (.D(m_axil_wdata[17]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_addr_wr[1]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_addr_wr_i0_i1.REGSET = "RESET";
    defparam dac_mem_addr_wr_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_385_i13_3_lut (.A(n2843), 
            .B(m_axil_wdata[12]), .C(dac_data_val_N_919), .Z(n2895));   /* synthesis lineinfo="@34(594[22],605[16])"*/
    defparam mux_385_i13_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_381_i13_3_lut (.A(dac_data_int[12]), 
            .B(dac_data_rd[12]), .C(n31_adj_5508), .Z(n2843));   /* synthesis lineinfo="@34(599[17],603[20])"*/
    defparam mux_381_i13_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_385_i12_3_lut (.A(n2844), 
            .B(m_axil_wdata[11]), .C(dac_data_val_N_919), .Z(n2896));   /* synthesis lineinfo="@34(594[22],605[16])"*/
    defparam mux_385_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_381_i12_3_lut (.A(dac_data_int[11]), 
            .B(dac_data_rd[11]), .C(n31_adj_5508), .Z(n2844));   /* synthesis lineinfo="@34(599[17],603[20])"*/
    defparam mux_381_i12_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_385_i11_3_lut (.A(n2845), 
            .B(m_axil_wdata[10]), .C(dac_data_val_N_919), .Z(n2897));   /* synthesis lineinfo="@34(594[22],605[16])"*/
    defparam mux_385_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_381_i11_3_lut (.A(dac_data_int[10]), 
            .B(dac_data_rd[10]), .C(n31_adj_5508), .Z(n2845));   /* synthesis lineinfo="@34(599[17],603[20])"*/
    defparam mux_381_i11_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_385_i10_3_lut (.A(n2846), 
            .B(m_axil_wdata[9]), .C(dac_data_val_N_919), .Z(n2898));   /* synthesis lineinfo="@34(594[22],605[16])"*/
    defparam mux_385_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_381_i10_3_lut (.A(dac_data_int[9]), 
            .B(dac_data_rd[9]), .C(n31_adj_5508), .Z(n2846));   /* synthesis lineinfo="@34(599[17],603[20])"*/
    defparam mux_381_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_385_i9_3_lut (.A(n2847), 
            .B(m_axil_wdata[8]), .C(dac_data_val_N_919), .Z(n2899));   /* synthesis lineinfo="@34(594[22],605[16])"*/
    defparam mux_385_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_381_i9_3_lut (.A(dac_data_int[8]), 
            .B(dac_data_rd[8]), .C(n31_adj_5508), .Z(n2847));   /* synthesis lineinfo="@34(599[17],603[20])"*/
    defparam mux_381_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_385_i8_3_lut (.A(n2848), 
            .B(m_axil_wdata[7]), .C(dac_data_val_N_919), .Z(n2900));   /* synthesis lineinfo="@34(594[22],605[16])"*/
    defparam mux_385_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_381_i8_3_lut (.A(dac_data_int[7]), 
            .B(dac_data_rd[7]), .C(n31_adj_5508), .Z(n2848));   /* synthesis lineinfo="@34(599[17],603[20])"*/
    defparam mux_381_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_385_i7_3_lut (.A(n2849), 
            .B(m_axil_wdata[6]), .C(dac_data_val_N_919), .Z(n2901));   /* synthesis lineinfo="@34(594[22],605[16])"*/
    defparam mux_385_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_381_i7_3_lut (.A(dac_data_int[6]), 
            .B(dac_data_rd[6]), .C(n31_adj_5508), .Z(n2849));   /* synthesis lineinfo="@34(599[17],603[20])"*/
    defparam mux_381_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_385_i6_3_lut (.A(n2850), 
            .B(m_axil_wdata[5]), .C(dac_data_val_N_919), .Z(n2902));   /* synthesis lineinfo="@34(594[22],605[16])"*/
    defparam mux_385_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_381_i6_3_lut (.A(dac_data_int[5]), 
            .B(dac_data_rd[5]), .C(n31_adj_5508), .Z(n2850));   /* synthesis lineinfo="@34(599[17],603[20])"*/
    defparam mux_381_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_385_i5_3_lut (.A(n2851), 
            .B(m_axil_wdata[4]), .C(dac_data_val_N_919), .Z(n2903));   /* synthesis lineinfo="@34(594[22],605[16])"*/
    defparam mux_385_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_381_i5_3_lut (.A(dac_data_int[4]), 
            .B(dac_data_rd[4]), .C(n31_adj_5508), .Z(n2851));   /* synthesis lineinfo="@34(599[17],603[20])"*/
    defparam mux_381_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_385_i4_3_lut (.A(n2852), 
            .B(m_axil_wdata[3]), .C(dac_data_val_N_919), .Z(n2904));   /* synthesis lineinfo="@34(594[22],605[16])"*/
    defparam mux_385_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_381_i4_3_lut (.A(dac_data_int[3]), 
            .B(dac_data_rd[3]), .C(n31_adj_5508), .Z(n2852));   /* synthesis lineinfo="@34(599[17],603[20])"*/
    defparam mux_381_i4_3_lut.INIT = "0xcaca";
    FD1P3XZ dac_mem_addr_wr_i0_i2 (.D(m_axil_wdata[18]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_addr_wr[2]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_addr_wr_i0_i2.REGSET = "RESET";
    defparam dac_mem_addr_wr_i0_i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_mem_addr_wr_i0_i3 (.D(m_axil_wdata[19]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_addr_wr[3]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_addr_wr_i0_i3.REGSET = "RESET";
    defparam dac_mem_addr_wr_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_385_i3_3_lut (.A(n2853), 
            .B(m_axil_wdata[2]), .C(dac_data_val_N_919), .Z(n2905));   /* synthesis lineinfo="@34(594[22],605[16])"*/
    defparam mux_385_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_381_i3_3_lut (.A(dac_data_int[2]), 
            .B(dac_data_rd[2]), .C(n31_adj_5508), .Z(n2853));   /* synthesis lineinfo="@34(599[17],603[20])"*/
    defparam mux_381_i3_3_lut.INIT = "0xcaca";
    FD1P3XZ dac_mem_addr_wr_i0_i4 (.D(m_axil_wdata[20]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_addr_wr[4]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_addr_wr_i0_i4.REGSET = "RESET";
    defparam dac_mem_addr_wr_i0_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_385_i2_3_lut (.A(n2854), 
            .B(m_axil_wdata[1]), .C(dac_data_val_N_919), .Z(n2906));   /* synthesis lineinfo="@34(594[22],605[16])"*/
    defparam mux_385_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_381_i2_3_lut (.A(dac_data_int[1]), 
            .B(dac_data_rd[1]), .C(n31_adj_5508), .Z(n2854));   /* synthesis lineinfo="@34(599[17],603[20])"*/
    defparam mux_381_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 i27792_1_lut (.A(reset_cnt[0]), .Z(n35));   /* synthesis lineinfo="@34(270[26],270[39])"*/
    defparam i27792_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B (C+(D)))))" *) LUT4 i36249_4_lut (.A(reset_cnt[4]), 
            .B(reset_cnt[5]), .C(reset_cnt[1]), .D(n44841), .Z(reset_cnt_7__N_505));
    defparam i36249_4_lut.INIT = "0x777f";
    FD1P3XZ dac_mem_addr_wr_i0_i5 (.D(m_axil_wdata[21]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_addr_wr[5]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_addr_wr_i0_i5.REGSET = "RESET";
    defparam dac_mem_addr_wr_i0_i5.SRMODE = "CE_OVER_LSR";
    OB ADC_REF_CLK_pad (.I(ADC_REF_CLK_c), .O(ADC_REF_CLK));   /* synthesis lineinfo="@34(26[16],26[27])"*/
    FD1P3XZ dac_mem_addr_wr_i0_i6 (.D(m_axil_wdata[22]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_addr_wr[6]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_addr_wr_i0_i6.REGSET = "RESET";
    defparam dac_mem_addr_wr_i0_i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_mem_addr_wr_i0_i7 (.D(m_axil_wdata[23]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_addr_wr[7]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_addr_wr_i0_i7.REGSET = "RESET";
    defparam dac_mem_addr_wr_i0_i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_mem_wr_c (.D(n44480), .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), 
            .Q(dac_mem_wr));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_wr_c.REGSET = "RESET";
    defparam dac_mem_wr_c.SRMODE = "CE_OVER_LSR";
    OB HV_EN_pad (.I(HV_EN_c), .O(HV_EN));   /* synthesis lineinfo="@34(23[16],23[21])"*/
    OB HILO_pad (.I(HILO_c_0), .O(HILO));   /* synthesis lineinfo="@34(22[16],22[20])"*/
    OB PDamp_pad (.I(PDamp_c), .O(PDamp));   /* synthesis lineinfo="@34(21[16],21[21])"*/
    FD1P3XZ dac_data_val_c (.D(n5059), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(dac_data_val));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_val_c.REGSET = "RESET";
    defparam dac_data_val_c.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i0 (.D(m_axil_rdata_31__N_732[0]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(m_axil_rdata[0]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i0.REGSET = "RESET";
    defparam m_axil_rdata_i0_i0.SRMODE = "ASYNC";
    FD1P3XZ \regs[5][30]  (.D(m_axil_wdata[30]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [30]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][30] .REGSET = "RESET";
    defparam \regs[5][30] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \regs[5][31]  (.D(m_axil_wdata[31]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [31]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][31] .REGSET = "RESET";
    defparam \regs[5][31] .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))" *) LUT4 i14_4_lut (.A(n24695), 
            .B(n1), .C(state_reg_adj_5526[2]), .D(state_reg_adj_5526[0]), 
            .Z(n7_adj_5519));   /* synthesis lineinfo="@22(181[11],181[20])"*/
    defparam i14_4_lut.INIT = "0xccac";
    FD1P3XZ \regs[5][29]  (.D(m_axil_wdata[29]), .SP(n19731), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(\regs[5] [29]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam \regs[5][29] .REGSET = "RESET";
    defparam \regs[5][29] .SRMODE = "CE_OVER_LSR";
    FD1P3XZ spi_addr_active_i0_i0 (.D(spi_addr[0]), .SP(n11409), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(spi_addr_active[0]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_active_i0_i0.REGSET = "RESET";
    defparam spi_addr_active_i0_i0.SRMODE = "CE_OVER_LSR";
    FD1P3XZ fft_mem_addr_wr_z_i7 (.D(fft_memory_addr[7]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(GND_net), .Q(fft_mem_addr_wr_z[7]));   /* synthesis lineinfo="@34(843[12],847[8])"*/
    defparam fft_mem_addr_wr_z_i7.REGSET = "RESET";
    defparam fft_mem_addr_wr_z_i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ fft_mem_addr_wr_z_i6 (.D(fft_memory_addr[6]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(GND_net), .Q(fft_mem_addr_wr_z[6]));   /* synthesis lineinfo="@34(843[12],847[8])"*/
    defparam fft_mem_addr_wr_z_i6.REGSET = "RESET";
    defparam fft_mem_addr_wr_z_i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ fft_mem_addr_wr_z_i5 (.D(fft_memory_addr[5]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(GND_net), .Q(fft_mem_addr_wr_z[5]));   /* synthesis lineinfo="@34(843[12],847[8])"*/
    defparam fft_mem_addr_wr_z_i5.REGSET = "RESET";
    defparam fft_mem_addr_wr_z_i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18605_3_lut_4_lut (.A(dac_cnt[2]), 
            .B(n44769), .C(start_dac_count), .D(dac_cnt[3]), .Z(n21236));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i18605_3_lut_4_lut.INIT = "0x0708";
    FD1P3XZ fft_mem_addr_wr_z_i4 (.D(fft_memory_addr[4]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(GND_net), .Q(fft_mem_addr_wr_z[4]));   /* synthesis lineinfo="@34(843[12],847[8])"*/
    defparam fft_mem_addr_wr_z_i4.REGSET = "RESET";
    defparam fft_mem_addr_wr_z_i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ fft_mem_addr_wr_z_i3 (.D(fft_memory_addr[3]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(GND_net), .Q(fft_mem_addr_wr_z[3]));   /* synthesis lineinfo="@34(843[12],847[8])"*/
    defparam fft_mem_addr_wr_z_i3.REGSET = "RESET";
    defparam fft_mem_addr_wr_z_i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ fft_mem_addr_wr_z_i2 (.D(fft_memory_addr[2]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(GND_net), .Q(fft_mem_addr_wr_z[2]));   /* synthesis lineinfo="@34(843[12],847[8])"*/
    defparam fft_mem_addr_wr_z_i2.REGSET = "RESET";
    defparam fft_mem_addr_wr_z_i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ fft_mem_addr_wr_z_i1 (.D(fft_memory_addr[1]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(GND_net), .Q(fft_mem_addr_wr_z[1]));   /* synthesis lineinfo="@34(843[12],847[8])"*/
    defparam fft_mem_addr_wr_z_i1.REGSET = "RESET";
    defparam fft_mem_addr_wr_z_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_cnt_zzz_i7 (.D(dac_cnt_zz[15]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(dac_cnt_zzz[15]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt_zzz_i7.REGSET = "RESET";
    defparam dac_cnt_zzz_i7.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt_zzz_i6 (.D(dac_cnt_zz[14]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(dac_cnt_zzz[14]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt_zzz_i6.REGSET = "RESET";
    defparam dac_cnt_zzz_i6.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt_zzz_i5 (.D(dac_cnt_zz[13]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(dac_cnt_zzz[13]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt_zzz_i5.REGSET = "RESET";
    defparam dac_cnt_zzz_i5.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt_zzz_i4 (.D(dac_cnt_zz[12]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(dac_cnt_zzz[12]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt_zzz_i4.REGSET = "RESET";
    defparam dac_cnt_zzz_i4.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt_zzz_i3 (.D(dac_cnt_zz[11]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(dac_cnt_zzz[11]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt_zzz_i3.REGSET = "RESET";
    defparam dac_cnt_zzz_i3.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt_zzz_i2 (.D(dac_cnt_zz[10]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(dac_cnt_zzz[10]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt_zzz_i2.REGSET = "RESET";
    defparam dac_cnt_zzz_i2.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt_zz_i7 (.D(dac_cnt_z[15]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(dac_cnt_zz[15]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt_zz_i7.REGSET = "RESET";
    defparam dac_cnt_zz_i7.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt_zz_i6 (.D(dac_cnt_z[14]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(dac_cnt_zz[14]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt_zz_i6.REGSET = "RESET";
    defparam dac_cnt_zz_i6.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt_zz_i5 (.D(dac_cnt_z[13]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(dac_cnt_zz[13]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt_zz_i5.REGSET = "RESET";
    defparam dac_cnt_zz_i5.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt_zz_i4 (.D(dac_cnt_z[12]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(dac_cnt_zz[12]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt_zz_i4.REGSET = "RESET";
    defparam dac_cnt_zz_i4.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt_zz_i3 (.D(dac_cnt_z[11]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(dac_cnt_zz[11]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt_zz_i3.REGSET = "RESET";
    defparam dac_cnt_zz_i3.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt_zz_i2 (.D(dac_cnt_z[10]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(dac_cnt_zz[10]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt_zz_i2.REGSET = "RESET";
    defparam dac_cnt_zz_i2.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt_z_i7 (.D(dac_cnt[15]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(dac_cnt_z[15]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt_z_i7.REGSET = "RESET";
    defparam dac_cnt_z_i7.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt_z_i6 (.D(dac_cnt[14]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(dac_cnt_z[14]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt_z_i6.REGSET = "RESET";
    defparam dac_cnt_z_i6.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt_z_i5 (.D(dac_cnt[13]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(dac_cnt_z[13]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt_z_i5.REGSET = "RESET";
    defparam dac_cnt_z_i5.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt_z_i4 (.D(dac_cnt[12]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(dac_cnt_z[12]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt_z_i4.REGSET = "RESET";
    defparam dac_cnt_z_i4.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt_z_i3 (.D(dac_cnt[11]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(dac_cnt_z[11]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt_z_i3.REGSET = "RESET";
    defparam dac_cnt_z_i3.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt_z_i2 (.D(dac_cnt[10]), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(dac_cnt_z[10]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt_z_i2.REGSET = "RESET";
    defparam dac_cnt_z_i2.SRMODE = "ASYNC";
    FD1P3XZ dac_data_i0_i15 (.D(n2892), .SP(n20305), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_data[15]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_i0_i15.REGSET = "RESET";
    defparam dac_data_i0_i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_i0_i14 (.D(n2893), .SP(n20305), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_data[14]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_i0_i14.REGSET = "RESET";
    defparam dac_data_i0_i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_i0_i13 (.D(n2894), .SP(n20305), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_data[13]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_i0_i13.REGSET = "RESET";
    defparam dac_data_i0_i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_i0_i12 (.D(n2895), .SP(n20305), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_data[12]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_i0_i12.REGSET = "RESET";
    defparam dac_data_i0_i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_i0_i11 (.D(n2896), .SP(n20305), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_data[11]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_i0_i11.REGSET = "RESET";
    defparam dac_data_i0_i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_i0_i10 (.D(n2897), .SP(n20305), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_data[10]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_i0_i10.REGSET = "RESET";
    defparam dac_data_i0_i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_i0_i9 (.D(n2898), .SP(n20305), .CK(ADC_DCLK_c), .SR(GND_net), 
            .Q(dac_data[9]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_i0_i9.REGSET = "RESET";
    defparam dac_data_i0_i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_i0_i8 (.D(n2899), .SP(n20305), .CK(ADC_DCLK_c), .SR(GND_net), 
            .Q(dac_data[8]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_i0_i8.REGSET = "RESET";
    defparam dac_data_i0_i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_i0_i7 (.D(n2900), .SP(n20305), .CK(ADC_DCLK_c), .SR(GND_net), 
            .Q(dac_data[7]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_i0_i7.REGSET = "RESET";
    defparam dac_data_i0_i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_i0_i6 (.D(n2901), .SP(n20305), .CK(ADC_DCLK_c), .SR(GND_net), 
            .Q(dac_data[6]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_i0_i6.REGSET = "RESET";
    defparam dac_data_i0_i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_i0_i5 (.D(n2902), .SP(n20305), .CK(ADC_DCLK_c), .SR(GND_net), 
            .Q(dac_data[5]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_i0_i5.REGSET = "RESET";
    defparam dac_data_i0_i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_i0_i4 (.D(n2903), .SP(n20305), .CK(ADC_DCLK_c), .SR(GND_net), 
            .Q(dac_data[4]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_i0_i4.REGSET = "RESET";
    defparam dac_data_i0_i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_i0_i3 (.D(n2904), .SP(n20305), .CK(ADC_DCLK_c), .SR(GND_net), 
            .Q(dac_data[3]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_i0_i3.REGSET = "RESET";
    defparam dac_data_i0_i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_i0_i2 (.D(n2905), .SP(n20305), .CK(ADC_DCLK_c), .SR(GND_net), 
            .Q(dac_data[2]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_i0_i2.REGSET = "RESET";
    defparam dac_data_i0_i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_i0_i1 (.D(n2906), .SP(n20305), .CK(ADC_DCLK_c), .SR(GND_net), 
            .Q(dac_data[1]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_i0_i1.REGSET = "RESET";
    defparam dac_data_i0_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ fft_mem_data_wr_z__i8 (.D(from_fft_to_mem_data[7]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(n21133), .Q(fft_mem_data_wr_z[7]));   /* synthesis lineinfo="@34(843[12],847[8])"*/
    defparam fft_mem_data_wr_z__i8.REGSET = "RESET";
    defparam fft_mem_data_wr_z__i8.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A ((C)+!B)+!A !(B ((D)+!C)+!B (C (D)))))" *) LUT4 i18237_4_lut (.A(n44637), 
            .B(n6_adj_5520), .C(state_reg_adj_5526[2]), .D(n24698), .Z(n1));   /* synthesis lineinfo="@22(181[11],181[20])"*/
    defparam i18237_4_lut.INIT = "0x5c0c";
    FD1P3XZ fft_mem_data_wr_z__i7 (.D(from_fft_to_mem_data[6]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(n21133), .Q(fft_mem_data_wr_z[6]));   /* synthesis lineinfo="@34(843[12],847[8])"*/
    defparam fft_mem_data_wr_z__i7.REGSET = "RESET";
    defparam fft_mem_data_wr_z__i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ fft_mem_data_wr_z__i6 (.D(from_fft_to_mem_data[5]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(n21133), .Q(fft_mem_data_wr_z[5]));   /* synthesis lineinfo="@34(843[12],847[8])"*/
    defparam fft_mem_data_wr_z__i6.REGSET = "RESET";
    defparam fft_mem_data_wr_z__i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ fft_mem_data_wr_z__i5 (.D(from_fft_to_mem_data[4]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(n21133), .Q(fft_mem_data_wr_z[4]));   /* synthesis lineinfo="@34(843[12],847[8])"*/
    defparam fft_mem_data_wr_z__i5.REGSET = "RESET";
    defparam fft_mem_data_wr_z__i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ fft_mem_data_wr_z__i4 (.D(from_fft_to_mem_data[3]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(n21133), .Q(fft_mem_data_wr_z[3]));   /* synthesis lineinfo="@34(843[12],847[8])"*/
    defparam fft_mem_data_wr_z__i4.REGSET = "RESET";
    defparam fft_mem_data_wr_z__i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ fft_mem_data_wr_z__i3 (.D(from_fft_to_mem_data[2]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(n21133), .Q(fft_mem_data_wr_z[2]));   /* synthesis lineinfo="@34(843[12],847[8])"*/
    defparam fft_mem_data_wr_z__i3.REGSET = "RESET";
    defparam fft_mem_data_wr_z__i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ fft_mem_data_wr_z__i2 (.D(from_fft_to_mem_data[1]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(n21133), .Q(fft_mem_data_wr_z[1]));   /* synthesis lineinfo="@34(843[12],847[8])"*/
    defparam fft_mem_data_wr_z__i2.REGSET = "RESET";
    defparam fft_mem_data_wr_z__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_int_i0_i15 (.D(m_axil_wdata[15]), .SP(n18893), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_data_int[15]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_int_i0_i15.REGSET = "RESET";
    defparam dac_data_int_i0_i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_int_i0_i14 (.D(m_axil_wdata[14]), .SP(n18893), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_data_int[14]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_int_i0_i14.REGSET = "RESET";
    defparam dac_data_int_i0_i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_int_i0_i13 (.D(m_axil_wdata[13]), .SP(n18893), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_data_int[13]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_int_i0_i13.REGSET = "RESET";
    defparam dac_data_int_i0_i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_int_i0_i12 (.D(m_axil_wdata[12]), .SP(n18893), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_data_int[12]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_int_i0_i12.REGSET = "RESET";
    defparam dac_data_int_i0_i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_int_i0_i11 (.D(m_axil_wdata[11]), .SP(n18893), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_data_int[11]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_int_i0_i11.REGSET = "RESET";
    defparam dac_data_int_i0_i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_int_i0_i10 (.D(m_axil_wdata[10]), .SP(n18893), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_data_int[10]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_int_i0_i10.REGSET = "RESET";
    defparam dac_data_int_i0_i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_int_i0_i9 (.D(m_axil_wdata[9]), .SP(n18893), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_data_int[9]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_int_i0_i9.REGSET = "RESET";
    defparam dac_data_int_i0_i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_int_i0_i8 (.D(m_axil_wdata[8]), .SP(n18893), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_data_int[8]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_int_i0_i8.REGSET = "RESET";
    defparam dac_data_int_i0_i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_int_i0_i7 (.D(m_axil_wdata[7]), .SP(n18893), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_data_int[7]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_int_i0_i7.REGSET = "RESET";
    defparam dac_data_int_i0_i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_int_i0_i6 (.D(m_axil_wdata[6]), .SP(n18893), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_data_int[6]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_int_i0_i6.REGSET = "RESET";
    defparam dac_data_int_i0_i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_int_i0_i5 (.D(m_axil_wdata[5]), .SP(n18893), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_data_int[5]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_int_i0_i5.REGSET = "RESET";
    defparam dac_data_int_i0_i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_int_i0_i4 (.D(m_axil_wdata[4]), .SP(n18893), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_data_int[4]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_int_i0_i4.REGSET = "RESET";
    defparam dac_data_int_i0_i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_int_i0_i3 (.D(m_axil_wdata[3]), .SP(n18893), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_data_int[3]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_int_i0_i3.REGSET = "RESET";
    defparam dac_data_int_i0_i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_int_i0_i2 (.D(m_axil_wdata[2]), .SP(n18893), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_data_int[2]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_int_i0_i2.REGSET = "RESET";
    defparam dac_data_int_i0_i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_data_int_i0_i1 (.D(m_axil_wdata[1]), .SP(n18893), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_data_int[1]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_data_int_i0_i1.REGSET = "RESET";
    defparam dac_data_int_i0_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PDamp_time_i0_i15 (.D(m_axil_wdata[15]), .SP(n19641), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PDamp_time[15]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PDamp_time_i0_i15.REGSET = "RESET";
    defparam PDamp_time_i0_i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PDamp_time_i0_i14 (.D(m_axil_wdata[14]), .SP(n19641), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PDamp_time[14]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PDamp_time_i0_i14.REGSET = "RESET";
    defparam PDamp_time_i0_i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PDamp_time_i0_i13 (.D(m_axil_wdata[13]), .SP(n19641), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PDamp_time[13]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PDamp_time_i0_i13.REGSET = "RESET";
    defparam PDamp_time_i0_i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PDamp_time_i0_i12 (.D(m_axil_wdata[12]), .SP(n19641), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PDamp_time[12]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PDamp_time_i0_i12.REGSET = "RESET";
    defparam PDamp_time_i0_i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PDamp_time_i0_i11 (.D(m_axil_wdata[11]), .SP(n19641), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PDamp_time[11]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PDamp_time_i0_i11.REGSET = "RESET";
    defparam PDamp_time_i0_i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PDamp_time_i0_i10 (.D(m_axil_wdata[10]), .SP(n19641), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PDamp_time[10]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PDamp_time_i0_i10.REGSET = "RESET";
    defparam PDamp_time_i0_i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PDamp_time_i0_i9 (.D(m_axil_wdata[9]), .SP(n19641), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PDamp_time[9]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PDamp_time_i0_i9.REGSET = "RESET";
    defparam PDamp_time_i0_i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PDamp_time_i0_i8 (.D(m_axil_wdata[8]), .SP(n19641), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PDamp_time[8]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PDamp_time_i0_i8.REGSET = "RESET";
    defparam PDamp_time_i0_i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PDamp_time_i0_i7 (.D(m_axil_wdata[7]), .SP(n19641), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PDamp_time[7]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PDamp_time_i0_i7.REGSET = "RESET";
    defparam PDamp_time_i0_i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PDamp_time_i0_i6 (.D(m_axil_wdata[6]), .SP(n19641), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PDamp_time[6]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PDamp_time_i0_i6.REGSET = "RESET";
    defparam PDamp_time_i0_i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PDamp_time_i0_i5 (.D(m_axil_wdata[5]), .SP(n19641), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PDamp_time[5]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PDamp_time_i0_i5.REGSET = "RESET";
    defparam PDamp_time_i0_i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PDamp_time_i0_i4 (.D(m_axil_wdata[4]), .SP(n19641), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PDamp_time[4]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PDamp_time_i0_i4.REGSET = "RESET";
    defparam PDamp_time_i0_i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PDamp_time_i0_i3 (.D(m_axil_wdata[3]), .SP(n19641), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PDamp_time[3]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PDamp_time_i0_i3.REGSET = "RESET";
    defparam PDamp_time_i0_i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PDamp_time_i0_i2 (.D(m_axil_wdata[2]), .SP(n19641), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PDamp_time[2]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PDamp_time_i0_i2.REGSET = "RESET";
    defparam PDamp_time_i0_i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PDamp_time_i0_i1 (.D(m_axil_wdata[1]), .SP(n19641), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PDamp_time[1]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PDamp_time_i0_i1.REGSET = "RESET";
    defparam PDamp_time_i0_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PnHV_time_i0_i15 (.D(m_axil_wdata[15]), .SP(n19686), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PnHV_time[15]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PnHV_time_i0_i15.REGSET = "RESET";
    defparam PnHV_time_i0_i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PnHV_time_i0_i14 (.D(m_axil_wdata[14]), .SP(n19686), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PnHV_time[14]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PnHV_time_i0_i14.REGSET = "RESET";
    defparam PnHV_time_i0_i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PnHV_time_i0_i13 (.D(m_axil_wdata[13]), .SP(n19686), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PnHV_time[13]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PnHV_time_i0_i13.REGSET = "RESET";
    defparam PnHV_time_i0_i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PnHV_time_i0_i12 (.D(m_axil_wdata[12]), .SP(n19686), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PnHV_time[12]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PnHV_time_i0_i12.REGSET = "RESET";
    defparam PnHV_time_i0_i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PnHV_time_i0_i11 (.D(m_axil_wdata[11]), .SP(n19686), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PnHV_time[11]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PnHV_time_i0_i11.REGSET = "RESET";
    defparam PnHV_time_i0_i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PnHV_time_i0_i10 (.D(m_axil_wdata[10]), .SP(n19686), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PnHV_time[10]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PnHV_time_i0_i10.REGSET = "RESET";
    defparam PnHV_time_i0_i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PnHV_time_i0_i9 (.D(m_axil_wdata[9]), .SP(n19686), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PnHV_time[9]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PnHV_time_i0_i9.REGSET = "RESET";
    defparam PnHV_time_i0_i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PnHV_time_i0_i8 (.D(m_axil_wdata[8]), .SP(n19686), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PnHV_time[8]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PnHV_time_i0_i8.REGSET = "RESET";
    defparam PnHV_time_i0_i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PnHV_time_i0_i7 (.D(m_axil_wdata[7]), .SP(n19686), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PnHV_time[7]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PnHV_time_i0_i7.REGSET = "RESET";
    defparam PnHV_time_i0_i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PnHV_time_i0_i6 (.D(m_axil_wdata[6]), .SP(n19686), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PnHV_time[6]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PnHV_time_i0_i6.REGSET = "RESET";
    defparam PnHV_time_i0_i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PnHV_time_i0_i5 (.D(m_axil_wdata[5]), .SP(n19686), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PnHV_time[5]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PnHV_time_i0_i5.REGSET = "RESET";
    defparam PnHV_time_i0_i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PnHV_time_i0_i4 (.D(m_axil_wdata[4]), .SP(n19686), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PnHV_time[4]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PnHV_time_i0_i4.REGSET = "RESET";
    defparam PnHV_time_i0_i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PnHV_time_i0_i3 (.D(m_axil_wdata[3]), .SP(n19686), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PnHV_time[3]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PnHV_time_i0_i3.REGSET = "RESET";
    defparam PnHV_time_i0_i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PnHV_time_i0_i2 (.D(m_axil_wdata[2]), .SP(n19686), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PnHV_time[2]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PnHV_time_i0_i2.REGSET = "RESET";
    defparam PnHV_time_i0_i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PnHV_time_i0_i1 (.D(m_axil_wdata[1]), .SP(n19686), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PnHV_time[1]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PnHV_time_i0_i1.REGSET = "RESET";
    defparam PnHV_time_i0_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PHV_time_i0_i15 (.D(m_axil_wdata[15]), .SP(n19740), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PHV_time[15]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PHV_time_i0_i15.REGSET = "RESET";
    defparam PHV_time_i0_i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PHV_time_i0_i14 (.D(m_axil_wdata[14]), .SP(n19740), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PHV_time[14]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PHV_time_i0_i14.REGSET = "RESET";
    defparam PHV_time_i0_i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PHV_time_i0_i13 (.D(m_axil_wdata[13]), .SP(n19740), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PHV_time[13]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PHV_time_i0_i13.REGSET = "RESET";
    defparam PHV_time_i0_i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PHV_time_i0_i12 (.D(m_axil_wdata[12]), .SP(n19740), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PHV_time[12]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PHV_time_i0_i12.REGSET = "RESET";
    defparam PHV_time_i0_i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PHV_time_i0_i11 (.D(m_axil_wdata[11]), .SP(n19740), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PHV_time[11]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PHV_time_i0_i11.REGSET = "RESET";
    defparam PHV_time_i0_i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PHV_time_i0_i10 (.D(m_axil_wdata[10]), .SP(n19740), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PHV_time[10]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PHV_time_i0_i10.REGSET = "RESET";
    defparam PHV_time_i0_i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PHV_time_i0_i9 (.D(m_axil_wdata[9]), .SP(n19740), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PHV_time[9]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PHV_time_i0_i9.REGSET = "RESET";
    defparam PHV_time_i0_i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PHV_time_i0_i8 (.D(m_axil_wdata[8]), .SP(n19740), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PHV_time[8]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PHV_time_i0_i8.REGSET = "RESET";
    defparam PHV_time_i0_i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PHV_time_i0_i7 (.D(m_axil_wdata[7]), .SP(n19740), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PHV_time[7]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PHV_time_i0_i7.REGSET = "RESET";
    defparam PHV_time_i0_i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PHV_time_i0_i6 (.D(m_axil_wdata[6]), .SP(n19740), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PHV_time[6]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PHV_time_i0_i6.REGSET = "RESET";
    defparam PHV_time_i0_i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PHV_time_i0_i5 (.D(m_axil_wdata[5]), .SP(n19740), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PHV_time[5]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PHV_time_i0_i5.REGSET = "RESET";
    defparam PHV_time_i0_i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PHV_time_i0_i4 (.D(m_axil_wdata[4]), .SP(n19740), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PHV_time[4]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PHV_time_i0_i4.REGSET = "RESET";
    defparam PHV_time_i0_i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PHV_time_i0_i3 (.D(m_axil_wdata[3]), .SP(n19740), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PHV_time[3]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PHV_time_i0_i3.REGSET = "RESET";
    defparam PHV_time_i0_i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PHV_time_i0_i2 (.D(m_axil_wdata[2]), .SP(n19740), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PHV_time[2]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PHV_time_i0_i2.REGSET = "RESET";
    defparam PHV_time_i0_i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ PHV_time_i0_i1 (.D(m_axil_wdata[1]), .SP(n19740), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(PHV_time[1]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam PHV_time_i0_i1.REGSET = "RESET";
    defparam PHV_time_i0_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ pdelay_i0_i15 (.D(m_axil_wdata[15]), .SP(n18909), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(pdelay[15]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam pdelay_i0_i15.REGSET = "RESET";
    defparam pdelay_i0_i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ pdelay_i0_i14 (.D(m_axil_wdata[14]), .SP(n18909), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(pdelay[14]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam pdelay_i0_i14.REGSET = "RESET";
    defparam pdelay_i0_i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ pdelay_i0_i13 (.D(m_axil_wdata[13]), .SP(n18909), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(pdelay[13]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam pdelay_i0_i13.REGSET = "RESET";
    defparam pdelay_i0_i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ pdelay_i0_i12 (.D(m_axil_wdata[12]), .SP(n18909), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(pdelay[12]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam pdelay_i0_i12.REGSET = "RESET";
    defparam pdelay_i0_i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ pdelay_i0_i11 (.D(m_axil_wdata[11]), .SP(n18909), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(pdelay[11]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam pdelay_i0_i11.REGSET = "RESET";
    defparam pdelay_i0_i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ pdelay_i0_i10 (.D(m_axil_wdata[10]), .SP(n18909), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(pdelay[10]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam pdelay_i0_i10.REGSET = "RESET";
    defparam pdelay_i0_i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ pdelay_i0_i9 (.D(m_axil_wdata[9]), .SP(n18909), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(pdelay[9]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam pdelay_i0_i9.REGSET = "RESET";
    defparam pdelay_i0_i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ pdelay_i0_i8 (.D(m_axil_wdata[8]), .SP(n18909), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(pdelay[8]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam pdelay_i0_i8.REGSET = "RESET";
    defparam pdelay_i0_i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ pdelay_i0_i7 (.D(m_axil_wdata[7]), .SP(n18909), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(pdelay[7]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam pdelay_i0_i7.REGSET = "RESET";
    defparam pdelay_i0_i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ pdelay_i0_i6 (.D(m_axil_wdata[6]), .SP(n18909), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(pdelay[6]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam pdelay_i0_i6.REGSET = "RESET";
    defparam pdelay_i0_i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ pdelay_i0_i5 (.D(m_axil_wdata[5]), .SP(n18909), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(pdelay[5]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam pdelay_i0_i5.REGSET = "RESET";
    defparam pdelay_i0_i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ pdelay_i0_i4 (.D(m_axil_wdata[4]), .SP(n18909), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(pdelay[4]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam pdelay_i0_i4.REGSET = "RESET";
    defparam pdelay_i0_i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ pdelay_i0_i3 (.D(m_axil_wdata[3]), .SP(n18909), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(pdelay[3]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam pdelay_i0_i3.REGSET = "RESET";
    defparam pdelay_i0_i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ pdelay_i0_i2 (.D(m_axil_wdata[2]), .SP(n18909), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(pdelay[2]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam pdelay_i0_i2.REGSET = "RESET";
    defparam pdelay_i0_i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ pdelay_i0_i1 (.D(m_axil_wdata[1]), .SP(n18909), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(pdelay[1]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam pdelay_i0_i1.REGSET = "RESET";
    defparam pdelay_i0_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_mem_data_wr_i0_i15 (.D(m_axil_wdata[15]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_data_wr[15]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_data_wr_i0_i15.REGSET = "RESET";
    defparam dac_mem_data_wr_i0_i15.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_mem_data_wr_i0_i14 (.D(m_axil_wdata[14]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_data_wr[14]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_data_wr_i0_i14.REGSET = "RESET";
    defparam dac_mem_data_wr_i0_i14.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_mem_data_wr_i0_i13 (.D(m_axil_wdata[13]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_data_wr[13]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_data_wr_i0_i13.REGSET = "RESET";
    defparam dac_mem_data_wr_i0_i13.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_mem_data_wr_i0_i12 (.D(m_axil_wdata[12]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_data_wr[12]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_data_wr_i0_i12.REGSET = "RESET";
    defparam dac_mem_data_wr_i0_i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_mem_data_wr_i0_i11 (.D(m_axil_wdata[11]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_data_wr[11]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_data_wr_i0_i11.REGSET = "RESET";
    defparam dac_mem_data_wr_i0_i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_mem_data_wr_i0_i10 (.D(m_axil_wdata[10]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_data_wr[10]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_data_wr_i0_i10.REGSET = "RESET";
    defparam dac_mem_data_wr_i0_i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_mem_data_wr_i0_i9 (.D(m_axil_wdata[9]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_data_wr[9]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_data_wr_i0_i9.REGSET = "RESET";
    defparam dac_mem_data_wr_i0_i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_mem_data_wr_i0_i8 (.D(m_axil_wdata[8]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_data_wr[8]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_data_wr_i0_i8.REGSET = "RESET";
    defparam dac_mem_data_wr_i0_i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_mem_data_wr_i0_i7 (.D(m_axil_wdata[7]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_data_wr[7]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_data_wr_i0_i7.REGSET = "RESET";
    defparam dac_mem_data_wr_i0_i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_mem_data_wr_i0_i6 (.D(m_axil_wdata[6]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_data_wr[6]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_data_wr_i0_i6.REGSET = "RESET";
    defparam dac_mem_data_wr_i0_i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_mem_data_wr_i0_i5 (.D(m_axil_wdata[5]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_data_wr[5]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_data_wr_i0_i5.REGSET = "RESET";
    defparam dac_mem_data_wr_i0_i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_mem_data_wr_i0_i4 (.D(m_axil_wdata[4]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_data_wr[4]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_data_wr_i0_i4.REGSET = "RESET";
    defparam dac_mem_data_wr_i0_i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_mem_data_wr_i0_i3 (.D(m_axil_wdata[3]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_data_wr[3]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_data_wr_i0_i3.REGSET = "RESET";
    defparam dac_mem_data_wr_i0_i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_mem_data_wr_i0_i2 (.D(m_axil_wdata[2]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_data_wr[2]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_data_wr_i0_i2.REGSET = "RESET";
    defparam dac_mem_data_wr_i0_i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_mem_data_wr_i0_i1 (.D(m_axil_wdata[1]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_data_wr[1]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_data_wr_i0_i1.REGSET = "RESET";
    defparam dac_mem_data_wr_i0_i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ reset_cnt_777_778__i1 (.D(n35), .SP(reset_cnt_7__N_505), 
            .CK(clk), .SR(GND_net), .Q(reset_cnt[0]));   /* synthesis lineinfo="@34(270[26],270[39])"*/
    defparam reset_cnt_777_778__i1.REGSET = "RESET";
    defparam reset_cnt_777_778__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i2  (.D(\fram_rdata_im[1] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n47_2));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i2 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i2 .SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25911_2_lut_rep_1220_3_lut_4_lut (.A(dac_cnt[2]), 
            .B(n44769), .C(dac_cnt[4]), .D(dac_cnt[3]), .Z(n44537));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i25911_2_lut_rep_1220_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_712_i2_3_lut (.A(rgb_g), 
            .B(\regs[1] [1]), .C(\regs[2] [1]), .Z(rgb_val[1]));   /* synthesis lineinfo="@34(407[22],407[87])"*/
    defparam mux_712_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_712_i1_3_lut (.A(rgb_r), 
            .B(\regs[1] [0]), .C(\regs[2] [1]), .Z(rgb_val[0]));   /* synthesis lineinfo="@34(407[22],407[87])"*/
    defparam mux_712_i1_3_lut.INIT = "0xcaca";
    OB PnHV_pad (.I(PnHV_c), .O(PnHV));   /* synthesis lineinfo="@34(20[16],20[20])"*/
    OB PHV_pad (.I(PHV_c), .O(PHV));   /* synthesis lineinfo="@34(19[16],19[19])"*/
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i27815_2_lut_3_lut_4_lut (.A(reset_cnt[2]), 
            .B(n44758), .C(reset_cnt[4]), .D(reset_cnt[3]), .Z(n31));   /* synthesis lineinfo="@34(270[26],270[39])"*/
    defparam i27815_2_lut_3_lut_4_lut.INIT = "0x78f0";
    OB i2s_lrclk_pad (.I(i2s_lrclk_c), .O(i2s_lrclk));   /* synthesis lineinfo="@34(44[16],44[25])"*/
    OB i2s_data_pad (.I(i2s_data_c), .O(i2s_data));   /* synthesis lineinfo="@34(45[16],45[24])"*/
    OB CSn_pad (.I(CSn_c), .O(CSn));   /* synthesis lineinfo="@34(48[16],48[19])"*/
    OB SCK_pad (.I(SCK_c), .O(SCK));   /* synthesis lineinfo="@34(49[16],49[19])"*/
    OB SDI_pad (.I(SDI_c), .O(SDI));   /* synthesis lineinfo="@34(50[16],50[19])"*/
    IB ADC_DCLK_pad (.I(ADC_DCLK), .O(ADC_DCLK_c));   /* synthesis lineinfo="@34(27[15],27[23])"*/
    IB \ADC_D_int_pad[11]  (.I(ADC_D[11]), .O(ADC_D_int_c_11));   /* synthesis lineinfo="@34(28[22],28[27])"*/
    IB \ADC_D_int_pad[10]  (.I(ADC_D[10]), .O(ADC_D_int_c_10));   /* synthesis lineinfo="@34(28[22],28[27])"*/
    IB \ADC_D_int_pad[9]  (.I(ADC_D[9]), .O(ADC_D_int_c_9));   /* synthesis lineinfo="@34(28[22],28[27])"*/
    IB \ADC_D_int_pad[8]  (.I(ADC_D[8]), .O(ADC_D_int_c_8));   /* synthesis lineinfo="@34(28[22],28[27])"*/
    IB \ADC_D_int_pad[7]  (.I(ADC_D[7]), .O(ADC_D_int_c_7));   /* synthesis lineinfo="@34(28[22],28[27])"*/
    IB \ADC_D_int_pad[6]  (.I(ADC_D[6]), .O(ADC_D_int_c_6));   /* synthesis lineinfo="@34(28[22],28[27])"*/
    IB \ADC_D_int_pad[5]  (.I(ADC_D[5]), .O(ADC_D_int_c_5));   /* synthesis lineinfo="@34(28[22],28[27])"*/
    IB \ADC_D_int_pad[4]  (.I(ADC_D[4]), .O(ADC_D_int_c_4));   /* synthesis lineinfo="@34(28[22],28[27])"*/
    IB \ADC_D_int_pad[3]  (.I(ADC_D[3]), .O(ADC_D_int_c_3));   /* synthesis lineinfo="@34(28[22],28[27])"*/
    IB \ADC_D_int_pad[2]  (.I(ADC_D[2]), .O(ADC_D_int_c_2));   /* synthesis lineinfo="@34(28[22],28[27])"*/
    IB \ADC_D_int_pad[1]  (.I(ADC_D[1]), .O(ADC_D_int_c_1));   /* synthesis lineinfo="@34(28[22],28[27])"*/
    IB \ADC_D_int_pad[0]  (.I(ADC_D[0]), .O(ADC_D_int_c_0));   /* synthesis lineinfo="@34(28[22],28[27])"*/
    IB RPI_MOSI_pad (.I(RPI_MOSI), .O(RPI_MOSI_c));   /* synthesis lineinfo="@34(36[15],36[23])"*/
    IB RPI_SCLK_pad (.I(RPI_SCLK), .O(RPI_SCLK_c));   /* synthesis lineinfo="@34(38[15],38[23])"*/
    IB RPI_CSn_pad (.I(RPI_CSn), .O(RPI_CSn_c));   /* synthesis lineinfo="@34(39[15],39[22])"*/
    IB i2s_clk_pad (.I(i2s_clk), .O(i2s_clk_c));   /* synthesis lineinfo="@34(43[15],43[22])"*/
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i2_2_lut_rep_1226_3_lut_4_lut (.A(m_axil_awaddr[5]), 
            .B(n44780), .C(n26), .D(m_axil_awaddr[2]), .Z(n44543));   /* synthesis lineinfo="@34(475[49],475[79])"*/
    defparam i2_2_lut_rep_1226_3_lut_4_lut.INIT = "0xfffd";
    (* lut_function="(A)" *) LUT4 i4_4_lut_lut_buf_1 (.A(reset_N_341[0]), 
            .Z(n44881));
    defparam i4_4_lut_lut_buf_1.INIT = "0xaaaa";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18609_3_lut_4_lut (.A(dac_cnt[6]), 
            .B(n44499), .C(start_dac_count), .D(dac_cnt[7]), .Z(n21244));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i18609_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25939_2_lut_rep_1101_3_lut_4_lut (.A(dac_cnt[6]), 
            .B(n44499), .C(dac_cnt[8]), .D(dac_cnt[7]), .Z(n44418));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i25939_2_lut_rep_1101_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A)" *) LUT4 i18666_2_lut_4_lut_4_lut_lut_buf_49 (.A(wr_addr_r_8__N_2295_adj_5543[1]), 
            .Z(n44977));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18666_2_lut_4_lut_4_lut_lut_buf_49.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18332_2_lut_4_lut_4_lut_lut_buf_50 (.A(wr_addr_r_8__N_2295_adj_5543[0]), 
            .Z(n44979));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18332_2_lut_4_lut_4_lut_lut_buf_50.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18336_4_lut_4_lut_lut_buf_51 (.A(wr_addr_p1_r_8__N_2304_adj_5544[8]), 
            .Z(n44981));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18336_4_lut_4_lut_lut_buf_51.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18680_3_lut_4_lut_4_lut_lut_buf_52 (.A(wr_addr_p1_r_8__N_2304_adj_5544[7]), 
            .Z(n44983));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18680_3_lut_4_lut_4_lut_lut_buf_52.INIT = "0xaaaa";
    spi_slave spi_slave_inst (.rpi_mosi_int(rpi_mosi_int), .from_spi({from_spi}), 
            .RPI_SCLK_c_derived_20(RPI_SCLK_c_derived_20), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .n44842(n44842), .treg({treg}), .treg_7__N_941(treg_7__N_941), 
            .RPI_CSn_c(RPI_CSn_c), .spi_strb(spi_strb), .maxfan_replicated_net_517(maxfan_replicated_net_517), 
            .to_spi({to_spi}), .n7(n7), .spi_data_byte(spi_data_byte), 
            .n42448(n42448), .n42445(n42445), .n42442(n42442), .n42451(n42451), 
            .n42331(n42331), .n42454(n42454), .n42406(n42406));   /* synthesis lineinfo="@34(322[15],333[6])"*/
    (* lut_function="(A)" *) LUT4 i18679_3_lut_4_lut_4_lut_lut_buf_53 (.A(wr_addr_p1_r_8__N_2304_adj_5544[6]), 
            .Z(n44985));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18679_3_lut_4_lut_4_lut_lut_buf_53.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18678_3_lut_4_lut_4_lut_lut_buf_54 (.A(wr_addr_p1_r_8__N_2304_adj_5544[5]), 
            .Z(n44987));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18678_3_lut_4_lut_4_lut_lut_buf_54.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18677_3_lut_4_lut_4_lut_lut_buf_55 (.A(wr_addr_p1_r_8__N_2304_adj_5544[4]), 
            .Z(n44989));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18677_3_lut_4_lut_4_lut_lut_buf_55.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18676_3_lut_4_lut_4_lut_lut_buf_56 (.A(wr_addr_p1_r_8__N_2304_adj_5544[3]), 
            .Z(n44991));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18676_3_lut_4_lut_4_lut_lut_buf_56.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18675_3_lut_4_lut_4_lut_lut_buf_57 (.A(wr_addr_p1_r_8__N_2304_adj_5544[2]), 
            .Z(n44993));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18675_3_lut_4_lut_4_lut_lut_buf_57.INIT = "0xaaaa";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i3  (.D(\fram_rdata_im[2] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n46));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i3 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i3 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i4  (.D(\fram_rdata_im[3] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n45));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i4 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i4 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i5  (.D(\fram_rdata_im[4] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n44));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i5 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i5 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i6  (.D(\fram_rdata_im[5] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n43));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i6 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i6 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i7  (.D(\fram_rdata_im[6] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n42));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i7 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i7 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i8  (.D(\fram_rdata_im[7] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n41));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i8 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i8 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i9  (.D(\fram_rdata_im[8] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n40));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i9 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i9 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i10  (.D(\fram_rdata_im[9] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n39));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i10 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i10 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i11  (.D(\fram_rdata_im[10] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n38));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i11 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i11 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i12  (.D(\fram_rdata_im[11] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n37_2));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i12 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i12 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i13  (.D(\fram_rdata_im[12] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n36));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i13 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i13 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i14  (.D(\fram_rdata_im[13] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n35_adj_5501));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i14 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i14 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i15  (.D(\fram_rdata_im[14] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n34_adj_5502));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i15 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i15 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i16  (.D(\fram_rdata_im[15] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n33_adj_5503));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i16 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i16 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i17  (.D(n48), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(n32_adj_5504));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i17 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i17 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i18  (.D(n47_2), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(n31_adj_5505));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i18 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i18 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i19  (.D(n46), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(n30_adj_5506));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i19 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i19 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i20  (.D(n45), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(n29_2));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i20 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i20 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i21  (.D(n44), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(n28));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i21 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i21 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i22  (.D(n43), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(n27));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i22 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i22 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i23  (.D(n42), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(n26_adj_5507));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i23 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i23 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i24  (.D(n41), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(n25));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i24 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i24 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i25  (.D(n40), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(n24));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i25 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i25 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i26  (.D(n39), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(n23));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i26 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i26 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i27  (.D(n38), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(n22));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i27 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i27 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i28  (.D(n37_2), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(n21));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i28 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i28 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i29  (.D(n36), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(n20));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i29 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i29 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i30  (.D(n35_adj_5501), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(n19));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i30 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i30 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i31  (.D(n34_adj_5502), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(n18));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i31 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i31 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i32  (.D(n33_adj_5503), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(n17));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i32 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i32 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i33  (.D(n32_adj_5504), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fram_rdata_im_del[0]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i33 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i33 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i34  (.D(n31_adj_5505), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(fram_rdata_im_del[1]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i34 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i34 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i35  (.D(n30_adj_5506), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(fram_rdata_im_del[2]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i35 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i35 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i36  (.D(n29_2), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fram_rdata_im_del[3]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i36 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i36 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i37  (.D(n28), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fram_rdata_im_del[4]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i37 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i37 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i38  (.D(n27), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fram_rdata_im_del[5]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i38 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i38 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i39  (.D(n26_adj_5507), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fram_rdata_im_del[6]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i39 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i39 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i40  (.D(n25), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fram_rdata_im_del[7]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i40 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i40 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i41  (.D(n24), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fram_rdata_im_del[8]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i41 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i41 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i42  (.D(n23), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fram_rdata_im_del[9]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i42 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i42 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i43  (.D(n22), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fram_rdata_im_del[10]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i43 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i43 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i44  (.D(n21), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fram_rdata_im_del[11]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i44 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i44 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i45  (.D(n20), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fram_rdata_im_del[12]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i45 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i45 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i46  (.D(n19), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fram_rdata_im_del[13]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i46 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i46 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i47  (.D(n18), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fram_rdata_im_del[14]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i47 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i47 .SRMODE = "ASYNC";
    FD1P3XZ \dline_genblk.dline_n_genblk.dline__i48  (.D(n17), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fram_rdata_im_del[15]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline__i48 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline__i48 .SRMODE = "ASYNC";
    FD1P3XZ spi_addr_i0_i1 (.D(from_spi[1]), .SP(n44849), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(spi_addr[1]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_i0_i1.REGSET = "RESET";
    defparam spi_addr_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(A)" *) LUT4 i18688_2_lut_4_lut_4_lut_lut_buf_59 (.A(rd_addr_r_8__N_2338_adj_5545[8]), 
            .Z(n44997));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18688_2_lut_4_lut_4_lut_lut_buf_59.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18687_2_lut_4_lut_4_lut_lut_buf_60 (.A(rd_addr_r_8__N_2338_adj_5545[7]), 
            .Z(n44999));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18687_2_lut_4_lut_4_lut_lut_buf_60.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18686_2_lut_4_lut_4_lut_lut_buf_61 (.A(rd_addr_r_8__N_2338_adj_5545[6]), 
            .Z(n45001));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18686_2_lut_4_lut_4_lut_lut_buf_61.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18685_2_lut_4_lut_4_lut_lut_buf_62 (.A(rd_addr_r_8__N_2338_adj_5545[5]), 
            .Z(n45003));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18685_2_lut_4_lut_4_lut_lut_buf_62.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18684_2_lut_4_lut_4_lut_lut_buf_63 (.A(rd_addr_r_8__N_2338_adj_5545[4]), 
            .Z(n45005));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18684_2_lut_4_lut_4_lut_lut_buf_63.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18683_2_lut_4_lut_4_lut_lut_buf_64 (.A(rd_addr_r_8__N_2338_adj_5545[3]), 
            .Z(n45007));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18683_2_lut_4_lut_4_lut_lut_buf_64.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18682_2_lut_4_lut_4_lut_lut_buf_65 (.A(rd_addr_r_8__N_2338_adj_5545[2]), 
            .Z(n45009));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18682_2_lut_4_lut_4_lut_lut_buf_65.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18681_2_lut_4_lut_4_lut_lut_buf_66 (.A(rd_addr_r_8__N_2338_adj_5545[1]), 
            .Z(n45011));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18681_2_lut_4_lut_4_lut_lut_buf_66.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18337_2_lut_4_lut_4_lut_lut_buf_67 (.A(rd_addr_r_8__N_2338_adj_5545[0]), 
            .Z(n45013));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18337_2_lut_4_lut_4_lut_lut_buf_67.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18696_4_lut_4_lut_lut_buf_68 (.A(rd_addr_p1_r_8__N_2347_adj_5546[8]), 
            .Z(n45015));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18696_4_lut_4_lut_lut_buf_68.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18695_3_lut_4_lut_4_lut_lut_buf_69 (.A(rd_addr_p1_r_8__N_2347_adj_5546[7]), 
            .Z(n45017));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18695_3_lut_4_lut_4_lut_lut_buf_69.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18694_3_lut_4_lut_4_lut_lut_buf_70 (.A(rd_addr_p1_r_8__N_2347_adj_5546[6]), 
            .Z(n45019));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18694_3_lut_4_lut_4_lut_lut_buf_70.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18693_3_lut_4_lut_4_lut_lut_buf_71 (.A(rd_addr_p1_r_8__N_2347_adj_5546[5]), 
            .Z(n45021));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18693_3_lut_4_lut_4_lut_lut_buf_71.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18692_3_lut_4_lut_4_lut_lut_buf_72 (.A(rd_addr_p1_r_8__N_2347_adj_5546[4]), 
            .Z(n45023));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18692_3_lut_4_lut_4_lut_lut_buf_72.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18691_3_lut_4_lut_4_lut_lut_buf_73 (.A(rd_addr_p1_r_8__N_2347_adj_5546[3]), 
            .Z(n45025));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18691_3_lut_4_lut_4_lut_lut_buf_73.INIT = "0xaaaa";
    FD1P3XZ spi_addr_i0_i2 (.D(from_spi[2]), .SP(n44849), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(spi_addr[2]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_i0_i2.REGSET = "RESET";
    defparam spi_addr_i0_i2.SRMODE = "ASYNC";
    FD1P3XZ spi_addr_i0_i3 (.D(from_spi[3]), .SP(n44849), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(spi_addr[3]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_i0_i3.REGSET = "RESET";
    defparam spi_addr_i0_i3.SRMODE = "ASYNC";
    FD1P3XZ spi_addr_i0_i4 (.D(from_spi[4]), .SP(n44849), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(spi_addr[4]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_i0_i4.REGSET = "RESET";
    defparam spi_addr_i0_i4.SRMODE = "ASYNC";
    FD1P3XZ spi_addr_i0_i5 (.D(from_spi[5]), .SP(n44849), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(spi_addr[5]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_i0_i5.REGSET = "RESET";
    defparam spi_addr_i0_i5.SRMODE = "ASYNC";
    FD1P3XZ spi_addr_i0_i6 (.D(from_spi[6]), .SP(n44849), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(spi_addr[6]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_i0_i6.REGSET = "RESET";
    defparam spi_addr_i0_i6.SRMODE = "ASYNC";
    FD1P3XZ spi_addr_i0_i7 (.D(from_spi[7]), .SP(n44849), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(spi_addr[7]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_i0_i7.REGSET = "RESET";
    defparam spi_addr_i0_i7.SRMODE = "ASYNC";
    FD1P3XZ spi_addr_i0_i8 (.D(spi_addr[0]), .SP(n44849), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(spi_addr[8]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_i0_i8.REGSET = "RESET";
    defparam spi_addr_i0_i8.SRMODE = "ASYNC";
    FD1P3XZ spi_addr_i0_i9 (.D(spi_addr[1]), .SP(n44849), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(spi_addr[9]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_i0_i9.REGSET = "RESET";
    defparam spi_addr_i0_i9.SRMODE = "ASYNC";
    FD1P3XZ spi_addr_i0_i10 (.D(spi_addr[2]), .SP(n44849), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(spi_addr[10]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_i0_i10.REGSET = "RESET";
    defparam spi_addr_i0_i10.SRMODE = "ASYNC";
    FD1P3XZ spi_addr_i0_i11 (.D(spi_addr[3]), .SP(n44849), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(spi_addr[11]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_i0_i11.REGSET = "RESET";
    defparam spi_addr_i0_i11.SRMODE = "ASYNC";
    FD1P3XZ spi_addr_i0_i12 (.D(spi_addr[4]), .SP(n44849), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(spi_addr[12]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_i0_i12.REGSET = "RESET";
    defparam spi_addr_i0_i12.SRMODE = "ASYNC";
    FD1P3XZ spi_addr_i0_i13 (.D(spi_addr[5]), .SP(n44849), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(spi_addr[13]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_i0_i13.REGSET = "RESET";
    defparam spi_addr_i0_i13.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i1 (.D(m_axil_rdata_31__N_732[1]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[1]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i1.REGSET = "RESET";
    defparam m_axil_rdata_i0_i1.SRMODE = "ASYNC";
    (* lut_function="(A)" *) LUT4 i18690_3_lut_4_lut_4_lut_lut_buf_74 (.A(rd_addr_p1_r_8__N_2347_adj_5546[2]), 
            .Z(n45027));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18690_3_lut_4_lut_4_lut_lut_buf_74.INIT = "0xaaaa";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18610_3_lut_4_lut (.A(dac_cnt[7]), 
            .B(n44462), .C(start_dac_count), .D(dac_cnt[8]), .Z(n21246));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i18610_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25946_2_lut_rep_1088_3_lut_4_lut (.A(dac_cnt[7]), 
            .B(n44462), .C(dac_cnt[9]), .D(dac_cnt[8]), .Z(n44405));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i25946_2_lut_rep_1088_3_lut_4_lut.INIT = "0x8000";
    FD1P3XZ m_axil_rdata_i0_i2 (.D(m_axil_rdata_31__N_732[2]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[2]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i2.REGSET = "RESET";
    defparam m_axil_rdata_i0_i2.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i3 (.D(m_axil_rdata_31__N_732[3]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[3]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i3.REGSET = "RESET";
    defparam m_axil_rdata_i0_i3.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i4 (.D(m_axil_rdata_31__N_732[4]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[4]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i4.REGSET = "RESET";
    defparam m_axil_rdata_i0_i4.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i5 (.D(m_axil_rdata_31__N_732[5]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[5]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i5.REGSET = "RESET";
    defparam m_axil_rdata_i0_i5.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i6 (.D(m_axil_rdata_31__N_732[6]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[6]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i6.REGSET = "RESET";
    defparam m_axil_rdata_i0_i6.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i7 (.D(m_axil_rdata_31__N_732[7]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[7]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i7.REGSET = "RESET";
    defparam m_axil_rdata_i0_i7.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i8 (.D(m_axil_rdata_31__N_732[8]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[8]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i8.REGSET = "RESET";
    defparam m_axil_rdata_i0_i8.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i9 (.D(m_axil_rdata_31__N_732[9]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[9]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i9.REGSET = "RESET";
    defparam m_axil_rdata_i0_i9.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i10 (.D(m_axil_rdata_31__N_732[10]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[10]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i10.REGSET = "RESET";
    defparam m_axil_rdata_i0_i10.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i11 (.D(m_axil_rdata_31__N_732[11]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[11]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i11.REGSET = "RESET";
    defparam m_axil_rdata_i0_i11.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i12 (.D(m_axil_rdata_31__N_732[12]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[12]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i12.REGSET = "RESET";
    defparam m_axil_rdata_i0_i12.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i13 (.D(m_axil_rdata_31__N_732[13]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[13]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i13.REGSET = "RESET";
    defparam m_axil_rdata_i0_i13.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i14 (.D(m_axil_rdata_31__N_732[14]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[14]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i14.REGSET = "RESET";
    defparam m_axil_rdata_i0_i14.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i15 (.D(m_axil_rdata_31__N_732[15]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[15]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i15.REGSET = "RESET";
    defparam m_axil_rdata_i0_i15.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i16 (.D(m_axil_rdata_31__N_732[16]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[16]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i16.REGSET = "RESET";
    defparam m_axil_rdata_i0_i16.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i17 (.D(m_axil_rdata_31__N_732[17]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[17]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i17.REGSET = "RESET";
    defparam m_axil_rdata_i0_i17.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i18 (.D(m_axil_rdata_31__N_732[18]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[18]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i18.REGSET = "RESET";
    defparam m_axil_rdata_i0_i18.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i19 (.D(m_axil_rdata_31__N_732[19]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[19]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i19.REGSET = "RESET";
    defparam m_axil_rdata_i0_i19.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i20 (.D(m_axil_rdata_31__N_732[20]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[20]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i20.REGSET = "RESET";
    defparam m_axil_rdata_i0_i20.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i21 (.D(m_axil_rdata_31__N_732[21]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[21]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i21.REGSET = "RESET";
    defparam m_axil_rdata_i0_i21.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i22 (.D(m_axil_rdata_31__N_732[22]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[22]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i22.REGSET = "RESET";
    defparam m_axil_rdata_i0_i22.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i23 (.D(m_axil_rdata_31__N_732[23]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[23]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i23.REGSET = "RESET";
    defparam m_axil_rdata_i0_i23.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i24 (.D(m_axil_rdata_31__N_732[24]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[24]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i24.REGSET = "RESET";
    defparam m_axil_rdata_i0_i24.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i25 (.D(m_axil_rdata_31__N_732[25]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[25]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i25.REGSET = "RESET";
    defparam m_axil_rdata_i0_i25.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i26 (.D(m_axil_rdata_31__N_732[26]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[26]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i26.REGSET = "RESET";
    defparam m_axil_rdata_i0_i26.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i27 (.D(m_axil_rdata_31__N_732[27]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[27]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i27.REGSET = "RESET";
    defparam m_axil_rdata_i0_i27.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i28 (.D(m_axil_rdata_31__N_732[28]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[28]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i28.REGSET = "RESET";
    defparam m_axil_rdata_i0_i28.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i29 (.D(m_axil_rdata_31__N_732[29]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[29]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i29.REGSET = "RESET";
    defparam m_axil_rdata_i0_i29.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i30 (.D(m_axil_rdata_31__N_732[30]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[30]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i30.REGSET = "RESET";
    defparam m_axil_rdata_i0_i30.SRMODE = "ASYNC";
    FD1P3XZ m_axil_rdata_i0_i31 (.D(m_axil_rdata_31__N_732[31]), .SP(n44827), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(m_axil_rdata[31]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam m_axil_rdata_i0_i31.REGSET = "RESET";
    defparam m_axil_rdata_i0_i31.SRMODE = "ASYNC";
    FD1P3XZ spi_addr_active_i0_i1 (.D(spi_addr[1]), .SP(n11409), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(spi_addr_active[1]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_active_i0_i1.REGSET = "RESET";
    defparam spi_addr_active_i0_i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_cnt__i1 (.D(n21232), .SP(n4666), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(dac_cnt[1]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt__i1.REGSET = "RESET";
    defparam dac_cnt__i1.SRMODE = "ASYNC";
    FD1P3XZ spi_addr_active_i0_i2 (.D(spi_addr[2]), .SP(n11409), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(spi_addr_active[2]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_active_i0_i2.REGSET = "RESET";
    defparam spi_addr_active_i0_i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ spi_addr_active_i0_i3 (.D(spi_addr[3]), .SP(n11409), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(spi_addr_active[3]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_active_i0_i3.REGSET = "RESET";
    defparam spi_addr_active_i0_i3.SRMODE = "CE_OVER_LSR";
    FD1P3XZ spi_addr_active_i0_i4 (.D(spi_addr[4]), .SP(n11409), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(spi_addr_active[4]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_active_i0_i4.REGSET = "RESET";
    defparam spi_addr_active_i0_i4.SRMODE = "CE_OVER_LSR";
    FD1P3XZ spi_addr_active_i0_i5 (.D(spi_addr[5]), .SP(n11409), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(spi_addr_active[5]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_active_i0_i5.REGSET = "RESET";
    defparam spi_addr_active_i0_i5.SRMODE = "CE_OVER_LSR";
    FD1P3XZ spi_addr_active_i0_i6 (.D(spi_addr[6]), .SP(n11409), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(spi_addr_active[6]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_active_i0_i6.REGSET = "RESET";
    defparam spi_addr_active_i0_i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ spi_addr_active_i0_i7 (.D(spi_addr[7]), .SP(n11409), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(spi_addr_active[7]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_active_i0_i7.REGSET = "RESET";
    defparam spi_addr_active_i0_i7.SRMODE = "CE_OVER_LSR";
    FD1P3XZ spi_addr_active_i0_i8 (.D(spi_addr[8]), .SP(n11409), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(spi_addr_active[8]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_active_i0_i8.REGSET = "RESET";
    defparam spi_addr_active_i0_i8.SRMODE = "CE_OVER_LSR";
    FD1P3XZ spi_addr_active_i0_i9 (.D(spi_addr[9]), .SP(n11409), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(spi_addr_active[9]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_active_i0_i9.REGSET = "RESET";
    defparam spi_addr_active_i0_i9.SRMODE = "CE_OVER_LSR";
    FD1P3XZ spi_addr_active_i0_i10 (.D(spi_addr[10]), .SP(n11409), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(spi_addr_active[10]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_active_i0_i10.REGSET = "RESET";
    defparam spi_addr_active_i0_i10.SRMODE = "CE_OVER_LSR";
    FD1P3XZ spi_addr_active_i0_i11 (.D(spi_addr[11]), .SP(n11409), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(spi_addr_active[11]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_active_i0_i11.REGSET = "RESET";
    defparam spi_addr_active_i0_i11.SRMODE = "CE_OVER_LSR";
    FD1P3XZ spi_addr_active_i0_i12 (.D(spi_addr[12]), .SP(n11409), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(spi_addr_active[12]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_active_i0_i12.REGSET = "RESET";
    defparam spi_addr_active_i0_i12.SRMODE = "CE_OVER_LSR";
    FD1P3XZ spi_addr_active_i0_i13 (.D(spi_addr[13]), .SP(n11409), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(spi_addr_active[13]));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_addr_active_i0_i13.REGSET = "RESET";
    defparam spi_addr_active_i0_i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ reset_cnt_777_778__i2 (.D(n34_2), 
            .SP(reset_cnt_7__N_505), .CK(clk), .SR(GND_net), .Q(reset_cnt[1]));   /* synthesis lineinfo="@34(270[26],270[39])"*/
    defparam reset_cnt_777_778__i2.REGSET = "RESET";
    defparam reset_cnt_777_778__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_cnt__i2 (.D(n21234), .SP(n4666), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_cnt[2]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt__i2.REGSET = "RESET";
    defparam dac_cnt__i2.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt__i0 (.D(n35598), .SP(n4666), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_cnt[0]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt__i0.REGSET = "RESET";
    defparam dac_cnt__i0.SRMODE = "ASYNC";
    FD1P3XZ fft_mem_data_wr_z__i1 (.D(from_fft_to_mem_data[0]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(n21133), .Q(fft_mem_data_wr_z[0]));   /* synthesis lineinfo="@34(843[12],847[8])"*/
    defparam fft_mem_data_wr_z__i1.REGSET = "RESET";
    defparam fft_mem_data_wr_z__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ fft_mem_wr_z_c (.D(n41012), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(n21160), .Q(fft_mem_wr_z));   /* synthesis lineinfo="@34(843[12],847[8])"*/
    defparam fft_mem_wr_z_c.REGSET = "RESET";
    defparam fft_mem_wr_z_c.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_mem_addr_wr_i0_i0 (.D(m_axil_wdata[16]), .SP(n7789), .CK(ADC_DCLK_c), 
            .SR(GND_net), .Q(dac_mem_addr_wr[0]));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam dac_mem_addr_wr_i0_i0.REGSET = "RESET";
    defparam dac_mem_addr_wr_i0_i0.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ reset_cnt_777_778__i3 (.D(n33), .SP(reset_cnt_7__N_505), 
            .CK(clk), .SR(GND_net), .Q(reset_cnt[2]));   /* synthesis lineinfo="@34(270[26],270[39])"*/
    defparam reset_cnt_777_778__i3.REGSET = "RESET";
    defparam reset_cnt_777_778__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ reset_cnt_777_778__i4 (.D(n32), .SP(reset_cnt_7__N_505), 
            .CK(clk), .SR(GND_net), .Q(reset_cnt[3]));   /* synthesis lineinfo="@34(270[26],270[39])"*/
    defparam reset_cnt_777_778__i4.REGSET = "RESET";
    defparam reset_cnt_777_778__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C (D)))+!A (B (C (D))))" *) LUT4 i2202_4_lut (.A(\regs[0] [0]), 
            .B(m_axil_wdata[0]), .C(n41859), .D(n25660), .Z(regs_5__31__N_68[0]));   /* synthesis lineinfo="@34(471[13],485[16])"*/
    defparam i2202_4_lut.INIT = "0xcaaa";
    (* syn_use_carry_chain=1 *) FD1P3XZ reset_cnt_777_778__i5 (.D(n31), .SP(reset_cnt_7__N_505), 
            .CK(clk), .SR(GND_net), .Q(reset_cnt[4]));   /* synthesis lineinfo="@34(270[26],270[39])"*/
    defparam reset_cnt_777_778__i5.REGSET = "RESET";
    defparam reset_cnt_777_778__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ reset_cnt_777_778__i6 (.D(n30), .SP(reset_cnt_7__N_505), 
            .CK(clk), .SR(GND_net), .Q(reset_cnt[5]));   /* synthesis lineinfo="@34(270[26],270[39])"*/
    defparam reset_cnt_777_778__i6.REGSET = "RESET";
    defparam reset_cnt_777_778__i6.SRMODE = "CE_OVER_LSR";
    FD1P3XZ dac_cnt__i15 (.D(n21260), .SP(n4666), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(dac_cnt[15]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt__i15.REGSET = "RESET";
    defparam dac_cnt__i15.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(regs_5__31__N_730), 
            .B(m_axil_awaddr[2]), .Z(n40063));
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i18906_4_lut (.A(\regs[2] [3]), 
            .B(m_axil_wdata[3]), .C(n19081), .D(finish_adc_receiving), 
            .Z(n25379));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam i18906_4_lut.INIT = "0xc0ca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_2_lut_rep_1239_3_lut_4_lut (.A(m_axil_awaddr[5]), 
            .B(n44780), .C(n26), .D(m_axil_awaddr[2]), .Z(n44556));   /* synthesis lineinfo="@34(475[49],475[79])"*/
    defparam i1_2_lut_rep_1239_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i4_4_lut (.A(reset_cnt[5]), 
            .B(reset_cnt[4]), .C(reset_cnt[1]), .D(n6_adj_5521), .Z(reset_N_341[0]));
    defparam i4_4_lut.INIT = "0xff7f";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut (.A(dac_cnt[3]), .B(n44746), 
            .C(n41913), .D(dac_cnt[1]), .Z(n31_adj_5508));   /* synthesis lineinfo="@34(599[21],599[36])"*/
    defparam i1_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i2618_2_lut_3_lut (.A(regs_5__31__N_730), 
            .B(n44513), .C(m_axil_rdata_31__N_57), .Z(n7789));   /* synthesis lineinfo="@34(471[17],471[76])"*/
    defparam i2618_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_737_i1_3_lut (.A(from_fft_ram_to_i2s[0]), 
            .B(from_i2s_fifo[0]), .C(autorestart_mode), .Z(to_i2s[0]));   /* synthesis lineinfo="@34(721[21],721[82])"*/
    defparam mux_737_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_737_i2_3_lut (.A(from_fft_ram_to_i2s[1]), 
            .B(from_i2s_fifo[1]), .C(autorestart_mode), .Z(to_i2s[1]));   /* synthesis lineinfo="@34(721[21],721[82])"*/
    defparam mux_737_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_737_i3_3_lut (.A(from_fft_ram_to_i2s[2]), 
            .B(from_i2s_fifo[2]), .C(autorestart_mode), .Z(to_i2s[2]));   /* synthesis lineinfo="@34(721[21],721[82])"*/
    defparam mux_737_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_737_i4_3_lut (.A(from_fft_ram_to_i2s[3]), 
            .B(from_i2s_fifo[3]), .C(autorestart_mode), .Z(to_i2s[3]));   /* synthesis lineinfo="@34(721[21],721[82])"*/
    defparam mux_737_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_737_i5_3_lut (.A(from_fft_ram_to_i2s[4]), 
            .B(from_i2s_fifo[4]), .C(autorestart_mode), .Z(to_i2s[4]));   /* synthesis lineinfo="@34(721[21],721[82])"*/
    defparam mux_737_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_152_i1_3_lut (.A(n42435), 
            .B(n2116), .C(n42474), .Z(m_axil_rdata_31__N_732[0]));   /* synthesis lineinfo="@34(488[17],495[20])"*/
    defparam mux_152_i1_3_lut.INIT = "0xacac";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i35572_4_lut (.A(n42434), 
            .B(n4_adj_5483), .C(m_axil_awaddr[4]), .D(m_axil_awaddr[3]), 
            .Z(n42435));
    defparam i35572_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_0_i7_3_lut (.A(n42433), 
            .B(n7420), .C(m_axil_awaddr[15]), .Z(n2116));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_0_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_737_i6_3_lut (.A(from_fft_ram_to_i2s[5]), 
            .B(from_i2s_fifo[5]), .C(autorestart_mode), .Z(to_i2s[5]));   /* synthesis lineinfo="@34(721[21],721[82])"*/
    defparam mux_737_i6_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_737_i7_3_lut (.A(from_fft_ram_to_i2s[6]), 
            .B(from_i2s_fifo[6]), .C(autorestart_mode), .Z(to_i2s[6]));   /* synthesis lineinfo="@34(721[21],721[82])"*/
    defparam mux_737_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35571_3_lut (.A(\regs[2] [0]), 
            .B(\regs[3] [0]), .C(m_axil_awaddr[2]), .Z(n42434));
    defparam i35571_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_737_i8_3_lut (.A(from_fft_ram_to_i2s[7]), 
            .B(from_i2s_fifo[7]), .C(autorestart_mode), .Z(to_i2s[7]));   /* synthesis lineinfo="@34(721[21],721[82])"*/
    defparam mux_737_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_0_i4_3_lut (.A(\regs[4] [0]), 
            .B(HILO_c_0), .C(m_axil_awaddr[2]), .Z(n4_adj_5483));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_0_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35570_3_lut (.A(\regs[0] [0]), 
            .B(\regs[1] [0]), .C(m_axil_awaddr[2]), .Z(n42433));
    defparam i35570_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i18247_2_lut_rep_1420 (.A(\regs[2] [16]), 
            .B(fft_work), .Z(n44737));   /* synthesis lineinfo="@34(414[26],414[75])"*/
    defparam i18247_2_lut_rep_1420.INIT = "0x2222";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 equal_30_i5_2_lut_rep_1340_4_lut_4_lut (.A(\regs[2] [16]), 
            .B(fft_work), .C(\regs[2] [17]), .D(\regs[2] [18]), .Z(n44657));   /* synthesis lineinfo="@34(414[26],414[75])"*/
    defparam equal_30_i5_2_lut_rep_1340_4_lut_4_lut.INIT = "0xfffd";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 equal_29_i5_2_lut_4_lut_4_lut (.A(\regs[2] [16]), 
            .B(fft_work), .C(\regs[2] [17]), .D(\regs[2] [18]), .Z(n5));   /* synthesis lineinfo="@34(414[26],414[75])"*/
    defparam equal_29_i5_2_lut_4_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+(D))+!A (B+!(C)))" *) LUT4 i35618_2_lut_3_lut_4_lut_4_lut_4_lut (.A(\regs[2] [16]), 
            .B(fft_work), .C(n44731), .D(n44735), .Z(n42482));   /* synthesis lineinfo="@34(414[26],414[75])"*/
    defparam i35618_2_lut_3_lut_4_lut_4_lut_4_lut.INIT = "0xefcd";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i33398_2_lut_rep_1341_3_lut_4_lut (.A(\regs[2] [16]), 
            .B(fft_work), .C(\regs[2] [17]), .D(\regs[2] [18]), .Z(n44658));   /* synthesis lineinfo="@34(414[26],414[75])"*/
    defparam i33398_2_lut_rep_1341_3_lut_4_lut.INIT = "0x0020";
    (* lut_function="(!((B)+!A))" *) LUT4 i2025_2_lut_rep_1424 (.A(RPI_SCLK_c), 
            .B(RPI_CSn_c), .Z(RPI_SCLK_c_derived_20));
    defparam i2025_2_lut_rep_1424.INIT = "0x2222";
    (* lut_function="((B)+!A)" *) LUT4 i29_1_lut_2_lut (.A(RPI_SCLK_c), .B(RPI_CSn_c), 
            .Z(treg_7__N_941));
    defparam i29_1_lut_2_lut.INIT = "0xdddd";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_rep_1429 (.A(dac_cnt[14]), 
            .B(dac_cnt[15]), .Z(n44746));
    defparam i1_2_lut_rep_1429.INIT = "0xeeee";
    (* lut_function="(A (C)+!A (B (C)+!B (C+!(D))))" *) LUT4 i971_3_lut_4_lut (.A(dac_cnt[14]), 
            .B(dac_cnt[15]), .C(start_dac_count), .D(dac_cnt[13]), .Z(n4666));
    defparam i971_3_lut_4_lut.INIT = "0xf0f1";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18615_3_lut_4_lut (.A(dac_cnt[12]), 
            .B(n44380), .C(start_dac_count), .D(dac_cnt[13]), .Z(n21256));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i18615_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B))" *) LUT4 i27797_2_lut_rep_1441 (.A(reset_cnt[1]), 
            .B(reset_cnt[0]), .Z(n44758));   /* synthesis lineinfo="@34(270[26],270[39])"*/
    defparam i27797_2_lut_rep_1441.INIT = "0x8888";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i27801_2_lut_3_lut (.A(reset_cnt[1]), 
            .B(reset_cnt[0]), .C(reset_cnt[2]), .Z(n33));   /* synthesis lineinfo="@34(270[26],270[39])"*/
    defparam i27801_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (B (C)))" *) LUT4 i27804_2_lut_rep_1353_3_lut (.A(reset_cnt[1]), 
            .B(reset_cnt[0]), .C(reset_cnt[2]), .Z(n44670));   /* synthesis lineinfo="@34(270[26],270[39])"*/
    defparam i27804_2_lut_rep_1353_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i27808_2_lut_3_lut_4_lut (.A(reset_cnt[1]), 
            .B(reset_cnt[0]), .C(reset_cnt[3]), .D(reset_cnt[2]), .Z(n32));   /* synthesis lineinfo="@34(270[26],270[39])"*/
    defparam i27808_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A))" *) LUT4 i131_1_lut_rep_1444 (.A(m_axil_rdata_31__N_57), 
            .Z(n44761));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i131_1_lut_rep_1444.INIT = "0x5555";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_2_lut_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(m_axil_awaddr[2]), .C(n44612), .D(n44513), .Z(n19874));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i1_2_lut_4_lut_4_lut.INIT = "0x1000";
    (* lut_function="(!(A+!(B (D)+!B (C))))" *) LUT4 i18683_2_lut_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(n44503), .C(rd_addr_p1_r_adj_5536[3]), .D(rd_addr_r_adj_5535[3]), 
            .Z(rd_addr_r_8__N_2338_adj_5545[3]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18683_2_lut_4_lut_4_lut.INIT = "0x5410";
    (* lut_function="(!(A+(B (C (D))+!B !(C (D)))))" *) LUT4 i18695_3_lut_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(n44472), .C(n44383), .D(n44473), .Z(rd_addr_p1_r_8__N_2347_adj_5546[7]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18695_3_lut_4_lut_4_lut.INIT = "0x1444";
    (* lut_function="(!(A+!(B (C)+!B (D))))" *) LUT4 i18672_2_lut_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(n44771), .C(wr_addr_p1_r_adj_5530[7]), .D(wr_addr_r_adj_5529[7]), 
            .Z(wr_addr_r_8__N_2295_adj_5543[7]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18672_2_lut_4_lut_4_lut.INIT = "0x5140";
    (* lut_function="(!(A+(B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i18336_4_lut_4_lut (.A(m_axil_rdata_31__N_57), 
            .B(n44420), .C(n44677), .D(n44678), .Z(wr_addr_p1_r_8__N_2304_adj_5544[8]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18336_4_lut_4_lut.INIT = "0x1540";
    (* lut_function="(!(A+!(B (C)+!B (D))))" *) LUT4 i1_4_lut_4_lut (.A(m_axil_rdata_31__N_57), 
            .B(state_reg[0]), .C(n17_adj_5515), .D(n40468), .Z(n20271));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i1_4_lut_4_lut.INIT = "0x5140";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18608_3_lut_4_lut (.A(dac_cnt[5]), 
            .B(n44537), .C(start_dac_count), .D(dac_cnt[6]), .Z(n21242));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i18608_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25932_2_lut_rep_1118_3_lut_4_lut (.A(dac_cnt[5]), 
            .B(n44537), .C(dac_cnt[7]), .D(dac_cnt[6]), .Z(n44435));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i25932_2_lut_rep_1118_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A+(B (C (D))+!B !(C (D)))))" *) LUT4 i18676_3_lut_4_lut_4_lut (.A(m_axil_rdata_31__N_57), 
            .B(n44673), .C(n44589), .D(n44672), .Z(wr_addr_p1_r_8__N_2304_adj_5544[3]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18676_3_lut_4_lut_4_lut.INIT = "0x1444";
    (* lut_function="(!(A+!(B (C)+!B (D))))" *) LUT4 i1_4_lut_4_lut_adj_38393 (.A(m_axil_rdata_31__N_57), 
            .B(state_reg[2]), .C(n40067), .D(n10), .Z(n20353));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i1_4_lut_4_lut_adj_38393.INIT = "0x5140";
    (* lut_function="(!(A+!(B (C)+!B (D))))" *) LUT4 i18671_2_lut_4_lut_4_lut (.A(m_axil_rdata_31__N_57), 
            .B(n44771), .C(wr_addr_p1_r_adj_5530[6]), .D(wr_addr_r_adj_5529[6]), 
            .Z(wr_addr_r_8__N_2295_adj_5543[6]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18671_2_lut_4_lut_4_lut.INIT = "0x5140";
    (* lut_function="(!(A+(B (C (D))+!B !(C (D)))))" *) LUT4 i18677_3_lut_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(n44674), .C(n44542), .D(n44673), .Z(wr_addr_p1_r_8__N_2304_adj_5544[4]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18677_3_lut_4_lut_4_lut.INIT = "0x1444";
    (* lut_function="(!(A+!(B (C)+!B (D))))" *) LUT4 i18669_2_lut_4_lut_4_lut (.A(m_axil_rdata_31__N_57), 
            .B(n44771), .C(wr_addr_p1_r_adj_5530[4]), .D(wr_addr_r_adj_5529[4]), 
            .Z(wr_addr_r_8__N_2295_adj_5543[4]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18669_2_lut_4_lut_4_lut.INIT = "0x5140";
    (* lut_function="(!(A+!(B (D)+!B (C))))" *) LUT4 i18682_2_lut_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(n44503), .C(rd_addr_p1_r_adj_5536[2]), .D(rd_addr_r_adj_5535[2]), 
            .Z(rd_addr_r_8__N_2338_adj_5545[2]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18682_2_lut_4_lut_4_lut.INIT = "0x5410";
    (* lut_function="(!(A+!(B (D)+!B (C))))" *) LUT4 i18681_2_lut_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(n44503), .C(rd_addr_p1_r_adj_5536[1]), .D(rd_addr_r_adj_5535[1]), 
            .Z(rd_addr_r_8__N_2338_adj_5545[1]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18681_2_lut_4_lut_4_lut.INIT = "0x5410";
    (* lut_function="(!(A+!(B (C)+!B (D))))" *) LUT4 i18332_2_lut_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(n44771), .C(wr_addr_p1_r_adj_5530[0]), .D(wr_addr_r_adj_5529[0]), 
            .Z(wr_addr_r_8__N_2295_adj_5543[0]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18332_2_lut_4_lut_4_lut.INIT = "0x5140";
    (* lut_function="(!(A+!(B (C)+!B (D))))" *) LUT4 i18673_2_lut_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(n44771), .C(wr_addr_p1_r_adj_5530[8]), .D(wr_addr_r_adj_5529[8]), 
            .Z(wr_addr_r_8__N_2295_adj_5543[8]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18673_2_lut_4_lut_4_lut.INIT = "0x5140";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_4_lut_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(n44517), .C(n44513), .D(regs_5__31__N_730), .Z(n18909));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i1_4_lut_4_lut_4_lut.INIT = "0x1000";
    (* lut_function="(!(A+!(((D)+!C)+!B)))" *) LUT4 i1_4_lut_4_lut_adj_38394 (.A(m_axil_rdata_31__N_57), 
            .B(state_reg[1]), .C(n44838), .D(n42079), .Z(n23322));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i1_4_lut_4_lut_adj_38394.INIT = "0x5515";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i2561_3_lut (.A(PHV_time[0]), 
            .B(m_axil_wdata[0]), .C(n19740), .Z(n32_adj_5517));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam i2561_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i1_2_lut_4_lut_4_lut_adj_38395 (.A(maxfan_replicated_net_517), 
            .B(m_axil_awaddr[2]), .C(n44612), .D(n44513), .Z(n19731));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i1_2_lut_4_lut_4_lut_adj_38395.INIT = "0x4000";
    (* lut_function="(!(A+!(B+(C+(D)))))" *) LUT4 i18921_3_lut_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(adc_recv_cnt_ov), .C(adc_receiving), .D(n44812), .Z(n25400));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18921_3_lut_4_lut_4_lut.INIT = "0x5554";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_2_lut (.A(maxfan_replicated_net_517), 
            .B(adc_recv_cnt_ov), .Z(n4742));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i1_2_lut_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B (D)+!B (C))))" *) LUT4 i1_4_lut_4_lut_adj_38396 (.A(maxfan_replicated_net_517), 
            .B(n43021), .C(n22443), .D(n22442), .Z(n20547));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i1_4_lut_4_lut_adj_38396.INIT = "0x5410";
    (* lut_function="(!(A+(B (C (D))+!B !(C (D)))))" *) LUT4 i18678_3_lut_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(n44675), .C(n44502), .D(n44674), .Z(wr_addr_p1_r_8__N_2304_adj_5544[5]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18678_3_lut_4_lut_4_lut.INIT = "0x1444";
    (* lut_function="(!(A+!(B (C)+!B (D))))" *) LUT4 i18666_2_lut_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(n44771), .C(wr_addr_p1_r_adj_5530[1]), .D(wr_addr_r_adj_5529[1]), 
            .Z(wr_addr_r_8__N_2295_adj_5543[1]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18666_2_lut_4_lut_4_lut.INIT = "0x5140";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i1_4_lut_4_lut_adj_38397 (.A(maxfan_replicated_net_517), 
            .B(last_sda_i_reg), .C(scl_i_reg), .D(sda_i_reg), .Z(n21172));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i1_4_lut_4_lut_adj_38397.INIT = "0x0040";
    (* lut_function="(!(A+(B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i18696_4_lut_4_lut (.A(m_axil_rdata_31__N_57), 
            .B(n44375), .C(n44472), .D(n44471), .Z(rd_addr_p1_r_8__N_2347_adj_5546[8]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18696_4_lut_4_lut.INIT = "0x1540";
    (* lut_function="(!(A+(B (C (D))+!B !(C (D)))))" *) LUT4 i18694_3_lut_4_lut_4_lut (.A(m_axil_rdata_31__N_57), 
            .B(n44473), .C(n44396), .D(n44474), .Z(rd_addr_p1_r_8__N_2347_adj_5546[6]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18694_3_lut_4_lut_4_lut.INIT = "0x1444";
    (* lut_function="(!(A+(B (C (D))+!B !(C (D)))))" *) LUT4 i18693_3_lut_4_lut_4_lut (.A(m_axil_rdata_31__N_57), 
            .B(n44474), .C(n44409), .D(n44475), .Z(rd_addr_p1_r_8__N_2347_adj_5546[5]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18693_3_lut_4_lut_4_lut.INIT = "0x1444";
    (* lut_function="(!(A+(B (C (D))+!B !(C (D)))))" *) LUT4 i18692_3_lut_4_lut_4_lut (.A(m_axil_rdata_31__N_57), 
            .B(n44475), .C(n44425), .D(n44476), .Z(rd_addr_p1_r_8__N_2347_adj_5546[4]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18692_3_lut_4_lut_4_lut.INIT = "0x1444";
    (* lut_function="(!(A+(B (C (D))+!B !(C (D)))))" *) LUT4 i18680_3_lut_4_lut_4_lut (.A(m_axil_rdata_31__N_57), 
            .B(n44677), .C(n44437), .D(n44676), .Z(wr_addr_p1_r_8__N_2304_adj_5544[7]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18680_3_lut_4_lut_4_lut.INIT = "0x1444";
    (* lut_function="(!(A+(B (C (D))+!B !(C (D)))))" *) LUT4 i18679_3_lut_4_lut_4_lut (.A(m_axil_rdata_31__N_57), 
            .B(n44676), .C(n44465), .D(n44675), .Z(wr_addr_p1_r_8__N_2304_adj_5544[6]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18679_3_lut_4_lut_4_lut.INIT = "0x1444";
    (* lut_function="(!(A+!(B (D)+!B (C))))" *) LUT4 i18337_2_lut_4_lut_4_lut (.A(m_axil_rdata_31__N_57), 
            .B(n44503), .C(rd_addr_p1_r_adj_5536[0]), .D(rd_addr_r_adj_5535[0]), 
            .Z(rd_addr_r_8__N_2338_adj_5545[0]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18337_2_lut_4_lut_4_lut.INIT = "0x5410";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i18689_3_lut_3_lut (.A(m_axil_rdata_31__N_57), 
            .B(n44464), .C(n44478), .Z(rd_addr_p1_r_8__N_2347_adj_5546[1]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18689_3_lut_3_lut.INIT = "0x1414";
    (* lut_function="(!(A+!(B (D)+!B (C))))" *) LUT4 i18687_2_lut_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(n44503), .C(rd_addr_p1_r_adj_5536[7]), .D(rd_addr_r_adj_5535[7]), 
            .Z(rd_addr_r_8__N_2338_adj_5545[7]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18687_2_lut_4_lut_4_lut.INIT = "0x5410";
    (* lut_function="(!(A+!(B (D)+!B (C))))" *) LUT4 i18686_2_lut_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(n44503), .C(rd_addr_p1_r_adj_5536[6]), .D(rd_addr_r_adj_5535[6]), 
            .Z(rd_addr_r_8__N_2338_adj_5545[6]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18686_2_lut_4_lut_4_lut.INIT = "0x5410";
    (* lut_function="(!(A+!(B (D)+!B (C))))" *) LUT4 i18685_2_lut_4_lut_4_lut (.A(m_axil_rdata_31__N_57), 
            .B(n44503), .C(rd_addr_p1_r_adj_5536[5]), .D(rd_addr_r_adj_5535[5]), 
            .Z(rd_addr_r_8__N_2338_adj_5545[5]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18685_2_lut_4_lut_4_lut.INIT = "0x5410";
    (* lut_function="(!(A+!(B (D)+!B (C))))" *) LUT4 i18684_2_lut_4_lut_4_lut (.A(m_axil_rdata_31__N_57), 
            .B(n44503), .C(rd_addr_p1_r_adj_5536[4]), .D(rd_addr_r_adj_5535[4]), 
            .Z(rd_addr_r_8__N_2338_adj_5545[4]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18684_2_lut_4_lut_4_lut.INIT = "0x5410";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i1_3_lut_4_lut_4_lut (.A(m_axil_rdata_31__N_57), 
            .B(n44847), .C(n19216), .D(sck_int), .Z(n40964));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i1_3_lut_4_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C))))" *) LUT4 i18333_4_lut_4_lut (.A(m_axil_rdata_31__N_57), 
            .B(n41973), .C(full_nxt_w_N_2489_adj_5492), .D(n42275), .Z(full_ext_r_N_2479));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18333_4_lut_4_lut.INIT = "0x5054";
    (* lut_function="(!(A+!(B+!(C+!(D)))))" *) LUT4 i1_2_lut_3_lut_4_lut_4_lut (.A(m_axil_rdata_31__N_57), 
            .B(n44847), .C(n19216), .D(sck_int), .Z(n20577));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i1_2_lut_3_lut_4_lut_4_lut.INIT = "0x4544";
    (* lut_function="(!(A+!(B (C)+!B (D))))" *) LUT4 i18670_2_lut_4_lut_4_lut (.A(m_axil_rdata_31__N_57), 
            .B(n44771), .C(wr_addr_p1_r_adj_5530[5]), .D(wr_addr_r_adj_5529[5]), 
            .Z(wr_addr_r_8__N_2295_adj_5543[5]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18670_2_lut_4_lut_4_lut.INIT = "0x5140";
    (* lut_function="(!(A+(B (C (D))+!B !(C (D)))))" *) LUT4 i18690_3_lut_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(n44477), .C(n44464), .D(n44478), .Z(rd_addr_p1_r_8__N_2347_adj_5546[2]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18690_3_lut_4_lut_4_lut.INIT = "0x1444";
    (* lut_function="(!(A+(B (C (D))+!B !(C (D)))))" *) LUT4 i18691_3_lut_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(n44476), .C(n44443), .D(n44477), .Z(rd_addr_p1_r_8__N_2347_adj_5546[3]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18691_3_lut_4_lut_4_lut.INIT = "0x1444";
    (* lut_function="(!(A+!(B (C)+!B (D))))" *) LUT4 i18667_2_lut_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(n44771), .C(wr_addr_p1_r_adj_5530[2]), .D(wr_addr_r_adj_5529[2]), 
            .Z(wr_addr_r_8__N_2295_adj_5543[2]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18667_2_lut_4_lut_4_lut.INIT = "0x5140";
    FD1P3XZ dac_cnt__i14 (.D(n21258), .SP(n4666), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(dac_cnt[14]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt__i14.REGSET = "RESET";
    defparam dac_cnt__i14.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (C)+!B (D))))" *) LUT4 i18668_2_lut_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(n44771), .C(wr_addr_p1_r_adj_5530[3]), .D(wr_addr_r_adj_5529[3]), 
            .Z(wr_addr_r_8__N_2295_adj_5543[3]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18668_2_lut_4_lut_4_lut.INIT = "0x5140";
    (* lut_function="(!(A+(B (C (D))+!B !(C (D)))))" *) LUT4 i18675_3_lut_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(n44672), .C(n44682), .D(n44671), .Z(wr_addr_p1_r_8__N_2304_adj_5544[2]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18675_3_lut_4_lut_4_lut.INIT = "0x1444";
    FD1P3XZ dac_cnt__i13 (.D(n21256), .SP(n4666), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(dac_cnt[13]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt__i13.REGSET = "RESET";
    defparam dac_cnt__i13.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B (C)+!B !(C))))" *) LUT4 i18674_3_lut_3_lut (.A(maxfan_replicated_net_517), 
            .B(n44682), .C(n44671), .Z(wr_addr_p1_r_8__N_2304_adj_5544[1]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18674_3_lut_3_lut.INIT = "0x1414";
    FD1P3XZ spi_strb_adc_clk_c (.D(spi_strb), .SP(VCC_net), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(spi_strb_adc_clk));   /* synthesis lineinfo="@34(336[9],358[12])"*/
    defparam spi_strb_adc_clk_c.REGSET = "RESET";
    defparam spi_strb_adc_clk_c.SRMODE = "ASYNC";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i33478_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(n44828), .C(data_out_last), .D(last_cycle_reg), .Z(n22465));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i33478_4_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i6374_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(n41739), .C(sda_i_reg), .D(mode_read_reg), .Z(n7049));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i6374_4_lut_4_lut.INIT = "0xfb40";
    FD1P3XZ dac_cnt__i12 (.D(n21254), .SP(n4666), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_cnt[12]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt__i12.REGSET = "RESET";
    defparam dac_cnt__i12.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt__i11 (.D(n21252), .SP(n4666), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_cnt[11]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt__i11.REGSET = "RESET";
    defparam dac_cnt__i11.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt__i10 (.D(n21250), .SP(n4666), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_cnt[10]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt__i10.REGSET = "RESET";
    defparam dac_cnt__i10.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (D)+!B (C))))" *) LUT4 i18688_2_lut_4_lut_4_lut (.A(maxfan_replicated_net_517), 
            .B(n44503), .C(rd_addr_p1_r_adj_5536[8]), .D(rd_addr_r_adj_5535[8]), 
            .Z(rd_addr_r_8__N_2338_adj_5545[8]));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18688_2_lut_4_lut_4_lut.INIT = "0x5410";
    FD1P3XZ dac_cnt__i9 (.D(n21248), .SP(n4666), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_cnt[9]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt__i9.REGSET = "RESET";
    defparam dac_cnt__i9.SRMODE = "ASYNC";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i1_4_lut_4_lut_adj_38398 (.A(m_axil_rdata_31__N_57), 
            .B(spi_strb_adc_clk_zzz), .C(spi_data_byte), .D(spi_strb_adc_clk_zzzz), 
            .Z(n11409));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i1_4_lut_4_lut_adj_38398.INIT = "0x0004";
    FD1P3XZ dac_cnt__i8 (.D(n21246), .SP(n4666), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_cnt[8]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt__i8.REGSET = "RESET";
    defparam dac_cnt__i8.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_4_lut_4_lut_adj_38399 (.A(m_axil_rdata_31__N_57), 
            .B(state_reg[2]), .C(n44828), .D(n44829), .Z(n19638));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i1_4_lut_4_lut_adj_38399.INIT = "0x1000";
    FD1P3XZ dac_cnt__i7 (.D(n21244), .SP(n4666), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_cnt[7]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt__i7.REGSET = "RESET";
    defparam dac_cnt__i7.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt__i6 (.D(n21242), .SP(n4666), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_cnt[6]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt__i6.REGSET = "RESET";
    defparam dac_cnt__i6.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt__i5 (.D(n21240), .SP(n4666), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_cnt[5]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt__i5.REGSET = "RESET";
    defparam dac_cnt__i5.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt__i4 (.D(n21238), .SP(n4666), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_cnt[4]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt__i4.REGSET = "RESET";
    defparam dac_cnt__i4.SRMODE = "ASYNC";
    FD1P3XZ dac_cnt__i3 (.D(n21236), .SP(n4666), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_cnt[3]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam dac_cnt__i3.REGSET = "RESET";
    defparam dac_cnt__i3.SRMODE = "ASYNC";
    (* maxfan_replicated_inst=1 *) FD1P3XZ reset_rep_1557 (.D(n44881), .SP(VCC_net), 
            .CK(clk), .SR(GND_net), .Q(maxfan_replicated_net_517));   /* synthesis lineinfo="@34(264[12],266[8])"*/
    defparam reset_rep_1557.REGSET = "RESET";
    defparam reset_rep_1557.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_3_lut (.A(m_axil_rdata_31__N_57), 
            .B(dac_data_val_N_922), .C(dac_data_val_N_919), .Z(n18893));
    defparam i1_2_lut_3_lut.INIT = "0x1010";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_3_lut_adj_38400 (.A(maxfan_replicated_net_517), 
            .B(dac_data_val_N_922), .C(n17_adj_5518), .Z(n20305));
    defparam i1_2_lut_3_lut_adj_38400.INIT = "0x1010";
    (* lut_function="(A (B))" *) LUT4 i25890_2_lut_rep_1452 (.A(dac_cnt[1]), 
            .B(dac_cnt[0]), .Z(n44769));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i25890_2_lut_rep_1452.INIT = "0x8888";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18604_3_lut_4_lut (.A(dac_cnt[1]), 
            .B(dac_cnt[0]), .C(start_dac_count), .D(dac_cnt[2]), .Z(n21234));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i18604_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C)))" *) LUT4 i25897_2_lut_rep_1348_3_lut (.A(dac_cnt[1]), 
            .B(dac_cnt[0]), .C(dac_cnt[2]), .Z(n44665));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i25897_2_lut_rep_1348_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25904_2_lut_rep_1267_3_lut_4_lut (.A(dac_cnt[1]), 
            .B(dac_cnt[0]), .C(dac_cnt[3]), .D(dac_cnt[2]), .Z(n44584));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i25904_2_lut_rep_1267_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i1_3_lut (.A(n13_2), .B(regs_5__31__N_730), 
            .C(n20150), .Z(n19740));
    defparam i1_3_lut.INIT = "0x0404";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_rep_1463 (.A(m_axil_awaddr[6]), 
            .B(m_axil_awaddr[7]), .C(m_axil_awaddr[8]), .Z(n44780));   /* synthesis lineinfo="@34(475[49],475[79])"*/
    defparam i1_3_lut_rep_1463.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i1_2_lut_rep_1362_4_lut (.A(m_axil_awaddr[6]), 
            .B(m_axil_awaddr[7]), .C(m_axil_awaddr[8]), .D(m_axil_awaddr[5]), 
            .Z(n44679));   /* synthesis lineinfo="@34(475[49],475[79])"*/
    defparam i1_2_lut_rep_1362_4_lut.INIT = "0xfeff";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_2_lut_rep_1389_4_lut (.A(m_axil_awaddr[6]), 
            .B(m_axil_awaddr[7]), .C(m_axil_awaddr[8]), .D(m_axil_awaddr[5]), 
            .Z(n44706));   /* synthesis lineinfo="@34(475[49],475[79])"*/
    defparam i1_2_lut_rep_1389_4_lut.INIT = "0xfffe";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 regs_5__31__I_702_2_lut_rep_1163_4_lut (.A(m_axil_awaddr[4]), 
            .B(n44556), .C(m_axil_awaddr[3]), .D(regs_5__31__N_730), .Z(n44480));
    defparam regs_5__31__I_702_2_lut_rep_1163_4_lut.INIT = "0x2000";
    (* lut_function="(A (C (D))+!A (B (C (D))))" *) LUT4 i1_3_lut_4_lut (.A(n44543), 
            .B(n20149), .C(n44638), .D(n44513), .Z(n41859));   /* synthesis lineinfo="@34(475[49],475[79])"*/
    defparam i1_3_lut_4_lut.INIT = "0xe000";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18612_3_lut_4_lut (.A(dac_cnt[9]), 
            .B(n44418), .C(start_dac_count), .D(dac_cnt[10]), .Z(n21250));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i18612_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25960_2_lut_rep_1063_3_lut_4_lut (.A(dac_cnt[9]), 
            .B(n44418), .C(dac_cnt[11]), .D(dac_cnt[10]), .Z(n44380));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i25960_2_lut_rep_1063_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!((B)+!A))" *) LUT4 fifo_i2s_rd_I_0_2_lut_rep_1501 (.A(fifo_i2s_rd), 
            .B(empty_i2s_fifo), .Z(n44818));   /* synthesis lineinfo="@34(750[25],750[55])"*/
    defparam fifo_i2s_rd_I_0_2_lut_rep_1501.INIT = "0x2222";
    (* lut_function="(!(A (((D)+!C)+!B)+!A ((D)+!C)))" *) LUT4 i1_3_lut_4_lut_adj_38401 (.A(fifo_i2s_rd), 
            .B(empty_i2s_fifo), .C(full_r), .D(n35815), .Z(full_nxt_w_N_2489));   /* synthesis lineinfo="@34(750[25],750[55])"*/
    defparam i1_3_lut_4_lut_adj_38401.INIT = "0x00d0";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 rd_en_i_I_0_2_lut_3_lut (.A(fifo_i2s_rd), 
            .B(empty_i2s_fifo), .C(empty_mem_r), .Z(rd_fifo_en_w));   /* synthesis lineinfo="@34(750[25],750[55])"*/
    defparam rd_en_i_I_0_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 rd_en_i_I_0_320_2_lut_rep_1367_3_lut (.A(fifo_i2s_rd), 
            .B(empty_i2s_fifo), .C(empty_r), .Z(n44684));   /* synthesis lineinfo="@34(750[25],750[55])"*/
    defparam rd_en_i_I_0_320_2_lut_rep_1367_3_lut.INIT = "0x0202";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_3_lut_rep_1502 (.A(from_fft_to_mem_wr), 
            .B(full_i2s_fifo), .C(autorestart_mode), .Z(n44819));   /* synthesis lineinfo="@34(749[25],749[56])"*/
    defparam i1_3_lut_rep_1502.INIT = "0x2020";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 wr_en_i_I_0_2_lut_4_lut (.A(from_fft_to_mem_wr), 
            .B(full_i2s_fifo), .C(autorestart_mode), .D(full_mem_r), .Z(wr_fifo_en_w));   /* synthesis lineinfo="@34(749[25],749[56])"*/
    defparam wr_en_i_I_0_2_lut_4_lut.INIT = "0x0020";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 wr_en_i_I_0_319_2_lut_rep_1371_4_lut (.A(from_fft_to_mem_wr), 
            .B(full_i2s_fifo), .C(autorestart_mode), .D(full_r), .Z(n44688));   /* synthesis lineinfo="@34(749[25],749[56])"*/
    defparam wr_en_i_I_0_319_2_lut_rep_1371_4_lut.INIT = "0x0020";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 wr_en_i_I_0_325_2_lut_rep_1334_4_lut (.A(from_fft_to_mem_wr), 
            .B(full_i2s_fifo), .C(autorestart_mode), .D(\MISC.full_flag_r ), 
            .Z(n44651));   /* synthesis lineinfo="@34(749[25],749[56])"*/
    defparam wr_en_i_I_0_325_2_lut_rep_1334_4_lut.INIT = "0x0020";
    (* lut_function="(A+!((C (D))+!B))" *) LUT4 i1_4_lut_adj_38402 (.A(m_axil_rdata_31__N_57), 
            .B(regs_5__31__N_730), .C(n44513), .D(n44517), .Z(n13_2));
    defparam i1_4_lut_adj_38402.INIT = "0xaeee";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_rep_1385_3_lut (.A(\regs[2] [10]), 
            .B(fft_work), .C(\regs[2] [8]), .Z(n44702));   /* synthesis lineinfo="@34(413[29],413[77])"*/
    defparam i1_2_lut_rep_1385_3_lut.INIT = "0x1010";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_4_lut_adj_38403 (.A(\regs[2] [10]), 
            .B(fft_work), .C(\regs[2] [9]), .D(\regs[2] [8]), .Z(n5_adj_5482));   /* synthesis lineinfo="@34(413[29],413[77])"*/
    defparam i1_4_lut_4_lut_adj_38403.INIT = "0xfffe";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_2_lut_rep_1299_3_lut_4_lut (.A(\regs[2] [10]), 
            .B(fft_work), .C(\regs[2] [9]), .D(\regs[2] [8]), .Z(n44616));   /* synthesis lineinfo="@34(413[29],413[77])"*/
    defparam i1_2_lut_rep_1299_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i1_2_lut_rep_1300_3_lut_4_lut (.A(\regs[2] [10]), 
            .B(fft_work), .C(\regs[2] [9]), .D(\regs[2] [8]), .Z(n44617));   /* synthesis lineinfo="@34(413[29],413[77])"*/
    defparam i1_2_lut_rep_1300_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i1_3_lut_rep_1386_4_lut (.A(\regs[2] [10]), 
            .B(fft_work), .C(\regs[2] [9]), .D(\regs[2] [8]), .Z(n44703));   /* synthesis lineinfo="@34(413[29],413[77])"*/
    defparam i1_3_lut_rep_1386_4_lut.INIT = "0x0010";
    (* lut_function="(A+(B+((D)+!C)))" *) LUT4 i5687_2_lut_3_lut_4_lut_3_lut_4_lut (.A(\regs[2] [10]), 
            .B(fft_work), .C(\regs[2] [9]), .D(\regs[2] [8]), .Z(n10882));   /* synthesis lineinfo="@34(413[29],413[77])"*/
    defparam i5687_2_lut_3_lut_4_lut_3_lut_4_lut.INIT = "0xffef";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i2482_3_lut (.A(PnHV_time[0]), 
            .B(m_axil_wdata[0]), .C(n19686), .Z(n32_adj_5516));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam i2482_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18616_3_lut_4_lut (.A(dac_cnt[13]), 
            .B(n44373), .C(start_dac_count), .D(dac_cnt[14]), .Z(n21258));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i18616_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_38404 (.A(n41551), 
            .B(m_axil_awaddr[9]), .C(n41543), .D(m_axil_awaddr[13]), .Z(n26));   /* synthesis lineinfo="@34(471[40],471[76])"*/
    defparam i1_4_lut_adj_38404.INIT = "0xfffe";
    (* lut_function="(!((B)+!A))" *) LUT4 m_axil_rdata_31__I_36993_2_lut_rep_1510 (.A(m_axil_arvalid_zzz), 
            .B(m_axil_arvalid_zz), .Z(n44827));   /* synthesis lineinfo="@34(487[17],487[66])"*/
    defparam m_axil_rdata_31__I_36993_2_lut_rep_1510.INIT = "0x2222";
    (* lut_function="(!(A (B ((D)+!C))+!A ((D)+!C)))" *) LUT4 i14620_3_lut_4_lut (.A(m_axil_arvalid_zzz), 
            .B(m_axil_arvalid_zz), .C(m_axil_rvalid), .D(m_axil_rready), 
            .Z(n21132));   /* synthesis lineinfo="@34(487[17],487[66])"*/
    defparam i14620_3_lut_4_lut.INIT = "0x22f2";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_152_i2_3_lut (.A(n42429), 
            .B(n2115), .C(n42474), .Z(m_axil_rdata_31__N_732[1]));   /* synthesis lineinfo="@34(488[17],495[20])"*/
    defparam mux_152_i2_3_lut.INIT = "0xacac";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i35566_4_lut (.A(n42428), 
            .B(n4_adj_5512), .C(m_axil_awaddr[4]), .D(m_axil_awaddr[3]), 
            .Z(n42429));
    defparam i35566_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_1_i7_3_lut (.A(n42427), 
            .B(n8156), .C(m_axil_awaddr[15]), .Z(n2115));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_1_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35565_3_lut (.A(\regs[2] [1]), 
            .B(\regs[3] [1]), .C(m_axil_awaddr[2]), .Z(n42428));
    defparam i35565_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_1_i4_3_lut (.A(\regs[4] [1]), 
            .B(\regs[5] [1]), .C(m_axil_awaddr[2]), .Z(n4_adj_5512));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_1_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35564_3_lut (.A(\regs[0] [1]), 
            .B(\regs[1] [1]), .C(m_axil_awaddr[2]), .Z(n42427));
    defparam i35564_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_152_i3_3_lut (.A(n42426), 
            .B(n2114), .C(n42474), .Z(m_axil_rdata_31__N_732[2]));   /* synthesis lineinfo="@34(488[17],495[20])"*/
    defparam mux_152_i3_3_lut.INIT = "0xacac";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i35563_4_lut (.A(n42425), 
            .B(n4), .C(m_axil_awaddr[4]), .D(m_axil_awaddr[3]), .Z(n42426));
    defparam i35563_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_2_i7_3_lut (.A(n42424), 
            .B(n8154), .C(m_axil_awaddr[15]), .Z(n2114));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_2_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35562_3_lut (.A(\regs[2] [2]), 
            .B(\regs[3] [2]), .C(m_axil_awaddr[2]), .Z(n42425));
    defparam i35562_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_2_i4_3_lut (.A(\regs[4] [2]), 
            .B(\regs[5] [2]), .C(m_axil_awaddr[2]), .Z(n4));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_2_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35561_3_lut (.A(\regs[0] [2]), 
            .B(\regs[1] [2]), .C(m_axil_awaddr[2]), .Z(n42424));
    defparam i35561_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_152_i4_3_lut (.A(n42423), 
            .B(n2113), .C(n42474), .Z(m_axil_rdata_31__N_732[3]));   /* synthesis lineinfo="@34(488[17],495[20])"*/
    defparam mux_152_i4_3_lut.INIT = "0xacac";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i35560_4_lut (.A(n42422), 
            .B(n4_adj_5511), .C(m_axil_awaddr[4]), .D(m_axil_awaddr[3]), 
            .Z(n42423));
    defparam i35560_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_3_i7_3_lut (.A(n42421), 
            .B(n8152), .C(m_axil_awaddr[15]), .Z(n2113));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_3_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i1_4_lut_adj_38405 (.A(n20150), 
            .B(n13_2), .C(n44515), .D(regs_5__31__N_730), .Z(n19686));
    defparam i1_4_lut_adj_38405.INIT = "0x0200";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35559_3_lut (.A(\regs[2] [3]), 
            .B(\regs[3] [3]), .C(m_axil_awaddr[2]), .Z(n42422));
    defparam i35559_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_3_i4_3_lut (.A(\regs[4] [3]), 
            .B(\regs[5] [3]), .C(m_axil_awaddr[2]), .Z(n4_adj_5511));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_3_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35558_3_lut (.A(\regs[0] [3]), 
            .B(\regs[1] [3]), .C(m_axil_awaddr[2]), .Z(n42421));
    defparam i35558_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i2480_3_lut (.A(PDamp_time[0]), 
            .B(m_axil_wdata[0]), .C(n19641), .Z(n32_adj_5498));   /* synthesis lineinfo="@34(436[9],500[12])"*/
    defparam i2480_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_152_i5_3_lut (.A(n42420), 
            .B(n2112), .C(n42474), .Z(m_axil_rdata_31__N_732[4]));   /* synthesis lineinfo="@34(488[17],495[20])"*/
    defparam mux_152_i5_3_lut.INIT = "0xacac";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i35557_4_lut (.A(n42419), 
            .B(n4_adj_5509), .C(m_axil_awaddr[4]), .D(m_axil_awaddr[3]), 
            .Z(n42420));
    defparam i35557_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_4_i7_3_lut (.A(n42418), 
            .B(n8150), .C(m_axil_awaddr[15]), .Z(n2112));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_4_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_38406 (.A(m_axil_awaddr[15]), 
            .B(m_axil_awaddr[11]), .C(m_axil_awaddr[14]), .Z(n41551));   /* synthesis lineinfo="@34(471[40],471[76])"*/
    defparam i1_3_lut_adj_38406.INIT = "0xfefe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35556_3_lut (.A(\regs[2] [4]), 
            .B(\regs[3] [4]), .C(m_axil_awaddr[2]), .Z(n42419));
    defparam i35556_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_4_i4_3_lut (.A(\regs[4] [4]), 
            .B(\regs[5] [4]), .C(m_axil_awaddr[2]), .Z(n4_adj_5509));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_4_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35555_3_lut (.A(\regs[0] [4]), 
            .B(\regs[1] [4]), .C(m_axil_awaddr[2]), .Z(n42418));
    defparam i35555_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_152_i6_3_lut (.A(n42387), 
            .B(n2111), .C(n42474), .Z(m_axil_rdata_31__N_732[5]));   /* synthesis lineinfo="@34(488[17],495[20])"*/
    defparam mux_152_i6_3_lut.INIT = "0xacac";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i35524_4_lut (.A(n42386), 
            .B(n4_adj_5513), .C(m_axil_awaddr[4]), .D(m_axil_awaddr[3]), 
            .Z(n42387));
    defparam i35524_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_5_i7_3_lut (.A(n42385), 
            .B(n8148), .C(m_axil_awaddr[15]), .Z(n2111));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_5_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35523_3_lut (.A(\regs[2] [5]), 
            .B(\regs[3] [5]), .C(m_axil_awaddr[2]), .Z(n42386));
    defparam i35523_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_5_i4_3_lut (.A(\regs[4] [5]), 
            .B(\regs[5] [5]), .C(m_axil_awaddr[2]), .Z(n4_adj_5513));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_5_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35522_3_lut (.A(\regs[0] [5]), 
            .B(\regs[1] [5]), .C(m_axil_awaddr[2]), .Z(n42385));
    defparam i35522_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_rep_1524 (.A(reset_cnt[2]), 
            .B(reset_cnt[3]), .Z(n44841));
    defparam i1_2_lut_rep_1524.INIT = "0xeeee";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18607_3_lut_4_lut (.A(dac_cnt[4]), 
            .B(n44584), .C(start_dac_count), .D(dac_cnt[5]), .Z(n21240));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i18607_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_3_lut_adj_38407 (.A(reset_cnt[2]), 
            .B(reset_cnt[3]), .C(reset_cnt[0]), .Z(n6_adj_5521));
    defparam i1_2_lut_3_lut_adj_38407.INIT = "0xfefe";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_152_i7_3_lut (.A(n42390), 
            .B(n2110), .C(n42474), .Z(m_axil_rdata_31__N_732[6]));   /* synthesis lineinfo="@34(488[17],495[20])"*/
    defparam mux_152_i7_3_lut.INIT = "0xacac";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i35527_4_lut (.A(n42389), 
            .B(n4_adj_5514), .C(m_axil_awaddr[4]), .D(m_axil_awaddr[3]), 
            .Z(n42390));
    defparam i35527_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25925_2_lut_rep_1145_3_lut_4_lut (.A(dac_cnt[4]), 
            .B(n44584), .C(dac_cnt[6]), .D(dac_cnt[5]), .Z(n44462));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i25925_2_lut_rep_1145_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A))" *) LUT4 ss_I_0_1_lut_rep_1525 (.A(RPI_CSn_c), 
            .Z(n44842));   /* synthesis lineinfo="@32(58[18],58[23])"*/
    defparam ss_I_0_1_lut_rep_1525.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_6_i7_3_lut (.A(n42388), 
            .B(n8146), .C(m_axil_awaddr[15]), .Z(n2110));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_6_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C (D)))+!A (B+!(C))))" *) LUT4 i1_4_lut_adj_38408 (.A(regs_5__31__N_730), 
            .B(n13_2), .C(n445), .D(n25660), .Z(n19641));
    defparam i1_4_lut_adj_38408.INIT = "0x3010";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35526_3_lut (.A(\regs[2] [6]), 
            .B(\regs[3] [6]), .C(m_axil_awaddr[2]), .Z(n42389));
    defparam i35526_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_6_i4_3_lut (.A(\regs[4] [6]), 
            .B(\regs[5] [6]), .C(m_axil_awaddr[2]), .Z(n4_adj_5514));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_6_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35525_3_lut (.A(\regs[0] [6]), 
            .B(\regs[1] [6]), .C(m_axil_awaddr[2]), .Z(n42388));
    defparam i35525_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B)))" *) LUT4 i2026_2_lut_2_lut (.A(RPI_CSn_c), 
            .B(treg[7]), .Z(rpi_miso_int));   /* synthesis lineinfo="@32(58[18],58[23])"*/
    defparam i2026_2_lut_2_lut.INIT = "0x4444";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_152_i8_3_lut (.A(n42393), 
            .B(n2109), .C(n42474), .Z(m_axil_rdata_31__N_732[7]));   /* synthesis lineinfo="@34(488[17],495[20])"*/
    defparam mux_152_i8_3_lut.INIT = "0xacac";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i35530_4_lut (.A(n42392), 
            .B(n4_adj_5495), .C(m_axil_awaddr[4]), .D(m_axil_awaddr[3]), 
            .Z(n42393));
    defparam i35530_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_7_i7_3_lut (.A(n42391), 
            .B(n8144), .C(m_axil_awaddr[15]), .Z(n2109));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_7_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35529_3_lut (.A(\regs[2] [7]), 
            .B(\regs[3] [7]), .C(m_axil_awaddr[2]), .Z(n42392));
    defparam i35529_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_7_i4_3_lut (.A(\regs[4] [7]), 
            .B(\regs[5] [7]), .C(m_axil_awaddr[2]), .Z(n4_adj_5495));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_7_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35528_3_lut (.A(\regs[0] [7]), 
            .B(\regs[1] [7]), .C(m_axil_awaddr[2]), .Z(n42391));
    defparam i35528_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_152_i9_3_lut (.A(n42396), 
            .B(n2108), .C(n42474), .Z(m_axil_rdata_31__N_732[8]));   /* synthesis lineinfo="@34(488[17],495[20])"*/
    defparam mux_152_i9_3_lut.INIT = "0xacac";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i35533_4_lut (.A(n42395), 
            .B(n4_adj_5494), .C(m_axil_awaddr[4]), .D(m_axil_awaddr[3]), 
            .Z(n42396));
    defparam i35533_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_8_i7_3_lut (.A(n42394), 
            .B(n8142), .C(m_axil_awaddr[15]), .Z(n2108));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_8_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_38409 (.A(m_axil_awaddr[10]), 
            .B(m_axil_awaddr[12]), .Z(n41543));   /* synthesis lineinfo="@34(471[40],471[76])"*/
    defparam i1_2_lut_adj_38409.INIT = "0xeeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35532_3_lut (.A(\regs[2] [8]), 
            .B(\regs[3] [8]), .C(m_axil_awaddr[2]), .Z(n42395));
    defparam i35532_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_8_i4_3_lut (.A(\regs[4] [8]), 
            .B(\regs[5] [8]), .C(m_axil_awaddr[2]), .Z(n4_adj_5494));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_8_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35531_3_lut (.A(\regs[0] [8]), 
            .B(\regs[1] [8]), .C(m_axil_awaddr[2]), .Z(n42394));
    defparam i35531_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_152_i10_3_lut (.A(n42399), 
            .B(n2107), .C(n42474), .Z(m_axil_rdata_31__N_732[9]));   /* synthesis lineinfo="@34(488[17],495[20])"*/
    defparam mux_152_i10_3_lut.INIT = "0xacac";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i35536_4_lut (.A(n42398), 
            .B(n4_adj_5497), .C(m_axil_awaddr[4]), .D(m_axil_awaddr[3]), 
            .Z(n42399));
    defparam i35536_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_9_i7_3_lut (.A(n42397), 
            .B(n8140), .C(m_axil_awaddr[15]), .Z(n2107));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_9_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35535_3_lut (.A(\regs[2] [9]), 
            .B(\regs[3] [9]), .C(m_axil_awaddr[2]), .Z(n42398));
    defparam i35535_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_9_i4_3_lut (.A(\regs[4] [9]), 
            .B(\regs[5] [9]), .C(m_axil_awaddr[2]), .Z(n4_adj_5497));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_9_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_rep_1530 (.A(dac_data_val), 
            .B(data_valid_z), .Z(n44847));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam i1_2_lut_rep_1530.INIT = "0x2222";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35534_3_lut (.A(\regs[0] [9]), 
            .B(\regs[1] [9]), .C(m_axil_awaddr[2]), .Z(n42397));
    defparam i35534_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_35_i3_3_lut_4_lut (.A(dac_data_val), 
            .B(data_valid_z), .C(dac_data[2]), .D(\shift_reg[1] ), .Z(shift_reg_15__N_1745[2]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam mux_35_i3_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_35_i5_3_lut_4_lut (.A(dac_data_val), 
            .B(data_valid_z), .C(dac_data[4]), .D(\shift_reg[3] ), .Z(shift_reg_15__N_1745[4]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam mux_35_i5_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_35_i4_3_lut_4_lut (.A(dac_data_val), 
            .B(data_valid_z), .C(dac_data[3]), .D(\shift_reg[2] ), .Z(shift_reg_15__N_1745[3]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam mux_35_i4_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_35_i6_3_lut_4_lut (.A(dac_data_val), 
            .B(data_valid_z), .C(dac_data[5]), .D(\shift_reg[4] ), .Z(shift_reg_15__N_1745[5]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam mux_35_i6_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_152_i11_3_lut (.A(n42441), 
            .B(n2106), .C(n42474), .Z(m_axil_rdata_31__N_732[10]));   /* synthesis lineinfo="@34(488[17],495[20])"*/
    defparam mux_152_i11_3_lut.INIT = "0xacac";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i35578_4_lut (.A(n42440), 
            .B(n4_adj_5489), .C(m_axil_awaddr[4]), .D(m_axil_awaddr[3]), 
            .Z(n42441));
    defparam i35578_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_10_i7_3_lut (.A(n42439), 
            .B(n8138), .C(m_axil_awaddr[15]), .Z(n2106));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_10_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_35_i2_3_lut_4_lut (.A(dac_data_val), 
            .B(data_valid_z), .C(dac_data[1]), .D(\shift_reg[0] ), .Z(shift_reg_15__N_1745[1]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam mux_35_i2_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_35_i13_3_lut_4_lut (.A(dac_data_val), 
            .B(data_valid_z), .C(dac_data[12]), .D(\shift_reg[11] ), .Z(shift_reg_15__N_1745[12]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam mux_35_i13_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(!(A (B (C+!(D)))+!A (C+!(D))))" *) LUT4 i1_2_lut_rep_1250_3_lut_4_lut (.A(dac_data_val), 
            .B(data_valid_z), .C(n19216), .D(sck_int), .Z(n44567));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam i1_2_lut_rep_1250_3_lut_4_lut.INIT = "0x2f22";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_35_i10_3_lut_4_lut (.A(dac_data_val), 
            .B(data_valid_z), .C(dac_data[9]), .D(\shift_reg[8] ), .Z(shift_reg_15__N_1745[9]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam mux_35_i10_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_35_i12_3_lut_4_lut (.A(dac_data_val), 
            .B(data_valid_z), .C(dac_data[11]), .D(\shift_reg[10] ), .Z(shift_reg_15__N_1745[11]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam mux_35_i12_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35577_3_lut (.A(\regs[2] [10]), 
            .B(\regs[3] [10]), .C(m_axil_awaddr[2]), .Z(n42440));
    defparam i35577_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_10_i4_3_lut (.A(\regs[4] [10]), 
            .B(\regs[5] [10]), .C(m_axil_awaddr[2]), .Z(n4_adj_5489));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_10_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35576_3_lut (.A(\regs[0] [10]), 
            .B(\regs[1] [10]), .C(m_axil_awaddr[2]), .Z(n42439));
    defparam i35576_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_35_i9_3_lut_4_lut (.A(dac_data_val), 
            .B(data_valid_z), .C(dac_data[8]), .D(\shift_reg[7] ), .Z(shift_reg_15__N_1745[8]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam mux_35_i9_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A ((C)+!B)+!A (C))" *) LUT4 i128_2_lut_3_lut (.A(dac_data_val), 
            .B(data_valid_z), .C(dac_data_val_N_922), .Z(n156));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam i128_2_lut_3_lut.INIT = "0xf2f2";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_35_i8_3_lut_4_lut (.A(dac_data_val), 
            .B(data_valid_z), .C(dac_data[7]), .D(\shift_reg[6] ), .Z(shift_reg_15__N_1745[7]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam mux_35_i8_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_35_i11_3_lut_4_lut (.A(dac_data_val), 
            .B(data_valid_z), .C(dac_data[10]), .D(\shift_reg[9] ), .Z(shift_reg_15__N_1745[10]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam mux_35_i11_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_35_i7_3_lut_4_lut (.A(dac_data_val), 
            .B(data_valid_z), .C(dac_data[6]), .D(\shift_reg[5] ), .Z(shift_reg_15__N_1745[6]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam mux_35_i7_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_35_i14_3_lut_4_lut (.A(dac_data_val), 
            .B(data_valid_z), .C(dac_data[13]), .D(\shift_reg[12] ), .Z(shift_reg_15__N_1745[13]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam mux_35_i14_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_35_i15_3_lut_4_lut (.A(dac_data_val), 
            .B(data_valid_z), .C(dac_data[14]), .D(\shift_reg[13] ), .Z(shift_reg_15__N_1745[14]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam mux_35_i15_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_35_i16_3_lut_4_lut (.A(dac_data_val), 
            .B(data_valid_z), .C(dac_data[15]), .D(\shift_reg[14] ), .Z(shift_reg_15__N_1745[15]));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam mux_35_i16_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_152_i12_3_lut (.A(n42438), 
            .B(n2105), .C(n42474), .Z(m_axil_rdata_31__N_732[11]));   /* synthesis lineinfo="@34(488[17],495[20])"*/
    defparam mux_152_i12_3_lut.INIT = "0xacac";
    (* lut_function="(!(A ((C (D)+!C !(D))+!B)+!A (C (D)+!C !(D))))" *) LUT4 i1_3_lut_4_lut_adj_38410 (.A(dac_data_val), 
            .B(data_valid_z), .C(bit_cnt[0]), .D(bit_cnt[1]), .Z(n21220));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam i1_3_lut_4_lut_adj_38410.INIT = "0x0dd0";
    (* lut_function="(!(A ((C (D)+!C !(D))+!B)+!A (C (D)+!C !(D))))" *) LUT4 i18589_3_lut_4_lut (.A(dac_data_val), 
            .B(data_valid_z), .C(bit_cnt[3]), .D(n5442), .Z(n21224));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam i18589_3_lut_4_lut.INIT = "0x0dd0";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i35575_4_lut (.A(n42437), 
            .B(n4_adj_5484), .C(m_axil_awaddr[4]), .D(m_axil_awaddr[3]), 
            .Z(n42438));
    defparam i35575_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_11_i7_3_lut (.A(n42436), 
            .B(n8136), .C(m_axil_awaddr[15]), .Z(n2105));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_11_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35574_3_lut (.A(\regs[2] [11]), 
            .B(\regs[3] [11]), .C(m_axil_awaddr[2]), .Z(n42437));
    defparam i35574_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_11_i4_3_lut (.A(\regs[4] [11]), 
            .B(\regs[5] [11]), .C(m_axil_awaddr[2]), .Z(n4_adj_5484));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_11_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35573_3_lut (.A(\regs[0] [11]), 
            .B(\regs[1] [11]), .C(m_axil_awaddr[2]), .Z(n42436));
    defparam i35573_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_152_i13_3_lut (.A(n42417), 
            .B(n2104), .C(n42474), .Z(m_axil_rdata_31__N_732[12]));   /* synthesis lineinfo="@34(488[17],495[20])"*/
    defparam mux_152_i13_3_lut.INIT = "0xacac";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i35554_4_lut (.A(n42416), 
            .B(n4_adj_5500), .C(m_axil_awaddr[4]), .D(m_axil_awaddr[3]), 
            .Z(n42417));
    defparam i35554_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A+!(B)))" *) LUT4 spi_addr_15__I_507_2_lut_rep_1532 (.A(spi_strb_adc_clk_zzz), 
            .B(spi_strb_adc_clk_zz), .Z(n44849));   /* synthesis lineinfo="@34(354[17],354[70])"*/
    defparam spi_addr_15__I_507_2_lut_rep_1532.INIT = "0x4444";
    (* lut_function="(A (C)+!A !(B (C)+!B !(C)))" *) LUT4 spi_data_byte_I_37311_2_lut_3_lut (.A(spi_strb_adc_clk_zzz), 
            .B(spi_strb_adc_clk_zz), .C(spi_data_byte), .Z(spi_data_byte_N_923));   /* synthesis lineinfo="@34(354[17],354[70])"*/
    defparam spi_data_byte_I_37311_2_lut_3_lut.INIT = "0xb4b4";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_12_i7_3_lut (.A(n42415), 
            .B(n8134), .C(m_axil_awaddr[15]), .Z(n2104));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_12_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35553_3_lut (.A(\regs[2] [12]), 
            .B(\regs[3] [12]), .C(m_axil_awaddr[2]), .Z(n42416));
    defparam i35553_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_12_i4_3_lut (.A(\regs[4] [12]), 
            .B(\regs[5] [12]), .C(m_axil_awaddr[2]), .Z(n4_adj_5500));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_12_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35552_3_lut (.A(\regs[0] [12]), 
            .B(\regs[1] [12]), .C(m_axil_awaddr[2]), .Z(n42415));
    defparam i35552_3_lut.INIT = "0xcaca";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i19163_2_lut_3_lut_4_lut (.A(n44679), 
            .B(n44605), .C(n20150), .D(n15_2), .Z(n25660));   /* synthesis lineinfo="@34(475[49],475[79])"*/
    defparam i19163_2_lut_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_152_i14_3_lut (.A(n42414), 
            .B(n2103), .C(n42474), .Z(m_axil_rdata_31__N_732[13]));   /* synthesis lineinfo="@34(488[17],495[20])"*/
    defparam mux_152_i14_3_lut.INIT = "0xacac";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i35551_4_lut (.A(n42413), 
            .B(n4_adj_5496), .C(m_axil_awaddr[4]), .D(m_axil_awaddr[3]), 
            .Z(n42414));
    defparam i35551_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_13_i7_3_lut (.A(n42412), 
            .B(n8132), .C(m_axil_awaddr[15]), .Z(n2103));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_13_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35550_3_lut (.A(\regs[2] [13]), 
            .B(\regs[3] [13]), .C(m_axil_awaddr[2]), .Z(n42413));
    defparam i35550_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_13_i4_3_lut (.A(\regs[4] [13]), 
            .B(\regs[5] [13]), .C(m_axil_awaddr[2]), .Z(n4_adj_5496));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_13_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35549_3_lut (.A(\regs[0] [13]), 
            .B(\regs[1] [13]), .C(m_axil_awaddr[2]), .Z(n42412));
    defparam i35549_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_152_i15_3_lut (.A(n42411), 
            .B(n2102), .C(n42474), .Z(m_axil_rdata_31__N_732[14]));   /* synthesis lineinfo="@34(488[17],495[20])"*/
    defparam mux_152_i15_3_lut.INIT = "0xacac";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i35548_4_lut (.A(n42410), 
            .B(n4_adj_5499), .C(m_axil_awaddr[4]), .D(m_axil_awaddr[3]), 
            .Z(n42411));
    defparam i35548_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_14_i7_3_lut (.A(n42409), 
            .B(n8130), .C(m_axil_awaddr[15]), .Z(n2102));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_14_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35547_3_lut (.A(\regs[2] [14]), 
            .B(\regs[3] [14]), .C(m_axil_awaddr[2]), .Z(n42410));
    defparam i35547_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_14_i4_3_lut (.A(\regs[4] [14]), 
            .B(\regs[5] [14]), .C(m_axil_awaddr[2]), .Z(n4_adj_5499));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_14_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35546_3_lut (.A(\regs[0] [14]), 
            .B(\regs[1] [14]), .C(m_axil_awaddr[2]), .Z(n42409));
    defparam i35546_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 mux_152_i16_3_lut (.A(n42405), 
            .B(n2101), .C(n42474), .Z(m_axil_rdata_31__N_732[15]));   /* synthesis lineinfo="@34(488[17],495[20])"*/
    defparam mux_152_i16_3_lut.INIT = "0xacac";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i35542_4_lut (.A(n42404), 
            .B(n4_adj_5510), .C(m_axil_awaddr[4]), .D(m_axil_awaddr[3]), 
            .Z(n42405));
    defparam i35542_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_15_i7_3_lut (.A(n42403), 
            .B(n8128), .C(m_axil_awaddr[15]), .Z(n2101));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_15_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35541_3_lut (.A(\regs[2] [15]), 
            .B(\regs[3] [15]), .C(m_axil_awaddr[2]), .Z(n42404));
    defparam i35541_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_145_Mux_15_i4_3_lut (.A(\regs[4] [15]), 
            .B(\regs[5] [15]), .C(m_axil_awaddr[2]), .Z(n4_adj_5510));   /* synthesis lineinfo="@34(489[42],489[65])"*/
    defparam mux_145_Mux_15_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35540_3_lut (.A(\regs[0] [15]), 
            .B(\regs[1] [15]), .C(m_axil_awaddr[2]), .Z(n42403));
    defparam i35540_3_lut.INIT = "0xcaca";
    VLO i1 (.Z(GND_net));
    (* syn_instantiated=1 *) HSOSC_CORE hi_clock_gen_inst (.CLKHFPU(VCC_net), 
            .CLKHFEN(VCC_net), .TRIM9(GND_net), .TRIM8(GND_net), .TRIM7(GND_net), 
            .TRIM6(GND_net), .TRIM5(GND_net), .TRIM4(GND_net), .TRIM3(GND_net), 
            .TRIM2(GND_net), .TRIM1(GND_net), .TRIM0(GND_net), .CLKHF(clk));
    defparam hi_clock_gen_inst.CLKHF_DIV = "0b00";
    defparam hi_clock_gen_inst.FABRIC_TRIME = "DISABLE";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i1_4_lut_adj_38411 (.A(n26), 
            .B(n41705), .C(n40063), .D(n44706), .Z(dac_data_val_N_919));
    defparam i1_4_lut_adj_38411.INIT = "0x0040";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_38412 (.A(m_axil_awaddr[3]), 
            .B(m_axil_awaddr[4]), .Z(n41705));   /* synthesis lineinfo="@34(484[17],484[41])"*/
    defparam i1_2_lut_adj_38412.INIT = "0x4444";
    (* lut_function="(A)" *) LUT4 i18333_4_lut_4_lut_lut_buf_40 (.A(full_ext_r_N_2479), 
            .Z(n44959));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18333_4_lut_4_lut_lut_buf_40.INIT = "0xaaaa";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i1_4_lut_adj_38413 (.A(n26), 
            .B(n15_2), .C(n44679), .D(n41621), .Z(n445));
    defparam i1_4_lut_adj_38413.INIT = "0x0100";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_38414 (.A(m_axil_awaddr[2]), 
            .B(regs_5__31__N_730), .Z(n41621));
    defparam i1_2_lut_adj_38414.INIT = "0x8888";
    (* lut_function="((B)+!A)" *) LUT4 equal_713_i15_2_lut (.A(m_axil_awaddr[3]), 
            .B(m_axil_awaddr[4]), .Z(n15_2));   /* synthesis lineinfo="@34(410[29],410[69])"*/
    defparam equal_713_i15_2_lut.INIT = "0xdddd";
    (* lut_function="(!(A (B+(C))+!A (B+!(C))))" *) LUT4 i18603_3_lut (.A(dac_cnt[1]), 
            .B(start_dac_count), .C(dac_cnt[0]), .Z(n21232));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam i18603_3_lut.INIT = "0x1212";
    (* lut_function="(A (B (C))+!A (B (C (D))))" *) LUT4 i1_4_lut_adj_38415 (.A(n44543), 
            .B(n44513), .C(n20150), .D(m_axil_awaddr[4]), .Z(n35713));
    defparam i1_4_lut_adj_38415.INIT = "0xc080";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i27794_2_lut (.A(reset_cnt[1]), 
            .B(reset_cnt[0]), .Z(n34_2));   /* synthesis lineinfo="@34(270[26],270[39])"*/
    defparam i27794_2_lut.INIT = "0x6666";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i1_4_lut_adj_38416 (.A(n44679), 
            .B(n20149), .C(n26), .D(m_axil_awaddr[2]), .Z(n20150));   /* synthesis lineinfo="@34(481[49],481[83])"*/
    defparam i1_4_lut_adj_38416.INIT = "0xfeff";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_38417 (.A(m_axil_awaddr[3]), 
            .B(m_axil_awaddr[4]), .Z(n20149));   /* synthesis lineinfo="@34(475[49],475[79])"*/
    defparam i1_2_lut_adj_38417.INIT = "0xeeee";
    (* lut_function="(!(A+(B)))" *) LUT4 i36297_2_lut (.A(dac_cnt[0]), .B(start_dac_count), 
            .Z(n35598));
    defparam i36297_2_lut.INIT = "0x1111";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_385_i1_3_lut (.A(n2855), 
            .B(m_axil_wdata[0]), .C(dac_data_val_N_919), .Z(n2907));   /* synthesis lineinfo="@34(594[22],605[16])"*/
    defparam mux_385_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 i2c_sda_t_I_0_1_lut (.A(i2c_sda_o), .Z(i2c_sda_t_N_909));   /* synthesis lineinfo="@34(365[22],365[50])"*/
    defparam i2c_sda_t_I_0_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mux_381_i1_3_lut (.A(dac_data_int[0]), 
            .B(dac_data_rd[0]), .C(n31_adj_5508), .Z(n2855));   /* synthesis lineinfo="@34(599[17],603[20])"*/
    defparam mux_381_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+!(C (D))))" *) LUT4 i1_3_lut_rep_1196_4_lut (.A(n44706), 
            .B(n44605), .C(m_axil_awaddr[3]), .D(m_axil_awaddr[4]), .Z(n44513));   /* synthesis lineinfo="@34(471[40],471[76])"*/
    defparam i1_3_lut_rep_1196_4_lut.INIT = "0xefff";
    (* syn_instantiated=1 *) OB_RGB RGB_driver_rgb0Pad (.T_N(VCC_net), .I(n45077), 
            .B(LED_R));
    (* syn_instantiated=1 *) OB_RGB RGB_driver_rgb1Pad (.T_N(VCC_net), .I(n45076), 
            .B(LED_G));
    (* lut_function="(!(A (B+(C (D)))+!A (B+!(C (D)))))" *) LUT4 i18617_4_lut (.A(dac_cnt[15]), 
            .B(start_dac_count), .C(dac_cnt[14]), .D(n44371), .Z(n21260));   /* synthesis lineinfo="@34(576[9],606[12])"*/
    defparam i18617_4_lut.INIT = "0x1222";
    (* lut_function="(A)" *) LUT4 i18673_2_lut_4_lut_4_lut_lut_buf_42 (.A(wr_addr_r_8__N_2295_adj_5543[8]), 
            .Z(n44963));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18673_2_lut_4_lut_4_lut_lut_buf_42.INIT = "0xaaaa";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 dac_cnt_zzz_15__I_0_i6_2_lut (.A(dac_cnt_zzz[14]), 
            .B(dac_cnt_zz[14]), .Z(n6_2));   /* synthesis lineinfo="@34(598[26],598[63])"*/
    defparam dac_cnt_zzz_15__I_0_i6_2_lut.INIT = "0x6666";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n43197_bdd_4_lut (.A(n43197), 
            .B(from_fft_ram_to_i2s[0]), .C(from_signal_ram_to_i2c[0]), .D(spi_data_byte), 
            .Z(to_spi[0]));
    defparam n43197_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A)" *) LUT4 i18672_2_lut_4_lut_4_lut_lut_buf_43 (.A(wr_addr_r_8__N_2295_adj_5543[7]), 
            .Z(n44965));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18672_2_lut_4_lut_4_lut_lut_buf_43.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18671_2_lut_4_lut_4_lut_lut_buf_44 (.A(wr_addr_r_8__N_2295_adj_5543[6]), 
            .Z(n44967));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18671_2_lut_4_lut_4_lut_lut_buf_44.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18670_2_lut_4_lut_4_lut_lut_buf_45 (.A(wr_addr_r_8__N_2295_adj_5543[5]), 
            .Z(n44969));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18670_2_lut_4_lut_4_lut_lut_buf_45.INIT = "0xaaaa";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_38418 (.A(dac_cnt[2]), 
            .B(dac_cnt[8]), .C(n41909), .D(n41905), .Z(n41913));   /* synthesis lineinfo="@34(599[21],599[36])"*/
    defparam i1_4_lut_adj_38418.INIT = "0xfffe";
    (* lut_function="(A)" *) LUT4 i18669_2_lut_4_lut_4_lut_lut_buf_46 (.A(wr_addr_r_8__N_2295_adj_5543[4]), 
            .Z(n44971));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18669_2_lut_4_lut_4_lut_lut_buf_46.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18668_2_lut_4_lut_4_lut_lut_buf_47 (.A(wr_addr_r_8__N_2295_adj_5543[3]), 
            .Z(n44973));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18668_2_lut_4_lut_4_lut_lut_buf_47.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18667_2_lut_4_lut_4_lut_lut_buf_48 (.A(wr_addr_r_8__N_2295_adj_5543[2]), 
            .Z(n44975));   /* synthesis lineinfo="@23(41[35],41[38])"*/
    defparam i18667_2_lut_4_lut_4_lut_lut_buf_48.INIT = "0xaaaa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 we_mem_N_2583_bdd_4_lut (.A(n44658), 
            .B(from_signal_ram_to_i2c[8]), .C(from_fft_ram_to_i2c[8]), .D(spi_data_byte), 
            .Z(n43197));
    defparam we_mem_N_2583_bdd_4_lut.INIT = "0xe4aa";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_38419 (.A(dac_cnt[11]), 
            .B(dac_cnt[10]), .Z(n41909));   /* synthesis lineinfo="@34(599[21],599[36])"*/
    defparam i1_2_lut_adj_38419.INIT = "0xeeee";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18611_3_lut_4_lut (.A(dac_cnt[8]), 
            .B(n44435), .C(start_dac_count), .D(dac_cnt[9]), .Z(n21248));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i18611_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25953_2_lut_rep_1076_3_lut_4_lut (.A(dac_cnt[8]), 
            .B(n44435), .C(dac_cnt[10]), .D(dac_cnt[9]), .Z(n44393));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i25953_2_lut_rep_1076_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18614_3_lut_4_lut (.A(dac_cnt[11]), 
            .B(n44393), .C(start_dac_count), .D(dac_cnt[12]), .Z(n21254));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i18614_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i1_4_lut_adj_38420 (.A(dac_cnt[9]), 
            .B(n41899), .C(dac_cnt[0]), .D(dac_cnt[13]), .Z(n41905));   /* synthesis lineinfo="@34(599[21],599[36])"*/
    defparam i1_4_lut_adj_38420.INIT = "0xfeff";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_38421 (.A(dac_cnt[7]), 
            .B(dac_cnt[12]), .C(dac_cnt[5]), .D(n41893), .Z(n41899));   /* synthesis lineinfo="@34(599[21],599[36])"*/
    defparam i1_4_lut_adj_38421.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25974_2_lut_rep_1054_3_lut_4_lut (.A(dac_cnt[11]), 
            .B(n44393), .C(dac_cnt[13]), .D(dac_cnt[12]), .Z(n44371));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i25974_2_lut_rep_1054_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_38422 (.A(dac_cnt[6]), 
            .B(dac_cnt[4]), .Z(n41893));   /* synthesis lineinfo="@34(599[21],599[36])"*/
    defparam i1_2_lut_adj_38422.INIT = "0xeeee";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i2205_3_lut_4_lut (.A(n44737), 
            .B(n44649), .C(from_fft_ram_to_i2s[0]), .D(from_signal_ram_to_i2c[0]), 
            .Z(n7420));   /* synthesis lineinfo="@34(490[56],490[72])"*/
    defparam i2205_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i2933_3_lut_4_lut (.A(n44737), 
            .B(n44649), .C(from_fft_ram_to_i2s[1]), .D(from_signal_ram_to_i2c[1]), 
            .Z(n8156));   /* synthesis lineinfo="@34(490[56],490[72])"*/
    defparam i2933_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i2931_3_lut_4_lut (.A(n44737), 
            .B(n44649), .C(from_fft_ram_to_i2s[2]), .D(from_signal_ram_to_i2c[2]), 
            .Z(n8154));   /* synthesis lineinfo="@34(490[56],490[72])"*/
    defparam i2931_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i2927_3_lut_4_lut (.A(n44737), 
            .B(n44649), .C(from_fft_ram_to_i2s[4]), .D(from_signal_ram_to_i2c[4]), 
            .Z(n8150));   /* synthesis lineinfo="@34(490[56],490[72])"*/
    defparam i2927_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i2923_3_lut_4_lut (.A(n44737), 
            .B(n44649), .C(from_fft_ram_to_i2s[6]), .D(from_signal_ram_to_i2c[6]), 
            .Z(n8146));   /* synthesis lineinfo="@34(490[56],490[72])"*/
    defparam i2923_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i2929_3_lut_4_lut (.A(n44737), 
            .B(n44649), .C(from_fft_ram_to_i2s[3]), .D(from_signal_ram_to_i2c[3]), 
            .Z(n8152));   /* synthesis lineinfo="@34(490[56],490[72])"*/
    defparam i2929_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i2925_3_lut_4_lut (.A(n44737), 
            .B(n44649), .C(from_fft_ram_to_i2s[5]), .D(from_signal_ram_to_i2c[5]), 
            .Z(n8148));   /* synthesis lineinfo="@34(490[56],490[72])"*/
    defparam i2925_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i2917_3_lut_4_lut (.A(n44737), 
            .B(n44649), .C(from_fft_ram_to_i2c[9]), .D(from_signal_ram_to_i2c[9]), 
            .Z(n8140));   /* synthesis lineinfo="@34(490[56],490[72])"*/
    defparam i2917_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i2919_3_lut_4_lut (.A(n44737), 
            .B(n44649), .C(from_fft_ram_to_i2c[8]), .D(from_signal_ram_to_i2c[8]), 
            .Z(n8142));   /* synthesis lineinfo="@34(490[56],490[72])"*/
    defparam i2919_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i2921_3_lut_4_lut (.A(n44737), 
            .B(n44649), .C(from_fft_ram_to_i2s[7]), .D(from_signal_ram_to_i2c[7]), 
            .Z(n8144));   /* synthesis lineinfo="@34(490[56],490[72])"*/
    defparam i2921_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i2915_3_lut_4_lut (.A(n44737), 
            .B(n44649), .C(from_fft_ram_to_i2c[10]), .D(from_signal_ram_to_i2c[10]), 
            .Z(n8138));   /* synthesis lineinfo="@34(490[56],490[72])"*/
    defparam i2915_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i2913_3_lut_4_lut (.A(n44737), 
            .B(n44649), .C(from_fft_ram_to_i2c[11]), .D(from_signal_ram_to_i2c[11]), 
            .Z(n8136));   /* synthesis lineinfo="@34(490[56],490[72])"*/
    defparam i2913_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i2911_3_lut_4_lut (.A(n44737), 
            .B(n44649), .C(from_fft_ram_to_i2c[12]), .D(from_signal_ram_to_i2c[12]), 
            .Z(n8134));   /* synthesis lineinfo="@34(490[56],490[72])"*/
    defparam i2911_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i2909_3_lut_4_lut (.A(n44737), 
            .B(n44649), .C(from_fft_ram_to_i2c[13]), .D(from_signal_ram_to_i2c[13]), 
            .Z(n8132));   /* synthesis lineinfo="@34(490[56],490[72])"*/
    defparam i2909_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i2907_3_lut_4_lut (.A(n44737), 
            .B(n44649), .C(from_fft_ram_to_i2c[14]), .D(from_signal_ram_to_i2c[14]), 
            .Z(n8130));   /* synthesis lineinfo="@34(490[56],490[72])"*/
    defparam i2907_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i2905_3_lut_4_lut (.A(n44737), 
            .B(n44649), .C(from_fft_ram_to_i2c[15]), .D(from_signal_ram_to_i2c[15]), 
            .Z(n8128));   /* synthesis lineinfo="@34(490[56],490[72])"*/
    defparam i2905_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(!((B)+!A))" *) LUT4 i2024_2_lut (.A(RPI_MOSI_c), .B(RPI_CSn_c), 
            .Z(rpi_mosi_int));
    defparam i2024_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18606_3_lut_4_lut (.A(dac_cnt[3]), 
            .B(n44665), .C(start_dac_count), .D(dac_cnt[4]), .Z(n21238));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i18606_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25918_2_lut_rep_1182_3_lut_4_lut (.A(dac_cnt[3]), 
            .B(n44665), .C(dac_cnt[5]), .D(dac_cnt[4]), .Z(n44499));   /* synthesis lineinfo="@34(589[28],589[39])"*/
    defparam i25918_2_lut_rep_1182_3_lut_4_lut.INIT = "0x8000";
    (* syn_instantiated=1 *) OB_RGB RGB_driver_rgb2Pad (.T_N(VCC_net), .I(n45075), 
            .B(LED_B));
    (* syn_instantiated=1 *) RGB_CORE RGB_driver_RGB_CORE_inst (.CURREN(VCC_net), 
            .RGBLEDEN(VCC_net), .RGB0PWM(rgb_val[2]), .RGB1PWM(rgb_val[1]), 
            .RGB2PWM(rgb_val[0]), .RGB2(n45075), .RGB1(n45076), .RGB0(n45077));
    defparam RGB_driver_RGB_CORE_inst.CURRENT_MODE = "0";
    defparam RGB_driver_RGB_CORE_inst.RGB0_CURRENT = "0b111111";
    defparam RGB_driver_RGB_CORE_inst.RGB1_CURRENT = "0b111111";
    defparam RGB_driver_RGB_CORE_inst.RGB2_CURRENT = "0b111111";
    defparam RGB_driver_RGB_CORE_inst.FABRIC_TRIME = "DISABLE";
    main_fsm main_fsm_inst (.pdelay({pdelay}), .ADC_DCLK_c(ADC_DCLK_c), 
            .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), .rgb_r(rgb_r), 
            .rgb_g(rgb_g), .rgb_b(rgb_b), .PHV_c(PHV_c), .PnHV_c(PnHV_c), 
            .PDamp_c(PDamp_c), .top_turn2_filter(top_turn2_filter), .fft_start(fft_start), 
            .autorestart_mode(autorestart_mode), .\regs[2][4] (\regs[2] [4]), 
            .start_dac_count(start_dac_count), .PDamp_time({PDamp_time}), 
            .PnHV_time({PnHV_time}), .PHV_time({PHV_time}), .fft_finish(fft_finish), 
            .fft_work(fft_work), .n5103(n5103), .almost_empty_i2s(almost_empty_i2s), 
            .\regs[2][3] (\regs[2] [3]), .control_reg_wr_z(control_reg_wr_z), 
            .\regs[2][0] (\regs[2] [0]));   /* synthesis lineinfo="@34(656[14],684[6])"*/
    ram_256k signal_memory (.GND_net(GND_net), .VCC_net(VCC_net), .signal_ram_addr({signal_ram_addr}), 
            .signal_ram_data({signal_ram_data}), .we_signal(we_signal), 
            .ADC_DCLK_c(ADC_DCLK_c), .from_signal_ram_to_i2c({from_signal_ram_to_i2c}));   /* synthesis lineinfo="@34(798[14],806[6])"*/
    \i2s_control(AUDIO_DW=8)  i2s_control_inst (.\data_cnt[11] (data_cnt[11]), 
            .\data_cnt[13] (data_cnt[13]), .\data_cnt[12] (data_cnt[12]), 
            .\data_cnt[8] (data_cnt[8]), .ADC_DCLK_c(ADC_DCLK_c), .to_i2s_left_7__N_385(to_i2s_left_7__N_385), 
            .\to_i2s_right[0] (to_i2s_right[0]), .\to_i2s_left[0] (to_i2s_left[0]), 
            .\data_cnt[9] (data_cnt[9]), .i2s_lrclk_c(i2s_lrclk_c), .\data_cnt[10] (data_cnt[10]), 
            .\pack_cnt[0] (pack_cnt[0]), .fifo_i2s_rd(fifo_i2s_rd), .n44408(n44408), 
            .n30672(n30672), .\to_i2s_right[1] (to_i2s_right[1]), .\to_i2s_left[1] (to_i2s_left[1]), 
            .\to_i2s_right[2] (to_i2s_right[2]), .\to_i2s_left[2] (to_i2s_left[2]), 
            .\to_i2s_right[3] (to_i2s_right[3]), .\to_i2s_left[3] (to_i2s_left[3]), 
            .\to_i2s_right[4] (to_i2s_right[4]), .\to_i2s_left[4] (to_i2s_left[4]), 
            .\to_i2s_right[5] (to_i2s_right[5]), .\to_i2s_left[5] (to_i2s_left[5]), 
            .\to_i2s_right[6] (to_i2s_right[6]), .\to_i2s_left[6] (to_i2s_left[6]), 
            .\to_i2s_right[7] (to_i2s_right[7]), .\to_i2s_left[7] (to_i2s_left[7]), 
            .n44617(n44617), .\m_axil_awaddr[9] (m_axil_awaddr[9]), .\addr_mem_13__N_2549[7] (addr_mem_13__N_2549[7]), 
            .n44657(n44657), .\addr_mem_13__N_2549[7]_adj_5 (addr_mem_13__N_2549_adj_5525[7]), 
            .n44424(n44424), .\m_axil_awaddr[8] (m_axil_awaddr[8]), .\addr_mem_13__N_2549[6] (addr_mem_13__N_2549[6]), 
            .\addr_mem_13__N_2549[6]_adj_6 (addr_mem_13__N_2549_adj_5525[6]), 
            .\to_i2s[1] (to_i2s[1]), .\to_i2s[0] (to_i2s[0]), .\to_i2s[2] (to_i2s[2]), 
            .\to_i2s[3] (to_i2s[3]), .\to_i2s[4] (to_i2s[4]), .\to_i2s[5] (to_i2s[5]), 
            .\to_i2s[6] (to_i2s[6]), .\to_i2s[7] (to_i2s[7]), .\i2s_mem_addr[1] (i2s_mem_addr[1]), 
            .\i2s_mem_addr[3] (i2s_mem_addr[3]), .n44442(n44442), .\m_axil_awaddr[7] (m_axil_awaddr[7]), 
            .\addr_mem_13__N_2549[5] (addr_mem_13__N_2549[5]), .\addr_mem_13__N_2549[5]_adj_7 (addr_mem_13__N_2549_adj_5525[5]), 
            .\i2s_mem_addr[2] (i2s_mem_addr[2]), .n44382(n44382), .\m_axil_awaddr[6] (m_axil_awaddr[6]), 
            .\addr_mem_13__N_2549[4] (addr_mem_13__N_2549[4]), .\addr_mem_13__N_2549[4]_adj_8 (addr_mem_13__N_2549_adj_5525[4]), 
            .n44395(n44395));   /* synthesis lineinfo="@34(725[7],742[6])"*/
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i27822_3_lut_4_lut (.A(reset_cnt[3]), 
            .B(n44670), .C(reset_cnt[4]), .D(reset_cnt[5]), .Z(n30));   /* synthesis lineinfo="@34(270[26],270[39])"*/
    defparam i27822_3_lut_4_lut.INIT = "0x7f80";
    mcp4812 mcp4812_inst (.dac_data_val(dac_data_val), .data_valid_z(data_valid_z), 
            .ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .\bit_cnt[0] (bit_cnt[0]), .dac_data_val_N_922(dac_data_val_N_922), 
            .sck_int(sck_int), .CSn_c(CSn_c), .SCK_c(SCK_c), .\shift_reg_15__N_1745[1] (shift_reg_15__N_1745[1]), 
            .n20577(n20577), .\shift_reg[1] (\shift_reg[1] ), .\shift_reg_15__N_1745[2] (shift_reg_15__N_1745[2]), 
            .\shift_reg[2] (\shift_reg[2] ), .\shift_reg_15__N_1745[3] (shift_reg_15__N_1745[3]), 
            .\shift_reg[3] (\shift_reg[3] ), .\shift_reg_15__N_1745[4] (shift_reg_15__N_1745[4]), 
            .\shift_reg[4] (\shift_reg[4] ), .\shift_reg_15__N_1745[5] (shift_reg_15__N_1745[5]), 
            .\shift_reg[5] (\shift_reg[5] ), .\shift_reg_15__N_1745[6] (shift_reg_15__N_1745[6]), 
            .\shift_reg[6] (\shift_reg[6] ), .\shift_reg_15__N_1745[7] (shift_reg_15__N_1745[7]), 
            .\shift_reg[7] (\shift_reg[7] ), .\shift_reg_15__N_1745[8] (shift_reg_15__N_1745[8]), 
            .\shift_reg[8] (\shift_reg[8] ), .\shift_reg_15__N_1745[9] (shift_reg_15__N_1745[9]), 
            .\shift_reg[9] (\shift_reg[9] ), .\shift_reg_15__N_1745[10] (shift_reg_15__N_1745[10]), 
            .\shift_reg[10] (\shift_reg[10] ), .\shift_reg_15__N_1745[11] (shift_reg_15__N_1745[11]), 
            .\shift_reg[11] (\shift_reg[11] ), .\shift_reg_15__N_1745[12] (shift_reg_15__N_1745[12]), 
            .\shift_reg[12] (\shift_reg[12] ), .\shift_reg_15__N_1745[13] (shift_reg_15__N_1745[13]), 
            .\shift_reg[13] (\shift_reg[13] ), .\shift_reg_15__N_1745[14] (shift_reg_15__N_1745[14]), 
            .\shift_reg[14] (\shift_reg[14] ), .\shift_reg_15__N_1745[15] (shift_reg_15__N_1745[15]), 
            .SDI_c(SDI_c), .n19216(n19216), .n21220(n21220), .n44567(n44567), 
            .\bit_cnt[1] (bit_cnt[1]), .maxfan_replicated_net_517(maxfan_replicated_net_517), 
            .n21224(n21224), .\bit_cnt[3] (bit_cnt[3]), .n44847(n44847), 
            .\dac_data[0] (dac_data[0]), .\shift_reg[0] (\shift_reg[0] ), 
            .n40964(n40964), .n17(n17_adj_5518), .n5059(n5059), .n5442(n5442), 
            .n156(n156), .dac_data_val_N_919(dac_data_val_N_919), .n6(n6_2), 
            .\dac_cnt_zzz[11] (dac_cnt_zzz[11]), .\dac_cnt_zzz[15] (dac_cnt_zzz[15]), 
            .\dac_cnt_zz[11] (dac_cnt_zz[11]), .\dac_cnt_zz[15] (dac_cnt_zz[15]), 
            .\dac_cnt_zzz[9] (dac_cnt_zzz[9]), .n4(n4_adj_5493), .\dac_cnt_zz[9] (dac_cnt_zz[9]), 
            .\dac_cnt_zzz[13] (dac_cnt_zzz[13]), .\dac_cnt_zzz[10] (dac_cnt_zzz[10]), 
            .\dac_cnt_zz[13] (dac_cnt_zz[13]), .\dac_cnt_zz[10] (dac_cnt_zz[10]));   /* synthesis lineinfo="@34(623[13],635[6])"*/
    memory_mux memory_mux_signal_ram (.adc_ram_addr({adc_ram_addr}), .n5(n5_adj_5482), 
            .signal_ram_addr({signal_ram_addr}), .\data_cnt[13] (data_cnt[13]), 
            .n44617(n44617), .n30672(n30672), .\spi_addr_active[13] (spi_addr_active[13]), 
            .n44703(n44703), .fft_addr_rd({fft_addr_rd}), .n44616(n44616), 
            .\m_axil_awaddr[14] (m_axil_awaddr[14]), .\data_cnt[12] (data_cnt[12]), 
            .n44382(n44382), .\m_axil_awaddr[13] (m_axil_awaddr[13]), .\data_cnt[11] (data_cnt[11]), 
            .n44395(n44395), .\m_axil_awaddr[12] (m_axil_awaddr[12]), .\data_cnt[10] (data_cnt[10]), 
            .n44408(n44408), .\m_axil_awaddr[11] (m_axil_awaddr[11]), .\data_cnt[9] (data_cnt[9]), 
            .n44424(n44424), .\m_axil_awaddr[10] (m_axil_awaddr[10]), .\data_cnt[8] (data_cnt[8]), 
            .n44442(n44442), .\addr_mem_13__N_2549[7] (addr_mem_13__N_2549[7]), 
            .\addr_mem_13__N_2549[6] (addr_mem_13__N_2549[6]), .\addr_mem_13__N_2549[5] (addr_mem_13__N_2549[5]), 
            .\addr_mem_13__N_2549[4] (addr_mem_13__N_2549[4]), .from_ADC({from_ADC}), 
            .\m_axil_wdata[23] (m_axil_wdata[23]), .n10882(n10882), .signal_ram_data({signal_ram_data}), 
            .\m_axil_wdata[22] (m_axil_wdata[22]), .\m_axil_wdata[21] (m_axil_wdata[21]), 
            .\m_axil_wdata[20] (m_axil_wdata[20]), .\m_axil_wdata[19] (m_axil_wdata[19]), 
            .\m_axil_wdata[18] (m_axil_wdata[18]), .\m_axil_wdata[17] (m_axil_wdata[17]), 
            .\m_axil_wdata[16] (m_axil_wdata[16]), .\m_axil_wdata[31] (m_axil_wdata[31]), 
            .\m_axil_wdata[30] (m_axil_wdata[30]), .\m_axil_wdata[29] (m_axil_wdata[29]), 
            .\m_axil_wdata[28] (m_axil_wdata[28]), .\m_axil_wdata[27] (m_axil_wdata[27]), 
            .\m_axil_wdata[26] (m_axil_wdata[26]), .\m_axil_wdata[25] (m_axil_wdata[25]), 
            .\m_axil_wdata[24] (m_axil_wdata[24]), .HV_EN_c(HV_EN_c), .we_signal(we_signal), 
            .\m_axil_awaddr[15] (m_axil_awaddr[15]), .regs_5__31__N_730(regs_5__31__N_730), 
            .\regs[2][9] (\regs[2] [9]), .n44702(n44702), .\spi_addr_active[12] (spi_addr_active[12]), 
            .\spi_addr_active[11] (spi_addr_active[11]), .\spi_addr_active[10] (spi_addr_active[10]), 
            .\spi_addr_active[9] (spi_addr_active[9]), .\spi_addr_active[8] (spi_addr_active[8]), 
            .\spi_addr_active[7] (spi_addr_active[7]), .\spi_addr_active[6] (spi_addr_active[6]), 
            .\spi_addr_active[5] (spi_addr_active[5]), .\spi_addr_active[4] (spi_addr_active[4]), 
            .\spi_addr_active[3] (spi_addr_active[3]), .\spi_addr_active[2] (spi_addr_active[2]), 
            .\spi_addr_active[1] (spi_addr_active[1]), .\spi_addr_active[0] (spi_addr_active[0]), 
            .\i2s_mem_addr[3] (i2s_mem_addr[3]), .\m_axil_awaddr[5] (m_axil_awaddr[5]), 
            .\i2s_mem_addr[2] (i2s_mem_addr[2]), .\m_axil_awaddr[4] (m_axil_awaddr[4]), 
            .\i2s_mem_addr[1] (i2s_mem_addr[1]), .\m_axil_awaddr[3] (m_axil_awaddr[3]), 
            .\pack_cnt[0] (pack_cnt[0]), .\m_axil_awaddr[2] (m_axil_awaddr[2]));   /* synthesis lineinfo="@34(762[16],796[6])"*/
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 dac_cnt_zzz_15__I_0_i4_2_lut (.A(dac_cnt_zzz[12]), 
            .B(dac_cnt_zz[12]), .Z(n4_adj_5493));   /* synthesis lineinfo="@34(598[26],598[63])"*/
    defparam dac_cnt_zzz_15__I_0_i4_2_lut.INIT = "0x6666";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_rep_1288 (.A(m_axil_awaddr[2]), 
            .B(n26), .Z(n44605));   /* synthesis lineinfo="@34(475[49],475[79])"*/
    defparam i1_2_lut_rep_1288.INIT = "0xeeee";
    pll_adc pll_adc_inst (.GND_net(GND_net), .clk(clk), .n44761(n44761), 
            .ADC_REF_CLK_c(ADC_REF_CLK_c));   /* synthesis lineinfo="@34(308[17],314[10])"*/
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_2_lut_rep_1198_3_lut_4_lut (.A(m_axil_awaddr[2]), 
            .B(n26), .C(n15_2), .D(n44679), .Z(n44515));   /* synthesis lineinfo="@34(475[49],475[79])"*/
    defparam i1_2_lut_rep_1198_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_2_lut_rep_1200_3_lut_4_lut (.A(m_axil_awaddr[2]), 
            .B(n26), .C(n20149), .D(n44679), .Z(n44517));   /* synthesis lineinfo="@34(475[49],475[79])"*/
    defparam i1_2_lut_rep_1200_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i36224_2_lut_3_lut_4_lut (.A(m_axil_awaddr[2]), 
            .B(n26), .C(n15_2), .D(n44706), .Z(control_reg_wr));   /* synthesis lineinfo="@34(475[49],475[79])"*/
    defparam i36224_2_lut_3_lut_4_lut.INIT = "0x0001";
    \i2c_slave_axil_master(STRB_WIDTH=4)  i2c_slave_axil_master_inst (.n20271(n20271), 
            .ADC_DCLK_c(ADC_DCLK_c), .maxfan_replicated_net_517(maxfan_replicated_net_517), 
            .regs_5__31__N_730(regs_5__31__N_730), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .m_axil_arvalid(m_axil_arvalid), .m_axil_rready(m_axil_rready), 
            .n20547(n20547), .m_axil_wdata({m_axil_wdata}), .state_reg({state_reg}), 
            .\m_axil_awaddr[3] (m_axil_awaddr[3]), .n19113(n19113), .n19638(n19638), 
            .\m_axil_awaddr[2] (m_axil_awaddr[2]), .\m_axil_awaddr[4] (m_axil_awaddr[4]), 
            .\m_axil_awaddr[5] (m_axil_awaddr[5]), .\m_axil_awaddr[6] (m_axil_awaddr[6]), 
            .\m_axil_awaddr[7] (m_axil_awaddr[7]), .\m_axil_awaddr[8] (m_axil_awaddr[8]), 
            .\m_axil_awaddr[9] (m_axil_awaddr[9]), .\m_axil_awaddr[10] (m_axil_awaddr[10]), 
            .\m_axil_awaddr[11] (m_axil_awaddr[11]), .\m_axil_awaddr[12] (m_axil_awaddr[12]), 
            .\m_axil_awaddr[13] (m_axil_awaddr[13]), .n22465(n22465), .last_cycle_reg(last_cycle_reg), 
            .\m_axil_awaddr[14] (m_axil_awaddr[14]), .\m_axil_awaddr[15] (m_axil_awaddr[15]), 
            .m_axil_rdata({m_axil_rdata}), .n20353(n20353), .n44838(n44838), 
            .n44828(n44828), .data_out_last(data_out_last), .n44761(n44761), 
            .n23322(n23322), .n35713(n35713), .n19145(n19145), .n44638(n44638), 
            .n10(n10), .n40468(n40468), .n17(n17_adj_5515), .n43021(n43021), 
            .m_axil_arvalid_z(m_axil_arvalid_z), .n445(n445), .n44612(n44612), 
            .n22443(n22443), .m_axil_rvalid(m_axil_rvalid), .\regs[1][16] (\regs[1] [16]), 
            .\regs[5][16] (\regs[5] [16]), .\regs[3][16] (\regs[3] [16]), 
            .\regs[2][16] (\regs[2] [16]), .\regs[0][16] (\regs[0] [16]), 
            .\regs[4][16] (\regs[4] [16]), .n22442(n22442), .n44829(n44829), 
            .n40067(n40067), .\m_axil_rdata_31__N_732[16] (m_axil_rdata_31__N_732[16]), 
            .\m_axil_rdata_31__N_732[17] (m_axil_rdata_31__N_732[17]), .\m_axil_rdata_31__N_732[18] (m_axil_rdata_31__N_732[18]), 
            .\m_axil_rdata_31__N_732[19] (m_axil_rdata_31__N_732[19]), .\m_axil_rdata_31__N_732[20] (m_axil_rdata_31__N_732[20]), 
            .\m_axil_rdata_31__N_732[21] (m_axil_rdata_31__N_732[21]), .\m_axil_rdata_31__N_732[22] (m_axil_rdata_31__N_732[22]), 
            .\m_axil_rdata_31__N_732[23] (m_axil_rdata_31__N_732[23]), .\m_axil_rdata_31__N_732[24] (m_axil_rdata_31__N_732[24]), 
            .\m_axil_rdata_31__N_732[25] (m_axil_rdata_31__N_732[25]), .\m_axil_rdata_31__N_732[26] (m_axil_rdata_31__N_732[26]), 
            .\m_axil_rdata_31__N_732[27] (m_axil_rdata_31__N_732[27]), .\m_axil_rdata_31__N_732[28] (m_axil_rdata_31__N_732[28]), 
            .\m_axil_rdata_31__N_732[29] (m_axil_rdata_31__N_732[29]), .\m_axil_rdata_31__N_732[30] (m_axil_rdata_31__N_732[30]), 
            .\m_axil_rdata_31__N_732[31] (m_axil_rdata_31__N_732[31]), .\regs[1][17] (\regs[1] [17]), 
            .\regs[5][17] (\regs[5] [17]), .\regs[3][17] (\regs[3] [17]), 
            .\regs[2][17] (\regs[2] [17]), .\regs[0][17] (\regs[0] [17]), 
            .\regs[4][17] (\regs[4] [17]), .\regs[1][18] (\regs[1] [18]), 
            .\regs[5][18] (\regs[5] [18]), .\regs[3][18] (\regs[3] [18]), 
            .\regs[2][18] (\regs[2] [18]), .\regs[0][18] (\regs[0] [18]), 
            .\regs[4][18] (\regs[4] [18]), .\regs[1][19] (\regs[1] [19]), 
            .\regs[5][19] (\regs[5] [19]), .\regs[3][19] (\regs[3] [19]), 
            .\regs[2][19] (\regs[2] [19]), .\regs[0][19] (\regs[0] [19]), 
            .\regs[4][19] (\regs[4] [19]), .\regs[1][20] (\regs[1] [20]), 
            .\regs[5][20] (\regs[5] [20]), .\regs[3][20] (\regs[3] [20]), 
            .\regs[2][20] (\regs[2] [20]), .\regs[0][20] (\regs[0] [20]), 
            .\regs[4][20] (\regs[4] [20]), .\regs[1][21] (\regs[1] [21]), 
            .\regs[5][21] (\regs[5] [21]), .\regs[3][21] (\regs[3] [21]), 
            .\regs[2][21] (\regs[2] [21]), .\regs[0][21] (\regs[0] [21]), 
            .\regs[4][21] (\regs[4] [21]), .\regs[1][22] (\regs[1] [22]), 
            .\regs[5][22] (\regs[5] [22]), .\regs[3][22] (\regs[3] [22]), 
            .\regs[2][22] (\regs[2] [22]), .\regs[0][22] (\regs[0] [22]), 
            .\regs[4][22] (\regs[4] [22]), .\regs[1][23] (\regs[1] [23]), 
            .\regs[5][23] (\regs[5] [23]), .\regs[3][23] (\regs[3] [23]), 
            .\regs[2][23] (\regs[2] [23]), .\regs[0][23] (\regs[0] [23]), 
            .\regs[4][23] (\regs[4] [23]), .\regs[1][24] (\regs[1] [24]), 
            .\regs[5][24] (\regs[5] [24]), .\regs[3][24] (\regs[3] [24]), 
            .\regs[2][24] (\regs[2] [24]), .\regs[0][24] (\regs[0] [24]), 
            .\regs[4][24] (\regs[4] [24]), .\regs[1][25] (\regs[1] [25]), 
            .\regs[5][25] (\regs[5] [25]), .\regs[3][25] (\regs[3] [25]), 
            .\regs[2][25] (\regs[2] [25]), .\regs[0][25] (\regs[0] [25]), 
            .\regs[4][25] (\regs[4] [25]), .\regs[1][26] (\regs[1] [26]), 
            .\regs[5][26] (\regs[5] [26]), .\regs[3][26] (\regs[3] [26]), 
            .\regs[2][26] (\regs[2] [26]), .\regs[0][26] (\regs[0] [26]), 
            .\regs[4][26] (\regs[4] [26]), .\regs[1][27] (\regs[1] [27]), 
            .\regs[5][27] (\regs[5] [27]), .\regs[3][27] (\regs[3] [27]), 
            .\regs[2][27] (\regs[2] [27]), .\regs[0][27] (\regs[0] [27]), 
            .\regs[4][27] (\regs[4] [27]), .\regs[1][28] (\regs[1] [28]), 
            .\regs[5][28] (\regs[5] [28]), .\regs[3][28] (\regs[3] [28]), 
            .\regs[2][28] (\regs[2] [28]), .\regs[0][28] (\regs[0] [28]), 
            .\regs[4][28] (\regs[4] [28]), .\regs[1][29] (\regs[1] [29]), 
            .\regs[5][29] (\regs[5] [29]), .\regs[3][29] (\regs[3] [29]), 
            .\regs[2][29] (\regs[2] [29]), .\regs[0][29] (\regs[0] [29]), 
            .\regs[4][29] (\regs[4] [29]), .\regs[1][30] (\regs[1] [30]), 
            .\regs[5][30] (\regs[5] [30]), .\regs[3][30] (\regs[3] [30]), 
            .\regs[2][30] (\regs[2] [30]), .\regs[0][30] (\regs[0] [30]), 
            .\regs[4][30] (\regs[4] [30]), .n40063(n40063), .n19081(n19081), 
            .\regs[1][31] (\regs[1] [31]), .\regs[5][31] (\regs[5] [31]), 
            .\regs[3][31] (\regs[3] [31]), .\regs[2][31] (\regs[2] [31]), 
            .\regs[0][31] (\regs[0] [31]), .\regs[4][31] (\regs[4] [31]), 
            .n44421(n44421), .fft_work(fft_work), .\regs_5__31__N_68[96] (regs_5__31__N_68[96]), 
            .i2c_scl_i_out(i2c_scl_i_out), .i2c_sda_i_out(i2c_sda_i_out), 
            .\state_reg[0]_adj_3 (state_reg_adj_5526[0]), .scl_i_reg(scl_i_reg), 
            .sda_i_reg(sda_i_reg), .last_sda_i_reg(last_sda_i_reg), .i2c_sda_o(i2c_sda_o), 
            .n7(n7_adj_5519), .n7049(n7049), .mode_read_reg(mode_read_reg), 
            .i2c_scl_o(i2c_scl_o), .n6(n6_adj_5520), .\state_reg[2]_adj_4 (state_reg_adj_5526[2]), 
            .n21172(n21172), .n41739(n41739), .n44759(n44759), .n44637(n44637), 
            .n24695(n24695), .n24698(n24698), .n42079(n42079));   /* synthesis lineinfo="@34(509[7],561[6])"*/
    ebr_dp_U22 dac_memory (.dac_data_rd({dac_data_rd}), .ADC_DCLK_c(ADC_DCLK_c), 
            .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), .GND_net(GND_net), 
            .VCC_net(VCC_net), .\dac_cnt[15] (dac_cnt[15]), .\dac_cnt[14] (dac_cnt[14]), 
            .\dac_cnt[13] (dac_cnt[13]), .\dac_cnt[12] (dac_cnt[12]), .\dac_cnt[11] (dac_cnt[11]), 
            .\dac_cnt[10] (dac_cnt[10]), .\dac_cnt[9] (dac_cnt[9]), .dac_mem_addr_wr({dac_mem_addr_wr}), 
            .dac_mem_data_wr({dac_mem_data_wr}), .dac_mem_wr(dac_mem_wr));   /* synthesis lineinfo="@34(609[12],621[6])"*/
    ebr_dp fft_memory (.\from_fft_ram_to_i2s[0] (from_fft_ram_to_i2s[0]), 
           .ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
           .GND_net(GND_net), .VCC_net(VCC_net), .\fft_memory_addr[7] (fft_memory_addr[7]), 
           .\fft_memory_addr[6] (fft_memory_addr[6]), .\fft_memory_addr[5] (fft_memory_addr[5]), 
           .\fft_memory_addr[4] (fft_memory_addr[4]), .\fft_memory_addr[3] (fft_memory_addr[3]), 
           .\fft_memory_addr[2] (fft_memory_addr[2]), .\fft_memory_addr[1] (fft_memory_addr[1]), 
           .\fft_memory_addr[0] (fft_memory_addr[0]), .fft_mem_addr_wr_z({fft_mem_addr_wr_z}), 
           .\fft_mem_data_wr_z[7] (fft_mem_data_wr_z[7]), .\fft_mem_data_wr_z[6] (fft_mem_data_wr_z[6]), 
           .\fft_mem_data_wr_z[5] (fft_mem_data_wr_z[5]), .\fft_mem_data_wr_z[4] (fft_mem_data_wr_z[4]), 
           .\fft_mem_data_wr_z[3] (fft_mem_data_wr_z[3]), .\fft_mem_data_wr_z[2] (fft_mem_data_wr_z[2]), 
           .\fft_mem_data_wr_z[1] (fft_mem_data_wr_z[1]), .\fft_mem_data_wr_z[0] (fft_mem_data_wr_z[0]), 
           .fft_mem_wr_z(fft_mem_wr_z), .\from_fft_ram_to_i2s[1] (from_fft_ram_to_i2s[1]), 
           .\from_fft_ram_to_i2s[2] (from_fft_ram_to_i2s[2]), .\from_fft_ram_to_i2s[3] (from_fft_ram_to_i2s[3]), 
           .\from_fft_ram_to_i2s[4] (from_fft_ram_to_i2s[4]), .\from_fft_ram_to_i2s[5] (from_fft_ram_to_i2s[5]), 
           .\from_fft_ram_to_i2s[6] (from_fft_ram_to_i2s[6]), .\from_fft_ram_to_i2s[7] (from_fft_ram_to_i2s[7]), 
           .\from_fft_ram_to_i2c[8] (from_fft_ram_to_i2c[8]), .\from_fft_ram_to_i2c[9] (from_fft_ram_to_i2c[9]), 
           .\from_fft_ram_to_i2c[10] (from_fft_ram_to_i2c[10]), .\from_fft_ram_to_i2c[11] (from_fft_ram_to_i2c[11]), 
           .\from_fft_ram_to_i2c[12] (from_fft_ram_to_i2c[12]), .\from_fft_ram_to_i2c[13] (from_fft_ram_to_i2c[13]), 
           .\from_fft_ram_to_i2c[14] (from_fft_ram_to_i2c[14]), .\from_fft_ram_to_i2c[15] (from_fft_ram_to_i2c[15]));   /* synthesis lineinfo="@34(849[12],861[6])"*/
    \i2s_tx(AUDIO_DW=8)  i2s_tx_inst (.\to_i2s_left[0] (to_i2s_left[0]), .i2s_clk_c(i2s_clk_c), 
            .i2s_lrclk_c(i2s_lrclk_c), .i2s_data_c(i2s_data_c), .\to_i2s_right[0] (to_i2s_right[0]), 
            .\to_i2s_right[1] (to_i2s_right[1]), .\to_i2s_right[2] (to_i2s_right[2]), 
            .\to_i2s_right[3] (to_i2s_right[3]), .\to_i2s_right[4] (to_i2s_right[4]), 
            .\to_i2s_right[5] (to_i2s_right[5]), .\to_i2s_right[6] (to_i2s_right[6]), 
            .\to_i2s_right[7] (to_i2s_right[7]), .\to_i2s_left[1] (to_i2s_left[1]), 
            .\to_i2s_left[2] (to_i2s_left[2]), .\to_i2s_left[3] (to_i2s_left[3]), 
            .\to_i2s_left[4] (to_i2s_left[4]), .\to_i2s_left[5] (to_i2s_left[5]), 
            .\to_i2s_left[6] (to_i2s_left[6]), .\to_i2s_left[7] (to_i2s_left[7]));   /* synthesis lineinfo="@34(703[7],717[6])"*/
    memory_mux_U20 memory_mux_fft_ram (.n44737(n44737), .n44735(n44735), 
            .\pack_cnt[0] (pack_cnt[0]), .\m_axil_awaddr[2] (m_axil_awaddr[2]), 
            .\i2s_mem_addr[2] (i2s_mem_addr[2]), .\m_axil_awaddr[4] (m_axil_awaddr[4]), 
            .\i2s_mem_addr[1] (i2s_mem_addr[1]), .\m_axil_awaddr[3] (m_axil_awaddr[3]), 
            .\i2s_mem_addr[3] (i2s_mem_addr[3]), .\m_axil_awaddr[5] (m_axil_awaddr[5]), 
            .n44731(n44731), .\from_fft_to_mem_addr[5] (from_fft_to_mem_addr[5]), 
            .\spi_addr_active[5] (spi_addr_active[5]), .n44649(n44649), 
            .n41012(n41012), .\from_fft_to_mem_addr[0] (from_fft_to_mem_addr[0]), 
            .\spi_addr_active[0] (spi_addr_active[0]), .\from_fft_to_mem_addr[7] (from_fft_to_mem_addr[7]), 
            .\spi_addr_active[7] (spi_addr_active[7]), .\from_fft_to_mem_addr[6] (from_fft_to_mem_addr[6]), 
            .\spi_addr_active[6] (spi_addr_active[6]), .\from_fft_to_mem_addr[4] (from_fft_to_mem_addr[4]), 
            .\spi_addr_active[4] (spi_addr_active[4]), .\from_fft_to_mem_addr[3] (from_fft_to_mem_addr[3]), 
            .\spi_addr_active[3] (spi_addr_active[3]), .\from_fft_to_mem_addr[2] (from_fft_to_mem_addr[2]), 
            .\spi_addr_active[2] (spi_addr_active[2]), .\from_fft_to_mem_addr[1] (from_fft_to_mem_addr[1]), 
            .\spi_addr_active[1] (spi_addr_active[1]), .\from_fft_ram_to_i2s[7] (from_fft_ram_to_i2s[7]), 
            .\from_signal_ram_to_i2c[7] (from_signal_ram_to_i2c[7]), .n42442(n42442), 
            .\from_fft_ram_to_i2c[15] (from_fft_ram_to_i2c[15]), .\from_signal_ram_to_i2c[15] (from_signal_ram_to_i2c[15]), 
            .n42443(n42443), .\from_fft_ram_to_i2s[6] (from_fft_ram_to_i2s[6]), 
            .\from_signal_ram_to_i2c[6] (from_signal_ram_to_i2c[6]), .n42445(n42445), 
            .\from_fft_ram_to_i2c[14] (from_fft_ram_to_i2c[14]), .\from_signal_ram_to_i2c[14] (from_signal_ram_to_i2c[14]), 
            .n42446(n42446), .\from_fft_ram_to_i2s[5] (from_fft_ram_to_i2s[5]), 
            .\from_signal_ram_to_i2c[5] (from_signal_ram_to_i2c[5]), .n42448(n42448), 
            .\from_fft_ram_to_i2c[13] (from_fft_ram_to_i2c[13]), .\from_signal_ram_to_i2c[13] (from_signal_ram_to_i2c[13]), 
            .n42449(n42449), .\from_fft_ram_to_i2s[4] (from_fft_ram_to_i2s[4]), 
            .\from_signal_ram_to_i2c[4] (from_signal_ram_to_i2c[4]), .n42451(n42451), 
            .\from_fft_ram_to_i2c[12] (from_fft_ram_to_i2c[12]), .\from_signal_ram_to_i2c[12] (from_signal_ram_to_i2c[12]), 
            .n42452(n42452), .\from_fft_ram_to_i2s[3] (from_fft_ram_to_i2s[3]), 
            .\from_signal_ram_to_i2c[3] (from_signal_ram_to_i2c[3]), .n42331(n42331), 
            .\from_fft_ram_to_i2c[11] (from_fft_ram_to_i2c[11]), .\from_signal_ram_to_i2c[11] (from_signal_ram_to_i2c[11]), 
            .n42332(n42332), .\from_fft_ram_to_i2s[2] (from_fft_ram_to_i2s[2]), 
            .\from_signal_ram_to_i2c[2] (from_signal_ram_to_i2c[2]), .n42454(n42454), 
            .\from_fft_ram_to_i2c[10] (from_fft_ram_to_i2c[10]), .\from_signal_ram_to_i2c[10] (from_signal_ram_to_i2c[10]), 
            .n42455(n42455), .\from_fft_ram_to_i2s[1] (from_fft_ram_to_i2s[1]), 
            .\from_signal_ram_to_i2c[1] (from_signal_ram_to_i2c[1]), .n42406(n42406), 
            .\from_fft_ram_to_i2c[9] (from_fft_ram_to_i2c[9]), .\from_signal_ram_to_i2c[9] (from_signal_ram_to_i2c[9]), 
            .n42407(n42407), .n5(n5), .\addr_mem_13__N_2549[7] (addr_mem_13__N_2549_adj_5525[7]), 
            .n42482(n42482), .\fft_memory_addr[7] (fft_memory_addr[7]), 
            .\addr_mem_13__N_2549[6] (addr_mem_13__N_2549_adj_5525[6]), .\fft_memory_addr[6] (fft_memory_addr[6]), 
            .\addr_mem_13__N_2549[5] (addr_mem_13__N_2549_adj_5525[5]), .\fft_memory_addr[5] (fft_memory_addr[5]), 
            .\addr_mem_13__N_2549[4] (addr_mem_13__N_2549_adj_5525[4]), .\fft_memory_addr[4] (fft_memory_addr[4]), 
            .\fft_memory_addr[3] (fft_memory_addr[3]), .\fft_memory_addr[2] (fft_memory_addr[2]), 
            .\fft_memory_addr[1] (fft_memory_addr[1]), .\fft_memory_addr[0] (fft_memory_addr[0]));   /* synthesis lineinfo="@34(808[16],837[6])"*/
    
endmodule

//
// Verilog Description of module sc_fifo_U21
//

module sc_fifo_U21 (input n44819, output \MISC.full_flag_r , input n44818, 
            input \from_fft_to_mem_data[0] , input \from_fft_to_mem_data[1] , 
            input \from_fft_to_mem_data[2] , input \from_fft_to_mem_data[3] , 
            input \from_fft_to_mem_data[4] , input \from_fft_to_mem_data[5] , 
            input \from_fft_to_mem_data[6] , input \from_fft_to_mem_data[7] , 
            output [7:0]from_i2s_fifo, input ADC_DCLK_c, input wr_fifo_en_w, 
            input rd_fifo_en_w, input VCC_net, input GND_net, output full_r, 
            output full_mem_r, output empty_i2s_fifo, output empty_r, 
            output empty_mem_r, output almost_empty_i2s, input to_i2s_left_7__N_385, 
            output full_i2s_fifo, input n44684, input n44688, input full_nxt_w_N_2489, 
            output n35815, input n44651);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \sc_fifo_ipgen_lscc_fifo(ADDRESS_DEPTH=256,ADDRESS_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",RESET_MODE="sync",ALMOST_FULL_ASSERTION="static-single",ALMOST_FULL_ASSERT_LVL=100,ALMOST_FULL_DEASSERT_LVL=99,ALMOST_EMPTY_ASSERT_LVL=40,ALMOST_EMPTY_DEASSERT_LVL=41,FAMILY="iCE40UP")_U18  lscc_fifo_inst (.n44819(n44819), 
            .\MISC.full_flag_r (\MISC.full_flag_r ), .n44818(n44818), .\from_fft_to_mem_data[0] (\from_fft_to_mem_data[0] ), 
            .\from_fft_to_mem_data[1] (\from_fft_to_mem_data[1] ), .\from_fft_to_mem_data[2] (\from_fft_to_mem_data[2] ), 
            .\from_fft_to_mem_data[3] (\from_fft_to_mem_data[3] ), .\from_fft_to_mem_data[4] (\from_fft_to_mem_data[4] ), 
            .\from_fft_to_mem_data[5] (\from_fft_to_mem_data[5] ), .\from_fft_to_mem_data[6] (\from_fft_to_mem_data[6] ), 
            .\from_fft_to_mem_data[7] (\from_fft_to_mem_data[7] ), .from_i2s_fifo({from_i2s_fifo}), 
            .ADC_DCLK_c(ADC_DCLK_c), .wr_fifo_en_w(wr_fifo_en_w), .rd_fifo_en_w(rd_fifo_en_w), 
            .VCC_net(VCC_net), .GND_net(GND_net), .full_r(full_r), .full_mem_r(full_mem_r), 
            .empty_i2s_fifo(empty_i2s_fifo), .empty_r(empty_r), .empty_mem_r(empty_mem_r), 
            .almost_empty_i2s(almost_empty_i2s), .to_i2s_left_7__N_385(to_i2s_left_7__N_385), 
            .full_i2s_fifo(full_i2s_fifo), .n44684(n44684), .n44688(n44688), 
            .full_nxt_w_N_2489(full_nxt_w_N_2489), .n35815(n35815), .n44651(n44651));   /* synthesis lineinfo="@2(45[37],59[45])"*/
    
endmodule

//
// Verilog Description of module \sc_fifo_ipgen_lscc_fifo(ADDRESS_DEPTH=256,ADDRESS_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",RESET_MODE="sync",ALMOST_FULL_ASSERTION="static-single",ALMOST_FULL_ASSERT_LVL=100,ALMOST_FULL_DEASSERT_LVL=99,ALMOST_EMPTY_ASSERT_LVL=40,ALMOST_EMPTY_DEASSERT_LVL=41,FAMILY="iCE40UP")_U18 
//

module \sc_fifo_ipgen_lscc_fifo(ADDRESS_DEPTH=256,ADDRESS_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",RESET_MODE="sync",ALMOST_FULL_ASSERTION="static-single",ALMOST_FULL_ASSERT_LVL=100,ALMOST_FULL_DEASSERT_LVL=99,ALMOST_EMPTY_ASSERT_LVL=40,ALMOST_EMPTY_DEASSERT_LVL=41,FAMILY="iCE40UP")_U18  (input n44819, 
            output \MISC.full_flag_r , input n44818, input \from_fft_to_mem_data[0] , 
            input \from_fft_to_mem_data[1] , input \from_fft_to_mem_data[2] , 
            input \from_fft_to_mem_data[3] , input \from_fft_to_mem_data[4] , 
            input \from_fft_to_mem_data[5] , input \from_fft_to_mem_data[6] , 
            input \from_fft_to_mem_data[7] , output [7:0]from_i2s_fifo, 
            input ADC_DCLK_c, input wr_fifo_en_w, input rd_fifo_en_w, 
            input VCC_net, input GND_net, output full_r, output full_mem_r, 
            output empty_i2s_fifo, output empty_r, output empty_mem_r, 
            output almost_empty_i2s, input to_i2s_left_7__N_385, output full_i2s_fifo, 
            input n44684, input n44688, input full_nxt_w_N_2489, output n35815, 
            input n44651);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    wire \MISC.empty_flag_r , \MISC.diff_w_8__N_2443 ;
    wire [7:0]waddr_r;   /* synthesis lineinfo="@2(121[54],121[61])"*/
    wire [7:0]raddr_r;   /* synthesis lineinfo="@2(127[54],127[61])"*/
    
    wire n44907;
    wire [8:0]wr_addr_r;   /* synthesis lineinfo="@2(117[48],117[57])"*/
    
    wire n44887, n44889, n44923;
    wire [8:0]wr_addr_p1_r;   /* synthesis lineinfo="@2(118[48],118[60])"*/
    wire [7:0]wr_cmpaddr_r;   /* synthesis lineinfo="@2(120[54],120[66])"*/
    
    wire n44909;
    wire [8:0]wr_addr_p1cmp_r;   /* synthesis lineinfo="@2(119[48],119[63])"*/
    wire [7:0]wr_cmpaddr_p1_r;   /* synthesis lineinfo="@2(122[54],122[69])"*/
    
    wire n44941;
    wire [8:0]rd_addr_r;   /* synthesis lineinfo="@2(123[48],123[57])"*/
    
    wire n44957;
    wire [8:0]rd_addr_p1_r;   /* synthesis lineinfo="@2(124[48],124[60])"*/
    wire [8:0]rd_addr_p1cmp_r;   /* synthesis lineinfo="@2(125[48],125[63])"*/
    wire [7:0]rd_cmpaddr_r;   /* synthesis lineinfo="@2(126[54],126[66])"*/
    wire [8:0]\MISC.wr_flag_addr_r ;   /* synthesis lineinfo="@2(261[56],261[70])"*/
    wire [8:0]\MISC.rd_flag_addr_r ;   /* synthesis lineinfo="@2(263[56],263[70])"*/
    wire [8:0]\MISC.rd_flag_addr_p1_r ;   /* synthesis lineinfo="@2(264[56],264[73])"*/
    
    wire \MISC.AEmpty.almost_empty_nxt_w ;
    wire [9:0]n6534;
    
    wire n44622, n44905, n44903, n44621, n44620, n44901, n44899, 
        n44897, n44895, n44893, n44891;
    wire [8:0]wr_addr_p1_r_8__N_2304;
    
    wire n44921, n44919, n44917, n44915, n44913, n44911, n44939, 
        n44937, n44935, n44933, n44931, n44929, n44927, n44925;
    wire [8:0]rd_addr_p1_r_8__N_2347;
    
    wire n44955, n44953, n44951, n44949, n44947, n44945, n44943, 
        n44625;
    wire [8:0]rd_addr_r_8__N_2338;
    
    wire n44594, n44626, n44624, n44623, n44627, n44598, n44466, 
        n44599, n44600, n44407, n44597, n44596, n44603, n44607, 
        n44479, n44410, n44595, n44602, n44505, n44422, n44512, 
        n44426, n44734, n4, n4_adj_5463, n40668, n4_adj_5464, n40692, 
        full_ext_r_N_2479, empty_ext_r_N_2481;
    wire [8:0]wr_addr_r_8__N_2295;
    
    wire n44545, n44438, n41124, n42289, n6, n41821, n42291, n3, 
        full_nxt_w_N_2488, n7, n4_adj_5465, n44555, n44444, n41797, 
        n41795, n1, n8, n41791, n5, n41939, n42279, n42317, 
        n5_adj_5466, n1_adj_5467, n42281, n42311, n9, n4_adj_5468, 
        n40716, n41235, n40245, n41325, n40693, n41291, n14, n40315, 
        n156, n40313, n41237, n40919, n16, n41297, n40774, n160, 
        n41399, n10, n40741, n12, n40839, n40892, n40713, n12_adj_5469, 
        n14_adj_5470, n10_adj_5471, n10_adj_5472, n41233, n14_adj_5473, 
        n12_adj_5474, n8_adj_5475, n6_adj_5476, n8_adj_5477, n6_adj_5478, 
        n8_adj_5479, n6_adj_5480, n1_adj_5481, n40485, n40275, n40978, 
        n40646, n40273, n41379, n40576, n41447, n40770, n40271, 
        n41407, n40618;
    wire [8:0]\MISC.diff_w ;   /* synthesis lineinfo="@2(270[36],270[42])"*/
    
    wire n40269, n41449, n40690, n40233, n41569, n36150, GND_net_c, 
        VCC_net_c;
    
    (* lut_function="(!(A (B (C+!(D))+!B !(C+!(D)))+!A (C+!(D))))" *) LUT4 \MISC.wr_w_I_0_3_lut_4_lut  (.A(n44819), 
            .B(\MISC.full_flag_r ), .C(\MISC.empty_flag_r ), .D(n44818), 
            .Z(\MISC.diff_w_8__N_2443 ));   /* synthesis lineinfo="@2(268[25],268[51])"*/
    defparam \MISC.wr_w_I_0_3_lut_4_lut .INIT = "0x2d22";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_r_i0 (.D(n44907), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_r[0]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_r_i0.REGSET = "RESET";
    defparam wr_addr_r_i0.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ full_r_c (.D(n44887), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(full_r));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam full_r_c.REGSET = "RESET";
    defparam full_r_c.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ full_mem_r_c (.D(n44887), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(full_mem_r));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam full_mem_r_c.REGSET = "RESET";
    defparam full_mem_r_c.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ empty_ext_r (.D(n44889), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(empty_i2s_fifo));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam empty_ext_r.REGSET = "RESET";
    defparam empty_ext_r.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ empty_r_c (.D(n44889), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(empty_r));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam empty_r_c.REGSET = "RESET";
    defparam empty_r_c.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ empty_mem_r_c (.D(n44889), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(empty_mem_r));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam empty_mem_r_c.REGSET = "RESET";
    defparam empty_mem_r_c.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_p1_r_i0 (.D(n44923), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_p1_r[0]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_p1_r_i0.REGSET = "RESET";
    defparam wr_addr_p1_r_i0.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_r_i0 (.D(n44907), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_r[0]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_r_i0.REGSET = "RESET";
    defparam wr_cmpaddr_r_i0.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_p1cmp_r_i1 (.D(n44909), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_p1cmp_r[8]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam wr_addr_p1cmp_r_i1.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ waddr_r_i0 (.D(n44907), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(waddr_r[0]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam waddr_r_i0.REGSET = "RESET";
    defparam waddr_r_i0.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_p1_r_i0 (.D(n44923), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_p1_r[0]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_p1_r_i0.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i0.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_r_i0 (.D(n44941), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_r[0]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_r_i0.REGSET = "RESET";
    defparam rd_addr_r_i0.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1_r_i0 (.D(n44957), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1_r[0]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1_r_i0.REGSET = "RESET";
    defparam rd_addr_p1_r_i0.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1cmp_r_i0 (.D(n44957), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1cmp_r[0]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1cmp_r_i0.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i0.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_cmpaddr_r_i0 (.D(n44941), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_cmpaddr_r[0]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_cmpaddr_r_i0.REGSET = "RESET";
    defparam rd_cmpaddr_r_i0.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ raddr_r_i0 (.D(n44941), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(raddr_r[0]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam raddr_r_i0.REGSET = "RESET";
    defparam raddr_r_i0.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.wr_flag_addr_r_i0  (.D(n44907), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.wr_flag_addr_r [0]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i0 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_r_i0  (.D(n44941), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_r [0]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i0 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i0  (.D(n44957), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_p1_r [0]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_p1_r_i0 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i0 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.full_flag_r_c  (.D(n44887), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.full_flag_r ));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.full_flag_r_c .REGSET = "RESET";
    defparam \MISC.full_flag_r_c .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.empty_flag_r_c  (.D(n44889), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.empty_flag_r ));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.empty_flag_r_c .REGSET = "RESET";
    defparam \MISC.empty_flag_r_c .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.AEmpty.almost_empty_ext_r  (.D(\MISC.AEmpty.almost_empty_nxt_w ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), 
            .Q(almost_empty_i2s));   /* synthesis lineinfo="@2(403[33],415[36])"*/
    defparam \MISC.AEmpty.almost_empty_ext_r .REGSET = "SET";
    defparam \MISC.AEmpty.almost_empty_ext_r .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ full_ext_r (.D(n44887), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(full_i2s_fifo));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam full_ext_r.REGSET = "RESET";
    defparam full_ext_r.SRMODE = "CE_OVER_LSR";
    FD1P3XZ \MISC.wr_flag_addr_p1_r_res31__i1  (.D(n44923), .SP(VCC_net_c), 
            .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(n6534[1]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_p1_r_res31__i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_res31__i1 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_r_i1 (.D(n44905), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_r[1]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_r_i1.REGSET = "RESET";
    defparam wr_addr_r_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_8__I_0_i7_3_lut_rep_1305_4_lut (.A(n44818), 
            .B(empty_r), .C(rd_addr_p1_r[6]), .D(rd_addr_r[6]), .Z(n44622));   /* synthesis lineinfo="@2(137[26],137[48])"*/
    defparam rd_addr_r_8__I_0_i7_3_lut_rep_1305_4_lut.INIT = "0xfd20";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_r_i2 (.D(n44903), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_r[2]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_r_i2.REGSET = "RESET";
    defparam wr_addr_r_i2.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_r_i3 (.D(n44901), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_r[3]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_r_i3.REGSET = "RESET";
    defparam wr_addr_r_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_8__I_0_i8_3_lut_rep_1304_4_lut (.A(n44818), 
            .B(empty_r), .C(rd_addr_p1_r[7]), .D(rd_addr_r[7]), .Z(n44621));   /* synthesis lineinfo="@2(137[26],137[48])"*/
    defparam rd_addr_r_8__I_0_i8_3_lut_rep_1304_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_8__I_0_i9_3_lut_rep_1303_4_lut (.A(n44818), 
            .B(empty_r), .C(rd_addr_p1_r[8]), .D(rd_addr_r[8]), .Z(n44620));   /* synthesis lineinfo="@2(137[26],137[48])"*/
    defparam rd_addr_r_8__I_0_i9_3_lut_rep_1303_4_lut.INIT = "0xfd20";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_r_i4 (.D(n44899), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_r[4]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_r_i4.REGSET = "RESET";
    defparam wr_addr_r_i4.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_r_i5 (.D(n44897), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_r[5]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_r_i5.REGSET = "RESET";
    defparam wr_addr_r_i5.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_r_i6 (.D(n44895), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_r[6]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_r_i6.REGSET = "RESET";
    defparam wr_addr_r_i6.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_r_i7 (.D(n44893), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_r[7]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_r_i7.REGSET = "RESET";
    defparam wr_addr_r_i7.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_r_i8 (.D(n44891), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_r[8]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_r_i8.REGSET = "RESET";
    defparam wr_addr_r_i8.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_p1_r_i1 (.D(wr_addr_p1_r_8__N_2304[1]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_p1_r[1]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_p1_r_i1.REGSET = "RESET";
    defparam wr_addr_p1_r_i1.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_p1_r_i2 (.D(n44921), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_p1_r[2]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_p1_r_i2.REGSET = "RESET";
    defparam wr_addr_p1_r_i2.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_p1_r_i3 (.D(n44919), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_p1_r[3]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_p1_r_i3.REGSET = "RESET";
    defparam wr_addr_p1_r_i3.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_p1_r_i4 (.D(n44917), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_p1_r[4]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_p1_r_i4.REGSET = "RESET";
    defparam wr_addr_p1_r_i4.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_p1_r_i5 (.D(n44915), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_p1_r[5]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_p1_r_i5.REGSET = "RESET";
    defparam wr_addr_p1_r_i5.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_p1_r_i6 (.D(n44913), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_p1_r[6]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_p1_r_i6.REGSET = "RESET";
    defparam wr_addr_p1_r_i6.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_p1_r_i7 (.D(n44911), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_p1_r[7]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_p1_r_i7.REGSET = "RESET";
    defparam wr_addr_p1_r_i7.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_p1_r_i8 (.D(n44909), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_p1_r[8]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_p1_r_i8.REGSET = "RESET";
    defparam wr_addr_p1_r_i8.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_r_i1 (.D(n44905), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_r[1]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_r_i1.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_r_i2 (.D(n44903), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_r[2]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_r_i2.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_r_i3 (.D(n44901), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_r[3]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_r_i3.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_r_i4 (.D(n44899), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_r[4]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_r_i4.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_r_i5 (.D(n44897), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_r[5]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_r_i5.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_r_i6 (.D(n44895), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_r[6]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_r_i6.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_r_i7 (.D(n44893), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_r[7]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_r_i7.REGSET = "RESET";
    defparam wr_cmpaddr_r_i7.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ waddr_r_i1 (.D(n44905), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(waddr_r[1]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam waddr_r_i1.REGSET = "RESET";
    defparam waddr_r_i1.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ waddr_r_i2 (.D(n44903), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(waddr_r[2]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam waddr_r_i2.REGSET = "RESET";
    defparam waddr_r_i2.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ waddr_r_i3 (.D(n44901), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(waddr_r[3]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam waddr_r_i3.REGSET = "RESET";
    defparam waddr_r_i3.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ waddr_r_i4 (.D(n44899), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(waddr_r[4]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam waddr_r_i4.REGSET = "RESET";
    defparam waddr_r_i4.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ waddr_r_i5 (.D(n44897), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(waddr_r[5]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam waddr_r_i5.REGSET = "RESET";
    defparam waddr_r_i5.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ waddr_r_i6 (.D(n44895), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(waddr_r[6]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam waddr_r_i6.REGSET = "RESET";
    defparam waddr_r_i6.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ waddr_r_i7 (.D(n44893), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(waddr_r[7]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam waddr_r_i7.REGSET = "RESET";
    defparam waddr_r_i7.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_p1_r_i1 (.D(wr_addr_p1_r_8__N_2304[1]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_p1_r[1]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_p1_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i1.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_p1_r_i2 (.D(n44921), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_p1_r[2]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_p1_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i2.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_p1_r_i3 (.D(n44919), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_p1_r[3]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_p1_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i3.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_p1_r_i4 (.D(n44917), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_p1_r[4]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_p1_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i4.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_p1_r_i5 (.D(n44915), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_p1_r[5]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_p1_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i5.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_p1_r_i6 (.D(n44913), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_p1_r[6]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_p1_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i6.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_p1_r_i7 (.D(n44911), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_p1_r[7]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_p1_r_i7.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i7.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_r_i1 (.D(n44939), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_r[1]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_r_i1.REGSET = "RESET";
    defparam rd_addr_r_i1.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_r_i2 (.D(n44937), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_r[2]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_r_i2.REGSET = "RESET";
    defparam rd_addr_r_i2.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_r_i3 (.D(n44935), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_r[3]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_r_i3.REGSET = "RESET";
    defparam rd_addr_r_i3.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_r_i4 (.D(n44933), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_r[4]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_r_i4.REGSET = "RESET";
    defparam rd_addr_r_i4.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_r_i5 (.D(n44931), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_r[5]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_r_i5.REGSET = "RESET";
    defparam rd_addr_r_i5.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_r_i6 (.D(n44929), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_r[6]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_r_i6.REGSET = "RESET";
    defparam rd_addr_r_i6.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_r_i7 (.D(n44927), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_r[7]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_r_i7.REGSET = "RESET";
    defparam rd_addr_r_i7.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_r_i8 (.D(n44925), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_r[8]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_r_i8.REGSET = "RESET";
    defparam rd_addr_r_i8.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1_r_i1 (.D(rd_addr_p1_r_8__N_2347[1]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1_r[1]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1_r_i1.REGSET = "RESET";
    defparam rd_addr_p1_r_i1.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1_r_i2 (.D(n44955), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1_r[2]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1_r_i2.REGSET = "RESET";
    defparam rd_addr_p1_r_i2.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1_r_i3 (.D(n44953), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1_r[3]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1_r_i3.REGSET = "RESET";
    defparam rd_addr_p1_r_i3.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1_r_i4 (.D(n44951), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1_r[4]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1_r_i4.REGSET = "RESET";
    defparam rd_addr_p1_r_i4.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1_r_i5 (.D(n44949), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1_r[5]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1_r_i5.REGSET = "RESET";
    defparam rd_addr_p1_r_i5.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1_r_i6 (.D(n44947), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1_r[6]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1_r_i6.REGSET = "RESET";
    defparam rd_addr_p1_r_i6.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1_r_i7 (.D(n44945), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1_r[7]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1_r_i7.REGSET = "RESET";
    defparam rd_addr_p1_r_i7.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1_r_i8 (.D(n44943), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1_r[8]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1_r_i8.REGSET = "RESET";
    defparam rd_addr_p1_r_i8.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1cmp_r_i1 (.D(rd_addr_p1_r_8__N_2347[1]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1cmp_r[1]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i1.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1cmp_r_i2 (.D(n44955), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1cmp_r[2]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1cmp_r_i2.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i2.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1cmp_r_i3 (.D(n44953), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1cmp_r[3]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1cmp_r_i3.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i3.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1cmp_r_i4 (.D(n44951), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1cmp_r[4]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1cmp_r_i4.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i4.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1cmp_r_i5 (.D(n44949), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1cmp_r[5]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1cmp_r_i5.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i5.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1cmp_r_i6 (.D(n44947), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1cmp_r[6]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1cmp_r_i6.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i6.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1cmp_r_i7 (.D(n44945), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1cmp_r[7]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1cmp_r_i7.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i7.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1cmp_r_i8 (.D(n44943), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1cmp_r[8]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1cmp_r_i8.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i8.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_cmpaddr_r_i1 (.D(n44939), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_cmpaddr_r[1]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_cmpaddr_r_i1.REGSET = "RESET";
    defparam rd_cmpaddr_r_i1.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_cmpaddr_r_i2 (.D(n44937), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_cmpaddr_r[2]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_cmpaddr_r_i2.REGSET = "RESET";
    defparam rd_cmpaddr_r_i2.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_cmpaddr_r_i3 (.D(n44935), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_cmpaddr_r[3]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_cmpaddr_r_i3.REGSET = "RESET";
    defparam rd_cmpaddr_r_i3.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_cmpaddr_r_i4 (.D(n44933), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_cmpaddr_r[4]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_cmpaddr_r_i4.REGSET = "RESET";
    defparam rd_cmpaddr_r_i4.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_cmpaddr_r_i5 (.D(n44931), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_cmpaddr_r[5]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_cmpaddr_r_i5.REGSET = "RESET";
    defparam rd_cmpaddr_r_i5.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_cmpaddr_r_i6 (.D(n44929), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_cmpaddr_r[6]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_cmpaddr_r_i6.REGSET = "RESET";
    defparam rd_cmpaddr_r_i6.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_cmpaddr_r_i7 (.D(n44927), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_cmpaddr_r[7]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_cmpaddr_r_i7.REGSET = "RESET";
    defparam rd_cmpaddr_r_i7.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ raddr_r_i1 (.D(n44939), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(raddr_r[1]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam raddr_r_i1.REGSET = "RESET";
    defparam raddr_r_i1.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ raddr_r_i2 (.D(n44937), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(raddr_r[2]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam raddr_r_i2.REGSET = "RESET";
    defparam raddr_r_i2.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ raddr_r_i3 (.D(n44935), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(raddr_r[3]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam raddr_r_i3.REGSET = "RESET";
    defparam raddr_r_i3.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ raddr_r_i4 (.D(n44933), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(raddr_r[4]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam raddr_r_i4.REGSET = "RESET";
    defparam raddr_r_i4.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ raddr_r_i5 (.D(n44931), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(raddr_r[5]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam raddr_r_i5.REGSET = "RESET";
    defparam raddr_r_i5.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ raddr_r_i6 (.D(n44929), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(raddr_r[6]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam raddr_r_i6.REGSET = "RESET";
    defparam raddr_r_i6.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ raddr_r_i7 (.D(n44927), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(raddr_r[7]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam raddr_r_i7.REGSET = "RESET";
    defparam raddr_r_i7.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.wr_flag_addr_r_i1  (.D(n44905), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.wr_flag_addr_r [1]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i1 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.wr_flag_addr_r_i2  (.D(n44903), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.wr_flag_addr_r [2]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i2 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.wr_flag_addr_r_i3  (.D(n44901), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.wr_flag_addr_r [3]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i3 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.wr_flag_addr_r_i4  (.D(n44899), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.wr_flag_addr_r [4]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i4 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.wr_flag_addr_r_i5  (.D(n44897), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.wr_flag_addr_r [5]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i5 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.wr_flag_addr_r_i6  (.D(n44895), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.wr_flag_addr_r [6]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i6 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.wr_flag_addr_r_i7  (.D(n44893), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.wr_flag_addr_r [7]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i7 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.wr_flag_addr_r_i8  (.D(n44891), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.wr_flag_addr_r [8]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_r_i8 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i8 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_r_i1  (.D(n44939), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_r [1]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i1 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_r_i2  (.D(n44937), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_r [2]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_8__I_0_i4_3_lut_rep_1308_4_lut (.A(n44818), 
            .B(empty_r), .C(rd_addr_p1_r[3]), .D(rd_addr_r[3]), .Z(n44625));   /* synthesis lineinfo="@2(137[26],137[48])"*/
    defparam rd_addr_r_8__I_0_i4_3_lut_rep_1308_4_lut.INIT = "0xfd20";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B)))" *) LUT4 i18646_2_lut_4_lut (.A(rd_addr_r[8]), 
            .B(rd_addr_p1_r[8]), .C(n44684), .D(to_i2s_left_7__N_385), 
            .Z(rd_addr_r_8__N_2338[8]));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i18646_2_lut_4_lut.INIT = "0x00ca";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_r_i3  (.D(n44935), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_r [3]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i3 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_r_i4  (.D(n44933), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_r [4]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i4 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_r_i5  (.D(n44931), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_r [5]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i5 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_r_i6  (.D(n44929), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_r [6]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i6 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_r_i7  (.D(n44927), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_r [7]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i7 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_r_i8  (.D(n44925), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_r [8]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_r_i8 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i8 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i1  (.D(rd_addr_p1_r_8__N_2347[1]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_p1_r [1]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i1 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i2  (.D(n44955), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_p1_r [2]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i2 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i3  (.D(n44953), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_p1_r [3]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i3 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i4  (.D(n44951), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_p1_r [4]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i4 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i5  (.D(n44949), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_p1_r [5]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i5 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i6  (.D(n44947), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_p1_r [6]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i6 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i7  (.D(n44945), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_p1_r [7]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i7 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i8  (.D(n44943), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_p1_r [8]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_p1_r_i8 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \MISC.wr_flag_addr_p1_r_res31__i2  (.D(wr_addr_p1_r_8__N_2304[1]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(n6534[2]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_p1_r_res31__i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_res31__i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B)))" *) LUT4 i18645_2_lut_4_lut (.A(rd_addr_r[7]), 
            .B(rd_addr_p1_r[7]), .C(n44684), .D(to_i2s_left_7__N_385), 
            .Z(rd_addr_r_8__N_2338[7]));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i18645_2_lut_4_lut.INIT = "0x00ca";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B)))" *) LUT4 i18644_2_lut_4_lut (.A(rd_addr_r[6]), 
            .B(rd_addr_p1_r[6]), .C(n44684), .D(to_i2s_left_7__N_385), 
            .Z(rd_addr_r_8__N_2338[6]));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i18644_2_lut_4_lut.INIT = "0x00ca";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B)))" *) LUT4 i18643_2_lut_4_lut (.A(rd_addr_r[5]), 
            .B(rd_addr_p1_r[5]), .C(n44684), .D(to_i2s_left_7__N_385), 
            .Z(rd_addr_r_8__N_2338[5]));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i18643_2_lut_4_lut.INIT = "0x00ca";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_8__I_0_i1_3_lut_rep_1277_4_lut (.A(n44818), 
            .B(empty_r), .C(rd_addr_p1_r[0]), .D(rd_addr_r[0]), .Z(n44594));   /* synthesis lineinfo="@2(137[26],137[48])"*/
    defparam rd_addr_r_8__I_0_i1_3_lut_rep_1277_4_lut.INIT = "0xfd20";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B)))" *) LUT4 i18642_2_lut_4_lut (.A(rd_addr_r[4]), 
            .B(rd_addr_p1_r[4]), .C(n44684), .D(to_i2s_left_7__N_385), 
            .Z(rd_addr_r_8__N_2338[4]));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i18642_2_lut_4_lut.INIT = "0x00ca";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B)))" *) LUT4 i18641_2_lut_4_lut (.A(rd_addr_r[3]), 
            .B(rd_addr_p1_r[3]), .C(n44684), .D(to_i2s_left_7__N_385), 
            .Z(rd_addr_r_8__N_2338[3]));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i18641_2_lut_4_lut.INIT = "0x00ca";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B)))" *) LUT4 i18640_2_lut_4_lut (.A(rd_addr_r[2]), 
            .B(rd_addr_p1_r[2]), .C(n44684), .D(to_i2s_left_7__N_385), 
            .Z(rd_addr_r_8__N_2338[2]));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i18640_2_lut_4_lut.INIT = "0x00ca";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_8__I_0_i3_3_lut_rep_1309_4_lut (.A(n44818), 
            .B(empty_r), .C(rd_addr_p1_r[2]), .D(rd_addr_r[2]), .Z(n44626));   /* synthesis lineinfo="@2(137[26],137[48])"*/
    defparam rd_addr_r_8__I_0_i3_3_lut_rep_1309_4_lut.INIT = "0xfd20";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B)))" *) LUT4 i18639_2_lut_4_lut (.A(rd_addr_r[1]), 
            .B(rd_addr_p1_r[1]), .C(n44684), .D(to_i2s_left_7__N_385), 
            .Z(rd_addr_r_8__N_2338[1]));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i18639_2_lut_4_lut.INIT = "0x00ca";
    FD1P3XZ \MISC.wr_flag_addr_p1_r_res31__i3  (.D(n44921), .SP(VCC_net_c), 
            .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(n6534[3]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_p1_r_res31__i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_res31__i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \MISC.wr_flag_addr_p1_r_res31__i4  (.D(n44919), .SP(VCC_net_c), 
            .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(n6534[4]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_p1_r_res31__i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_res31__i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \MISC.wr_flag_addr_p1_r_res31__i5  (.D(n44917), .SP(VCC_net_c), 
            .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(n6534[5]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_p1_r_res31__i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_res31__i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \MISC.wr_flag_addr_p1_r_res31__i6  (.D(n44915), .SP(VCC_net_c), 
            .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(n6534[6]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_p1_r_res31__i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_res31__i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \MISC.wr_flag_addr_p1_r_res31__i7  (.D(n44913), .SP(VCC_net_c), 
            .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(n6534[7]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_p1_r_res31__i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_res31__i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \MISC.wr_flag_addr_p1_r_res31__i8  (.D(n44911), .SP(VCC_net_c), 
            .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(n6534[8]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_p1_r_res31__i8 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_res31__i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \MISC.wr_flag_addr_p1_r_res31__i9  (.D(n44909), .SP(VCC_net_c), 
            .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(n6534[9]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_p1_r_res31__i9 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_res31__i9 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_8__I_0_i5_3_lut_rep_1307_4_lut (.A(n44818), 
            .B(empty_r), .C(rd_addr_p1_r[4]), .D(rd_addr_r[4]), .Z(n44624));   /* synthesis lineinfo="@2(137[26],137[48])"*/
    defparam rd_addr_r_8__I_0_i5_3_lut_rep_1307_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_8__I_0_i6_3_lut_rep_1306_4_lut (.A(n44818), 
            .B(empty_r), .C(rd_addr_p1_r[5]), .D(rd_addr_r[5]), .Z(n44623));   /* synthesis lineinfo="@2(137[26],137[48])"*/
    defparam rd_addr_r_8__I_0_i6_3_lut_rep_1306_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_8__I_0_i2_3_lut_rep_1310_4_lut (.A(n44818), 
            .B(empty_r), .C(rd_addr_p1_r[1]), .D(rd_addr_r[1]), .Z(n44627));   /* synthesis lineinfo="@2(137[26],137[48])"*/
    defparam rd_addr_r_8__I_0_i2_3_lut_rep_1310_4_lut.INIT = "0xfd20";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18636_3_lut_4_lut (.A(n44598), 
            .B(n44466), .C(to_i2s_left_7__N_385), .D(n44599), .Z(wr_addr_p1_r_8__N_2304[5]));   /* synthesis lineinfo="@2(131[47],131[69])"*/
    defparam i18636_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24154_2_lut_rep_1090_3_lut_4_lut (.A(n44598), 
            .B(n44466), .C(n44600), .D(n44599), .Z(n44407));   /* synthesis lineinfo="@2(131[47],131[69])"*/
    defparam i24154_2_lut_rep_1090_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_8__I_0_i5_3_lut_rep_1281_4_lut (.A(n44819), 
            .B(full_r), .C(wr_addr_p1_r[4]), .D(wr_addr_r[4]), .Z(n44598));   /* synthesis lineinfo="@2(136[26],136[47])"*/
    defparam wr_addr_r_8__I_0_i5_3_lut_rep_1281_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_8__I_0_i4_3_lut_rep_1280_4_lut (.A(n44819), 
            .B(full_r), .C(wr_addr_p1_r[3]), .D(wr_addr_r[3]), .Z(n44597));   /* synthesis lineinfo="@2(136[26],136[47])"*/
    defparam wr_addr_r_8__I_0_i4_3_lut_rep_1280_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_8__I_0_i3_3_lut_rep_1279_4_lut (.A(n44819), 
            .B(full_r), .C(wr_addr_p1_r[2]), .D(wr_addr_r[2]), .Z(n44596));   /* synthesis lineinfo="@2(136[26],136[47])"*/
    defparam wr_addr_r_8__I_0_i3_3_lut_rep_1279_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_8__I_0_i9_3_lut_rep_1286_4_lut (.A(n44819), 
            .B(full_r), .C(wr_addr_p1_r[8]), .D(wr_addr_r[8]), .Z(n44603));   /* synthesis lineinfo="@2(136[26],136[47])"*/
    defparam wr_addr_r_8__I_0_i9_3_lut_rep_1286_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_8__I_0_i1_3_lut_rep_1290_4_lut (.A(n44819), 
            .B(full_r), .C(wr_addr_p1_r[0]), .D(wr_addr_r[0]), .Z(n44607));   /* synthesis lineinfo="@2(136[26],136[47])"*/
    defparam wr_addr_r_8__I_0_i1_3_lut_rep_1290_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_8__I_0_i6_3_lut_rep_1282_4_lut (.A(n44819), 
            .B(full_r), .C(wr_addr_p1_r[5]), .D(wr_addr_r[5]), .Z(n44599));   /* synthesis lineinfo="@2(136[26],136[47])"*/
    defparam wr_addr_r_8__I_0_i6_3_lut_rep_1282_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25804_2_lut_rep_1093_3_lut_4_lut (.A(n44624), 
            .B(n44479), .C(n44622), .D(n44623), .Z(n44410));   /* synthesis lineinfo="@2(134[47],134[69])"*/
    defparam i25804_2_lut_rep_1093_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18651_3_lut_4_lut (.A(n44624), 
            .B(n44479), .C(to_i2s_left_7__N_385), .D(n44623), .Z(rd_addr_p1_r_8__N_2347[5]));   /* synthesis lineinfo="@2(134[47],134[69])"*/
    defparam i18651_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_8__I_0_i2_3_lut_rep_1278_4_lut (.A(n44819), 
            .B(full_r), .C(wr_addr_p1_r[1]), .D(wr_addr_r[1]), .Z(n44595));   /* synthesis lineinfo="@2(136[26],136[47])"*/
    defparam wr_addr_r_8__I_0_i2_3_lut_rep_1278_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_8__I_0_i8_3_lut_rep_1285_4_lut (.A(n44819), 
            .B(full_r), .C(wr_addr_p1_r[7]), .D(wr_addr_r[7]), .Z(n44602));   /* synthesis lineinfo="@2(136[26],136[47])"*/
    defparam wr_addr_r_8__I_0_i8_3_lut_rep_1285_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_8__I_0_i7_3_lut_rep_1283_4_lut (.A(n44819), 
            .B(full_r), .C(wr_addr_p1_r[6]), .D(wr_addr_r[6]), .Z(n44600));   /* synthesis lineinfo="@2(136[26],136[47])"*/
    defparam wr_addr_r_8__I_0_i7_3_lut_rep_1283_4_lut.INIT = "0xfd20";
    (* lut_function="(A)" *) LUT4 i18652_3_lut_4_lut_lut_buf_34 (.A(rd_addr_p1_r_8__N_2347[6]), 
            .Z(n44947));   /* synthesis lineinfo="@2(134[47],134[69])"*/
    defparam i18652_3_lut_4_lut_lut_buf_34.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18651_3_lut_4_lut_lut_buf_35 (.A(rd_addr_p1_r_8__N_2347[5]), 
            .Z(n44949));   /* synthesis lineinfo="@2(134[47],134[69])"*/
    defparam i18651_3_lut_4_lut_lut_buf_35.INIT = "0xaaaa";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18635_3_lut_4_lut (.A(n44597), 
            .B(n44505), .C(to_i2s_left_7__N_385), .D(n44598), .Z(wr_addr_p1_r_8__N_2304[4]));   /* synthesis lineinfo="@2(131[47],131[69])"*/
    defparam i18635_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24147_2_lut_rep_1105_3_lut_4_lut (.A(n44597), 
            .B(n44505), .C(n44599), .D(n44598), .Z(n44422));   /* synthesis lineinfo="@2(131[47],131[69])"*/
    defparam i24147_2_lut_rep_1105_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18650_3_lut_4_lut (.A(n44625), 
            .B(n44512), .C(to_i2s_left_7__N_385), .D(n44624), .Z(rd_addr_p1_r_8__N_2347[4]));   /* synthesis lineinfo="@2(134[47],134[69])"*/
    defparam i18650_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25797_2_lut_rep_1109_3_lut_4_lut (.A(n44625), 
            .B(n44512), .C(n44623), .D(n44624), .Z(n44426));   /* synthesis lineinfo="@2(134[47],134[69])"*/
    defparam i25797_2_lut_rep_1109_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A+!(B))" *) LUT4 i26862_2_lut_rep_1417 (.A(\MISC.wr_flag_addr_r [0]), 
            .B(\MISC.rd_flag_addr_p1_r [0]), .Z(n44734));   /* synthesis lineinfo="@2(267[48],267[84])"*/
    defparam i26862_2_lut_rep_1417.INIT = "0xbbbb";
    (* lut_function="(A ((D)+!C)+!A !(B (C+!(D))+!B !((D)+!C)))" *) LUT4 i26870_3_lut_4_lut (.A(\MISC.wr_flag_addr_r [0]), 
            .B(\MISC.rd_flag_addr_p1_r [0]), .C(\MISC.rd_flag_addr_p1_r [1]), 
            .D(\MISC.wr_flag_addr_r [1]), .Z(n4));   /* synthesis lineinfo="@2(267[48],267[84])"*/
    defparam i26870_3_lut_4_lut.INIT = "0xbf0b";
    (* lut_function="(A)" *) LUT4 i18322_2_lut_4_lut_lut_buf_39 (.A(rd_addr_p1_r_8__N_2347[0]), 
            .Z(n44957));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i18322_2_lut_4_lut_lut_buf_39.INIT = "0xaaaa";
    (* lut_function="(A ((D)+!C)+!A !(B (C+!(D))+!B !((D)+!C)))" *) LUT4 i27119_3_lut_4_lut (.A(\MISC.wr_flag_addr_r [0]), 
            .B(\MISC.rd_flag_addr_r [0]), .C(\MISC.rd_flag_addr_r [1]), 
            .D(\MISC.wr_flag_addr_r [1]), .Z(n4_adj_5463));   /* synthesis lineinfo="@2(265[50],265[83])"*/
    defparam i27119_3_lut_4_lut.INIT = "0xbf0b";
    (* lut_function="(A (C (D)+!C !(D))+!A !(B (C (D)+!C !(D))+!B !(C (D)+!C !(D))))" *) LUT4 i1_3_lut_4_lut (.A(\MISC.wr_flag_addr_r [0]), 
            .B(\MISC.rd_flag_addr_r [0]), .C(\MISC.wr_flag_addr_r [1]), 
            .D(\MISC.rd_flag_addr_r [1]), .Z(n40668));   /* synthesis lineinfo="@2(265[50],265[83])"*/
    defparam i1_3_lut_4_lut.INIT = "0xb44b";
    (* lut_function="(A ((D)+!C)+!A !(B (C+!(D))+!B !((D)+!C)))" *) LUT4 i27191_3_lut_4_lut (.A(n6534[1]), 
            .B(\MISC.rd_flag_addr_r [0]), .C(\MISC.rd_flag_addr_r [1]), 
            .D(n6534[2]), .Z(n4_adj_5464));   /* synthesis lineinfo="@2(266[48],266[84])"*/
    defparam i27191_3_lut_4_lut.INIT = "0xbf0b";
    (* lut_function="(A (C (D)+!C !(D))+!A !(B (C (D)+!C !(D))+!B !(C (D)+!C !(D))))" *) LUT4 i1_3_lut_4_lut_adj_38356 (.A(n6534[1]), 
            .B(\MISC.rd_flag_addr_r [0]), .C(n6534[2]), .D(\MISC.rd_flag_addr_r [1]), 
            .Z(n40692));   /* synthesis lineinfo="@2(266[48],266[84])"*/
    defparam i1_3_lut_4_lut_adj_38356.INIT = "0xb44b";
    (* lut_function="(!(A (B+(C))+!A (B+!(C))))" *) LUT4 i18632_3_lut (.A(n44595), 
            .B(to_i2s_left_7__N_385), .C(n44607), .Z(wr_addr_p1_r_8__N_2304[1]));   /* synthesis lineinfo="@2(148[21],195[28])"*/
    defparam i18632_3_lut.INIT = "0x1212";
    (* lut_function="(!(A (B+(C))+!A (B+!(C))))" *) LUT4 i18647_3_lut (.A(n44627), 
            .B(to_i2s_left_7__N_385), .C(n44594), .Z(rd_addr_p1_r_8__N_2347[1]));   /* synthesis lineinfo="@2(148[21],195[28])"*/
    defparam i18647_3_lut.INIT = "0x1212";
    (* lut_function="(!(A (B+(C (D)))+!A (B+!(C (D)))))" *) LUT4 i18654_4_lut (.A(n44620), 
            .B(to_i2s_left_7__N_385), .C(n44621), .D(n44410), .Z(rd_addr_p1_r_8__N_2347[8]));   /* synthesis lineinfo="@2(148[21],195[28])"*/
    defparam i18654_4_lut.INIT = "0x1222";
    (* lut_function="(A)" *) LUT4 i18317_4_lut_lut_buf_4 (.A(full_ext_r_N_2479), 
            .Z(n44887));   /* synthesis lineinfo="@2(148[21],195[28])"*/
    defparam i18317_4_lut_lut_buf_4.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i1_4_lut_lut_buf_5 (.A(empty_ext_r_N_2481), 
            .Z(n44889));   /* synthesis lineinfo="@2(148[21],195[28])"*/
    defparam i1_4_lut_lut_buf_5.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18631_2_lut_4_lut_lut_buf_6 (.A(wr_addr_r_8__N_2295[8]), 
            .Z(n44891));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i18631_2_lut_4_lut_lut_buf_6.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18630_2_lut_4_lut_lut_buf_7 (.A(wr_addr_r_8__N_2295[7]), 
            .Z(n44893));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i18630_2_lut_4_lut_lut_buf_7.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18629_2_lut_4_lut_lut_buf_8 (.A(wr_addr_r_8__N_2295[6]), 
            .Z(n44895));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i18629_2_lut_4_lut_lut_buf_8.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18628_2_lut_4_lut_lut_buf_9 (.A(wr_addr_r_8__N_2295[5]), 
            .Z(n44897));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i18628_2_lut_4_lut_lut_buf_9.INIT = "0xaaaa";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24140_2_lut_rep_1121_3_lut_4_lut (.A(n44596), 
            .B(n44545), .C(n44598), .D(n44597), .Z(n44438));   /* synthesis lineinfo="@2(131[47],131[69])"*/
    defparam i24140_2_lut_rep_1121_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18634_3_lut_4_lut (.A(n44596), 
            .B(n44545), .C(to_i2s_left_7__N_385), .D(n44597), .Z(wr_addr_p1_r_8__N_2304[3]));   /* synthesis lineinfo="@2(131[47],131[69])"*/
    defparam i18634_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A)" *) LUT4 i18650_3_lut_4_lut_lut_buf_36 (.A(rd_addr_p1_r_8__N_2347[4]), 
            .Z(n44951));   /* synthesis lineinfo="@2(134[47],134[69])"*/
    defparam i18650_3_lut_4_lut_lut_buf_36.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18627_2_lut_4_lut_lut_buf_10 (.A(wr_addr_r_8__N_2295[4]), 
            .Z(n44899));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i18627_2_lut_4_lut_lut_buf_10.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18626_2_lut_4_lut_lut_buf_11 (.A(wr_addr_r_8__N_2295[3]), 
            .Z(n44901));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i18626_2_lut_4_lut_lut_buf_11.INIT = "0xaaaa";
    (* lut_function="(!(A (B+!(C+(D)))+!A (B+!(C))))" *) LUT4 i18317_4_lut (.A(n44688), 
            .B(to_i2s_left_7__N_385), .C(full_nxt_w_N_2489), .D(n41124), 
            .Z(full_ext_r_N_2479));   /* synthesis lineinfo="@2(148[21],195[28])"*/
    defparam i18317_4_lut.INIT = "0x3230";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i1_4_lut (.A(n42289), .B(n6), 
            .C(n41821), .D(n42291), .Z(n41124));
    defparam i1_4_lut.INIT = "0x0010";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i35422_4_lut (.A(wr_cmpaddr_p1_r[7]), 
            .B(wr_cmpaddr_p1_r[4]), .C(rd_cmpaddr_r[7]), .D(rd_cmpaddr_r[4]), 
            .Z(n42289));
    defparam i35422_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 wr_cmpaddr_p1_r_7__I_0_i6_2_lut (.A(wr_cmpaddr_p1_r[5]), 
            .B(rd_cmpaddr_r[5]), .Z(n6));   /* synthesis lineinfo="@2(136[50],136[83])"*/
    defparam wr_cmpaddr_p1_r_7__I_0_i6_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i1_4_lut_adj_38357 (.A(n3), 
            .B(full_nxt_w_N_2488), .C(n7), .D(n4_adj_5465), .Z(n41821));
    defparam i1_4_lut_adj_38357.INIT = "0x0004";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i35424_4_lut (.A(wr_cmpaddr_p1_r[1]), 
            .B(wr_cmpaddr_p1_r[0]), .C(rd_cmpaddr_r[1]), .D(rd_cmpaddr_r[0]), 
            .Z(n42291));
    defparam i35424_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 wr_cmpaddr_p1_r_7__I_0_i3_2_lut (.A(wr_cmpaddr_p1_r[2]), 
            .B(rd_cmpaddr_r[2]), .Z(n3));   /* synthesis lineinfo="@2(136[50],136[83])"*/
    defparam wr_cmpaddr_p1_r_7__I_0_i3_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 wr_addr_p1cmp_r_8__I_0_2_lut (.A(wr_addr_p1cmp_r[8]), 
            .B(rd_addr_r[8]), .Z(full_nxt_w_N_2488));   /* synthesis lineinfo="@2(136[87],136[147])"*/
    defparam wr_addr_p1cmp_r_8__I_0_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 wr_cmpaddr_p1_r_7__I_0_i7_2_lut (.A(wr_cmpaddr_p1_r[6]), 
            .B(rd_cmpaddr_r[6]), .Z(n7));   /* synthesis lineinfo="@2(136[50],136[83])"*/
    defparam wr_cmpaddr_p1_r_7__I_0_i7_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 wr_cmpaddr_p1_r_7__I_0_i4_2_lut (.A(wr_cmpaddr_p1_r[3]), 
            .B(rd_cmpaddr_r[3]), .Z(n4_adj_5465));   /* synthesis lineinfo="@2(136[50],136[83])"*/
    defparam wr_cmpaddr_p1_r_7__I_0_i4_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18649_3_lut_4_lut (.A(n44626), 
            .B(n44555), .C(to_i2s_left_7__N_385), .D(n44625), .Z(rd_addr_p1_r_8__N_2347[3]));   /* synthesis lineinfo="@2(134[47],134[69])"*/
    defparam i18649_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25790_2_lut_rep_1127_3_lut_4_lut (.A(n44626), 
            .B(n44555), .C(n44624), .D(n44625), .Z(n44444));   /* synthesis lineinfo="@2(134[47],134[69])"*/
    defparam i25790_2_lut_rep_1127_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B+!(C (D)+!C !(D))))" *) LUT4 i1_4_lut_adj_38358 (.A(n41797), 
            .B(n41795), .C(wr_cmpaddr_r[6]), .D(rd_cmpaddr_r[6]), .Z(n35815));   /* synthesis lineinfo="@2(136[156],136[186])"*/
    defparam i1_4_lut_adj_38358.INIT = "0xeffe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i1_4_lut_adj_38359 (.A(wr_cmpaddr_r[2]), 
            .B(wr_cmpaddr_r[3]), .C(rd_cmpaddr_r[2]), .D(rd_cmpaddr_r[3]), 
            .Z(n41797));   /* synthesis lineinfo="@2(136[156],136[186])"*/
    defparam i1_4_lut_adj_38359.INIT = "0x7bde";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_38360 (.A(n1), 
            .B(n8), .C(n41791), .D(n5), .Z(n41795));   /* synthesis lineinfo="@2(136[156],136[186])"*/
    defparam i1_4_lut_adj_38360.INIT = "0xfffe";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 wr_cmpaddr_r_7__I_0_316_i1_2_lut (.A(wr_cmpaddr_r[0]), 
            .B(rd_cmpaddr_r[0]), .Z(n1));   /* synthesis lineinfo="@2(136[156],136[186])"*/
    defparam wr_cmpaddr_r_7__I_0_316_i1_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 wr_cmpaddr_r_7__I_0_316_i8_2_lut (.A(wr_cmpaddr_r[7]), 
            .B(rd_cmpaddr_r[7]), .Z(n8));   /* synthesis lineinfo="@2(136[156],136[186])"*/
    defparam wr_cmpaddr_r_7__I_0_316_i8_2_lut.INIT = "0x6666";
    (* lut_function="(A)" *) LUT4 i18649_3_lut_4_lut_lut_buf_37 (.A(rd_addr_p1_r_8__N_2347[3]), 
            .Z(n44953));   /* synthesis lineinfo="@2(134[47],134[69])"*/
    defparam i18649_3_lut_4_lut_lut_buf_37.INIT = "0xaaaa";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i1_4_lut_adj_38361 (.A(wr_cmpaddr_r[1]), 
            .B(wr_cmpaddr_r[5]), .C(rd_cmpaddr_r[1]), .D(rd_cmpaddr_r[5]), 
            .Z(n41791));   /* synthesis lineinfo="@2(136[156],136[186])"*/
    defparam i1_4_lut_adj_38361.INIT = "0x7bde";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 wr_cmpaddr_r_7__I_0_316_i5_2_lut (.A(wr_cmpaddr_r[4]), 
            .B(rd_cmpaddr_r[4]), .Z(n5));   /* synthesis lineinfo="@2(136[156],136[186])"*/
    defparam wr_cmpaddr_r_7__I_0_316_i5_2_lut.INIT = "0x6666";
    (* lut_function="(A+!(B+((D)+!C)))" *) LUT4 i1_4_lut_adj_38362 (.A(n41939), 
            .B(n42279), .C(n44684), .D(n42317), .Z(empty_ext_r_N_2481));   /* synthesis lineinfo="@2(148[21],195[28])"*/
    defparam i1_4_lut_adj_38362.INIT = "0xaaba";
    (* lut_function="(A (B)+!A (B+!(C+!(D))))" *) LUT4 i1_4_lut_adj_38363 (.A(n44819), 
            .B(to_i2s_left_7__N_385), .C(n35815), .D(empty_r), .Z(n41939));   /* synthesis lineinfo="@2(148[21],195[28])"*/
    defparam i1_4_lut_adj_38363.INIT = "0xcdcc";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i35412_4_lut (.A(rd_addr_p1cmp_r[7]), 
            .B(rd_addr_p1cmp_r[1]), .C(wr_addr_r[7]), .D(wr_addr_r[1]), 
            .Z(n42279));
    defparam i35412_4_lut.INIT = "0x7bde";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i35450_4_lut (.A(n5_adj_5466), 
            .B(n1_adj_5467), .C(n42281), .D(n42311), .Z(n42317));
    defparam i35450_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 rd_addr_p1cmp_r_8__I_0_i5_2_lut (.A(rd_addr_p1cmp_r[4]), 
            .B(wr_addr_r[4]), .Z(n5_adj_5466));   /* synthesis lineinfo="@2(137[51],137[81])"*/
    defparam rd_addr_p1cmp_r_8__I_0_i5_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18638_3_lut_4_lut (.A(n44600), 
            .B(n44422), .C(to_i2s_left_7__N_385), .D(n44602), .Z(wr_addr_p1_r_8__N_2304[7]));   /* synthesis lineinfo="@2(131[47],131[69])"*/
    defparam i18638_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 rd_addr_p1cmp_r_8__I_0_i1_2_lut (.A(rd_addr_p1cmp_r[0]), 
            .B(wr_addr_r[0]), .Z(n1_adj_5467));   /* synthesis lineinfo="@2(137[51],137[81])"*/
    defparam rd_addr_p1cmp_r_8__I_0_i1_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i35414_4_lut (.A(rd_addr_p1cmp_r[5]), 
            .B(rd_addr_p1cmp_r[6]), .C(wr_addr_r[5]), .D(wr_addr_r[6]), 
            .Z(n42281));
    defparam i35414_4_lut.INIT = "0x7bde";
    (* lut_function="(A)" *) LUT4 i18653_3_lut_4_lut_lut_buf_33 (.A(rd_addr_p1_r_8__N_2347[7]), 
            .Z(n44945));   /* synthesis lineinfo="@2(134[47],134[69])"*/
    defparam i18653_3_lut_4_lut_lut_buf_33.INIT = "0xaaaa";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))" *) LUT4 i35444_4_lut (.A(rd_addr_p1cmp_r[2]), 
            .B(n9), .C(n4_adj_5468), .D(wr_addr_r[2]), .Z(n42311));
    defparam i35444_4_lut.INIT = "0xfdfe";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 rd_addr_p1cmp_r_8__I_0_i9_2_lut (.A(rd_addr_p1cmp_r[8]), 
            .B(wr_addr_r[8]), .Z(n9));   /* synthesis lineinfo="@2(137[51],137[81])"*/
    defparam rd_addr_p1cmp_r_8__I_0_i9_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 rd_addr_p1cmp_r_8__I_0_i4_2_lut (.A(rd_addr_p1cmp_r[3]), 
            .B(wr_addr_r[3]), .Z(n4_adj_5468));   /* synthesis lineinfo="@2(137[51],137[81])"*/
    defparam rd_addr_p1cmp_r_8__I_0_i4_2_lut.INIT = "0x6666";
    (* lut_function="(A)" *) LUT4 i18625_2_lut_4_lut_lut_buf_12 (.A(wr_addr_r_8__N_2295[2]), 
            .Z(n44903));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i18625_2_lut_4_lut_lut_buf_12.INIT = "0xaaaa";
    (* lut_function="(!(A (B+(C (D)))+!A (B+!(C (D)))))" *) LUT4 i18320_4_lut (.A(n44603), 
            .B(to_i2s_left_7__N_385), .C(n44602), .D(n44407), .Z(wr_addr_p1_r_8__N_2304[8]));   /* synthesis lineinfo="@2(148[21],195[28])"*/
    defparam i18320_4_lut.INIT = "0x1222";
    (* lut_function="(A)" *) LUT4 i18624_2_lut_4_lut_lut_buf_13 (.A(wr_addr_r_8__N_2295[1]), 
            .Z(n44905));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i18624_2_lut_4_lut_lut_buf_13.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18316_2_lut_4_lut_lut_buf_14 (.A(wr_addr_r_8__N_2295[0]), 
            .Z(n44907));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i18316_2_lut_4_lut_lut_buf_14.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18320_4_lut_lut_buf_15 (.A(wr_addr_p1_r_8__N_2304[8]), 
            .Z(n44909));   /* synthesis lineinfo="@2(148[21],195[28])"*/
    defparam i18320_4_lut_lut_buf_15.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18638_3_lut_4_lut_lut_buf_16 (.A(wr_addr_p1_r_8__N_2304[7]), 
            .Z(n44911));   /* synthesis lineinfo="@2(131[47],131[69])"*/
    defparam i18638_3_lut_4_lut_lut_buf_16.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18637_3_lut_4_lut_lut_buf_17 (.A(wr_addr_p1_r_8__N_2304[6]), 
            .Z(n44913));   /* synthesis lineinfo="@2(131[47],131[69])"*/
    defparam i18637_3_lut_4_lut_lut_buf_17.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18636_3_lut_4_lut_lut_buf_18 (.A(wr_addr_p1_r_8__N_2304[5]), 
            .Z(n44915));   /* synthesis lineinfo="@2(131[47],131[69])"*/
    defparam i18636_3_lut_4_lut_lut_buf_18.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18635_3_lut_4_lut_lut_buf_19 (.A(wr_addr_p1_r_8__N_2304[4]), 
            .Z(n44917));   /* synthesis lineinfo="@2(131[47],131[69])"*/
    defparam i18635_3_lut_4_lut_lut_buf_19.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18634_3_lut_4_lut_lut_buf_20 (.A(wr_addr_p1_r_8__N_2304[3]), 
            .Z(n44919));   /* synthesis lineinfo="@2(131[47],131[69])"*/
    defparam i18634_3_lut_4_lut_lut_buf_20.INIT = "0xaaaa";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18653_3_lut_4_lut (.A(n44622), 
            .B(n44426), .C(to_i2s_left_7__N_385), .D(n44621), .Z(rd_addr_p1_r_8__N_2347[7]));   /* synthesis lineinfo="@2(134[47],134[69])"*/
    defparam i18653_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A)" *) LUT4 i18633_3_lut_4_lut_lut_buf_21 (.A(wr_addr_p1_r_8__N_2304[2]), 
            .Z(n44921));   /* synthesis lineinfo="@2(131[47],131[69])"*/
    defparam i18633_3_lut_4_lut_lut_buf_21.INIT = "0xaaaa";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18633_3_lut_4_lut (.A(n44595), 
            .B(n44607), .C(to_i2s_left_7__N_385), .D(n44596), .Z(wr_addr_p1_r_8__N_2304[2]));   /* synthesis lineinfo="@2(131[47],131[69])"*/
    defparam i18633_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C)))" *) LUT4 i24126_2_lut_rep_1188_3_lut (.A(n44595), 
            .B(n44607), .C(n44596), .Z(n44505));   /* synthesis lineinfo="@2(131[47],131[69])"*/
    defparam i24126_2_lut_rep_1188_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24133_2_lut_rep_1149_3_lut_4_lut (.A(n44595), 
            .B(n44607), .C(n44597), .D(n44596), .Z(n44466));   /* synthesis lineinfo="@2(131[47],131[69])"*/
    defparam i24133_2_lut_rep_1149_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A)" *) LUT4 i18319_2_lut_4_lut_lut_buf_22 (.A(wr_addr_p1_r_8__N_2304[0]), 
            .Z(n44923));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i18319_2_lut_4_lut_lut_buf_22.INIT = "0xaaaa";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(C (D)))))" *) LUT4 i29_4_lut (.A(n40716), 
            .B(n41235), .C(\MISC.diff_w_8__N_2443 ), .D(n40245), .Z(\MISC.AEmpty.almost_empty_nxt_w ));
    defparam i29_4_lut.INIT = "0x3a0a";
    (* lut_function="(!(A (((D)+!C)+!B)+!A !(B (C (D)))))" *) LUT4 i1_4_lut_adj_38364 (.A(n41325), 
            .B(n40693), .C(n41291), .D(n14), .Z(n40716));
    defparam i1_4_lut_adj_38364.INIT = "0x4080";
    (* lut_function="(A (B+!(C+!(D)))+!A (B+!(C (D))))" *) LUT4 i1_4_lut_adj_38365 (.A(n40315), 
            .B(n156), .C(n40313), .D(n44651), .Z(n41235));   /* synthesis lineinfo="@2(270[36],270[42])"*/
    defparam i1_4_lut_adj_38365.INIT = "0xcfdd";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i30_4_lut (.A(n41237), 
            .B(n40919), .C(n44651), .D(n16), .Z(n40245));
    defparam i30_4_lut.INIT = "0xc5ca";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut (.A(\MISC.rd_flag_addr_r [7]), 
            .B(\MISC.wr_flag_addr_r [7]), .Z(n41325));
    defparam i1_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C+!(D)))+!A !(B ((D)+!C)+!B !(C+!(D)))))" *) LUT4 i1_4_lut_adj_38366 (.A(n41297), 
            .B(\MISC.wr_flag_addr_r [7]), .C(\MISC.rd_flag_addr_r [7]), 
            .D(n14), .Z(n40693));
    defparam i1_4_lut_adj_38366.INIT = "0x65a6";
    (* lut_function="(!((B (C (D)+!C !(D)))+!A))" *) LUT4 i1_4_lut_adj_38367 (.A(n40774), 
            .B(n160), .C(n41399), .D(n10), .Z(n41291));
    defparam i1_4_lut_adj_38367.INIT = "0x2aa2";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D))))" *) LUT4 i33451_4_lut (.A(n40741), 
            .B(\MISC.rd_flag_addr_p1_r [6]), .C(n12), .D(\MISC.wr_flag_addr_r [6]), 
            .Z(n40315));
    defparam i33451_4_lut.INIT = "0x8228";
    (* lut_function="(!((B (C+!(D))+!B (C (D)))+!A))" *) LUT4 i1_4_lut_adj_38368 (.A(n160), 
            .B(n40839), .C(n40892), .D(n44651), .Z(n156));   /* synthesis lineinfo="@2(270[36],270[42])"*/
    defparam i1_4_lut_adj_38368.INIT = "0x0a22";
    (* lut_function="(A (B (C (D)+!C !(D)))+!A !((C (D)+!C !(D))+!B))" *) LUT4 i33449_4_lut (.A(\MISC.rd_flag_addr_r [6]), 
            .B(n40713), .C(n12_adj_5469), .D(n6534[7]), .Z(n40313));
    defparam i33449_4_lut.INIT = "0x8448";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut (.A(\MISC.rd_flag_addr_p1_r [7]), 
            .B(n14_adj_5470), .C(\MISC.wr_flag_addr_r [7]), .Z(n40741));
    defparam i1_3_lut.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38369 (.A(\MISC.rd_flag_addr_p1_r [5]), 
            .B(n10_adj_5471), .C(\MISC.wr_flag_addr_r [5]), .Z(n40839));
    defparam i1_3_lut_adj_38369.INIT = "0x9696";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18648_3_lut_4_lut (.A(n44627), 
            .B(n44594), .C(to_i2s_left_7__N_385), .D(n44626), .Z(rd_addr_p1_r_8__N_2347[2]));   /* synthesis lineinfo="@2(134[47],134[69])"*/
    defparam i18648_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C)))" *) LUT4 i25776_2_lut_rep_1195_3_lut (.A(n44627), 
            .B(n44594), .C(n44626), .Z(n44512));   /* synthesis lineinfo="@2(134[47],134[69])"*/
    defparam i25776_2_lut_rep_1195_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25783_2_lut_rep_1162_3_lut_4_lut (.A(n44627), 
            .B(n44594), .C(n44625), .D(n44626), .Z(n44479));   /* synthesis lineinfo="@2(134[47],134[69])"*/
    defparam i25783_2_lut_rep_1162_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38370 (.A(\MISC.rd_flag_addr_r [5]), 
            .B(n10_adj_5472), .C(n6534[6]), .Z(n40892));
    defparam i1_3_lut_adj_38370.INIT = "0x9696";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38371 (.A(\MISC.rd_flag_addr_p1_r [8]), 
            .B(\MISC.wr_flag_addr_r [8]), .Z(n41237));
    defparam i1_2_lut_adj_38371.INIT = "0x6666";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C+!(D)))+!A !(B ((D)+!C)+!B !(C+!(D)))))" *) LUT4 i1_4_lut_adj_38372 (.A(n41233), 
            .B(n6534[8]), .C(\MISC.rd_flag_addr_r [7]), .D(n14_adj_5473), 
            .Z(n40919));
    defparam i1_4_lut_adj_38372.INIT = "0x65a6";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i26918_3_lut (.A(\MISC.wr_flag_addr_r [7]), 
            .B(\MISC.rd_flag_addr_p1_r [7]), .C(n14_adj_5470), .Z(n16));   /* synthesis lineinfo="@2(267[48],267[84])"*/
    defparam i26918_3_lut.INIT = "0xb2b2";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38373 (.A(n6534[9]), 
            .B(\MISC.rd_flag_addr_r [8]), .Z(n41233));
    defparam i1_2_lut_adj_38373.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38374 (.A(\MISC.rd_flag_addr_r [8]), 
            .B(\MISC.wr_flag_addr_r [8]), .Z(n41297));
    defparam i1_2_lut_adj_38374.INIT = "0x6666";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38375 (.A(\MISC.rd_flag_addr_r [6]), 
            .B(n12_adj_5474), .C(\MISC.wr_flag_addr_r [6]), .Z(n40774));
    defparam i1_3_lut_adj_38375.INIT = "0x9696";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38376 (.A(\MISC.rd_flag_addr_r [5]), 
            .B(\MISC.wr_flag_addr_r [5]), .Z(n41399));
    defparam i1_2_lut_adj_38376.INIT = "0x6666";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38377 (.A(\MISC.rd_flag_addr_r [7]), 
            .B(n14_adj_5473), .C(n6534[8]), .Z(n40713));
    defparam i1_3_lut_adj_38377.INIT = "0x9696";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27231_3_lut (.A(n6534[7]), 
            .B(\MISC.rd_flag_addr_r [6]), .C(n12_adj_5469), .Z(n14_adj_5473));   /* synthesis lineinfo="@2(266[48],266[84])"*/
    defparam i27231_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27223_3_lut (.A(n6534[6]), 
            .B(\MISC.rd_flag_addr_r [5]), .C(n10_adj_5472), .Z(n12_adj_5469));   /* synthesis lineinfo="@2(266[48],266[84])"*/
    defparam i27223_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27215_3_lut (.A(n6534[5]), 
            .B(\MISC.rd_flag_addr_r [4]), .C(n8_adj_5475), .Z(n10_adj_5472));   /* synthesis lineinfo="@2(266[48],266[84])"*/
    defparam i27215_3_lut.INIT = "0xb2b2";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18637_3_lut_4_lut (.A(n44599), 
            .B(n44438), .C(to_i2s_left_7__N_385), .D(n44600), .Z(wr_addr_p1_r_8__N_2304[6]));   /* synthesis lineinfo="@2(131[47],131[69])"*/
    defparam i18637_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27207_3_lut (.A(n6534[4]), 
            .B(\MISC.rd_flag_addr_r [3]), .C(n6_adj_5476), .Z(n8_adj_5475));   /* synthesis lineinfo="@2(266[48],266[84])"*/
    defparam i27207_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27199_3_lut (.A(n6534[3]), 
            .B(\MISC.rd_flag_addr_r [2]), .C(n4_adj_5464), .Z(n6_adj_5476));   /* synthesis lineinfo="@2(266[48],266[84])"*/
    defparam i27199_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27151_3_lut (.A(\MISC.wr_flag_addr_r [5]), 
            .B(\MISC.rd_flag_addr_r [5]), .C(n10), .Z(n12_adj_5474));   /* synthesis lineinfo="@2(265[50],265[83])"*/
    defparam i27151_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27143_3_lut (.A(\MISC.wr_flag_addr_r [4]), 
            .B(\MISC.rd_flag_addr_r [4]), .C(n8_adj_5477), .Z(n10));   /* synthesis lineinfo="@2(265[50],265[83])"*/
    defparam i27143_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27135_3_lut (.A(\MISC.wr_flag_addr_r [3]), 
            .B(\MISC.rd_flag_addr_r [3]), .C(n6_adj_5478), .Z(n8_adj_5477));   /* synthesis lineinfo="@2(265[50],265[83])"*/
    defparam i27135_3_lut.INIT = "0xb2b2";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18652_3_lut_4_lut (.A(n44623), 
            .B(n44444), .C(to_i2s_left_7__N_385), .D(n44622), .Z(rd_addr_p1_r_8__N_2347[6]));   /* synthesis lineinfo="@2(134[47],134[69])"*/
    defparam i18652_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27127_3_lut (.A(\MISC.wr_flag_addr_r [2]), 
            .B(\MISC.rd_flag_addr_r [2]), .C(n4_adj_5463), .Z(n6_adj_5478));   /* synthesis lineinfo="@2(265[50],265[83])"*/
    defparam i27127_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i26910_3_lut (.A(\MISC.wr_flag_addr_r [6]), 
            .B(\MISC.rd_flag_addr_p1_r [6]), .C(n12), .Z(n14_adj_5470));   /* synthesis lineinfo="@2(267[48],267[84])"*/
    defparam i26910_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i26902_3_lut (.A(\MISC.wr_flag_addr_r [5]), 
            .B(\MISC.rd_flag_addr_p1_r [5]), .C(n10_adj_5471), .Z(n12));   /* synthesis lineinfo="@2(267[48],267[84])"*/
    defparam i26902_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i26894_3_lut (.A(\MISC.wr_flag_addr_r [4]), 
            .B(\MISC.rd_flag_addr_p1_r [4]), .C(n8_adj_5479), .Z(n10_adj_5471));   /* synthesis lineinfo="@2(267[48],267[84])"*/
    defparam i26894_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i26886_3_lut (.A(\MISC.wr_flag_addr_r [3]), 
            .B(\MISC.rd_flag_addr_p1_r [3]), .C(n6_adj_5480), .Z(n8_adj_5479));   /* synthesis lineinfo="@2(267[48],267[84])"*/
    defparam i26886_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i26878_3_lut (.A(\MISC.wr_flag_addr_r [2]), 
            .B(\MISC.rd_flag_addr_p1_r [2]), .C(n4), .Z(n6_adj_5480));   /* synthesis lineinfo="@2(267[48],267[84])"*/
    defparam i26878_3_lut.INIT = "0xb2b2";
    (* lut_function="(A (B (D)+!B !(C+!(D)))+!A (B (C (D))))" *) LUT4 i25769_2_lut_rep_1238_4_lut (.A(rd_addr_r[0]), 
            .B(rd_addr_p1_r[0]), .C(n44684), .D(n44627), .Z(n44555));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i25769_2_lut_rep_1238_4_lut.INIT = "0xca00";
    (* lut_function="(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B))" *) LUT4 i18322_2_lut_4_lut (.A(rd_addr_r[0]), 
            .B(rd_addr_p1_r[0]), .C(n44684), .D(to_i2s_left_7__N_385), 
            .Z(rd_addr_p1_r_8__N_2347[0]));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i18322_2_lut_4_lut.INIT = "0xff35";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B)))" *) LUT4 i18321_2_lut_4_lut (.A(rd_addr_r[0]), 
            .B(rd_addr_p1_r[0]), .C(n44684), .D(to_i2s_left_7__N_385), 
            .Z(rd_addr_r_8__N_2338[0]));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i18321_2_lut_4_lut.INIT = "0x00ca";
    (* lut_function="(A (B (D)+!B !(C+!(D)))+!A (B (C (D))))" *) LUT4 i24119_2_lut_rep_1228_4_lut (.A(wr_addr_r[1]), 
            .B(wr_addr_p1_r[1]), .C(n44688), .D(n44607), .Z(n44545));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i24119_2_lut_rep_1228_4_lut.INIT = "0xca00";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B)))" *) LUT4 i18624_2_lut_4_lut (.A(wr_addr_r[1]), 
            .B(wr_addr_p1_r[1]), .C(n44688), .D(to_i2s_left_7__N_385), 
            .Z(wr_addr_r_8__N_2295[1]));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i18624_2_lut_4_lut.INIT = "0x00ca";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B)))" *) LUT4 i18625_2_lut_4_lut (.A(wr_addr_r[2]), 
            .B(wr_addr_p1_r[2]), .C(n44688), .D(to_i2s_left_7__N_385), 
            .Z(wr_addr_r_8__N_2295[2]));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i18625_2_lut_4_lut.INIT = "0x00ca";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B)))" *) LUT4 i18626_2_lut_4_lut (.A(wr_addr_r[3]), 
            .B(wr_addr_p1_r[3]), .C(n44688), .D(to_i2s_left_7__N_385), 
            .Z(wr_addr_r_8__N_2295[3]));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i18626_2_lut_4_lut.INIT = "0x00ca";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B)))" *) LUT4 i18627_2_lut_4_lut (.A(wr_addr_r[4]), 
            .B(wr_addr_p1_r[4]), .C(n44688), .D(to_i2s_left_7__N_385), 
            .Z(wr_addr_r_8__N_2295[4]));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i18627_2_lut_4_lut.INIT = "0x00ca";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B)))" *) LUT4 i18628_2_lut_4_lut (.A(wr_addr_r[5]), 
            .B(wr_addr_p1_r[5]), .C(n44688), .D(to_i2s_left_7__N_385), 
            .Z(wr_addr_r_8__N_2295[5]));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i18628_2_lut_4_lut.INIT = "0x00ca";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B)))" *) LUT4 i18629_2_lut_4_lut (.A(wr_addr_r[6]), 
            .B(wr_addr_p1_r[6]), .C(n44688), .D(to_i2s_left_7__N_385), 
            .Z(wr_addr_r_8__N_2295[6]));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i18629_2_lut_4_lut.INIT = "0x00ca";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B)))" *) LUT4 i18630_2_lut_4_lut (.A(wr_addr_r[7]), 
            .B(wr_addr_p1_r[7]), .C(n44688), .D(to_i2s_left_7__N_385), 
            .Z(wr_addr_r_8__N_2295[7]));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i18630_2_lut_4_lut.INIT = "0x00ca";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B)))" *) LUT4 i18631_2_lut_4_lut (.A(wr_addr_r[8]), 
            .B(wr_addr_p1_r[8]), .C(n44688), .D(to_i2s_left_7__N_385), 
            .Z(wr_addr_r_8__N_2295[8]));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i18631_2_lut_4_lut.INIT = "0x00ca";
    (* lut_function="(A)" *) LUT4 i18646_2_lut_4_lut_lut_buf_23 (.A(rd_addr_r_8__N_2338[8]), 
            .Z(n44925));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i18646_2_lut_4_lut_lut_buf_23.INIT = "0xaaaa";
    (* lut_function="(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B))" *) LUT4 i18319_2_lut_4_lut (.A(wr_addr_r[0]), 
            .B(wr_addr_p1_r[0]), .C(n44688), .D(to_i2s_left_7__N_385), 
            .Z(wr_addr_p1_r_8__N_2304[0]));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i18319_2_lut_4_lut.INIT = "0xff35";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B)))" *) LUT4 i18316_2_lut_4_lut (.A(wr_addr_r[0]), 
            .B(wr_addr_p1_r[0]), .C(n44688), .D(to_i2s_left_7__N_385), 
            .Z(wr_addr_r_8__N_2295[0]));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i18316_2_lut_4_lut.INIT = "0x00ca";
    (* lut_function="(A)" *) LUT4 i18645_2_lut_4_lut_lut_buf_24 (.A(rd_addr_r_8__N_2338[7]), 
            .Z(n44927));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i18645_2_lut_4_lut_lut_buf_24.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18644_2_lut_4_lut_lut_buf_25 (.A(rd_addr_r_8__N_2338[6]), 
            .Z(n44929));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i18644_2_lut_4_lut_lut_buf_25.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18643_2_lut_4_lut_lut_buf_26 (.A(rd_addr_r_8__N_2338[5]), 
            .Z(n44931));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i18643_2_lut_4_lut_lut_buf_26.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18642_2_lut_4_lut_lut_buf_27 (.A(rd_addr_r_8__N_2338[4]), 
            .Z(n44933));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i18642_2_lut_4_lut_lut_buf_27.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18641_2_lut_4_lut_lut_buf_28 (.A(rd_addr_r_8__N_2338[3]), 
            .Z(n44935));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i18641_2_lut_4_lut_lut_buf_28.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18640_2_lut_4_lut_lut_buf_29 (.A(rd_addr_r_8__N_2338[2]), 
            .Z(n44937));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i18640_2_lut_4_lut_lut_buf_29.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18639_2_lut_4_lut_lut_buf_30 (.A(rd_addr_r_8__N_2338[1]), 
            .Z(n44939));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i18639_2_lut_4_lut_lut_buf_30.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i18648_3_lut_4_lut_lut_buf_38 (.A(rd_addr_p1_r_8__N_2347[2]), 
            .Z(n44955));   /* synthesis lineinfo="@2(134[47],134[69])"*/
    defparam i18648_3_lut_4_lut_lut_buf_38.INIT = "0xaaaa";
    (* lut_function="(A+!(B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_38378 (.A(n1_adj_5481), 
            .B(n40485), .C(n40275), .D(\MISC.diff_w_8__N_2443 ), .Z(n160));   /* synthesis lineinfo="@2(270[36],270[42])"*/
    defparam i1_4_lut_adj_38378.INIT = "0xafbb";
    (* lut_function="(!((B (C+!(D))+!B (C (D)))+!A))" *) LUT4 i1_4_lut_adj_38379 (.A(n40978), 
            .B(n40646), .C(n40273), .D(\MISC.diff_w_8__N_2443 ), .Z(n1_adj_5481));   /* synthesis lineinfo="@2(270[36],270[42])"*/
    defparam i1_4_lut_adj_38379.INIT = "0x0a22";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38380 (.A(\MISC.rd_flag_addr_r [4]), 
            .B(n8_adj_5477), .C(\MISC.wr_flag_addr_r [4]), .Z(n40485));
    defparam i1_3_lut_adj_38380.INIT = "0x9696";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 \MISC.diff_rd_w_8__I_0_i5_4_lut  (.A(n41379), 
            .B(n40576), .C(n44651), .D(n8_adj_5479), .Z(n40275));   /* synthesis lineinfo="@2(270[77],270[107])"*/
    defparam \MISC.diff_rd_w_8__I_0_i5_4_lut .INIT = "0xc5ca";
    (* lut_function="(A+!(B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_38381 (.A(n41447), 
            .B(n40770), .C(n40271), .D(\MISC.diff_w_8__N_2443 ), .Z(n40978));
    defparam i1_4_lut_adj_38381.INIT = "0xafbb";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38382 (.A(\MISC.rd_flag_addr_r [3]), 
            .B(n6_adj_5478), .C(\MISC.wr_flag_addr_r [3]), .Z(n40646));
    defparam i1_3_lut_adj_38382.INIT = "0x9696";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 \MISC.diff_rd_w_8__I_0_i4_4_lut  (.A(n41407), 
            .B(n40618), .C(n44651), .D(n6_adj_5480), .Z(n40273));   /* synthesis lineinfo="@2(270[77],270[107])"*/
    defparam \MISC.diff_rd_w_8__I_0_i4_4_lut .INIT = "0xc5ca";
    (* lut_function="(A (B+!(C+!(D)))+!A (B+!(C (D))))" *) LUT4 i1_4_lut_adj_38383 (.A(n40668), 
            .B(\MISC.diff_w [0]), .C(n40269), .D(\MISC.diff_w_8__N_2443 ), 
            .Z(n41447));
    defparam i1_4_lut_adj_38383.INIT = "0xcfdd";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38384 (.A(\MISC.rd_flag_addr_r [2]), 
            .B(n4_adj_5463), .C(\MISC.wr_flag_addr_r [2]), .Z(n40770));
    defparam i1_3_lut_adj_38384.INIT = "0x9696";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 \MISC.diff_rd_w_8__I_0_i3_4_lut  (.A(n41449), 
            .B(n40690), .C(n44651), .D(n4), .Z(n40271));   /* synthesis lineinfo="@2(270[77],270[107])"*/
    defparam \MISC.diff_rd_w_8__I_0_i3_4_lut .INIT = "0xc5ca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 \MISC.diff_w_8__I_0_321_i1_4_lut  (.A(\MISC.wr_flag_addr_r [0]), 
            .B(n40233), .C(\MISC.diff_w_8__N_2443 ), .D(\MISC.rd_flag_addr_r [0]), 
            .Z(\MISC.diff_w [0]));   /* synthesis lineinfo="@2(270[45],270[108])"*/
    defparam \MISC.diff_w_8__I_0_321_i1_4_lut .INIT = "0xc5ca";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 \MISC.diff_rd_w_8__I_0_i2_4_lut  (.A(n41569), 
            .B(n40692), .C(n44651), .D(n44734), .Z(n40269));   /* synthesis lineinfo="@2(270[77],270[107])"*/
    defparam \MISC.diff_rd_w_8__I_0_i2_4_lut .INIT = "0xc5ca";
    (* lut_function="(A)" *) LUT4 i18321_2_lut_4_lut_lut_buf_31 (.A(rd_addr_r_8__N_2338[0]), 
            .Z(n44941));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i18321_2_lut_4_lut_lut_buf_31.INIT = "0xaaaa";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38385 (.A(\MISC.rd_flag_addr_p1_r [4]), 
            .B(\MISC.wr_flag_addr_r [4]), .Z(n41379));
    defparam i1_2_lut_adj_38385.INIT = "0x6666";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38386 (.A(\MISC.rd_flag_addr_r [4]), 
            .B(n8_adj_5475), .C(n6534[5]), .Z(n40576));
    defparam i1_3_lut_adj_38386.INIT = "0x9696";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38387 (.A(\MISC.rd_flag_addr_p1_r [3]), 
            .B(\MISC.wr_flag_addr_r [3]), .Z(n41407));
    defparam i1_2_lut_adj_38387.INIT = "0x6666";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38388 (.A(\MISC.rd_flag_addr_r [3]), 
            .B(n6_adj_5476), .C(n6534[4]), .Z(n40618));
    defparam i1_3_lut_adj_38388.INIT = "0x9696";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38389 (.A(\MISC.rd_flag_addr_p1_r [2]), 
            .B(\MISC.wr_flag_addr_r [2]), .Z(n41449));
    defparam i1_2_lut_adj_38389.INIT = "0x6666";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38390 (.A(\MISC.rd_flag_addr_r [2]), 
            .B(n4_adj_5464), .C(n6534[3]), .Z(n40690));
    defparam i1_3_lut_adj_38390.INIT = "0x9696";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 \MISC.diff_rd_w_8__I_0_i1_4_lut  (.A(\MISC.wr_flag_addr_r [0]), 
            .B(n36150), .C(n44651), .D(\MISC.rd_flag_addr_p1_r [0]), .Z(n40233));   /* synthesis lineinfo="@2(270[77],270[107])"*/
    defparam \MISC.diff_rd_w_8__I_0_i1_4_lut .INIT = "0xc5ca";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38391 (.A(n6534[1]), 
            .B(\MISC.rd_flag_addr_r [0]), .Z(n36150));
    defparam i1_2_lut_adj_38391.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38392 (.A(\MISC.rd_flag_addr_p1_r [1]), 
            .B(\MISC.wr_flag_addr_r [1]), .Z(n41569));
    defparam i1_2_lut_adj_38392.INIT = "0x6666";
    (* lut_function="(A)" *) LUT4 i18654_4_lut_lut_buf_32 (.A(rd_addr_p1_r_8__N_2347[8]), 
            .Z(n44943));   /* synthesis lineinfo="@2(148[21],195[28])"*/
    defparam i18654_4_lut_lut_buf_32.INIT = "0xaaaa";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27159_3_lut (.A(\MISC.wr_flag_addr_r [6]), 
            .B(\MISC.rd_flag_addr_r [6]), .C(n12_adj_5474), .Z(n14));   /* synthesis lineinfo="@2(265[50],265[83])"*/
    defparam i27159_3_lut.INIT = "0xb2b2";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\fifo_i2s/lscc_fifo_inst/mem_EBR.mem_2", ECO_MEM_SIZE="[8, 256]", ECO_MEM_BLOCK_SIZE="[8, 256]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B \mem_EBR.mem_20  (.RADDR10(GND_net_c), 
            .RADDR9(GND_net_c), .RADDR8(GND_net), .RADDR7(raddr_r[7]), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_c), .WADDR9(GND_net_c), 
            .WADDR8(GND_net), .WADDR7(waddr_r[7]), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), .MASK_N13(GND_net_c), 
            .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), .MASK_N10(GND_net_c), 
            .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), .MASK_N7(GND_net_c), 
            .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), .MASK_N4(GND_net_c), 
            .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), .MASK_N1(GND_net_c), 
            .MASK_N0(GND_net_c), .WDATA15(GND_net_c), .WDATA14(\from_fft_to_mem_data[7] ), 
            .WDATA13(GND_net_c), .WDATA12(\from_fft_to_mem_data[6] ), .WDATA11(GND_net_c), 
            .WDATA10(\from_fft_to_mem_data[5] ), .WDATA9(GND_net_c), .WDATA8(\from_fft_to_mem_data[4] ), 
            .WDATA7(GND_net_c), .WDATA6(\from_fft_to_mem_data[3] ), .WDATA5(GND_net_c), 
            .WDATA4(\from_fft_to_mem_data[2] ), .WDATA3(GND_net_c), .WDATA2(\from_fft_to_mem_data[1] ), 
            .WDATA1(GND_net_c), .WDATA0(\from_fft_to_mem_data[0] ), .RCLKE(VCC_net), 
            .RCLK(ADC_DCLK_c), .RE(rd_fifo_en_w), .WCLKE(VCC_net), .WCLK(ADC_DCLK_c), 
            .WE(wr_fifo_en_w), .RDATA14(from_i2s_fifo[7]), .RDATA12(from_i2s_fifo[6]), 
            .RDATA10(from_i2s_fifo[5]), .RDATA8(from_i2s_fifo[4]), .RDATA6(from_i2s_fifo[3]), 
            .RDATA4(from_i2s_fifo[2]), .RDATA2(from_i2s_fifo[1]), .RDATA0(from_i2s_fifo[0]));
    defparam \mem_EBR.mem_20 .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem_20 .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem_20 .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem_20 .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem_20 .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem_20 .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem_20 .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem_20 .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem_20 .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem_20 .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem_20 .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem_20 .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem_20 .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem_20 .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem_20 .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem_20 .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem_20 .DATA_WIDTH_W = "8";
    defparam \mem_EBR.mem_20 .DATA_WIDTH_R = "8";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module signal_filter
//

module signal_filter (output n44731, output fft_work, input n44657, input n5, 
            output n21133, input ADC_DCLK_c, input m_axil_rdata_31__N_57, 
            input fft_start, output [13:0]fft_addr_rd, output \from_fft_to_mem_addr[0] , 
            input n5103, input maxfan_replicated_net_517, output \from_fft_to_mem_addr[1] , 
            output \from_fft_to_mem_addr[2] , output \from_fft_to_mem_addr[3] , 
            output \from_fft_to_mem_addr[4] , output \from_fft_to_mem_addr[5] , 
            output \from_fft_to_mem_addr[6] , output \from_fft_to_mem_addr[7] , 
            input \regs[2][18] , input \regs[2][17] , output n44649, output n44735, 
            output from_fft_to_mem_wr, output fft_finish, input n44979, 
            output [8:0]wr_addr_r, input n44959, output [8:0]wr_addr_p1_r, 
            input n44981, input n45013, output [8:0]rd_addr_r, output [8:0]rd_addr_p1_r, 
            input [15:0]from_signal_ram_to_i2c, input VCC_net, input GND_net, 
            output n44771, output n44682, output n44589, input \wr_addr_p1_r_8__N_2304[1] , 
            input n44993, input n44991, input n44989, input n44987, 
            input n44985, input n44983, input n44977, input n44975, 
            input n44973, input n44971, input n44969, input n44967, 
            input n44965, input n44963, input n45011, input n45009, 
            input n45007, input n45005, input n45003, input n45001, 
            input n44999, input n44997, input \rd_addr_p1_r_8__N_2347[1] , 
            input n45027, input n45025, input n45023, input n45021, 
            input n45019, input n45017, input n45015, output n44503, 
            output n44478, output n44443, output n44464, output n44477, 
            output n44425, output n44476, output n44409, output n44674, 
            output n44502, output n44676, output n44675, output n44420, 
            output n44475, output n44473, output n44474, output n44375, 
            output n44673, output n44542, output n44437, output n44471, 
            output n44472, output n44672, output n44678, output n44671, 
            output n44677, output n44383, output n44465, output n42275, 
            output full_nxt_w_N_2489, output n41973, output n44396, input [15:0]fram_rdata_im_del, 
            output \fram_rdata_im[1] , output \fram_rdata_im[2] , output \fram_rdata_im[3] , 
            output \fram_rdata_im[4] , output \fram_rdata_im[5] , output \fram_rdata_im[6] , 
            output \fram_rdata_im[7] , output \fram_rdata_im[8] , output \fram_rdata_im[9] , 
            output \fram_rdata_im[10] , output \fram_rdata_im[11] , output \fram_rdata_im[12] , 
            output \fram_rdata_im[13] , output \fram_rdata_im[14] , output \fram_rdata_im[15] , 
            output \fram_rdata_im[0] , output \from_fft_to_mem_data[0] , 
            output \from_fft_to_mem_data[1] , output \from_fft_to_mem_data[2] , 
            output \from_fft_to_mem_data[3] , output \from_fft_to_mem_data[4] , 
            output \from_fft_to_mem_data[5] , output \from_fft_to_mem_data[6] , 
            output \from_fft_to_mem_data[7] , output n21160);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    wire n44820, rden_z, rden_zz, fifo_rd, to_fft_valid, start_zzz, 
        start_zzzz, start_zz, start_z, n44406, n44814, n21294;
    wire [7:0]n47;
    
    wire n4698, n21146, n4696, n44752, n21278, n44539;
    wire [7:0]data_in_cnt_7__N_2647;
    wire [7:0]data_in_cnt;   /* synthesis lineinfo="@31(51[15],51[26])"*/
    
    wire n44836, n38637, n38393, n44463, n21288, n44708, n44500, 
        n21286, n44419, n20588, n44831, n44558, n44833, n44817, 
        n44835, n44559, n21298, n21296, n21292, n21290, n21284, 
        n21282;
    wire [7:0]n318;
    
    wire n248, n39928, n44632, from_fft_valid, n8, n40434, n8_adj_5461, 
        n40432, n44613, n44667, n21276, n44586, n44436, n21280, 
        n21274, n41433, fifo_full, fifo_empty;
    wire [4:0]pts_cnt;   /* synthesis lineinfo="@11(92[23],92[30])"*/
    
    wire n23, n21300, n21134, n21163, n21165, n21167, n21169, 
        fifo_rd_adj_5462, n4721, n44381, fifo_almfull, n44629;
    wire [1:0]fram_waddr;   /* synthesis lineinfo="@11(65[24],65[34])"*/
    
    wire cmul_done, n23298, n20, n24006, n21306, n25120, n21304, 
        n21302, n44394, n41513, n41493, n41489, n41509, n41485, 
        n41481, n41505, n41501, n41479, n41473, \from_fifo[0] , 
        \from_fifo[1] , \from_fifo[2] , \from_fifo[3] , \from_fifo[4] , 
        \from_fifo[5] , \from_fifo[6] , \from_fifo[7] , \from_fifo[8] , 
        \from_fifo[9] , \from_fifo[10] , \from_fifo[11] ;
    wire [14:0]from_fft;   /* synthesis lineinfo="@31(48[21],48[29])"*/
    
    wire VCC_net_c, GND_net_c;
    
    (* lut_function="(!(A (B (C (D)))+!A (C (D))))" *) LUT4 i36195_3_lut_4_lut (.A(n44731), 
            .B(fft_work), .C(n44657), .D(n5), .Z(n21133));   /* synthesis lineinfo="@31(59[9],69[12])"*/
    defparam i36195_3_lut_4_lut.INIT = "0x2fff";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ rden_zz_c (.D(rden_z), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(rden_zz));   /* synthesis lineinfo="@31(77[9],94[12])"*/
    defparam rden_zz_c.REGSET = "RESET";
    defparam rden_zz_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ fifo_rd_z (.D(fifo_rd), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(to_fft_valid));   /* synthesis lineinfo="@31(77[9],94[12])"*/
    defparam fifo_rd_z.REGSET = "RESET";
    defparam fifo_rd_z.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ start_zzzz_c (.D(start_zzz), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(start_zzzz));   /* synthesis lineinfo="@31(129[12],134[8])"*/
    defparam start_zzzz_c.REGSET = "RESET";
    defparam start_zzzz_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ start_zzz_c (.D(start_zz), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(start_zzz));   /* synthesis lineinfo="@31(129[12],134[8])"*/
    defparam start_zzz_c.REGSET = "RESET";
    defparam start_zzz_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ start_zz_c (.D(start_z), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(start_zz));   /* synthesis lineinfo="@31(129[12],134[8])"*/
    defparam start_zz_c.REGSET = "RESET";
    defparam start_zz_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ start_z_c (.D(fft_start), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(start_z));   /* synthesis lineinfo="@31(129[12],134[8])"*/
    defparam start_z_c.REGSET = "RESET";
    defparam start_z_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ out_data_cnt__i1 (.D(n47[0]), 
            .SP(n4698), .CK(ADC_DCLK_c), .SR(n44814), .Q(\from_fft_to_mem_addr[0] ));   /* synthesis lineinfo="@31(118[12],127[8])"*/
    defparam out_data_cnt__i1.REGSET = "RESET";
    defparam out_data_cnt__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18707_3_lut_4_lut (.A(fft_addr_rd[10]), 
            .B(n44406), .C(n44814), .D(fft_addr_rd[11]), .Z(n21294));   /* synthesis lineinfo="@31(92[32],92[47])"*/
    defparam i18707_3_lut_4_lut.INIT = "0x0708";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ work (.D(n5103), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(fft_work));   /* synthesis lineinfo="@31(59[9],69[12])"*/
    defparam work.REGSET = "RESET";
    defparam work.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ in_data_cnt__i0 (.D(n21146), 
            .SP(n4696), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(fft_addr_rd[0]));   /* synthesis lineinfo="@31(77[9],94[12])"*/
    defparam in_data_cnt__i0.REGSET = "RESET";
    defparam in_data_cnt__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ data_in_cnt__i5 (.D(data_in_cnt_7__N_2647[5]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(n44836), .Q(data_in_cnt[5]));   /* synthesis lineinfo="@31(146[12],156[8])"*/
    defparam data_in_cnt__i5.REGSET = "RESET";
    defparam data_in_cnt__i5.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18699_3_lut_4_lut (.A(fft_addr_rd[2]), 
            .B(n44752), .C(n44814), .D(fft_addr_rd[3]), .Z(n21278));   /* synthesis lineinfo="@31(92[32],92[47])"*/
    defparam i18699_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26365_2_lut_rep_1222_3_lut_4_lut (.A(fft_addr_rd[2]), 
            .B(n44752), .C(fft_addr_rd[4]), .D(fft_addr_rd[3]), .Z(n44539));   /* synthesis lineinfo="@31(92[32],92[47])"*/
    defparam i26365_2_lut_rep_1222_3_lut_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ data_in_cnt__i6 (.D(n38637), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(data_in_cnt[6]));   /* synthesis lineinfo="@31(146[12],156[8])"*/
    defparam data_in_cnt__i6.REGSET = "RESET";
    defparam data_in_cnt__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ data_in_cnt__i7 (.D(n38393), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(data_in_cnt[7]));   /* synthesis lineinfo="@31(146[12],156[8])"*/
    defparam data_in_cnt__i7.REGSET = "RESET";
    defparam data_in_cnt__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ out_data_cnt__i2 (.D(n47[1]), 
            .SP(n4698), .CK(ADC_DCLK_c), .SR(n44814), .Q(\from_fft_to_mem_addr[1] ));   /* synthesis lineinfo="@31(118[12],127[8])"*/
    defparam out_data_cnt__i2.REGSET = "RESET";
    defparam out_data_cnt__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ out_data_cnt__i3 (.D(n47[2]), 
            .SP(n4698), .CK(ADC_DCLK_c), .SR(n44814), .Q(\from_fft_to_mem_addr[2] ));   /* synthesis lineinfo="@31(118[12],127[8])"*/
    defparam out_data_cnt__i3.REGSET = "RESET";
    defparam out_data_cnt__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ out_data_cnt__i4 (.D(n47[3]), 
            .SP(n4698), .CK(ADC_DCLK_c), .SR(n44814), .Q(\from_fft_to_mem_addr[3] ));   /* synthesis lineinfo="@31(118[12],127[8])"*/
    defparam out_data_cnt__i4.REGSET = "RESET";
    defparam out_data_cnt__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ out_data_cnt__i5 (.D(n47[4]), 
            .SP(n4698), .CK(ADC_DCLK_c), .SR(n44814), .Q(\from_fft_to_mem_addr[4] ));   /* synthesis lineinfo="@31(118[12],127[8])"*/
    defparam out_data_cnt__i5.REGSET = "RESET";
    defparam out_data_cnt__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ out_data_cnt__i6 (.D(n47[5]), 
            .SP(n4698), .CK(ADC_DCLK_c), .SR(n44814), .Q(\from_fft_to_mem_addr[5] ));   /* synthesis lineinfo="@31(118[12],127[8])"*/
    defparam out_data_cnt__i6.REGSET = "RESET";
    defparam out_data_cnt__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ out_data_cnt__i7 (.D(n47[6]), 
            .SP(n4698), .CK(ADC_DCLK_c), .SR(n44814), .Q(\from_fft_to_mem_addr[6] ));   /* synthesis lineinfo="@31(118[12],127[8])"*/
    defparam out_data_cnt__i7.REGSET = "RESET";
    defparam out_data_cnt__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ out_data_cnt__i8 (.D(n47[7]), 
            .SP(n4698), .CK(ADC_DCLK_c), .SR(n44814), .Q(\from_fft_to_mem_addr[7] ));   /* synthesis lineinfo="@31(118[12],127[8])"*/
    defparam out_data_cnt__i8.REGSET = "RESET";
    defparam out_data_cnt__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ data_in_cnt__i1 (.D(data_in_cnt_7__N_2647[1]), 
            .SP(n20588), .CK(ADC_DCLK_c), .SR(n44836), .Q(data_in_cnt[1]));   /* synthesis lineinfo="@31(146[12],156[8])"*/
    defparam data_in_cnt__i1.REGSET = "RESET";
    defparam data_in_cnt__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18704_3_lut_4_lut (.A(fft_addr_rd[7]), 
            .B(n44463), .C(n44814), .D(fft_addr_rd[8]), .Z(n21288));   /* synthesis lineinfo="@31(92[32],92[47])"*/
    defparam i18704_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26400_2_lut_rep_1089_3_lut_4_lut (.A(fft_addr_rd[7]), 
            .B(n44463), .C(fft_addr_rd[9]), .D(fft_addr_rd[8]), .Z(n44406));   /* synthesis lineinfo="@31(92[32],92[47])"*/
    defparam i26400_2_lut_rep_1089_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25426_2_lut_3_lut_4_lut (.A(\from_fft_to_mem_addr[3] ), 
            .B(n44708), .C(\from_fft_to_mem_addr[5] ), .D(\from_fft_to_mem_addr[4] ), 
            .Z(n47[5]));   /* synthesis lineinfo="@31(124[33],124[49])"*/
    defparam i25426_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18703_3_lut_4_lut (.A(fft_addr_rd[6]), 
            .B(n44500), .C(n44814), .D(fft_addr_rd[7]), .Z(n21286));   /* synthesis lineinfo="@31(92[32],92[47])"*/
    defparam i18703_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26393_2_lut_rep_1102_3_lut_4_lut (.A(fft_addr_rd[6]), 
            .B(n44500), .C(fft_addr_rd[8]), .D(fft_addr_rd[7]), .Z(n44419));   /* synthesis lineinfo="@31(92[32],92[47])"*/
    defparam i26393_2_lut_rep_1102_3_lut_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ data_in_cnt__i2 (.D(data_in_cnt_7__N_2647[2]), 
            .SP(n20588), .CK(ADC_DCLK_c), .SR(n44836), .Q(data_in_cnt[2]));   /* synthesis lineinfo="@31(146[12],156[8])"*/
    defparam data_in_cnt__i2.REGSET = "RESET";
    defparam data_in_cnt__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ data_in_cnt__i3 (.D(data_in_cnt_7__N_2647[3]), 
            .SP(n20588), .CK(ADC_DCLK_c), .SR(n44836), .Q(data_in_cnt[3]));   /* synthesis lineinfo="@31(146[12],156[8])"*/
    defparam data_in_cnt__i3.REGSET = "RESET";
    defparam data_in_cnt__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ data_in_cnt__i4 (.D(data_in_cnt_7__N_2647[4]), 
            .SP(n20588), .CK(ADC_DCLK_c), .SR(n44836), .Q(data_in_cnt[4]));   /* synthesis lineinfo="@31(146[12],156[8])"*/
    defparam data_in_cnt__i4.REGSET = "RESET";
    defparam data_in_cnt__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ data_in_cnt__i0 (.D(data_in_cnt_7__N_2647[0]), 
            .SP(n20588), .CK(ADC_DCLK_c), .SR(n44836), .Q(data_in_cnt[0]));   /* synthesis lineinfo="@31(146[12],156[8])"*/
    defparam data_in_cnt__i0.REGSET = "RESET";
    defparam data_in_cnt__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ in_data_cnt__i13 (.D(n21298), 
            .SP(n4696), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fft_addr_rd[13]));   /* synthesis lineinfo="@31(77[9],94[12])"*/
    defparam in_data_cnt__i13.REGSET = "RESET";
    defparam in_data_cnt__i13.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25419_2_lut_3_lut_4_lut (.A(\from_fft_to_mem_addr[2] ), 
            .B(n44831), .C(\from_fft_to_mem_addr[4] ), .D(\from_fft_to_mem_addr[3] ), 
            .Z(n47[4]));   /* synthesis lineinfo="@31(124[33],124[49])"*/
    defparam i25419_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25421_2_lut_rep_1241_3_lut_4_lut (.A(\from_fft_to_mem_addr[2] ), 
            .B(n44831), .C(\from_fft_to_mem_addr[4] ), .D(\from_fft_to_mem_addr[3] ), 
            .Z(n44558));   /* synthesis lineinfo="@31(124[33],124[49])"*/
    defparam i25421_2_lut_rep_1241_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i33580_2_lut_rep_1242_3_lut_4_lut (.A(n44833), 
            .B(n44817), .C(n44835), .D(data_in_cnt[4]), .Z(n44559));   /* synthesis lineinfo="@31(149[18],155[12])"*/
    defparam i33580_2_lut_rep_1242_3_lut_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ in_data_cnt__i12 (.D(n21296), 
            .SP(n4696), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fft_addr_rd[12]));   /* synthesis lineinfo="@31(77[9],94[12])"*/
    defparam in_data_cnt__i12.REGSET = "RESET";
    defparam in_data_cnt__i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ in_data_cnt__i11 (.D(n21294), 
            .SP(n4696), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fft_addr_rd[11]));   /* synthesis lineinfo="@31(77[9],94[12])"*/
    defparam in_data_cnt__i11.REGSET = "RESET";
    defparam in_data_cnt__i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ in_data_cnt__i10 (.D(n21292), 
            .SP(n4696), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fft_addr_rd[10]));   /* synthesis lineinfo="@31(77[9],94[12])"*/
    defparam in_data_cnt__i10.REGSET = "RESET";
    defparam in_data_cnt__i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ in_data_cnt__i9 (.D(n21290), 
            .SP(n4696), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fft_addr_rd[9]));   /* synthesis lineinfo="@31(77[9],94[12])"*/
    defparam in_data_cnt__i9.REGSET = "RESET";
    defparam in_data_cnt__i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ in_data_cnt__i8 (.D(n21288), 
            .SP(n4696), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fft_addr_rd[8]));   /* synthesis lineinfo="@31(77[9],94[12])"*/
    defparam in_data_cnt__i8.REGSET = "RESET";
    defparam in_data_cnt__i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ in_data_cnt__i7 (.D(n21286), 
            .SP(n4696), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fft_addr_rd[7]));   /* synthesis lineinfo="@31(77[9],94[12])"*/
    defparam in_data_cnt__i7.REGSET = "RESET";
    defparam in_data_cnt__i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ in_data_cnt__i6 (.D(n21284), 
            .SP(n4696), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fft_addr_rd[6]));   /* synthesis lineinfo="@31(77[9],94[12])"*/
    defparam in_data_cnt__i6.REGSET = "RESET";
    defparam in_data_cnt__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ in_data_cnt__i5 (.D(n21282), 
            .SP(n4696), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fft_addr_rd[5]));   /* synthesis lineinfo="@31(77[9],94[12])"*/
    defparam in_data_cnt__i5.REGSET = "RESET";
    defparam in_data_cnt__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ in_data_cnt__i4 (.D(n21280), 
            .SP(n4696), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fft_addr_rd[4]));   /* synthesis lineinfo="@31(77[9],94[12])"*/
    defparam in_data_cnt__i4.REGSET = "RESET";
    defparam in_data_cnt__i4.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_rep_1414 (.A(\regs[2][18] ), 
            .B(\regs[2][17] ), .Z(n44731));   /* synthesis lineinfo="@31(59[9],69[12])"*/
    defparam i1_2_lut_rep_1414.INIT = "0x4444";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i1_2_lut_rep_1332_3_lut (.A(\regs[2][18] ), 
            .B(\regs[2][17] ), .C(fft_work), .Z(n44649));   /* synthesis lineinfo="@31(59[9],69[12])"*/
    defparam i1_2_lut_rep_1332_3_lut.INIT = "0x0404";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 mux_73_i6_4_lut (.A(n318[5]), 
            .B(data_in_cnt[5]), .C(n248), .D(n39928), .Z(data_in_cnt_7__N_2647[5]));   /* synthesis lineinfo="@31(149[18],155[12])"*/
    defparam mux_73_i6_4_lut.INIT = "0x3aca";
    (* lut_function="(A (B (C+!(D))+!B !(D))+!A !(B (C+!(D))+!B !(D)))" *) LUT4 mux_72_i6_4_lut (.A(data_in_cnt[5]), 
            .B(n44632), .C(n44835), .D(from_fft_valid), .Z(n318[5]));   /* synthesis lineinfo="@31(151[18],155[12])"*/
    defparam mux_72_i6_4_lut.INIT = "0x95aa";
    (* lut_function="(!((B (C (D))+!B (C+!(D)))+!A))" *) LUT4 i1_4_lut (.A(fft_work), 
            .B(n8), .C(n40434), .D(from_fft_valid), .Z(n38637));   /* synthesis lineinfo="@31(146[12],156[8])"*/
    defparam i1_4_lut.INIT = "0x0a88";
    (* lut_function="(!((B (C (D))+!B (C+!(D)))+!A))" *) LUT4 i1_4_lut_adj_38336 (.A(fft_work), 
            .B(n8_adj_5461), .C(n40432), .D(from_fft_valid), .Z(n38393));   /* synthesis lineinfo="@31(146[12],156[8])"*/
    defparam i1_4_lut_adj_38336.INIT = "0x0a88";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 i25_4_lut (.A(data_in_cnt[7]), 
            .B(data_in_cnt[6]), .C(n44835), .D(n44613), .Z(n8_adj_5461));   /* synthesis lineinfo="@31(146[12],156[8])"*/
    defparam i25_4_lut.INIT = "0x6aaa";
    (* lut_function="(!(A (B+(C+(D)))+!A !(B+(C+(D)))))" *) LUT4 i33565_4_lut (.A(data_in_cnt[7]), 
            .B(data_in_cnt[6]), .C(n44559), .D(data_in_cnt[5]), .Z(n40432));   /* synthesis lineinfo="@31(151[18],155[12])"*/
    defparam i33565_4_lut.INIT = "0x5556";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i25398_2_lut (.A(\from_fft_to_mem_addr[1] ), 
            .B(\from_fft_to_mem_addr[0] ), .Z(n47[1]));   /* synthesis lineinfo="@31(124[33],124[49])"*/
    defparam i25398_2_lut.INIT = "0x6666";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_rep_1418 (.A(\regs[2][18] ), 
            .B(fft_work), .C(\regs[2][17] ), .Z(n44735));   /* synthesis lineinfo="@31(59[9],69[12])"*/
    defparam i1_3_lut_rep_1418.INIT = "0xfefe";
    (* lut_function="(A (B))" *) LUT4 i26344_2_lut_rep_1435 (.A(fft_addr_rd[1]), 
            .B(fft_addr_rd[0]), .Z(n44752));   /* synthesis lineinfo="@31(92[32],92[47])"*/
    defparam i26344_2_lut_rep_1435.INIT = "0x8888";
    (* lut_function="(A (B (C)))" *) LUT4 i26351_2_lut_rep_1350_3_lut (.A(fft_addr_rd[1]), 
            .B(fft_addr_rd[0]), .C(fft_addr_rd[2]), .Z(n44667));   /* synthesis lineinfo="@31(92[32],92[47])"*/
    defparam i26351_2_lut_rep_1350_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18698_3_lut_4_lut (.A(fft_addr_rd[1]), 
            .B(fft_addr_rd[0]), .C(n44814), .D(fft_addr_rd[2]), .Z(n21276));   /* synthesis lineinfo="@31(92[32],92[47])"*/
    defparam i18698_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26358_2_lut_rep_1269_3_lut_4_lut (.A(fft_addr_rd[1]), 
            .B(fft_addr_rd[0]), .C(fft_addr_rd[3]), .D(fft_addr_rd[2]), 
            .Z(n44586));   /* synthesis lineinfo="@31(92[32],92[47])"*/
    defparam i26358_2_lut_rep_1269_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18702_3_lut_4_lut (.A(fft_addr_rd[5]), 
            .B(n44539), .C(n44814), .D(fft_addr_rd[6]), .Z(n21284));   /* synthesis lineinfo="@31(92[32],92[47])"*/
    defparam i18702_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26386_2_lut_rep_1119_3_lut_4_lut (.A(fft_addr_rd[5]), 
            .B(n44539), .C(fft_addr_rd[7]), .D(fft_addr_rd[6]), .Z(n44436));   /* synthesis lineinfo="@31(92[32],92[47])"*/
    defparam i26386_2_lut_rep_1119_3_lut_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ in_data_cnt__i3 (.D(n21278), 
            .SP(n4696), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fft_addr_rd[3]));   /* synthesis lineinfo="@31(77[9],94[12])"*/
    defparam in_data_cnt__i3.REGSET = "RESET";
    defparam in_data_cnt__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ in_data_cnt__i2 (.D(n21276), 
            .SP(n4696), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fft_addr_rd[2]));   /* synthesis lineinfo="@31(77[9],94[12])"*/
    defparam in_data_cnt__i2.REGSET = "RESET";
    defparam in_data_cnt__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ in_data_cnt__i1 (.D(n21274), 
            .SP(n4696), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(fft_addr_rd[1]));   /* synthesis lineinfo="@31(77[9],94[12])"*/
    defparam in_data_cnt__i1.REGSET = "RESET";
    defparam in_data_cnt__i1.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i36211_4_lut (.A(start_zzzz), 
            .B(n44613), .C(n41433), .D(data_in_cnt[7]), .Z(fifo_rd));
    defparam i36211_4_lut.INIT = "0x0001";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut (.A(fifo_full), .B(fifo_empty), 
            .C(data_in_cnt[6]), .Z(n41433));
    defparam i1_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_38337 (.A(data_in_cnt[1]), 
            .B(n44817), .C(data_in_cnt[0]), .D(data_in_cnt[4]), .Z(n39928));   /* synthesis lineinfo="@31(149[18],155[12])"*/
    defparam i1_4_lut_adj_38337.INIT = "0x8000";
    (* lut_function="(!(A))" *) LUT4 i25396_1_lut (.A(\from_fft_to_mem_addr[0] ), 
            .Z(n47[0]));   /* synthesis lineinfo="@31(124[33],124[49])"*/
    defparam i25396_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i25440_3_lut_4_lut (.A(\from_fft_to_mem_addr[5] ), 
            .B(n44558), .C(\from_fft_to_mem_addr[6] ), .D(\from_fft_to_mem_addr[7] ), 
            .Z(n47[7]));   /* synthesis lineinfo="@31(124[33],124[49])"*/
    defparam i25440_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!(A+!(B)))" *) LUT4 i36275_2_lut_rep_1497 (.A(fft_work), 
            .B(fft_start), .Z(n44814));   /* synthesis lineinfo="@31(59[9],69[12])"*/
    defparam i36275_2_lut_rep_1497.INIT = "0x4444";
    (* lut_function="(!(A (C)+!A (B+(C))))" *) LUT4 i36246_2_lut_3_lut (.A(fft_work), 
            .B(fft_start), .C(pts_cnt[0]), .Z(n23));   /* synthesis lineinfo="@31(59[9],69[12])"*/
    defparam i36246_2_lut_3_lut.INIT = "0x0b0b";
    (* lut_function="(!(A (C (D)+!C !(D))+!A (B+(C (D)+!C !(D)))))" *) LUT4 i1_3_lut_4_lut (.A(fft_work), 
            .B(fft_start), .C(pts_cnt[1]), .D(pts_cnt[0]), .Z(n21300));   /* synthesis lineinfo="@31(59[9],69[12])"*/
    defparam i1_3_lut_4_lut.INIT = "0x0bb0";
    (* lut_function="(A (C)+!A !(B+!(C)))" *) LUT4 i1_2_lut_3_lut (.A(fft_work), 
            .B(fft_start), .C(pts_cnt[0]), .Z(n21134));   /* synthesis lineinfo="@31(59[9],69[12])"*/
    defparam i1_2_lut_3_lut.INIT = "0xb0b0";
    (* lut_function="(A (C)+!A !(B+!(C)))" *) LUT4 i1_2_lut_3_lut_adj_38338 (.A(fft_work), 
            .B(fft_start), .C(pts_cnt[4]), .Z(n21163));   /* synthesis lineinfo="@31(59[9],69[12])"*/
    defparam i1_2_lut_3_lut_adj_38338.INIT = "0xb0b0";
    (* lut_function="(A (C)+!A !(B+!(C)))" *) LUT4 i1_2_lut_3_lut_adj_38339 (.A(fft_work), 
            .B(fft_start), .C(pts_cnt[3]), .Z(n21165));   /* synthesis lineinfo="@31(59[9],69[12])"*/
    defparam i1_2_lut_3_lut_adj_38339.INIT = "0xb0b0";
    (* lut_function="(A (C)+!A !(B+!(C)))" *) LUT4 i1_2_lut_3_lut_adj_38340 (.A(fft_work), 
            .B(fft_start), .C(pts_cnt[2]), .Z(n21167));   /* synthesis lineinfo="@31(59[9],69[12])"*/
    defparam i1_2_lut_3_lut_adj_38340.INIT = "0xb0b0";
    (* lut_function="(A (C)+!A !(B+!(C)))" *) LUT4 i1_2_lut_3_lut_adj_38341 (.A(fft_work), 
            .B(fft_start), .C(pts_cnt[1]), .Z(n21169));   /* synthesis lineinfo="@31(59[9],69[12])"*/
    defparam i1_2_lut_3_lut_adj_38341.INIT = "0xb0b0";
    (* lut_function="(!(A (C)+!A (B+(C))))" *) LUT4 i18340_2_lut_3_lut (.A(fft_work), 
            .B(fft_start), .C(fft_addr_rd[0]), .Z(n21146));   /* synthesis lineinfo="@31(59[9],69[12])"*/
    defparam i18340_2_lut_3_lut.INIT = "0x0b0b";
    (* lut_function="(A (C)+!A (B+(C)))" *) LUT4 i980_2_lut_3_lut (.A(fft_work), 
            .B(fft_start), .C(from_fft_to_mem_wr), .Z(n4698));   /* synthesis lineinfo="@31(59[9],69[12])"*/
    defparam i980_2_lut_3_lut.INIT = "0xf4f4";
    (* lut_function="(!(A (C (D)+!C !(D))+!A (B+(C (D)+!C !(D)))))" *) LUT4 i18697_3_lut_4_lut (.A(fft_work), 
            .B(fft_start), .C(fft_addr_rd[0]), .D(fft_addr_rd[1]), .Z(n21274));   /* synthesis lineinfo="@31(59[9],69[12])"*/
    defparam i18697_3_lut_4_lut.INIT = "0x0bb0";
    (* lut_function="(A (C)+!A (B+(C)))" *) LUT4 i993_2_lut_3_lut (.A(fft_work), 
            .B(fft_start), .C(fifo_rd_adj_5462), .Z(n4721));   /* synthesis lineinfo="@31(59[9],69[12])"*/
    defparam i993_2_lut_3_lut.INIT = "0xf4f4";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_rep_1500 (.A(data_in_cnt[2]), 
            .B(data_in_cnt[3]), .Z(n44817));   /* synthesis lineinfo="@31(149[18],155[12])"*/
    defparam i1_2_lut_rep_1500.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_2_lut_rep_1315_3_lut_4_lut (.A(data_in_cnt[2]), 
            .B(data_in_cnt[3]), .C(data_in_cnt[4]), .D(n44833), .Z(n44632));   /* synthesis lineinfo="@31(149[18],155[12])"*/
    defparam i1_2_lut_rep_1315_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28759_2_lut_3_lut_4_lut (.A(data_in_cnt[2]), 
            .B(data_in_cnt[3]), .C(data_in_cnt[4]), .D(n44833), .Z(data_in_cnt_7__N_2647[4]));   /* synthesis lineinfo="@31(149[18],155[12])"*/
    defparam i28759_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18706_3_lut_4_lut (.A(fft_addr_rd[9]), 
            .B(n44419), .C(n44814), .D(fft_addr_rd[10]), .Z(n21292));   /* synthesis lineinfo="@31(92[32],92[47])"*/
    defparam i18706_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26414_2_lut_rep_1064_3_lut_4_lut (.A(fft_addr_rd[9]), 
            .B(n44419), .C(fft_addr_rd[11]), .D(fft_addr_rd[10]), .Z(n44381));   /* synthesis lineinfo="@31(92[32],92[47])"*/
    defparam i26414_2_lut_rep_1064_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_3_lut_rep_1503 (.A(fft_addr_rd[13]), 
            .B(fifo_almfull), .C(fft_work), .Z(n44820));
    defparam i1_3_lut_rep_1503.INIT = "0x1010";
    (* lut_function="(!(A (C+!(D))+!A (B (C+!(D))+!B !(C+(D)))))" *) LUT4 i979_2_lut_3_lut_4_lut (.A(fft_addr_rd[13]), 
            .B(fifo_almfull), .C(fft_work), .D(fft_start), .Z(n4696));
    defparam i979_2_lut_3_lut_4_lut.INIT = "0x1f10";
    (* lut_function="(A (B))" *) LUT4 i25400_2_lut_rep_1514 (.A(\from_fft_to_mem_addr[1] ), 
            .B(\from_fft_to_mem_addr[0] ), .Z(n44831));   /* synthesis lineinfo="@31(124[33],124[49])"*/
    defparam i25400_2_lut_rep_1514.INIT = "0x8888";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i25405_2_lut_3_lut (.A(\from_fft_to_mem_addr[1] ), 
            .B(\from_fft_to_mem_addr[0] ), .C(\from_fft_to_mem_addr[2] ), 
            .Z(n47[2]));   /* synthesis lineinfo="@31(124[33],124[49])"*/
    defparam i25405_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (B (C)))" *) LUT4 i25407_2_lut_rep_1391_3_lut (.A(\from_fft_to_mem_addr[1] ), 
            .B(\from_fft_to_mem_addr[0] ), .C(\from_fft_to_mem_addr[2] ), 
            .Z(n44708));   /* synthesis lineinfo="@31(124[33],124[49])"*/
    defparam i25407_2_lut_rep_1391_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25412_2_lut_3_lut_4_lut (.A(\from_fft_to_mem_addr[1] ), 
            .B(\from_fft_to_mem_addr[0] ), .C(\from_fft_to_mem_addr[3] ), 
            .D(\from_fft_to_mem_addr[2] ), .Z(n47[3]));   /* synthesis lineinfo="@31(124[33],124[49])"*/
    defparam i25412_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25414_2_lut_rep_1312_3_lut_4_lut (.A(\from_fft_to_mem_addr[1] ), 
            .B(\from_fft_to_mem_addr[0] ), .C(\from_fft_to_mem_addr[3] ), 
            .D(\from_fft_to_mem_addr[2] ), .Z(n44629));   /* synthesis lineinfo="@31(124[33],124[49])"*/
    defparam i25414_2_lut_rep_1312_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B))" *) LUT4 i25285_2_lut_rep_1516 (.A(data_in_cnt[1]), 
            .B(data_in_cnt[0]), .Z(n44833));   /* synthesis lineinfo="@31(152[28],152[44])"*/
    defparam i25285_2_lut_rep_1516.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i28758_3_lut_4_lut (.A(data_in_cnt[1]), 
            .B(data_in_cnt[0]), .C(data_in_cnt[2]), .D(data_in_cnt[3]), 
            .Z(data_in_cnt_7__N_2647[3]));   /* synthesis lineinfo="@31(152[28],152[44])"*/
    defparam i28758_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i28757_2_lut_3_lut (.A(data_in_cnt[1]), 
            .B(data_in_cnt[0]), .C(data_in_cnt[2]), .Z(data_in_cnt_7__N_2647[2]));   /* synthesis lineinfo="@31(152[28],152[44])"*/
    defparam i28757_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!((B)+!A))" *) LUT4 i66_2_lut_rep_1518 (.A(to_fft_valid), 
            .B(fifo_full), .Z(n44835));   /* synthesis lineinfo="@31(151[22],151[57])"*/
    defparam i66_2_lut_rep_1518.INIT = "0x2222";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i62_2_lut_3_lut (.A(to_fft_valid), 
            .B(fifo_full), .C(from_fft_valid), .Z(n248));   /* synthesis lineinfo="@31(151[22],151[57])"*/
    defparam i62_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(!(A))" *) LUT4 i17262_1_lut_rep_1519 (.A(fft_work), 
            .Z(n44836));   /* synthesis lineinfo="@31(59[9],69[12])"*/
    defparam i17262_1_lut_rep_1519.INIT = "0x5555";
    (* lut_function="(!(A (B+!(C))))" *) LUT4 i2_2_lut_3_lut_3_lut (.A(fft_work), 
            .B(fifo_full), .C(to_fft_valid), .Z(n20588));   /* synthesis lineinfo="@31(59[9],69[12])"*/
    defparam i2_2_lut_3_lut_3_lut.INIT = "0x7575";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18701_3_lut_4_lut (.A(fft_addr_rd[4]), 
            .B(n44586), .C(n44814), .D(fft_addr_rd[5]), .Z(n21282));   /* synthesis lineinfo="@31(92[32],92[47])"*/
    defparam i18701_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26379_2_lut_rep_1146_3_lut_4_lut (.A(fft_addr_rd[4]), 
            .B(n44586), .C(fft_addr_rd[6]), .D(fft_addr_rd[5]), .Z(n44463));   /* synthesis lineinfo="@31(92[32],92[47])"*/
    defparam i26379_2_lut_rep_1146_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i25283_2_lut (.A(data_in_cnt[1]), 
            .B(data_in_cnt[0]), .Z(data_in_cnt_7__N_2647[1]));   /* synthesis lineinfo="@31(152[28],152[44])"*/
    defparam i25283_2_lut.INIT = "0x6666";
    (* lut_function="(A+!(B+!(C (D))))" *) LUT4 i1_4_lut_adj_38342 (.A(n44814), 
            .B(fram_waddr[0]), .C(cmul_done), .D(fram_waddr[1]), .Z(n23298));   /* synthesis lineinfo="@31(89[17],89[40])"*/
    defparam i1_4_lut_adj_38342.INIT = "0xbaaa";
    (* lut_function="(!(A))" *) LUT4 i25281_1_lut (.A(data_in_cnt[0]), .Z(data_in_cnt_7__N_2647[0]));   /* synthesis lineinfo="@31(152[28],152[44])"*/
    defparam i25281_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i1_4_lut_adj_38343 (.A(n44814), 
            .B(n20), .C(n24006), .D(pts_cnt[1]), .Z(n21306));   /* synthesis lineinfo="@31(89[17],89[40])"*/
    defparam i1_4_lut_adj_38343.INIT = "0x5044";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25433_2_lut_3_lut_4_lut (.A(\from_fft_to_mem_addr[4] ), 
            .B(n44629), .C(\from_fft_to_mem_addr[6] ), .D(\from_fft_to_mem_addr[5] ), 
            .Z(n47[6]));   /* synthesis lineinfo="@31(124[33],124[49])"*/
    defparam i25433_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 i17528_4_lut (.A(pts_cnt[4]), 
            .B(pts_cnt[3]), .C(pts_cnt[0]), .D(pts_cnt[2]), .Z(n24006));   /* synthesis lineinfo="@11(92[23],92[30])"*/
    defparam i17528_4_lut.INIT = "0x6aaa";
    (* lut_function="(!(A+(B (C (D))+!B !(C (D)))))" *) LUT4 i1_4_lut_adj_38344 (.A(n44814), 
            .B(pts_cnt[3]), .C(pts_cnt[2]), .D(n25120), .Z(n21304));   /* synthesis lineinfo="@31(89[17],89[40])"*/
    defparam i1_4_lut_adj_38344.INIT = "0x1444";
    (* lut_function="(!(A (B (D)+!B (C (D)+!C !(D)))+!A (C (D)+!C !(D))))" *) LUT4 i33566_3_lut_4_lut (.A(n44835), 
            .B(n44632), .C(data_in_cnt[5]), .D(data_in_cnt[6]), .Z(n40434));   /* synthesis lineinfo="@31(151[18],155[12])"*/
    defparam i33566_3_lut_4_lut.INIT = "0x07f8";
    (* lut_function="(A (B))" *) LUT4 i18655_2_lut (.A(pts_cnt[0]), .B(pts_cnt[1]), 
            .Z(n25120));   /* synthesis lineinfo="@11(92[23],92[30])"*/
    defparam i18655_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+(B (C (D))+!B !(C (D)))))" *) LUT4 i1_4_lut_adj_38345 (.A(n44814), 
            .B(pts_cnt[2]), .C(pts_cnt[0]), .D(pts_cnt[1]), .Z(n21302));   /* synthesis lineinfo="@31(89[17],89[40])"*/
    defparam i1_4_lut_adj_38345.INIT = "0x1444";
    (* lut_function="(!(A (B+(C (D)))+!A (B+!(C (D)))))" *) LUT4 i18709_4_lut (.A(fft_addr_rd[13]), 
            .B(n44814), .C(fft_addr_rd[12]), .D(n44381), .Z(n21298));   /* synthesis lineinfo="@31(77[9],94[12])"*/
    defparam i18709_4_lut.INIT = "0x1222";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18705_3_lut_4_lut (.A(fft_addr_rd[8]), 
            .B(n44436), .C(n44814), .D(fft_addr_rd[9]), .Z(n21290));   /* synthesis lineinfo="@31(92[32],92[47])"*/
    defparam i18705_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26407_2_lut_rep_1077_3_lut_4_lut (.A(fft_addr_rd[8]), 
            .B(n44436), .C(fft_addr_rd[10]), .D(fft_addr_rd[9]), .Z(n44394));   /* synthesis lineinfo="@31(92[32],92[47])"*/
    defparam i26407_2_lut_rep_1077_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18708_3_lut_4_lut (.A(fft_addr_rd[11]), 
            .B(n44394), .C(n44814), .D(fft_addr_rd[12]), .Z(n21296));   /* synthesis lineinfo="@31(92[32],92[47])"*/
    defparam i18708_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18700_3_lut_4_lut (.A(fft_addr_rd[3]), 
            .B(n44667), .C(n44814), .D(fft_addr_rd[4]), .Z(n21280));   /* synthesis lineinfo="@31(92[32],92[47])"*/
    defparam i18700_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26372_2_lut_rep_1183_3_lut_4_lut (.A(fft_addr_rd[3]), 
            .B(n44667), .C(fft_addr_rd[5]), .D(fft_addr_rd[4]), .Z(n44500));   /* synthesis lineinfo="@31(92[32],92[47])"*/
    defparam i26372_2_lut_rep_1183_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B))" *) LUT4 i25861_2_lut_rep_1296 (.A(data_in_cnt[5]), 
            .B(n39928), .Z(n44613));   /* synthesis lineinfo="@31(150[28],150[43])"*/
    defparam i25861_2_lut_rep_1296.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i25_3_lut_4_lut (.A(data_in_cnt[5]), 
            .B(n39928), .C(n44835), .D(data_in_cnt[6]), .Z(n8));   /* synthesis lineinfo="@31(150[28],150[43])"*/
    defparam i25_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_38346 (.A(n41513), 
            .B(n41493), .C(fft_addr_rd[13]), .D(n41489), .Z(fft_finish));   /* synthesis lineinfo="@31(54[21],56[32])"*/
    defparam i1_4_lut_adj_38346.INIT = "0xa8a0";
    (* lut_function="(A (B (C)))" *) LUT4 i1_3_lut_adj_38347 (.A(\from_fft_to_mem_addr[0] ), 
            .B(n41509), .C(fft_work), .Z(n41513));   /* synthesis lineinfo="@31(54[21],56[32])"*/
    defparam i1_3_lut_adj_38347.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i1_3_lut_adj_38348 (.A(fft_addr_rd[4]), 
            .B(fft_addr_rd[8]), .C(fft_addr_rd[1]), .Z(n41493));
    defparam i1_3_lut_adj_38348.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_38349 (.A(fft_addr_rd[10]), 
            .B(fft_addr_rd[3]), .C(n41485), .D(n41481), .Z(n41489));
    defparam i1_4_lut_adj_38349.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_38350 (.A(\from_fft_to_mem_addr[5] ), 
            .B(\from_fft_to_mem_addr[7] ), .C(n41505), .D(n41501), .Z(n41509));   /* synthesis lineinfo="@31(54[21],56[32])"*/
    defparam i1_4_lut_adj_38350.INIT = "0x8000";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(\from_fft_to_mem_addr[6] ), 
            .B(\from_fft_to_mem_addr[3] ), .Z(n41505));   /* synthesis lineinfo="@31(54[21],56[32])"*/
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_38351 (.A(from_fft_to_mem_wr), 
            .B(\from_fft_to_mem_addr[4] ), .C(\from_fft_to_mem_addr[1] ), 
            .D(\from_fft_to_mem_addr[2] ), .Z(n41501));   /* synthesis lineinfo="@31(54[21],56[32])"*/
    defparam i1_4_lut_adj_38351.INIT = "0x8000";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_38352 (.A(fft_addr_rd[5]), 
            .B(fft_addr_rd[7]), .Z(n41485));
    defparam i1_2_lut_adj_38352.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_38353 (.A(fft_addr_rd[6]), 
            .B(n41479), .C(n41473), .D(fft_addr_rd[9]), .Z(n41481));
    defparam i1_4_lut_adj_38353.INIT = "0x8000";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_38354 (.A(fft_addr_rd[0]), 
            .B(fft_addr_rd[12]), .Z(n41479));
    defparam i1_2_lut_adj_38354.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_38355 (.A(fft_addr_rd[2]), 
            .B(fft_addr_rd[11]), .Z(n41473));
    defparam i1_2_lut_adj_38355.INIT = "0x8888";
    sc_fifo sc_fifo_inst (.ADC_DCLK_c(ADC_DCLK_c), .n44979(n44979), .wr_addr_r({wr_addr_r}), 
            .n44959(n44959), .fifo_empty(fifo_empty), .wr_addr_p1_r({wr_addr_p1_r}), 
            .n44981(n44981), .n45013(n45013), .rd_addr_r({rd_addr_r}), 
            .rd_addr_p1_r({rd_addr_p1_r}), .fifo_almfull(fifo_almfull), 
            .maxfan_replicated_net_517(maxfan_replicated_net_517), .from_signal_ram_to_i2c({from_signal_ram_to_i2c}), 
            .\from_fifo[0] (\from_fifo[0] ), .\from_fifo[1] (\from_fifo[1] ), 
            .\from_fifo[2] (\from_fifo[2] ), .\from_fifo[3] (\from_fifo[3] ), 
            .\from_fifo[4] (\from_fifo[4] ), .\from_fifo[5] (\from_fifo[5] ), 
            .\from_fifo[6] (\from_fifo[6] ), .\from_fifo[7] (\from_fifo[7] ), 
            .\from_fifo[8] (\from_fifo[8] ), .\from_fifo[9] (\from_fifo[9] ), 
            .\from_fifo[10] (\from_fifo[10] ), .\from_fifo[11] (\from_fifo[11] ), 
            .VCC_net(VCC_net), .GND_net(GND_net), .n44771(n44771), .n44682(n44682), 
            .n44589(n44589), .\wr_addr_p1_r_8__N_2304[1] (\wr_addr_p1_r_8__N_2304[1] ), 
            .n44993(n44993), .n44991(n44991), .n44989(n44989), .n44987(n44987), 
            .n44985(n44985), .n44983(n44983), .n44977(n44977), .n44975(n44975), 
            .n44973(n44973), .n44971(n44971), .n44969(n44969), .n44967(n44967), 
            .n44965(n44965), .n44963(n44963), .n45011(n45011), .n45009(n45009), 
            .n45007(n45007), .n45005(n45005), .n45003(n45003), .n45001(n45001), 
            .n44999(n44999), .n44997(n44997), .\rd_addr_p1_r_8__N_2347[1] (\rd_addr_p1_r_8__N_2347[1] ), 
            .n45027(n45027), .n45025(n45025), .n45023(n45023), .n45021(n45021), 
            .n45019(n45019), .n45017(n45017), .n45015(n45015), .n44503(n44503), 
            .n44478(n44478), .n44443(n44443), .n44464(n44464), .n44477(n44477), 
            .n44425(n44425), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .n44476(n44476), .n44409(n44409), .n44674(n44674), .n44502(n44502), 
            .n44676(n44676), .n44675(n44675), .n44420(n44420), .n44475(n44475), 
            .n44473(n44473), .n44474(n44474), .n44375(n44375), .rden_zz(rden_zz), 
            .fifo_rd(fifo_rd), .n44673(n44673), .n44542(n44542), .n44437(n44437), 
            .n44471(n44471), .n44472(n44472), .n44672(n44672), .n44678(n44678), 
            .n44671(n44671), .n44677(n44677), .n44383(n44383), .n44465(n44465), 
            .n42275(n42275), .full_nxt_w_N_2489(full_nxt_w_N_2489), .n41973(n41973), 
            .n44396(n44396));   /* synthesis lineinfo="@31(158[13],168[6])"*/
    dft dft_inst (.ADC_DCLK_c(ADC_DCLK_c), .maxfan_replicated_net_517(maxfan_replicated_net_517), 
        .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), .to_fft_valid(to_fft_valid), 
        .fifo_full(fifo_full), .\from_fifo[0] (\from_fifo[0] ), .\from_fifo[1] (\from_fifo[1] ), 
        .\from_fifo[11] (\from_fifo[11] ), .\from_fifo[10] (\from_fifo[10] ), 
        .\from_fifo[9] (\from_fifo[9] ), .\from_fifo[2] (\from_fifo[2] ), 
        .\from_fifo[3] (\from_fifo[3] ), .\from_fifo[4] (\from_fifo[4] ), 
        .\from_fifo[5] (\from_fifo[5] ), .\from_fifo[6] (\from_fifo[6] ), 
        .\from_fifo[7] (\from_fifo[7] ), .\from_fifo[8] (\from_fifo[8] ), 
        .from_fft_valid(from_fft_valid), .from_fft({from_fft}), .GND_net(GND_net), 
        .VCC_net(VCC_net), .fifo_rd(fifo_rd_adj_5462), .n23(n23), .n4721(n4721), 
        .pts_cnt({pts_cnt}), .fram_waddr({fram_waddr}), .fram_rdata_im_del({fram_rdata_im_del}), 
        .cmul_done(cmul_done), .n21169(n21169), .n23298(n23298), .n21167(n21167), 
        .n21165(n21165), .n21163(n21163), .n21134(n21134), .n21306(n21306), 
        .n21304(n21304), .n21302(n21302), .n21300(n21300), .n20(n20), 
        .\fram_rdata_im[1] (\fram_rdata_im[1] ), .\fram_rdata_im[2] (\fram_rdata_im[2] ), 
        .\fram_rdata_im[3] (\fram_rdata_im[3] ), .\fram_rdata_im[4] (\fram_rdata_im[4] ), 
        .\fram_rdata_im[5] (\fram_rdata_im[5] ), .\fram_rdata_im[6] (\fram_rdata_im[6] ), 
        .\fram_rdata_im[7] (\fram_rdata_im[7] ), .\fram_rdata_im[8] (\fram_rdata_im[8] ), 
        .\fram_rdata_im[9] (\fram_rdata_im[9] ), .\fram_rdata_im[10] (\fram_rdata_im[10] ), 
        .\fram_rdata_im[11] (\fram_rdata_im[11] ), .\fram_rdata_im[12] (\fram_rdata_im[12] ), 
        .\fram_rdata_im[13] (\fram_rdata_im[13] ), .\fram_rdata_im[14] (\fram_rdata_im[14] ), 
        .\fram_rdata_im[15] (\fram_rdata_im[15] ), .\fram_rdata_im[0] (\fram_rdata_im[0] ));   /* synthesis lineinfo="@31(176[11],188[10])"*/
    alaw_coder alaw_coder (.\from_fft_to_mem_data[0] (\from_fft_to_mem_data[0] ), 
            .ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .maxfan_replicated_net_517(maxfan_replicated_net_517), .from_fft_to_mem_wr(from_fft_to_mem_wr), 
            .\from_fft_to_mem_data[1] (\from_fft_to_mem_data[1] ), .\from_fft_to_mem_data[2] (\from_fft_to_mem_data[2] ), 
            .\from_fft_to_mem_data[3] (\from_fft_to_mem_data[3] ), .\from_fft_to_mem_data[4] (\from_fft_to_mem_data[4] ), 
            .\from_fft_to_mem_data[5] (\from_fft_to_mem_data[5] ), .\from_fft_to_mem_data[6] (\from_fft_to_mem_data[6] ), 
            .\from_fft_to_mem_data[7] (\from_fft_to_mem_data[7] ), .from_fft_valid(from_fft_valid), 
            .from_fft({from_fft}), .n21160(n21160));   /* synthesis lineinfo="@31(194[7],204[6])"*/
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=864, LSE_RLINE=883 *) FD1P3XZ rden_z_c (.D(n44820), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(rden_z));   /* synthesis lineinfo="@31(77[9],94[12])"*/
    defparam rden_z_c.REGSET = "RESET";
    defparam rden_z_c.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module sc_fifo
//

module sc_fifo (input ADC_DCLK_c, input n44979, output [8:0]wr_addr_r, 
            input n44959, output fifo_empty, output [8:0]wr_addr_p1_r, 
            input n44981, input n45013, output [8:0]rd_addr_r, output [8:0]rd_addr_p1_r, 
            output fifo_almfull, input maxfan_replicated_net_517, input [15:0]from_signal_ram_to_i2c, 
            output \from_fifo[0] , output \from_fifo[1] , output \from_fifo[2] , 
            output \from_fifo[3] , output \from_fifo[4] , output \from_fifo[5] , 
            output \from_fifo[6] , output \from_fifo[7] , output \from_fifo[8] , 
            output \from_fifo[9] , output \from_fifo[10] , output \from_fifo[11] , 
            input VCC_net, input GND_net, output n44771, output n44682, 
            output n44589, input \wr_addr_p1_r_8__N_2304[1] , input n44993, 
            input n44991, input n44989, input n44987, input n44985, 
            input n44983, input n44977, input n44975, input n44973, 
            input n44971, input n44969, input n44967, input n44965, 
            input n44963, input n45011, input n45009, input n45007, 
            input n45005, input n45003, input n45001, input n44999, 
            input n44997, input \rd_addr_p1_r_8__N_2347[1] , input n45027, 
            input n45025, input n45023, input n45021, input n45019, 
            input n45017, input n45015, output n44503, output n44478, 
            output n44443, output n44464, output n44477, output n44425, 
            input m_axil_rdata_31__N_57, output n44476, output n44409, 
            output n44674, output n44502, output n44676, output n44675, 
            output n44420, output n44475, output n44473, output n44474, 
            output n44375, input rden_zz, input fifo_rd, output n44673, 
            output n44542, output n44437, output n44471, output n44472, 
            output n44672, output n44678, output n44671, output n44677, 
            output n44383, output n44465, output n42275, output full_nxt_w_N_2489, 
            output n41973, output n44396);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \sc_fifo_ipgen_lscc_fifo(ADDRESS_DEPTH=256,ADDRESS_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",RESET_MODE="sync",ALMOST_FULL_ASSERTION="static-single",ALMOST_FULL_ASSERT_LVL=100,ALMOST_FULL_DEASSERT_LVL=99,ALMOST_EMPTY_ASSERT_LVL=40,ALMOST_EMPTY_DEASSERT_LVL=41,FAMILY="iCE40UP")  lscc_fifo_inst (.ADC_DCLK_c(ADC_DCLK_c), 
            .n44979(n44979), .wr_addr_r({wr_addr_r}), .n44959(n44959), 
            .fifo_empty(fifo_empty), .wr_addr_p1_r({wr_addr_p1_r}), .n44981(n44981), 
            .n45013(n45013), .rd_addr_r({rd_addr_r}), .rd_addr_p1_r({rd_addr_p1_r}), 
            .fifo_almfull(fifo_almfull), .maxfan_replicated_net_517(maxfan_replicated_net_517), 
            .from_signal_ram_to_i2c({from_signal_ram_to_i2c}), .\from_fifo[0] (\from_fifo[0] ), 
            .\from_fifo[1] (\from_fifo[1] ), .\from_fifo[2] (\from_fifo[2] ), 
            .\from_fifo[3] (\from_fifo[3] ), .\from_fifo[4] (\from_fifo[4] ), 
            .\from_fifo[5] (\from_fifo[5] ), .\from_fifo[6] (\from_fifo[6] ), 
            .\from_fifo[7] (\from_fifo[7] ), .\from_fifo[8] (\from_fifo[8] ), 
            .\from_fifo[9] (\from_fifo[9] ), .\from_fifo[10] (\from_fifo[10] ), 
            .\from_fifo[11] (\from_fifo[11] ), .VCC_net(VCC_net), .GND_net(GND_net), 
            .n44771(n44771), .n44682(n44682), .n44589(n44589), .\wr_addr_p1_r_8__N_2304[1] (\wr_addr_p1_r_8__N_2304[1] ), 
            .n44993(n44993), .n44991(n44991), .n44989(n44989), .n44987(n44987), 
            .n44985(n44985), .n44983(n44983), .n44977(n44977), .n44975(n44975), 
            .n44973(n44973), .n44971(n44971), .n44969(n44969), .n44967(n44967), 
            .n44965(n44965), .n44963(n44963), .n45011(n45011), .n45009(n45009), 
            .n45007(n45007), .n45005(n45005), .n45003(n45003), .n45001(n45001), 
            .n44999(n44999), .n44997(n44997), .\rd_addr_p1_r_8__N_2347[1] (\rd_addr_p1_r_8__N_2347[1] ), 
            .n45027(n45027), .n45025(n45025), .n45023(n45023), .n45021(n45021), 
            .n45019(n45019), .n45017(n45017), .n45015(n45015), .n44503(n44503), 
            .n44478(n44478), .n44443(n44443), .n44464(n44464), .n44477(n44477), 
            .n44425(n44425), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .n44476(n44476), .n44409(n44409), .n44674(n44674), .n44502(n44502), 
            .n44676(n44676), .n44675(n44675), .n44420(n44420), .n44475(n44475), 
            .n44473(n44473), .n44474(n44474), .n44375(n44375), .rden_zz(rden_zz), 
            .fifo_rd(fifo_rd), .n44673(n44673), .n44542(n44542), .n44437(n44437), 
            .n44471(n44471), .n44472(n44472), .n44672(n44672), .n44678(n44678), 
            .n44671(n44671), .n44677(n44677), .n44383(n44383), .n44465(n44465), 
            .n42275(n42275), .full_nxt_w_N_2489(full_nxt_w_N_2489), .n41973(n41973), 
            .n44396(n44396));   /* synthesis lineinfo="@2(45[37],59[45])"*/
    
endmodule

//
// Verilog Description of module \sc_fifo_ipgen_lscc_fifo(ADDRESS_DEPTH=256,ADDRESS_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",RESET_MODE="sync",ALMOST_FULL_ASSERTION="static-single",ALMOST_FULL_ASSERT_LVL=100,ALMOST_FULL_DEASSERT_LVL=99,ALMOST_EMPTY_ASSERT_LVL=40,ALMOST_EMPTY_DEASSERT_LVL=41,FAMILY="iCE40UP") 
//

module \sc_fifo_ipgen_lscc_fifo(ADDRESS_DEPTH=256,ADDRESS_WIDTH=8,DATA_WIDTH=16,REGMODE="noreg",RESET_MODE="sync",ALMOST_FULL_ASSERTION="static-single",ALMOST_FULL_ASSERT_LVL=100,ALMOST_FULL_DEASSERT_LVL=99,ALMOST_EMPTY_ASSERT_LVL=40,ALMOST_EMPTY_DEASSERT_LVL=41,FAMILY="iCE40UP")  (input ADC_DCLK_c, 
            input n44979, output [8:0]wr_addr_r, input n44959, output fifo_empty, 
            output [8:0]wr_addr_p1_r, input n44981, input n45013, output [8:0]rd_addr_r, 
            output [8:0]rd_addr_p1_r, output fifo_almfull, input maxfan_replicated_net_517, 
            input [15:0]from_signal_ram_to_i2c, output \from_fifo[0] , output \from_fifo[1] , 
            output \from_fifo[2] , output \from_fifo[3] , output \from_fifo[4] , 
            output \from_fifo[5] , output \from_fifo[6] , output \from_fifo[7] , 
            output \from_fifo[8] , output \from_fifo[9] , output \from_fifo[10] , 
            output \from_fifo[11] , input VCC_net, input GND_net, output n44771, 
            output n44682, output n44589, input \wr_addr_p1_r_8__N_2304[1] , 
            input n44993, input n44991, input n44989, input n44987, 
            input n44985, input n44983, input n44977, input n44975, 
            input n44973, input n44971, input n44969, input n44967, 
            input n44965, input n44963, input n45011, input n45009, 
            input n45007, input n45005, input n45003, input n45001, 
            input n44999, input n44997, input \rd_addr_p1_r_8__N_2347[1] , 
            input n45027, input n45025, input n45023, input n45021, 
            input n45019, input n45017, input n45015, output n44503, 
            output n44478, output n44443, output n44464, output n44477, 
            output n44425, input m_axil_rdata_31__N_57, output n44476, 
            output n44409, output n44674, output n44502, output n44676, 
            output n44675, output n44420, output n44475, output n44473, 
            output n44474, output n44375, input rden_zz, input fifo_rd, 
            output n44673, output n44542, output n44437, output n44471, 
            output n44472, output n44672, output n44678, output n44671, 
            output n44677, output n44383, output n44465, output n42275, 
            output full_nxt_w_N_2489, output n41973, output n44396);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    wire n44995;
    wire [9:0]n6569;
    
    wire full_r, full_mem_r, n44961, empty_r, empty_mem_r;
    wire [7:0]wr_cmpaddr_r;   /* synthesis lineinfo="@2(120[54],120[66])"*/
    wire [8:0]wr_addr_p1cmp_r;   /* synthesis lineinfo="@2(119[48],119[63])"*/
    wire [7:0]waddr_r;   /* synthesis lineinfo="@2(121[54],121[61])"*/
    wire [7:0]wr_cmpaddr_p1_r;   /* synthesis lineinfo="@2(122[54],122[69])"*/
    
    wire n45029;
    wire [8:0]rd_addr_p1cmp_r;   /* synthesis lineinfo="@2(125[48],125[63])"*/
    wire [7:0]rd_cmpaddr_r;   /* synthesis lineinfo="@2(126[54],126[66])"*/
    wire [7:0]raddr_r;   /* synthesis lineinfo="@2(127[54],127[61])"*/
    wire [8:0]\MISC.wr_flag_addr_r ;   /* synthesis lineinfo="@2(261[56],261[70])"*/
    wire [8:0]\MISC.rd_flag_addr_r ;   /* synthesis lineinfo="@2(263[56],263[70])"*/
    wire [8:0]\MISC.rd_flag_addr_p1_r ;   /* synthesis lineinfo="@2(264[56],264[73])"*/
    
    wire \MISC.full_flag_r , \MISC.empty_flag_r , \MISC.AFull.almost_full_nxt_w , 
        wr_fifo_en_w, rd_fifo_en_w;
    wire [8:0]wr_addr_p1_r_8__N_2304;
    wire [8:0]rd_addr_p1_r_8__N_2347;
    
    wire n4, n4_adj_5444, n44745, n36128, n4_adj_5445, n35787, n41969, 
        n2, n1, n41963, n42277, n41811, n41809, n1_adj_5446, n8, 
        n41805, n5, n41649, n41665, n41663, empty_ext_r_N_2481, 
        n4_adj_5447, n7, n41659, n41655, n2_adj_5448, n6, n40730, 
        n40317, n40319, n41317, n40885, n40293, n41239, n14, n40295, 
        n40624, n40998, n40971, n40571, n40291, n12, n41313, n40787, 
        n12_adj_5449, n10, n41391, n40945, n40289, n41359, n40984, 
        n10_adj_5450, n41281, n40523, n14_adj_5451, n41217, n41219, 
        n14_adj_5452, n12_adj_5453, n40532, n40237, n40287, n8_adj_5454, 
        n41395, n40874, n8_adj_5455, n6_adj_5456, n41627, n40235, 
        n41457, n40547, n6_adj_5457, n6_adj_5458, n8_adj_5459, n41579, 
        n40973, n10_adj_5460, VCC_net_c, GND_net_c;
    
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_r_i0 (.D(n44979), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_r[0]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_r_i0.REGSET = "RESET";
    defparam wr_addr_r_i0.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ full_r_c (.D(n44959), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(full_r));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam full_r_c.REGSET = "RESET";
    defparam full_r_c.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ full_mem_r_c (.D(n44959), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(full_mem_r));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam full_mem_r_c.REGSET = "RESET";
    defparam full_mem_r_c.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ empty_ext_r (.D(n44961), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(fifo_empty));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam empty_ext_r.REGSET = "RESET";
    defparam empty_ext_r.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ empty_r_c (.D(n44961), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(empty_r));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam empty_r_c.REGSET = "RESET";
    defparam empty_r_c.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ empty_mem_r_c (.D(n44961), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(empty_mem_r));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam empty_mem_r_c.REGSET = "RESET";
    defparam empty_mem_r_c.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_p1_r_i0 (.D(n44995), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_p1_r[0]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_p1_r_i0.REGSET = "RESET";
    defparam wr_addr_p1_r_i0.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_r_i0 (.D(n44979), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_r[0]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_r_i0.REGSET = "RESET";
    defparam wr_cmpaddr_r_i0.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_p1cmp_r_i1 (.D(n44981), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_p1cmp_r[8]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam wr_addr_p1cmp_r_i1.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ waddr_r_i0 (.D(n44979), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(waddr_r[0]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam waddr_r_i0.REGSET = "RESET";
    defparam waddr_r_i0.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_p1_r_i0 (.D(n44995), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_p1_r[0]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_p1_r_i0.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i0.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_r_i0 (.D(n45013), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_r[0]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_r_i0.REGSET = "RESET";
    defparam rd_addr_r_i0.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1_r_i0 (.D(n45029), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1_r[0]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1_r_i0.REGSET = "RESET";
    defparam rd_addr_p1_r_i0.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1cmp_r_i0 (.D(n45029), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1cmp_r[0]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1cmp_r_i0.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i0.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_cmpaddr_r_i0 (.D(n45013), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_cmpaddr_r[0]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_cmpaddr_r_i0.REGSET = "RESET";
    defparam rd_cmpaddr_r_i0.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ raddr_r_i0 (.D(n45013), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(raddr_r[0]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam raddr_r_i0.REGSET = "RESET";
    defparam raddr_r_i0.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.wr_flag_addr_r_i0  (.D(n44979), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.wr_flag_addr_r [0]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i0 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_r_i0  (.D(n45013), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_r [0]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_r_i0 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i0 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i0  (.D(n45029), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_p1_r [0]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_p1_r_i0 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i0 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.full_flag_r_c  (.D(n44959), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.full_flag_r ));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.full_flag_r_c .REGSET = "RESET";
    defparam \MISC.full_flag_r_c .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.empty_flag_r_c  (.D(n44961), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.empty_flag_r ));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.empty_flag_r_c .REGSET = "RESET";
    defparam \MISC.empty_flag_r_c .SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.AFull.almost_full_ext_r  (.D(\MISC.AFull.almost_full_nxt_w ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(fifo_almfull));   /* synthesis lineinfo="@2(346[33],358[36])"*/
    defparam \MISC.AFull.almost_full_ext_r .REGSET = "RESET";
    defparam \MISC.AFull.almost_full_ext_r .SRMODE = "CE_OVER_LSR";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\signal_filter_int/sc_fifo_inst/lscc_fifo_inst/mem_EBR.mem", ECO_MEM_SIZE="[16, 256]", ECO_MEM_BLOCK_SIZE="[16, 256]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B \mem_EBR.mem0  (.RADDR10(GND_net_c), 
            .RADDR9(GND_net_c), .RADDR8(GND_net_c), .RADDR7(raddr_r[7]), 
            .RADDR6(raddr_r[6]), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_c), .WADDR9(GND_net_c), 
            .WADDR8(GND_net_c), .WADDR7(waddr_r[7]), .WADDR6(waddr_r[6]), 
            .WADDR5(waddr_r[5]), .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), 
            .WADDR2(waddr_r[2]), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(from_signal_ram_to_i2c[15]), 
            .WDATA14(from_signal_ram_to_i2c[14]), .WDATA13(from_signal_ram_to_i2c[13]), 
            .WDATA12(from_signal_ram_to_i2c[12]), .WDATA11(from_signal_ram_to_i2c[11]), 
            .WDATA10(from_signal_ram_to_i2c[10]), .WDATA9(from_signal_ram_to_i2c[9]), 
            .WDATA8(from_signal_ram_to_i2c[8]), .WDATA7(from_signal_ram_to_i2c[7]), 
            .WDATA6(from_signal_ram_to_i2c[6]), .WDATA5(from_signal_ram_to_i2c[5]), 
            .WDATA4(from_signal_ram_to_i2c[4]), .WDATA3(from_signal_ram_to_i2c[3]), 
            .WDATA2(from_signal_ram_to_i2c[2]), .WDATA1(from_signal_ram_to_i2c[1]), 
            .WDATA0(from_signal_ram_to_i2c[0]), .RCLKE(VCC_net), .RCLK(ADC_DCLK_c), 
            .RE(rd_fifo_en_w), .WCLKE(VCC_net), .WCLK(ADC_DCLK_c), .WE(wr_fifo_en_w), 
            .RDATA11(\from_fifo[11] ), .RDATA10(\from_fifo[10] ), .RDATA9(\from_fifo[9] ), 
            .RDATA8(\from_fifo[8] ), .RDATA7(\from_fifo[7] ), .RDATA6(\from_fifo[6] ), 
            .RDATA5(\from_fifo[5] ), .RDATA4(\from_fifo[4] ), .RDATA3(\from_fifo[3] ), 
            .RDATA2(\from_fifo[2] ), .RDATA1(\from_fifo[1] ), .RDATA0(\from_fifo[0] ));
    defparam \mem_EBR.mem0 .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .DATA_WIDTH_W = "16";
    defparam \mem_EBR.mem0 .DATA_WIDTH_R = "16";
    FD1P3XZ \MISC.wr_flag_addr_p1_r_res32__i2  (.D(\wr_addr_p1_r_8__N_2304[1] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(n6569[2]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_p1_r_res32__i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_res32__i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (D)+!B !(C+!(D)))+!A (B (C (D))))" *) LUT4 i26554_2_lut_rep_1272_4_lut (.A(wr_addr_r[1]), 
            .B(wr_addr_p1_r[1]), .C(n44771), .D(n44682), .Z(n44589));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i26554_2_lut_rep_1272_4_lut.INIT = "0xca00";
    (* lut_function="(A (B (D)+!B (C+(D)))+!A (((D)+!C)+!B))" *) LUT4 i18335_2_lut_4_lut (.A(wr_addr_r[0]), 
            .B(wr_addr_p1_r[0]), .C(n44771), .D(maxfan_replicated_net_517), 
            .Z(wr_addr_p1_r_8__N_2304[0]));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i18335_2_lut_4_lut.INIT = "0xff35";
    FD1P3XZ \MISC.wr_flag_addr_p1_r_res32__i3  (.D(n44993), .SP(VCC_net_c), 
            .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(n6569[3]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_p1_r_res32__i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_res32__i3 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \MISC.wr_flag_addr_p1_r_res32__i4  (.D(n44991), .SP(VCC_net_c), 
            .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(n6569[4]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_p1_r_res32__i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_res32__i4 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \MISC.wr_flag_addr_p1_r_res32__i5  (.D(n44989), .SP(VCC_net_c), 
            .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(n6569[5]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_p1_r_res32__i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_res32__i5 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \MISC.wr_flag_addr_p1_r_res32__i6  (.D(n44987), .SP(VCC_net_c), 
            .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(n6569[6]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_p1_r_res32__i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_res32__i6 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \MISC.wr_flag_addr_p1_r_res32__i7  (.D(n44985), .SP(VCC_net_c), 
            .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(n6569[7]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_p1_r_res32__i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_res32__i7 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \MISC.wr_flag_addr_p1_r_res32__i8  (.D(n44983), .SP(VCC_net_c), 
            .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(n6569[8]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_p1_r_res32__i8 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_res32__i8 .SRMODE = "CE_OVER_LSR";
    FD1P3XZ \MISC.wr_flag_addr_p1_r_res32__i9  (.D(n44981), .SP(VCC_net_c), 
            .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(n6569[9]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_p1_r_res32__i9 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_res32__i9 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_r_i1 (.D(n44977), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_r[1]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_r_i1.REGSET = "RESET";
    defparam wr_addr_r_i1.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_r_i2 (.D(n44975), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_r[2]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_r_i2.REGSET = "RESET";
    defparam wr_addr_r_i2.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_r_i3 (.D(n44973), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_r[3]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_r_i3.REGSET = "RESET";
    defparam wr_addr_r_i3.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_r_i4 (.D(n44971), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_r[4]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_r_i4.REGSET = "RESET";
    defparam wr_addr_r_i4.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_r_i5 (.D(n44969), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_r[5]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_r_i5.REGSET = "RESET";
    defparam wr_addr_r_i5.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_r_i6 (.D(n44967), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_r[6]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_r_i6.REGSET = "RESET";
    defparam wr_addr_r_i6.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_r_i7 (.D(n44965), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_r[7]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_r_i7.REGSET = "RESET";
    defparam wr_addr_r_i7.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_r_i8 (.D(n44963), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_r[8]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_r_i8.REGSET = "RESET";
    defparam wr_addr_r_i8.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_p1_r_i1 (.D(\wr_addr_p1_r_8__N_2304[1] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_p1_r[1]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_p1_r_i1.REGSET = "RESET";
    defparam wr_addr_p1_r_i1.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_p1_r_i2 (.D(n44993), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_p1_r[2]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_p1_r_i2.REGSET = "RESET";
    defparam wr_addr_p1_r_i2.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_p1_r_i3 (.D(n44991), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_p1_r[3]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_p1_r_i3.REGSET = "RESET";
    defparam wr_addr_p1_r_i3.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_p1_r_i4 (.D(n44989), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_p1_r[4]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_p1_r_i4.REGSET = "RESET";
    defparam wr_addr_p1_r_i4.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_p1_r_i5 (.D(n44987), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_p1_r[5]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_p1_r_i5.REGSET = "RESET";
    defparam wr_addr_p1_r_i5.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_p1_r_i6 (.D(n44985), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_p1_r[6]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_p1_r_i6.REGSET = "RESET";
    defparam wr_addr_p1_r_i6.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_p1_r_i7 (.D(n44983), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_p1_r[7]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_p1_r_i7.REGSET = "RESET";
    defparam wr_addr_p1_r_i7.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_addr_p1_r_i8 (.D(n44981), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_addr_p1_r[8]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_addr_p1_r_i8.REGSET = "RESET";
    defparam wr_addr_p1_r_i8.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_r_i1 (.D(n44977), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_r[1]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_r_i1.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_r_i2 (.D(n44975), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_r[2]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_r_i2.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_r_i3 (.D(n44973), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_r[3]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_r_i3.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_r_i4 (.D(n44971), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_r[4]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_r_i4.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_r_i5 (.D(n44969), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_r[5]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_r_i5.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_r_i6 (.D(n44967), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_r[6]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_r_i6.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_r_i7 (.D(n44965), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_r[7]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_r_i7.REGSET = "RESET";
    defparam wr_cmpaddr_r_i7.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ waddr_r_i1 (.D(n44977), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(waddr_r[1]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam waddr_r_i1.REGSET = "RESET";
    defparam waddr_r_i1.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ waddr_r_i2 (.D(n44975), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(waddr_r[2]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam waddr_r_i2.REGSET = "RESET";
    defparam waddr_r_i2.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ waddr_r_i3 (.D(n44973), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(waddr_r[3]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam waddr_r_i3.REGSET = "RESET";
    defparam waddr_r_i3.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ waddr_r_i4 (.D(n44971), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(waddr_r[4]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam waddr_r_i4.REGSET = "RESET";
    defparam waddr_r_i4.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ waddr_r_i5 (.D(n44969), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(waddr_r[5]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam waddr_r_i5.REGSET = "RESET";
    defparam waddr_r_i5.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ waddr_r_i6 (.D(n44967), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(waddr_r[6]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam waddr_r_i6.REGSET = "RESET";
    defparam waddr_r_i6.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ waddr_r_i7 (.D(n44965), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(waddr_r[7]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam waddr_r_i7.REGSET = "RESET";
    defparam waddr_r_i7.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_p1_r_i1 (.D(\wr_addr_p1_r_8__N_2304[1] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_p1_r[1]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_p1_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i1.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_p1_r_i2 (.D(n44993), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_p1_r[2]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_p1_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i2.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_p1_r_i3 (.D(n44991), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_p1_r[3]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_p1_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i3.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_p1_r_i4 (.D(n44989), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_p1_r[4]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_p1_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i4.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_p1_r_i5 (.D(n44987), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_p1_r[5]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_p1_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i5.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_p1_r_i6 (.D(n44985), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_p1_r[6]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_p1_r_i6.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i6.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ wr_cmpaddr_p1_r_i7 (.D(n44983), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(wr_cmpaddr_p1_r[7]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam wr_cmpaddr_p1_r_i7.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i7.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_r_i1 (.D(n45011), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_r[1]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_r_i1.REGSET = "RESET";
    defparam rd_addr_r_i1.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_r_i2 (.D(n45009), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_r[2]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_r_i2.REGSET = "RESET";
    defparam rd_addr_r_i2.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_r_i3 (.D(n45007), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_r[3]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_r_i3.REGSET = "RESET";
    defparam rd_addr_r_i3.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_r_i4 (.D(n45005), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_r[4]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_r_i4.REGSET = "RESET";
    defparam rd_addr_r_i4.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_r_i5 (.D(n45003), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_r[5]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_r_i5.REGSET = "RESET";
    defparam rd_addr_r_i5.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_r_i6 (.D(n45001), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_r[6]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_r_i6.REGSET = "RESET";
    defparam rd_addr_r_i6.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_r_i7 (.D(n44999), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_r[7]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_r_i7.REGSET = "RESET";
    defparam rd_addr_r_i7.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_r_i8 (.D(n44997), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_r[8]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_r_i8.REGSET = "RESET";
    defparam rd_addr_r_i8.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1_r_i1 (.D(\rd_addr_p1_r_8__N_2347[1] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1_r[1]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1_r_i1.REGSET = "RESET";
    defparam rd_addr_p1_r_i1.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1_r_i2 (.D(n45027), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1_r[2]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1_r_i2.REGSET = "RESET";
    defparam rd_addr_p1_r_i2.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1_r_i3 (.D(n45025), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1_r[3]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1_r_i3.REGSET = "RESET";
    defparam rd_addr_p1_r_i3.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1_r_i4 (.D(n45023), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1_r[4]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1_r_i4.REGSET = "RESET";
    defparam rd_addr_p1_r_i4.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1_r_i5 (.D(n45021), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1_r[5]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1_r_i5.REGSET = "RESET";
    defparam rd_addr_p1_r_i5.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1_r_i6 (.D(n45019), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1_r[6]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1_r_i6.REGSET = "RESET";
    defparam rd_addr_p1_r_i6.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1_r_i7 (.D(n45017), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1_r[7]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1_r_i7.REGSET = "RESET";
    defparam rd_addr_p1_r_i7.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1_r_i8 (.D(n45015), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1_r[8]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1_r_i8.REGSET = "RESET";
    defparam rd_addr_p1_r_i8.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1cmp_r_i1 (.D(\rd_addr_p1_r_8__N_2347[1] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1cmp_r[1]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i1.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1cmp_r_i2 (.D(n45027), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1cmp_r[2]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1cmp_r_i2.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i2.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1cmp_r_i3 (.D(n45025), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1cmp_r[3]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1cmp_r_i3.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i3.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1cmp_r_i4 (.D(n45023), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1cmp_r[4]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1cmp_r_i4.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i4.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1cmp_r_i5 (.D(n45021), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1cmp_r[5]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1cmp_r_i5.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i5.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1cmp_r_i6 (.D(n45019), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1cmp_r[6]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1cmp_r_i6.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i6.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1cmp_r_i7 (.D(n45017), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1cmp_r[7]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1cmp_r_i7.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i7.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_addr_p1cmp_r_i8 (.D(n45015), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_addr_p1cmp_r[8]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_addr_p1cmp_r_i8.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i8.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_cmpaddr_r_i1 (.D(n45011), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_cmpaddr_r[1]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_cmpaddr_r_i1.REGSET = "RESET";
    defparam rd_cmpaddr_r_i1.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_cmpaddr_r_i2 (.D(n45009), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_cmpaddr_r[2]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_cmpaddr_r_i2.REGSET = "RESET";
    defparam rd_cmpaddr_r_i2.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_cmpaddr_r_i3 (.D(n45007), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_cmpaddr_r[3]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_cmpaddr_r_i3.REGSET = "RESET";
    defparam rd_cmpaddr_r_i3.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_cmpaddr_r_i4 (.D(n45005), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_cmpaddr_r[4]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_cmpaddr_r_i4.REGSET = "RESET";
    defparam rd_cmpaddr_r_i4.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_cmpaddr_r_i5 (.D(n45003), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_cmpaddr_r[5]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_cmpaddr_r_i5.REGSET = "RESET";
    defparam rd_cmpaddr_r_i5.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_cmpaddr_r_i6 (.D(n45001), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_cmpaddr_r[6]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_cmpaddr_r_i6.REGSET = "RESET";
    defparam rd_cmpaddr_r_i6.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ rd_cmpaddr_r_i7 (.D(n44999), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(rd_cmpaddr_r[7]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam rd_cmpaddr_r_i7.REGSET = "RESET";
    defparam rd_cmpaddr_r_i7.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ raddr_r_i1 (.D(n45011), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(raddr_r[1]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam raddr_r_i1.REGSET = "RESET";
    defparam raddr_r_i1.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ raddr_r_i2 (.D(n45009), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(raddr_r[2]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam raddr_r_i2.REGSET = "RESET";
    defparam raddr_r_i2.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ raddr_r_i3 (.D(n45007), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(raddr_r[3]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam raddr_r_i3.REGSET = "RESET";
    defparam raddr_r_i3.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ raddr_r_i4 (.D(n45005), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(raddr_r[4]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam raddr_r_i4.REGSET = "RESET";
    defparam raddr_r_i4.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ raddr_r_i5 (.D(n45003), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(raddr_r[5]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam raddr_r_i5.REGSET = "RESET";
    defparam raddr_r_i5.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ raddr_r_i6 (.D(n45001), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(raddr_r[6]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam raddr_r_i6.REGSET = "RESET";
    defparam raddr_r_i6.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ raddr_r_i7 (.D(n44999), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(raddr_r[7]));   /* synthesis lineinfo="@2(146[17],196[20])"*/
    defparam raddr_r_i7.REGSET = "RESET";
    defparam raddr_r_i7.SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.wr_flag_addr_r_i1  (.D(n44977), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.wr_flag_addr_r [1]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i1 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.wr_flag_addr_r_i2  (.D(n44975), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.wr_flag_addr_r [2]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i2 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.wr_flag_addr_r_i3  (.D(n44973), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.wr_flag_addr_r [3]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i3 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.wr_flag_addr_r_i4  (.D(n44971), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.wr_flag_addr_r [4]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i4 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.wr_flag_addr_r_i5  (.D(n44969), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.wr_flag_addr_r [5]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i5 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.wr_flag_addr_r_i6  (.D(n44967), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.wr_flag_addr_r [6]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i6 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.wr_flag_addr_r_i7  (.D(n44965), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.wr_flag_addr_r [7]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i7 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.wr_flag_addr_r_i8  (.D(n44963), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.wr_flag_addr_r [8]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_r_i8 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_r_i8 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_r_i1  (.D(n45011), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_r [1]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i1 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_r_i2  (.D(n45009), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_r [2]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i2 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A)" *) LUT4 i18335_2_lut_4_lut_lut_buf_58 (.A(wr_addr_p1_r_8__N_2304[0]), 
            .Z(n44995));   /* synthesis lineinfo="@2(130[44],130[94])"*/
    defparam i18335_2_lut_4_lut_lut_buf_58.INIT = "0xaaaa";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_r_i3  (.D(n45007), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_r [3]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i3 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_r_i4  (.D(n45005), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_r [4]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i4 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_r_i5  (.D(n45003), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_r [5]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i5 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_r_i6  (.D(n45001), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_r [6]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i6 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_r_i7  (.D(n44999), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_r [7]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i7 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_r_i8  (.D(n44997), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_r [8]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_r_i8 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_r_i8 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i1  (.D(\rd_addr_p1_r_8__N_2347[1] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_p1_r [1]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_p1_r_i1 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i1 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i2  (.D(n45027), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_p1_r [2]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_p1_r_i2 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i2 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i3  (.D(n45025), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_p1_r [3]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_p1_r_i3 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i3 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i4  (.D(n45023), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_p1_r [4]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_p1_r_i4 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i4 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i5  (.D(n45021), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_p1_r [5]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_p1_r_i5 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i5 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i6  (.D(n45019), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_p1_r [6]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_p1_r_i6 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i6 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i7  (.D(n45017), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_p1_r [7]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_p1_r_i7 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i7 .SRMODE = "CE_OVER_LSR";
    (* syn_preserve=1, LSE_LINE_FILE_ID=67, LSE_LCOL=37, LSE_RCOL=45, LSE_LLINE=45, LSE_RLINE=59 *) FD1P3XZ \MISC.rd_flag_addr_p1_r_i8  (.D(n45015), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(\MISC.rd_flag_addr_p1_r [8]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.rd_flag_addr_p1_r_i8 .REGSET = "RESET";
    defparam \MISC.rd_flag_addr_p1_r_i8 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A)" *) LUT4 i18338_2_lut_4_lut_lut_buf_75 (.A(rd_addr_p1_r_8__N_2347[0]), 
            .Z(n45029));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i18338_2_lut_4_lut_lut_buf_75.INIT = "0xaaaa";
    (* lut_function="(A (B (D)+!B (C (D)))+!A !((C+!(D))+!B))" *) LUT4 i26490_2_lut_rep_1126_4_lut (.A(rd_addr_r[0]), 
            .B(rd_addr_p1_r[0]), .C(n44503), .D(n44478), .Z(n44443));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i26490_2_lut_rep_1126_4_lut.INIT = "0xac00";
    (* lut_function="(A (B (C)))" *) LUT4 i26497_2_lut_rep_1108_3_lut (.A(n44478), 
            .B(n44464), .C(n44477), .Z(n44425));   /* synthesis lineinfo="@2(134[47],134[69])"*/
    defparam i26497_2_lut_rep_1108_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (D)+!B ((D)+!C))+!A ((C+(D))+!B))" *) LUT4 i18338_2_lut_4_lut (.A(rd_addr_r[0]), 
            .B(rd_addr_p1_r[0]), .C(n44503), .D(m_axil_rdata_31__N_57), 
            .Z(rd_addr_p1_r_8__N_2347[0]));   /* synthesis lineinfo="@2(133[44],133[95])"*/
    defparam i18338_2_lut_4_lut.INIT = "0xff53";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26504_2_lut_rep_1092_3_lut_4_lut (.A(n44478), 
            .B(n44464), .C(n44476), .D(n44477), .Z(n44409));   /* synthesis lineinfo="@2(134[47],134[69])"*/
    defparam i26504_2_lut_rep_1092_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26589_2_lut_rep_1103_3_lut_4_lut (.A(n44674), 
            .B(n44502), .C(n44676), .D(n44675), .Z(n44420));   /* synthesis lineinfo="@2(131[47],131[69])"*/
    defparam i26589_2_lut_rep_1103_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26525_2_lut_rep_1058_3_lut_4_lut (.A(n44475), 
            .B(n44409), .C(n44473), .D(n44474), .Z(n44375));   /* synthesis lineinfo="@2(134[47],134[69])"*/
    defparam i26525_2_lut_rep_1058_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A ((D)+!C)+!A !(B (C+!(D))+!B !((D)+!C)))" *) LUT4 i27727_3_lut_4_lut (.A(\MISC.wr_flag_addr_r [0]), 
            .B(\MISC.rd_flag_addr_r [0]), .C(\MISC.rd_flag_addr_r [1]), 
            .D(\MISC.wr_flag_addr_r [1]), .Z(n4));   /* synthesis lineinfo="@2(265[50],265[83])"*/
    defparam i27727_3_lut_4_lut.INIT = "0xbf0b";
    (* lut_function="(A ((D)+!C)+!A !(B (C+!(D))+!B !((D)+!C)))" *) LUT4 i27456_3_lut_4_lut (.A(\MISC.wr_flag_addr_r [0]), 
            .B(\MISC.rd_flag_addr_p1_r [0]), .C(\MISC.rd_flag_addr_p1_r [1]), 
            .D(\MISC.wr_flag_addr_r [1]), .Z(n4_adj_5444));   /* synthesis lineinfo="@2(267[48],267[84])"*/
    defparam i27456_3_lut_4_lut.INIT = "0xbf0b";
    (* lut_function="(!((B)+!A))" *) LUT4 wr_en_i_I_0_325_2_lut_rep_1428 (.A(rden_zz), 
            .B(\MISC.full_flag_r ), .Z(n44745));   /* synthesis lineinfo="@2(268[25],268[51])"*/
    defparam wr_en_i_I_0_325_2_lut_rep_1428.INIT = "0x2222";
    (* lut_function="(A (B (C+!(D))+!B !(C+!(D)))+!A (C+!(D)))" *) LUT4 i1_3_lut_4_lut (.A(rden_zz), 
            .B(\MISC.full_flag_r ), .C(\MISC.empty_flag_r ), .D(fifo_rd), 
            .Z(n36128));   /* synthesis lineinfo="@2(268[25],268[51])"*/
    defparam i1_3_lut_4_lut.INIT = "0xd2dd";
    (* lut_function="(A ((D)+!C)+!A !(B (C+!(D))+!B !((D)+!C)))" *) LUT4 i27528_3_lut_4_lut (.A(n6569[1]), 
            .B(\MISC.rd_flag_addr_r [0]), .C(\MISC.rd_flag_addr_r [1]), 
            .D(n6569[2]), .Z(n4_adj_5445));   /* synthesis lineinfo="@2(266[48],266[84])"*/
    defparam i27528_3_lut_4_lut.INIT = "0xbf0b";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26582_2_lut_rep_1120_3_lut_4_lut (.A(n44673), 
            .B(n44542), .C(n44675), .D(n44674), .Z(n44437));   /* synthesis lineinfo="@2(131[47],131[69])"*/
    defparam i26582_2_lut_rep_1120_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="((B)+!A)" *) LUT4 i19195_2_lut_rep_1186 (.A(fifo_rd), 
            .B(empty_r), .Z(n44503));
    defparam i19195_2_lut_rep_1186.INIT = "0xdddd";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_8__I_0_i7_3_lut_rep_1156_4_lut (.A(fifo_rd), 
            .B(empty_r), .C(rd_addr_p1_r[6]), .D(rd_addr_r[6]), .Z(n44473));
    defparam rd_addr_r_8__I_0_i7_3_lut_rep_1156_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_8__I_0_i1_3_lut_rep_1147_4_lut (.A(fifo_rd), 
            .B(empty_r), .C(rd_addr_p1_r[0]), .D(rd_addr_r[0]), .Z(n44464));
    defparam rd_addr_r_8__I_0_i1_3_lut_rep_1147_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_8__I_0_i9_3_lut_rep_1154_4_lut (.A(fifo_rd), 
            .B(empty_r), .C(rd_addr_p1_r[8]), .D(rd_addr_r[8]), .Z(n44471));
    defparam rd_addr_r_8__I_0_i9_3_lut_rep_1154_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_8__I_0_i8_3_lut_rep_1155_4_lut (.A(fifo_rd), 
            .B(empty_r), .C(rd_addr_p1_r[7]), .D(rd_addr_r[7]), .Z(n44472));
    defparam rd_addr_r_8__I_0_i8_3_lut_rep_1155_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_8__I_0_i6_3_lut_rep_1157_4_lut (.A(fifo_rd), 
            .B(empty_r), .C(rd_addr_p1_r[5]), .D(rd_addr_r[5]), .Z(n44474));
    defparam rd_addr_r_8__I_0_i6_3_lut_rep_1157_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_8__I_0_i5_3_lut_rep_1158_4_lut (.A(fifo_rd), 
            .B(empty_r), .C(rd_addr_p1_r[4]), .D(rd_addr_r[4]), .Z(n44475));
    defparam rd_addr_r_8__I_0_i5_3_lut_rep_1158_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_8__I_0_i4_3_lut_rep_1159_4_lut (.A(fifo_rd), 
            .B(empty_r), .C(rd_addr_p1_r[3]), .D(rd_addr_r[3]), .Z(n44476));
    defparam rd_addr_r_8__I_0_i4_3_lut_rep_1159_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_8__I_0_i3_3_lut_rep_1160_4_lut (.A(fifo_rd), 
            .B(empty_r), .C(rd_addr_p1_r[2]), .D(rd_addr_r[2]), .Z(n44477));
    defparam rd_addr_r_8__I_0_i3_3_lut_rep_1160_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_8__I_0_i2_3_lut_rep_1161_4_lut (.A(fifo_rd), 
            .B(empty_r), .C(rd_addr_p1_r[1]), .D(rd_addr_r[1]), .Z(n44478));
    defparam rd_addr_r_8__I_0_i2_3_lut_rep_1161_4_lut.INIT = "0xfd20";
    (* lut_function="(!((B)+!A))" *) LUT4 wr_en_i_I_0_319_2_lut_rep_1454 (.A(rden_zz), 
            .B(full_r), .Z(n44771));   /* synthesis lineinfo="@2(136[26],136[47])"*/
    defparam wr_en_i_I_0_319_2_lut_rep_1454.INIT = "0x2222";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_8__I_0_i5_3_lut_rep_1357_4_lut (.A(rden_zz), 
            .B(full_r), .C(wr_addr_p1_r[4]), .D(wr_addr_r[4]), .Z(n44674));   /* synthesis lineinfo="@2(136[26],136[47])"*/
    defparam wr_addr_r_8__I_0_i5_3_lut_rep_1357_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_8__I_0_i4_3_lut_rep_1356_4_lut (.A(rden_zz), 
            .B(full_r), .C(wr_addr_p1_r[3]), .D(wr_addr_r[3]), .Z(n44673));   /* synthesis lineinfo="@2(136[26],136[47])"*/
    defparam wr_addr_r_8__I_0_i4_3_lut_rep_1356_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_8__I_0_i3_3_lut_rep_1355_4_lut (.A(rden_zz), 
            .B(full_r), .C(wr_addr_p1_r[2]), .D(wr_addr_r[2]), .Z(n44672));   /* synthesis lineinfo="@2(136[26],136[47])"*/
    defparam wr_addr_r_8__I_0_i3_3_lut_rep_1355_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_8__I_0_i9_3_lut_rep_1361_4_lut (.A(rden_zz), 
            .B(full_r), .C(wr_addr_p1_r[8]), .D(wr_addr_r[8]), .Z(n44678));   /* synthesis lineinfo="@2(136[26],136[47])"*/
    defparam wr_addr_r_8__I_0_i9_3_lut_rep_1361_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_8__I_0_i2_3_lut_rep_1354_4_lut (.A(rden_zz), 
            .B(full_r), .C(wr_addr_p1_r[1]), .D(wr_addr_r[1]), .Z(n44671));   /* synthesis lineinfo="@2(136[26],136[47])"*/
    defparam wr_addr_r_8__I_0_i2_3_lut_rep_1354_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_8__I_0_i1_3_lut_rep_1365_4_lut (.A(rden_zz), 
            .B(full_r), .C(wr_addr_p1_r[0]), .D(wr_addr_r[0]), .Z(n44682));   /* synthesis lineinfo="@2(136[26],136[47])"*/
    defparam wr_addr_r_8__I_0_i1_3_lut_rep_1365_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_8__I_0_i6_3_lut_rep_1358_4_lut (.A(rden_zz), 
            .B(full_r), .C(wr_addr_p1_r[5]), .D(wr_addr_r[5]), .Z(n44675));   /* synthesis lineinfo="@2(136[26],136[47])"*/
    defparam wr_addr_r_8__I_0_i6_3_lut_rep_1358_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_8__I_0_i8_3_lut_rep_1360_4_lut (.A(rden_zz), 
            .B(full_r), .C(wr_addr_p1_r[7]), .D(wr_addr_r[7]), .Z(n44677));   /* synthesis lineinfo="@2(136[26],136[47])"*/
    defparam wr_addr_r_8__I_0_i8_3_lut_rep_1360_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_8__I_0_i7_3_lut_rep_1359_4_lut (.A(rden_zz), 
            .B(full_r), .C(wr_addr_p1_r[6]), .D(wr_addr_r[6]), .Z(n44676));   /* synthesis lineinfo="@2(136[26],136[47])"*/
    defparam wr_addr_r_8__I_0_i7_3_lut_rep_1359_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26518_2_lut_rep_1066_3_lut_4_lut (.A(n44476), 
            .B(n44425), .C(n44474), .D(n44475), .Z(n44383));   /* synthesis lineinfo="@2(134[47],134[69])"*/
    defparam i26518_2_lut_rep_1066_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26575_2_lut_rep_1148_3_lut_4_lut (.A(n44672), 
            .B(n44589), .C(n44674), .D(n44673), .Z(n44465));   /* synthesis lineinfo="@2(131[47],131[69])"*/
    defparam i26575_2_lut_rep_1148_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i35408_4_lut (.A(wr_cmpaddr_p1_r[7]), 
            .B(wr_cmpaddr_p1_r[5]), .C(rd_cmpaddr_r[7]), .D(rd_cmpaddr_r[5]), 
            .Z(n42275));
    defparam i35408_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_3_lut (.A(fifo_rd), .B(n35787), 
            .C(full_r), .Z(full_nxt_w_N_2489));
    defparam i1_3_lut.INIT = "0x1010";
    (* lut_function="(A (B (C (D)))+!A !((C+!(D))+!B))" *) LUT4 i1_4_lut (.A(wr_cmpaddr_p1_r[4]), 
            .B(n41969), .C(rd_cmpaddr_r[4]), .D(n44771), .Z(n41973));
    defparam i1_4_lut.INIT = "0x8400";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i1_4_lut_adj_38299 (.A(n2), 
            .B(n1), .C(n41963), .D(n42277), .Z(n41969));
    defparam i1_4_lut_adj_38299.INIT = "0x0010";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 wr_cmpaddr_p1_r_7__I_0_i2_2_lut (.A(wr_cmpaddr_p1_r[1]), 
            .B(rd_cmpaddr_r[1]), .Z(n2));   /* synthesis lineinfo="@2(136[50],136[83])"*/
    defparam wr_cmpaddr_p1_r_7__I_0_i2_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 wr_cmpaddr_p1_r_7__I_0_i1_2_lut (.A(wr_cmpaddr_p1_r[0]), 
            .B(rd_cmpaddr_r[0]), .Z(n1));   /* synthesis lineinfo="@2(136[50],136[83])"*/
    defparam wr_cmpaddr_p1_r_7__I_0_i1_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C+!(D))+!B (C+(D)))+!A !(B (C (D))+!B !((D)+!C))))" *) LUT4 i1_4_lut_adj_38300 (.A(wr_addr_p1cmp_r[8]), 
            .B(wr_cmpaddr_p1_r[6]), .C(rd_addr_r[8]), .D(rd_cmpaddr_r[6]), 
            .Z(n41963));
    defparam i1_4_lut_adj_38300.INIT = "0x4812";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i35410_4_lut (.A(wr_cmpaddr_p1_r[3]), 
            .B(wr_cmpaddr_p1_r[2]), .C(rd_cmpaddr_r[3]), .D(rd_cmpaddr_r[2]), 
            .Z(n42277));
    defparam i35410_4_lut.INIT = "0x7bde";
    (* lut_function="(A+(B+!(C (D)+!C !(D))))" *) LUT4 i1_4_lut_adj_38301 (.A(n41811), 
            .B(n41809), .C(wr_cmpaddr_r[6]), .D(rd_cmpaddr_r[6]), .Z(n35787));   /* synthesis lineinfo="@2(136[156],136[186])"*/
    defparam i1_4_lut_adj_38301.INIT = "0xeffe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i1_4_lut_adj_38302 (.A(wr_cmpaddr_r[2]), 
            .B(wr_cmpaddr_r[3]), .C(rd_cmpaddr_r[2]), .D(rd_cmpaddr_r[3]), 
            .Z(n41811));   /* synthesis lineinfo="@2(136[156],136[186])"*/
    defparam i1_4_lut_adj_38302.INIT = "0x7bde";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_38303 (.A(n1_adj_5446), 
            .B(n8), .C(n41805), .D(n5), .Z(n41809));   /* synthesis lineinfo="@2(136[156],136[186])"*/
    defparam i1_4_lut_adj_38303.INIT = "0xfffe";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 wr_cmpaddr_r_7__I_0_316_i1_2_lut (.A(wr_cmpaddr_r[0]), 
            .B(rd_cmpaddr_r[0]), .Z(n1_adj_5446));   /* synthesis lineinfo="@2(136[156],136[186])"*/
    defparam wr_cmpaddr_r_7__I_0_316_i1_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 wr_cmpaddr_r_7__I_0_316_i8_2_lut (.A(wr_cmpaddr_r[7]), 
            .B(rd_cmpaddr_r[7]), .Z(n8));   /* synthesis lineinfo="@2(136[156],136[186])"*/
    defparam wr_cmpaddr_r_7__I_0_316_i8_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i1_4_lut_adj_38304 (.A(wr_cmpaddr_r[1]), 
            .B(wr_cmpaddr_r[5]), .C(rd_cmpaddr_r[1]), .D(rd_cmpaddr_r[5]), 
            .Z(n41805));   /* synthesis lineinfo="@2(136[156],136[186])"*/
    defparam i1_4_lut_adj_38304.INIT = "0x7bde";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 wr_cmpaddr_r_7__I_0_316_i5_2_lut (.A(wr_cmpaddr_r[4]), 
            .B(rd_cmpaddr_r[4]), .Z(n5));   /* synthesis lineinfo="@2(136[156],136[186])"*/
    defparam wr_cmpaddr_r_7__I_0_316_i5_2_lut.INIT = "0x6666";
    (* lut_function="(A+!(B+(C+(D))))" *) LUT4 i1_4_lut_adj_38305 (.A(n41649), 
            .B(n41665), .C(n44503), .D(n41663), .Z(empty_ext_r_N_2481));   /* synthesis lineinfo="@2(148[21],195[28])"*/
    defparam i1_4_lut_adj_38305.INIT = "0xaaab";
    (* lut_function="(A (B)+!A (B+!(C+!(D))))" *) LUT4 i1_4_lut_adj_38306 (.A(rden_zz), 
            .B(maxfan_replicated_net_517), .C(n35787), .D(empty_r), .Z(n41649));   /* synthesis lineinfo="@2(148[21],195[28])"*/
    defparam i1_4_lut_adj_38306.INIT = "0xcdcc";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i1_4_lut_adj_38307 (.A(rd_addr_p1cmp_r[2]), 
            .B(rd_addr_p1cmp_r[8]), .C(wr_addr_r[2]), .D(wr_addr_r[8]), 
            .Z(n41665));
    defparam i1_4_lut_adj_38307.INIT = "0x7bde";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_38308 (.A(n4_adj_5447), 
            .B(n7), .C(n41659), .D(n41655), .Z(n41663));
    defparam i1_4_lut_adj_38308.INIT = "0xfffe";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 rd_addr_p1cmp_r_8__I_0_i4_2_lut (.A(rd_addr_p1cmp_r[3]), 
            .B(wr_addr_r[3]), .Z(n4_adj_5447));   /* synthesis lineinfo="@2(137[51],137[81])"*/
    defparam rd_addr_p1cmp_r_8__I_0_i4_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 rd_addr_p1cmp_r_8__I_0_i7_2_lut (.A(rd_addr_p1cmp_r[6]), 
            .B(wr_addr_r[6]), .Z(n7));   /* synthesis lineinfo="@2(137[51],137[81])"*/
    defparam rd_addr_p1cmp_r_8__I_0_i7_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i1_4_lut_adj_38309 (.A(rd_addr_p1cmp_r[0]), 
            .B(rd_addr_p1cmp_r[7]), .C(wr_addr_r[0]), .D(wr_addr_r[7]), 
            .Z(n41659));
    defparam i1_4_lut_adj_38309.INIT = "0x7bde";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))" *) LUT4 i1_4_lut_adj_38310 (.A(rd_addr_p1cmp_r[4]), 
            .B(n2_adj_5448), .C(n6), .D(wr_addr_r[4]), .Z(n41655));
    defparam i1_4_lut_adj_38310.INIT = "0xfdfe";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 rd_addr_p1cmp_r_8__I_0_i2_2_lut (.A(rd_addr_p1cmp_r[1]), 
            .B(wr_addr_r[1]), .Z(n2_adj_5448));   /* synthesis lineinfo="@2(137[51],137[81])"*/
    defparam rd_addr_p1cmp_r_8__I_0_i2_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 rd_addr_p1cmp_r_8__I_0_i6_2_lut (.A(rd_addr_p1cmp_r[5]), 
            .B(wr_addr_r[5]), .Z(n6));   /* synthesis lineinfo="@2(137[51],137[81])"*/
    defparam rd_addr_p1cmp_r_8__I_0_i6_2_lut.INIT = "0x6666";
    (* lut_function="(A)" *) LUT4 i1_4_lut_lut_buf_41 (.A(empty_ext_r_N_2481), 
            .Z(n44961));   /* synthesis lineinfo="@2(148[21],195[28])"*/
    defparam i1_4_lut_lut_buf_41.INIT = "0xaaaa";
    (* lut_function="(!(A (B (C+(D))+!B !((D)+!C))))" *) LUT4 i36284_4_lut (.A(n40730), 
            .B(n40317), .C(n40319), .D(n36128), .Z(\MISC.AFull.almost_full_nxt_w ));
    defparam i36284_4_lut.INIT = "0x775f";
    (* lut_function="(A+(B (C+(D))+!B !((D)+!C)))" *) LUT4 i1_4_lut_adj_38311 (.A(n41317), 
            .B(n40885), .C(n40293), .D(n36128), .Z(n40730));
    defparam i1_4_lut_adj_38311.INIT = "0xeefa";
    (* lut_function="(!(A (B (C+(D))+!B !(C (D)))+!A (B+(C (D)+!C !(D)))))" *) LUT4 i33453_4_lut (.A(\MISC.rd_flag_addr_r [7]), 
            .B(n41239), .C(n14), .D(\MISC.wr_flag_addr_r [7]), .Z(n40317));
    defparam i33453_4_lut.INIT = "0x2118";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i33455_4_lut (.A(n40295), 
            .B(n40624), .C(n40998), .D(n44745), .Z(n40319));
    defparam i33455_4_lut.INIT = "0xa088";
    (* lut_function="(A (B+(C+(D)))+!A (B+!((D)+!C)))" *) LUT4 i1_4_lut_adj_38312 (.A(n40971), 
            .B(n40571), .C(n40291), .D(n36128), .Z(n41317));
    defparam i1_4_lut_adj_38312.INIT = "0xeefc";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38313 (.A(\MISC.rd_flag_addr_r [6]), 
            .B(n12), .C(\MISC.wr_flag_addr_r [6]), .Z(n40885));
    defparam i1_3_lut_adj_38313.INIT = "0x9696";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 mux_1139_i5_4_lut (.A(n41313), 
            .B(n40787), .C(n44745), .D(n12_adj_5449), .Z(n40293));   /* synthesis lineinfo="@2(270[77],270[107])"*/
    defparam mux_1139_i5_4_lut.INIT = "0xc5ca";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38314 (.A(\MISC.rd_flag_addr_r [5]), 
            .B(n10), .C(\MISC.wr_flag_addr_r [5]), .Z(n40971));
    defparam i1_3_lut_adj_38314.INIT = "0x9696";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))" *) LUT4 i1_4_lut_adj_38315 (.A(n41391), 
            .B(n40945), .C(n40289), .D(n36128), .Z(n40571));
    defparam i1_4_lut_adj_38315.INIT = "0x88a0";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 mux_1139_i4_4_lut (.A(n41359), 
            .B(n40984), .C(n44745), .D(n10_adj_5450), .Z(n40291));   /* synthesis lineinfo="@2(270[77],270[107])"*/
    defparam mux_1139_i4_4_lut.INIT = "0xc5ca";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut (.A(\MISC.rd_flag_addr_r [8]), 
            .B(\MISC.wr_flag_addr_r [8]), .Z(n41239));
    defparam i1_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 mux_1139_i6_4_lut (.A(n41281), 
            .B(n40523), .C(n44745), .D(n14_adj_5451), .Z(n40295));   /* synthesis lineinfo="@2(270[77],270[107])"*/
    defparam mux_1139_i6_4_lut.INIT = "0xc5ca";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C+!(D)))+!A !(B ((D)+!C)+!B !(C+!(D)))))" *) LUT4 i1_4_lut_adj_38316 (.A(n41217), 
            .B(\MISC.wr_flag_addr_r [7]), .C(\MISC.rd_flag_addr_p1_r [7]), 
            .D(n14_adj_5451), .Z(n40624));
    defparam i1_4_lut_adj_38316.INIT = "0x65a6";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C+!(D)))+!A !(B ((D)+!C)+!B !(C+!(D)))))" *) LUT4 i1_4_lut_adj_38317 (.A(n41219), 
            .B(n6569[8]), .C(\MISC.rd_flag_addr_r [7]), .D(n14_adj_5452), 
            .Z(n40998));
    defparam i1_4_lut_adj_38317.INIT = "0x65a6";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38318 (.A(n6569[9]), 
            .B(\MISC.rd_flag_addr_r [8]), .Z(n41219));
    defparam i1_2_lut_adj_38318.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38319 (.A(\MISC.rd_flag_addr_p1_r [7]), 
            .B(\MISC.wr_flag_addr_r [7]), .Z(n41281));
    defparam i1_2_lut_adj_38319.INIT = "0x6666";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38320 (.A(\MISC.rd_flag_addr_r [7]), 
            .B(n14_adj_5452), .C(n6569[8]), .Z(n40523));
    defparam i1_3_lut_adj_38320.INIT = "0x9696";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38321 (.A(\MISC.rd_flag_addr_p1_r [8]), 
            .B(\MISC.wr_flag_addr_r [8]), .Z(n41217));
    defparam i1_2_lut_adj_38321.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38322 (.A(\MISC.rd_flag_addr_p1_r [6]), 
            .B(\MISC.wr_flag_addr_r [6]), .Z(n41313));
    defparam i1_2_lut_adj_38322.INIT = "0x6666";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38323 (.A(\MISC.rd_flag_addr_r [6]), 
            .B(n12_adj_5453), .C(n6569[7]), .Z(n40787));
    defparam i1_3_lut_adj_38323.INIT = "0x9696";
    (* lut_function="(A (B (C+(D)))+!A !(((D)+!C)+!B))" *) LUT4 i1_4_lut_adj_38324 (.A(n40532), 
            .B(n40237), .C(n40287), .D(n36128), .Z(n41391));
    defparam i1_4_lut_adj_38324.INIT = "0x88c0";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38325 (.A(\MISC.rd_flag_addr_r [4]), 
            .B(n8_adj_5454), .C(\MISC.wr_flag_addr_r [4]), .Z(n40945));
    defparam i1_3_lut_adj_38325.INIT = "0x9696";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 mux_1139_i3_4_lut (.A(n41395), 
            .B(n40874), .C(n44745), .D(n8_adj_5455), .Z(n40289));   /* synthesis lineinfo="@2(270[77],270[107])"*/
    defparam mux_1139_i3_4_lut.INIT = "0xc5ca";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38326 (.A(\MISC.rd_flag_addr_r [3]), 
            .B(n6_adj_5456), .C(\MISC.wr_flag_addr_r [3]), .Z(n40532));
    defparam i1_3_lut_adj_38326.INIT = "0x9696";
    (* lut_function="(!(A (B (C (D))+!B ((D)+!C))+!A !(B ((D)+!C)+!B (C (D)))))" *) LUT4 mux_1138_i1_4_lut (.A(n41627), 
            .B(n40235), .C(n36128), .D(n4), .Z(n40237));   /* synthesis lineinfo="@2(270[45],270[108])"*/
    defparam mux_1138_i1_4_lut.INIT = "0x5cac";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 mux_1139_i2_4_lut (.A(n41457), 
            .B(n40547), .C(n44745), .D(n6_adj_5457), .Z(n40287));   /* synthesis lineinfo="@2(270[77],270[107])"*/
    defparam mux_1139_i2_4_lut.INIT = "0xc5ca";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38327 (.A(\MISC.rd_flag_addr_p1_r [3]), 
            .B(\MISC.wr_flag_addr_r [3]), .Z(n41457));
    defparam i1_2_lut_adj_38327.INIT = "0x6666";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38328 (.A(\MISC.rd_flag_addr_r [3]), 
            .B(n6_adj_5458), .C(n6569[4]), .Z(n40547));
    defparam i1_3_lut_adj_38328.INIT = "0x9696";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38329 (.A(\MISC.rd_flag_addr_p1_r [4]), 
            .B(\MISC.wr_flag_addr_r [4]), .Z(n41395));
    defparam i1_2_lut_adj_38329.INIT = "0x6666";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38330 (.A(\MISC.rd_flag_addr_r [4]), 
            .B(n8_adj_5459), .C(n6569[5]), .Z(n40874));
    defparam i1_3_lut_adj_38330.INIT = "0x9696";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38331 (.A(\MISC.rd_flag_addr_r [2]), 
            .B(\MISC.wr_flag_addr_r [2]), .Z(n41627));
    defparam i1_2_lut_adj_38331.INIT = "0x6666";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 mux_1139_i1_4_lut (.A(n41579), 
            .B(n40973), .C(n44745), .D(n4_adj_5444), .Z(n40235));   /* synthesis lineinfo="@2(270[77],270[107])"*/
    defparam mux_1139_i1_4_lut.INIT = "0xc5ca";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38332 (.A(\MISC.rd_flag_addr_p1_r [2]), 
            .B(\MISC.wr_flag_addr_r [2]), .Z(n41579));
    defparam i1_2_lut_adj_38332.INIT = "0x6666";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38333 (.A(\MISC.rd_flag_addr_r [2]), 
            .B(n4_adj_5445), .C(n6569[3]), .Z(n40973));
    defparam i1_3_lut_adj_38333.INIT = "0x9696";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38334 (.A(\MISC.rd_flag_addr_p1_r [5]), 
            .B(\MISC.wr_flag_addr_r [5]), .Z(n41359));
    defparam i1_2_lut_adj_38334.INIT = "0x6666";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38335 (.A(\MISC.rd_flag_addr_r [5]), 
            .B(n10_adj_5460), .C(n6569[6]), .Z(n40984));
    defparam i1_3_lut_adj_38335.INIT = "0x9696";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27552_3_lut (.A(n6569[5]), 
            .B(\MISC.rd_flag_addr_r [4]), .C(n8_adj_5459), .Z(n10_adj_5460));   /* synthesis lineinfo="@2(266[48],266[84])"*/
    defparam i27552_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27544_3_lut (.A(n6569[4]), 
            .B(\MISC.rd_flag_addr_r [3]), .C(n6_adj_5458), .Z(n8_adj_5459));   /* synthesis lineinfo="@2(266[48],266[84])"*/
    defparam i27544_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27536_3_lut (.A(n6569[3]), 
            .B(\MISC.rd_flag_addr_r [2]), .C(n4_adj_5445), .Z(n6_adj_5458));   /* synthesis lineinfo="@2(266[48],266[84])"*/
    defparam i27536_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27464_3_lut (.A(\MISC.wr_flag_addr_r [2]), 
            .B(\MISC.rd_flag_addr_p1_r [2]), .C(n4_adj_5444), .Z(n6_adj_5457));   /* synthesis lineinfo="@2(267[48],267[84])"*/
    defparam i27464_3_lut.INIT = "0xb2b2";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26511_2_lut_rep_1079_3_lut_4_lut (.A(n44477), 
            .B(n44443), .C(n44475), .D(n44476), .Z(n44396));   /* synthesis lineinfo="@2(134[47],134[69])"*/
    defparam i26511_2_lut_rep_1079_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27735_3_lut (.A(\MISC.wr_flag_addr_r [2]), 
            .B(\MISC.rd_flag_addr_r [2]), .C(n4), .Z(n6_adj_5456));   /* synthesis lineinfo="@2(265[50],265[83])"*/
    defparam i27735_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27472_3_lut (.A(\MISC.wr_flag_addr_r [3]), 
            .B(\MISC.rd_flag_addr_p1_r [3]), .C(n6_adj_5457), .Z(n8_adj_5455));   /* synthesis lineinfo="@2(267[48],267[84])"*/
    defparam i27472_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27743_3_lut (.A(\MISC.wr_flag_addr_r [3]), 
            .B(\MISC.rd_flag_addr_r [3]), .C(n6_adj_5456), .Z(n8_adj_5454));   /* synthesis lineinfo="@2(265[50],265[83])"*/
    defparam i27743_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27560_3_lut (.A(n6569[6]), 
            .B(\MISC.rd_flag_addr_r [5]), .C(n10_adj_5460), .Z(n12_adj_5453));   /* synthesis lineinfo="@2(266[48],266[84])"*/
    defparam i27560_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27568_3_lut (.A(n6569[7]), 
            .B(\MISC.rd_flag_addr_r [6]), .C(n12_adj_5453), .Z(n14_adj_5452));   /* synthesis lineinfo="@2(266[48],266[84])"*/
    defparam i27568_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27496_3_lut (.A(\MISC.wr_flag_addr_r [6]), 
            .B(\MISC.rd_flag_addr_p1_r [6]), .C(n12_adj_5449), .Z(n14_adj_5451));   /* synthesis lineinfo="@2(267[48],267[84])"*/
    defparam i27496_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27488_3_lut (.A(\MISC.wr_flag_addr_r [5]), 
            .B(\MISC.rd_flag_addr_p1_r [5]), .C(n10_adj_5450), .Z(n12_adj_5449));   /* synthesis lineinfo="@2(267[48],267[84])"*/
    defparam i27488_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27480_3_lut (.A(\MISC.wr_flag_addr_r [4]), 
            .B(\MISC.rd_flag_addr_p1_r [4]), .C(n8_adj_5455), .Z(n10_adj_5450));   /* synthesis lineinfo="@2(267[48],267[84])"*/
    defparam i27480_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27751_3_lut (.A(\MISC.wr_flag_addr_r [4]), 
            .B(\MISC.rd_flag_addr_r [4]), .C(n8_adj_5454), .Z(n10));   /* synthesis lineinfo="@2(265[50],265[83])"*/
    defparam i27751_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27759_3_lut (.A(\MISC.wr_flag_addr_r [5]), 
            .B(\MISC.rd_flag_addr_r [5]), .C(n10), .Z(n12));   /* synthesis lineinfo="@2(265[50],265[83])"*/
    defparam i27759_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27767_3_lut (.A(\MISC.wr_flag_addr_r [6]), 
            .B(\MISC.rd_flag_addr_r [6]), .C(n12), .Z(n14));   /* synthesis lineinfo="@2(265[50],265[83])"*/
    defparam i27767_3_lut.INIT = "0xb2b2";
    (* lut_function="(A (B (C)))" *) LUT4 i26561_2_lut_rep_1225_3_lut (.A(n44671), 
            .B(n44682), .C(n44672), .Z(n44542));   /* synthesis lineinfo="@2(131[47],131[69])"*/
    defparam i26561_2_lut_rep_1225_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26568_2_lut_rep_1185_3_lut_4_lut (.A(n44671), 
            .B(n44682), .C(n44673), .D(n44672), .Z(n44502));   /* synthesis lineinfo="@2(131[47],131[69])"*/
    defparam i26568_2_lut_rep_1185_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!((B)+!A))" *) LUT4 wr_en_i_I_0_2_lut (.A(rden_zz), 
            .B(full_mem_r), .Z(wr_fifo_en_w));   /* synthesis lineinfo="@2(485[25],485[50])"*/
    defparam wr_en_i_I_0_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i36204_2_lut (.A(fifo_rd), .B(empty_mem_r), 
            .Z(rd_fifo_en_w));
    defparam i36204_2_lut.INIT = "0x2222";
    FD1P3XZ \MISC.wr_flag_addr_p1_r_res32__i1  (.D(n44995), .SP(VCC_net_c), 
            .CK(ADC_DCLK_c), .SR(GND_net_c), .Q(n6569[1]));   /* synthesis lineinfo="@2(274[25],296[28])"*/
    defparam \MISC.wr_flag_addr_p1_r_res32__i1 .REGSET = "RESET";
    defparam \MISC.wr_flag_addr_p1_r_res32__i1 .SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module dft
//

module dft (input ADC_DCLK_c, input maxfan_replicated_net_517, input m_axil_rdata_31__N_57, 
            input to_fft_valid, output fifo_full, input \from_fifo[0] , 
            input \from_fifo[1] , input \from_fifo[11] , input \from_fifo[10] , 
            input \from_fifo[9] , input \from_fifo[2] , input \from_fifo[3] , 
            input \from_fifo[4] , input \from_fifo[5] , input \from_fifo[6] , 
            input \from_fifo[7] , input \from_fifo[8] , output from_fft_valid, 
            output [14:0]from_fft, input GND_net, input VCC_net, output fifo_rd, 
            input n23, input n4721, output [4:0]pts_cnt, output [1:0]fram_waddr, 
            input [15:0]fram_rdata_im_del, output cmul_done, input n21169, 
            input n23298, input n21167, input n21165, input n21163, 
            input n21134, input n21306, input n21304, input n21302, 
            input n21300, output n20, output \fram_rdata_im[1] , output \fram_rdata_im[2] , 
            output \fram_rdata_im[3] , output \fram_rdata_im[4] , output \fram_rdata_im[5] , 
            output \fram_rdata_im[6] , output \fram_rdata_im[7] , output \fram_rdata_im[8] , 
            output \fram_rdata_im[9] , output \fram_rdata_im[10] , output \fram_rdata_im[11] , 
            output \fram_rdata_im[12] , output \fram_rdata_im[13] , output \fram_rdata_im[14] , 
            output \fram_rdata_im[15] , output \fram_rdata_im[0] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    wire preproc_valid_out, n45041;
    wire [11:0]preproc_data_out;   /* synthesis lineinfo="@6(60[34],60[50])"*/
    
    wire full_r, n44742;
    wire [6:0]wr_addr_p1_r;   /* synthesis lineinfo="@41(68[27],68[39])"*/
    wire [6:0]wr_addr_r;   /* synthesis lineinfo="@41(67[27],67[36])"*/
    
    wire n44661;
    wire [6:0]wr_addr_nxt_w;   /* synthesis lineinfo="@41(82[27],82[40])"*/
    
    wire n44660, full_mem_r, wr_fifo_en_w, core_valid_out;
    wire [15:0]fram_wdata_re;   /* synthesis lineinfo="@11(63[25],63[38])"*/
    
    wire n40498;
    wire [15:0]cmul_result_re;   /* synthesis lineinfo="@11(88[33],88[47])"*/
    wire [15:0]fram_wdata_im;   /* synthesis lineinfo="@11(64[25],64[38])"*/
    wire [15:0]cmul_result_im;   /* synthesis lineinfo="@11(89[33],89[47])"*/
    wire [11:0]fifo_rdata;   /* synthesis lineinfo="@6(64[24],64[34])"*/
    
    wire rd_fifo_en_w;
    wire [6:0]rd_addr_r;   /* synthesis lineinfo="@41(74[27],74[36])"*/
    wire [6:0]rd_addr_p1_r;   /* synthesis lineinfo="@41(75[27],75[39])"*/
    
    wire n44740;
    wire [6:0]rd_addr_nxt_w;   /* synthesis lineinfo="@41(86[27],86[40])"*/
    
    wire empty_r, empty_mem_r, n45053, n44659, fifo_empty;
    wire [5:0]wr_cmpaddr_r;   /* synthesis lineinfo="@41(70[27],70[39])"*/
    wire [5:0]rd_cmpaddr_r;   /* synthesis lineinfo="@41(77[27],77[39])"*/
    
    wire n40790, n6, n3, n1, n4;
    
    dft_preproc preproc (.preproc_valid_out(preproc_valid_out), .ADC_DCLK_c(ADC_DCLK_c), 
            .maxfan_replicated_net_517(maxfan_replicated_net_517), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .to_fft_valid(to_fft_valid), .fifo_full(fifo_full), .n45041(n45041), 
            .preproc_data_out({preproc_data_out}), .\from_fifo[0] (\from_fifo[0] ), 
            .\from_fifo[1] (\from_fifo[1] ), .full_r(full_r), .n44742(n44742), 
            .\wr_addr_p1_r[0] (wr_addr_p1_r[0]), .\wr_addr_r[0] (wr_addr_r[0]), 
            .n44661(n44661), .\wr_addr_p1_r[4] (wr_addr_p1_r[4]), .\wr_addr_r[4] (wr_addr_r[4]), 
            .\wr_addr_nxt_w[4] (wr_addr_nxt_w[4]), .\wr_addr_p1_r[2] (wr_addr_p1_r[2]), 
            .\wr_addr_r[2] (wr_addr_r[2]), .\wr_addr_nxt_w[2] (wr_addr_nxt_w[2]), 
            .\wr_addr_p1_r[3] (wr_addr_p1_r[3]), .\wr_addr_r[3] (wr_addr_r[3]), 
            .\wr_addr_nxt_w[3] (wr_addr_nxt_w[3]), .\wr_addr_p1_r[1] (wr_addr_p1_r[1]), 
            .\wr_addr_r[1] (wr_addr_r[1]), .n44660(n44660), .\wr_addr_p1_r[5] (wr_addr_p1_r[5]), 
            .\wr_addr_r[5] (wr_addr_r[5]), .\wr_addr_nxt_w[5] (wr_addr_nxt_w[5]), 
            .\from_fifo[11] (\from_fifo[11] ), .\from_fifo[10] (\from_fifo[10] ), 
            .\from_fifo[9] (\from_fifo[9] ), .\from_fifo[2] (\from_fifo[2] ), 
            .\from_fifo[3] (\from_fifo[3] ), .\from_fifo[4] (\from_fifo[4] ), 
            .\from_fifo[5] (\from_fifo[5] ), .\from_fifo[6] (\from_fifo[6] ), 
            .\from_fifo[7] (\from_fifo[7] ), .\from_fifo[8] (\from_fifo[8] ), 
            .full_mem_r(full_mem_r), .wr_fifo_en_w(wr_fifo_en_w));   /* synthesis lineinfo="@6(79[1],91[2])"*/
    dft_postproc postproc (.ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .from_fft_valid(from_fft_valid), .from_fft({from_fft}), .maxfan_replicated_net_517(maxfan_replicated_net_517), 
            .core_valid_out(core_valid_out), .GND_net(GND_net), .VCC_net(VCC_net), 
            .\fram_wdata_re[0] (fram_wdata_re[0]), .n40498(n40498), .\fram_wdata_re[1] (fram_wdata_re[1]), 
            .\fram_wdata_re[2] (fram_wdata_re[2]), .\fram_wdata_re[3] (fram_wdata_re[3]), 
            .\fram_wdata_re[4] (fram_wdata_re[4]), .\fram_wdata_re[5] (fram_wdata_re[5]), 
            .\fram_wdata_re[6] (fram_wdata_re[6]), .\fram_wdata_re[7] (fram_wdata_re[7]), 
            .\fram_wdata_re[8] (fram_wdata_re[8]), .\fram_wdata_re[9] (fram_wdata_re[9]), 
            .\fram_wdata_re[10] (fram_wdata_re[10]), .\fram_wdata_re[11] (fram_wdata_re[11]), 
            .\fram_wdata_re[12] (fram_wdata_re[12]), .\fram_wdata_re[13] (fram_wdata_re[13]), 
            .\fram_wdata_re[14] (fram_wdata_re[14]), .\cmul_result_re[15] (cmul_result_re[15]), 
            .\fram_wdata_im[0] (fram_wdata_im[0]), .\fram_wdata_im[1] (fram_wdata_im[1]), 
            .\fram_wdata_im[2] (fram_wdata_im[2]), .\fram_wdata_im[3] (fram_wdata_im[3]), 
            .\fram_wdata_im[4] (fram_wdata_im[4]), .\fram_wdata_im[5] (fram_wdata_im[5]), 
            .\fram_wdata_im[6] (fram_wdata_im[6]), .\fram_wdata_im[7] (fram_wdata_im[7]), 
            .\fram_wdata_im[8] (fram_wdata_im[8]), .\fram_wdata_im[9] (fram_wdata_im[9]), 
            .\fram_wdata_im[10] (fram_wdata_im[10]), .\fram_wdata_im[11] (fram_wdata_im[11]), 
            .\fram_wdata_im[12] (fram_wdata_im[12]), .\fram_wdata_im[13] (fram_wdata_im[13]), 
            .\fram_wdata_im[14] (fram_wdata_im[14]), .\cmul_result_im[15] (cmul_result_im[15]));   /* synthesis lineinfo="@6(150[1],162[2])"*/
    \dft_fifo(ADDR_W=6)  fifo (.preproc_data_out({preproc_data_out}), .fifo_rdata({fifo_rdata}), 
            .ADC_DCLK_c(ADC_DCLK_c), .wr_fifo_en_w(wr_fifo_en_w), .rd_fifo_en_w(rd_fifo_en_w), 
            .VCC_net(VCC_net), .GND_net(GND_net), .\rd_addr_r[0] (rd_addr_r[0]), 
            .\rd_addr_p1_r[0] (rd_addr_p1_r[0]), .n44740(n44740), .\rd_addr_nxt_w[1] (rd_addr_nxt_w[1]), 
            .\wr_addr_p1_r[0] (wr_addr_p1_r[0]), .n44742(n44742), .\wr_addr_r[0] (wr_addr_r[0]), 
            .maxfan_replicated_net_517(maxfan_replicated_net_517), .full_r(full_r), 
            .full_mem_r(full_mem_r), .empty_r(empty_r), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .empty_mem_r(empty_mem_r), .n45041(n45041), .n44661(n44661), 
            .n45053(n45053), .n44659(n44659), .fifo_full(fifo_full), .fifo_empty(fifo_empty), 
            .\wr_addr_r[1] (wr_addr_r[1]), .\wr_addr_p1_r[1] (wr_addr_p1_r[1]), 
            .\wr_addr_p1_r[2] (wr_addr_p1_r[2]), .\wr_addr_r[2] (wr_addr_r[2]), 
            .\wr_addr_p1_r[3] (wr_addr_p1_r[3]), .\wr_addr_r[3] (wr_addr_r[3]), 
            .\wr_addr_p1_r[4] (wr_addr_p1_r[4]), .\wr_addr_r[4] (wr_addr_r[4]), 
            .\wr_addr_p1_r[5] (wr_addr_p1_r[5]), .\wr_addr_r[5] (wr_addr_r[5]), 
            .n44660(n44660), .\wr_cmpaddr_r[1] (wr_cmpaddr_r[1]), .\wr_addr_nxt_w[2] (wr_addr_nxt_w[2]), 
            .\wr_addr_nxt_w[3] (wr_addr_nxt_w[3]), .\wr_addr_nxt_w[4] (wr_addr_nxt_w[4]), 
            .\wr_cmpaddr_r[4] (wr_cmpaddr_r[4]), .\wr_addr_nxt_w[5] (wr_addr_nxt_w[5]), 
            .\rd_addr_p1_r[1] (rd_addr_p1_r[1]), .\rd_addr_r[1] (rd_addr_r[1]), 
            .\rd_addr_p1_r[2] (rd_addr_p1_r[2]), .\rd_addr_r[2] (rd_addr_r[2]), 
            .\rd_addr_p1_r[3] (rd_addr_p1_r[3]), .\rd_addr_r[3] (rd_addr_r[3]), 
            .\rd_addr_p1_r[4] (rd_addr_p1_r[4]), .\rd_addr_r[4] (rd_addr_r[4]), 
            .\rd_addr_p1_r[5] (rd_addr_p1_r[5]), .\rd_addr_r[5] (rd_addr_r[5]), 
            .\rd_cmpaddr_r[1] (rd_cmpaddr_r[1]), .\rd_addr_nxt_w[2] (rd_addr_nxt_w[2]), 
            .\rd_addr_nxt_w[3] (rd_addr_nxt_w[3]), .\rd_addr_nxt_w[4] (rd_addr_nxt_w[4]), 
            .\rd_cmpaddr_r[4] (rd_cmpaddr_r[4]), .\rd_addr_nxt_w[5] (rd_addr_nxt_w[5]), 
            .fifo_rd(fifo_rd), .n40790(n40790), .n6(n6), .n3(n3), .n1(n1), 
            .n4(n4), .preproc_valid_out(preproc_valid_out));   /* synthesis lineinfo="@6(101[1],114[2])"*/
    dft_core core (.ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .fifo_rd(fifo_rd), .n23(n23), .n4721(n4721), .pts_cnt({pts_cnt}), 
            .fram_waddr({fram_waddr}), .fram_rdata_im_del({fram_rdata_im_del}), 
            .cmul_done(cmul_done), .n45053(n45053), .n21169(n21169), .n23298(n23298), 
            .n21167(n21167), .n21165(n21165), .n21163(n21163), .maxfan_replicated_net_517(maxfan_replicated_net_517), 
            .n21134(n21134), .n21306(n21306), .n21304(n21304), .n21302(n21302), 
            .n21300(n21300), .empty_r(empty_r), .n44740(n44740), .\rd_addr_p1_r[0] (rd_addr_p1_r[0]), 
            .\rd_addr_r[0] (rd_addr_r[0]), .\rd_addr_p1_r[1] (rd_addr_p1_r[1]), 
            .\rd_addr_r[1] (rd_addr_r[1]), .\rd_addr_nxt_w[1] (rd_addr_nxt_w[1]), 
            .\rd_addr_p1_r[5] (rd_addr_p1_r[5]), .\rd_addr_r[5] (rd_addr_r[5]), 
            .\rd_addr_nxt_w[5] (rd_addr_nxt_w[5]), .\rd_addr_p1_r[4] (rd_addr_p1_r[4]), 
            .\rd_addr_r[4] (rd_addr_r[4]), .\rd_addr_nxt_w[4] (rd_addr_nxt_w[4]), 
            .\rd_addr_p1_r[3] (rd_addr_p1_r[3]), .\rd_addr_r[3] (rd_addr_r[3]), 
            .\rd_addr_nxt_w[3] (rd_addr_nxt_w[3]), .n44659(n44659), .\rd_addr_p1_r[2] (rd_addr_p1_r[2]), 
            .\rd_addr_r[2] (rd_addr_r[2]), .\rd_addr_nxt_w[2] (rd_addr_nxt_w[2]), 
            .n20(n20), .fifo_empty(fifo_empty), .empty_mem_r(empty_mem_r), 
            .rd_fifo_en_w(rd_fifo_en_w), .n40498(n40498), .core_valid_out(core_valid_out), 
            .fifo_rdata({fifo_rdata}), .n6(n6), .n3(n3), .n40790(n40790), 
            .\wr_cmpaddr_r[4] (wr_cmpaddr_r[4]), .\rd_cmpaddr_r[4] (rd_cmpaddr_r[4]), 
            .n1(n1), .\wr_cmpaddr_r[1] (wr_cmpaddr_r[1]), .n4(n4), .\rd_cmpaddr_r[1] (rd_cmpaddr_r[1]), 
            .GND_net(GND_net), .VCC_net(VCC_net), .\fram_wdata_im[0] (fram_wdata_im[0]), 
            .\fram_wdata_re[0] (fram_wdata_re[0]), .\fram_wdata_im[1] (fram_wdata_im[1]), 
            .\fram_wdata_re[1] (fram_wdata_re[1]), .\fram_wdata_im[2] (fram_wdata_im[2]), 
            .\fram_wdata_re[2] (fram_wdata_re[2]), .\fram_wdata_im[3] (fram_wdata_im[3]), 
            .\fram_wdata_re[3] (fram_wdata_re[3]), .\fram_wdata_im[4] (fram_wdata_im[4]), 
            .\fram_wdata_re[4] (fram_wdata_re[4]), .\fram_wdata_im[5] (fram_wdata_im[5]), 
            .\fram_wdata_re[5] (fram_wdata_re[5]), .\fram_wdata_im[6] (fram_wdata_im[6]), 
            .\fram_wdata_re[6] (fram_wdata_re[6]), .\fram_wdata_im[7] (fram_wdata_im[7]), 
            .\fram_wdata_re[7] (fram_wdata_re[7]), .\fram_wdata_im[8] (fram_wdata_im[8]), 
            .\fram_wdata_re[8] (fram_wdata_re[8]), .\fram_wdata_im[9] (fram_wdata_im[9]), 
            .\fram_wdata_re[9] (fram_wdata_re[9]), .\fram_wdata_im[10] (fram_wdata_im[10]), 
            .\fram_wdata_re[10] (fram_wdata_re[10]), .\fram_wdata_im[11] (fram_wdata_im[11]), 
            .\fram_wdata_re[11] (fram_wdata_re[11]), .\fram_wdata_im[12] (fram_wdata_im[12]), 
            .\fram_wdata_re[12] (fram_wdata_re[12]), .\fram_wdata_im[13] (fram_wdata_im[13]), 
            .\fram_wdata_re[13] (fram_wdata_re[13]), .\fram_wdata_im[14] (fram_wdata_im[14]), 
            .\fram_wdata_re[14] (fram_wdata_re[14]), .\cmul_result_im[15] (cmul_result_im[15]), 
            .\cmul_result_re[15] (cmul_result_re[15]), .\fram_rdata_im[1] (\fram_rdata_im[1] ), 
            .\fram_rdata_im[2] (\fram_rdata_im[2] ), .\fram_rdata_im[3] (\fram_rdata_im[3] ), 
            .\fram_rdata_im[4] (\fram_rdata_im[4] ), .\fram_rdata_im[5] (\fram_rdata_im[5] ), 
            .\fram_rdata_im[6] (\fram_rdata_im[6] ), .\fram_rdata_im[7] (\fram_rdata_im[7] ), 
            .\fram_rdata_im[8] (\fram_rdata_im[8] ), .\fram_rdata_im[9] (\fram_rdata_im[9] ), 
            .\fram_rdata_im[10] (\fram_rdata_im[10] ), .\fram_rdata_im[11] (\fram_rdata_im[11] ), 
            .\fram_rdata_im[12] (\fram_rdata_im[12] ), .\fram_rdata_im[13] (\fram_rdata_im[13] ), 
            .\fram_rdata_im[14] (\fram_rdata_im[14] ), .\fram_rdata_im[15] (\fram_rdata_im[15] ), 
            .\fram_rdata_im[0] (\fram_rdata_im[0] ));   /* synthesis lineinfo="@6(127[1],141[2])"*/
    
endmodule

//
// Verilog Description of module dft_preproc
//

module dft_preproc (output preproc_valid_out, input ADC_DCLK_c, input maxfan_replicated_net_517, 
            input m_axil_rdata_31__N_57, input to_fft_valid, input fifo_full, 
            output n45041, output [11:0]preproc_data_out, input \from_fifo[0] , 
            input \from_fifo[1] , input full_r, output n44742, input \wr_addr_p1_r[0] , 
            input \wr_addr_r[0] , output n44661, input \wr_addr_p1_r[4] , 
            input \wr_addr_r[4] , output \wr_addr_nxt_w[4] , input \wr_addr_p1_r[2] , 
            input \wr_addr_r[2] , output \wr_addr_nxt_w[2] , input \wr_addr_p1_r[3] , 
            input \wr_addr_r[3] , output \wr_addr_nxt_w[3] , input \wr_addr_p1_r[1] , 
            input \wr_addr_r[1] , output n44660, input \wr_addr_p1_r[5] , 
            input \wr_addr_r[5] , output \wr_addr_nxt_w[5] , input \from_fifo[11] , 
            input \from_fifo[10] , input \from_fifo[9] , input \from_fifo[2] , 
            input \from_fifo[3] , input \from_fifo[4] , input \from_fifo[5] , 
            input \from_fifo[6] , input \from_fifo[7] , input \from_fifo[8] , 
            input full_mem_r, output wr_fifo_en_w);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    wire n20233;
    wire [12:0]n72;
    
    wire n44744, \avg[0] , n39541;
    wire [1:0]fsm_state;   /* synthesis lineinfo="@17(33[11],33[20])"*/
    wire [6:0]wr_addr_nxt_p1_w;   /* synthesis lineinfo="@41(83[27],83[43])"*/
    
    wire n40736, n40619, n40982, n40721, n40941, n40643, n40653, 
        n40659, n40645, n40857, n40695, n40970, n39743, n44743, 
        n44787, n44686, n17, n44783, n22, n44784, n41221, n44785, 
        n18, n4, n6, n8, n10, n12, n14, n16, n16_adj_5443, 
        n41203, n40086, n3, n31684, n15, VCC_net;
    
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=79, LSE_RLINE=91 *) FD1P3XZ avg_i1 (.D(n72[0]), 
            .SP(n44744), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\avg[0] ));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam avg_i1.REGSET = "RESET";
    defparam avg_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=79, LSE_RLINE=91 *) FD1P3XZ fsm_state_i0 (.D(n39541), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(fsm_state[0]));   /* synthesis lineinfo="@17(43[5],46[31])"*/
    defparam fsm_state_i0.REGSET = "RESET";
    defparam fsm_state_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=79, LSE_RLINE=91 *) FD1P3XZ avg_i2 (.D(n40736), 
            .SP(n44744), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(preproc_data_out[0]));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam avg_i2.REGSET = "RESET";
    defparam avg_i2.SRMODE = "ASYNC";
    (* lut_function="(A (D)+!A !(B (D)+!B (C+!(D))))" *) LUT4 i21_4_lut_4_lut_4_lut (.A(fsm_state[1]), 
            .B(to_fft_valid), .C(fifo_full), .D(fsm_state[0]), .Z(n39541));   /* synthesis lineinfo="@17(33[11],33[20])"*/
    defparam i21_4_lut_4_lut_4_lut.INIT = "0xab44";
    (* lut_function="(A)" *) LUT4 i25181_1_lut_3_lut_4_lut_lut_buf_81 (.A(wr_addr_nxt_p1_w[0]), 
            .Z(n45041));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam i25181_1_lut_3_lut_4_lut_lut_buf_81.INIT = "0xaaaa";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=79, LSE_RLINE=91 *) FD1P3XZ avg_i3 (.D(n40619), 
            .SP(n44744), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(preproc_data_out[1]));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam avg_i3.REGSET = "RESET";
    defparam avg_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=79, LSE_RLINE=91 *) FD1P3XZ avg_i4 (.D(n40982), 
            .SP(n44744), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(preproc_data_out[2]));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam avg_i4.REGSET = "RESET";
    defparam avg_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=79, LSE_RLINE=91 *) FD1P3XZ avg_i5 (.D(n40721), 
            .SP(n44744), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(preproc_data_out[3]));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam avg_i5.REGSET = "RESET";
    defparam avg_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=79, LSE_RLINE=91 *) FD1P3XZ avg_i6 (.D(n40941), 
            .SP(n44744), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(preproc_data_out[4]));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam avg_i6.REGSET = "RESET";
    defparam avg_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=79, LSE_RLINE=91 *) FD1P3XZ avg_i7 (.D(n40643), 
            .SP(n44744), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(preproc_data_out[5]));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam avg_i7.REGSET = "RESET";
    defparam avg_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=79, LSE_RLINE=91 *) FD1P3XZ avg_i8 (.D(n40653), 
            .SP(n44744), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(preproc_data_out[6]));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam avg_i8.REGSET = "RESET";
    defparam avg_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=79, LSE_RLINE=91 *) FD1P3XZ avg_i9 (.D(n40659), 
            .SP(n44744), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(preproc_data_out[7]));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam avg_i9.REGSET = "RESET";
    defparam avg_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=79, LSE_RLINE=91 *) FD1P3XZ avg_i10 (.D(n40645), 
            .SP(n44744), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(preproc_data_out[8]));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam avg_i10.REGSET = "RESET";
    defparam avg_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=79, LSE_RLINE=91 *) FD1P3XZ avg_i11 (.D(n40857), 
            .SP(n44744), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(preproc_data_out[9]));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam avg_i11.REGSET = "RESET";
    defparam avg_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=79, LSE_RLINE=91 *) FD1P3XZ avg_i12 (.D(n40695), 
            .SP(n44744), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(preproc_data_out[10]));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam avg_i12.REGSET = "RESET";
    defparam avg_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=79, LSE_RLINE=91 *) FD1P3XZ avg_i13 (.D(n40970), 
            .SP(n44744), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(preproc_data_out[11]));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam avg_i13.REGSET = "RESET";
    defparam avg_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=79, LSE_RLINE=91 *) FD1P3XZ fsm_state_i1 (.D(n39743), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(fsm_state[1]));   /* synthesis lineinfo="@17(43[5],46[31])"*/
    defparam fsm_state_i1.REGSET = "RESET";
    defparam fsm_state_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i2_3_lut_4_lut (.A(n44743), 
            .B(\from_fifo[0] ), .C(n44787), .D(\from_fifo[1] ), .Z(n40736));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i2_3_lut_4_lut.INIT = "0x8778";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_rep_1425 (.A(preproc_valid_out), 
            .B(full_r), .Z(n44742));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam i1_2_lut_rep_1425.INIT = "0x2222";
    (* lut_function="(!(A (B (D)+!B (C))+!A (D)))" *) LUT4 i25181_1_lut_3_lut_4_lut (.A(preproc_valid_out), 
            .B(full_r), .C(\wr_addr_p1_r[0] ), .D(\wr_addr_r[0] ), .Z(wr_addr_nxt_p1_w[0]));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam i25181_1_lut_3_lut_4_lut.INIT = "0x02df";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_6__I_0_i1_3_lut_rep_1344_4_lut (.A(preproc_valid_out), 
            .B(full_r), .C(\wr_addr_p1_r[0] ), .D(\wr_addr_r[0] ), .Z(n44661));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam wr_addr_r_6__I_0_i1_3_lut_rep_1344_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_6__I_0_i5_3_lut_4_lut (.A(preproc_valid_out), 
            .B(full_r), .C(\wr_addr_p1_r[4] ), .D(\wr_addr_r[4] ), .Z(\wr_addr_nxt_w[4] ));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam wr_addr_r_6__I_0_i5_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_6__I_0_i3_3_lut_4_lut (.A(preproc_valid_out), 
            .B(full_r), .C(\wr_addr_p1_r[2] ), .D(\wr_addr_r[2] ), .Z(\wr_addr_nxt_w[2] ));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam wr_addr_r_6__I_0_i3_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_6__I_0_i4_3_lut_4_lut (.A(preproc_valid_out), 
            .B(full_r), .C(\wr_addr_p1_r[3] ), .D(\wr_addr_r[3] ), .Z(\wr_addr_nxt_w[3] ));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam wr_addr_r_6__I_0_i4_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_6__I_0_i2_3_lut_rep_1343_4_lut (.A(preproc_valid_out), 
            .B(full_r), .C(\wr_addr_p1_r[1] ), .D(\wr_addr_r[1] ), .Z(n44660));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam wr_addr_r_6__I_0_i2_3_lut_rep_1343_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_6__I_0_i6_3_lut_4_lut (.A(preproc_valid_out), 
            .B(full_r), .C(\wr_addr_p1_r[5] ), .D(\wr_addr_r[5] ), .Z(\wr_addr_nxt_w[5] ));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam wr_addr_r_6__I_0_i6_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B))" *) LUT4 i28747_2_lut_rep_1426 (.A(\avg[0] ), 
            .B(fsm_state[0]), .Z(n44743));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i28747_2_lut_rep_1426.INIT = "0x8888";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_rep_1369_3_lut (.A(\avg[0] ), 
            .B(fsm_state[0]), .C(\from_fifo[0] ), .Z(n44686));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_2_lut_rep_1369_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i24937_2_lut_3_lut (.A(\avg[0] ), 
            .B(fsm_state[0]), .C(\from_fifo[0] ), .Z(n72[0]));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i24937_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_rep_1427 (.A(fsm_state[1]), 
            .B(to_fft_valid), .Z(n44744));   /* synthesis lineinfo="@17(33[11],33[20])"*/
    defparam i1_2_lut_rep_1427.INIT = "0x4444";
    (* lut_function="(A (C)+!A (B (C+!(D))+!B (C)))" *) LUT4 i1_3_lut_4_lut (.A(fsm_state[1]), 
            .B(to_fft_valid), .C(preproc_valid_out), .D(fifo_full), .Z(n17));   /* synthesis lineinfo="@17(33[11],33[20])"*/
    defparam i1_3_lut_4_lut.INIT = "0xf0f4";
    (* lut_function="(A (B))" *) LUT4 i28785_2_lut_rep_1466 (.A(preproc_data_out[10]), 
            .B(fsm_state[0]), .Z(n44783));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i28785_2_lut_rep_1466.INIT = "0x8888";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i1_3_lut_4_lut_adj_38276 (.A(preproc_data_out[10]), 
            .B(fsm_state[0]), .C(\from_fifo[11] ), .D(n22), .Z(n40695));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_3_lut_4_lut_adj_38276.INIT = "0x8778";
    (* lut_function="(A (B))" *) LUT4 i28787_2_lut_rep_1467 (.A(preproc_data_out[9]), 
            .B(fsm_state[0]), .Z(n44784));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i28787_2_lut_rep_1467.INIT = "0x8888";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1_2_lut_3_lut (.A(preproc_data_out[9]), 
            .B(fsm_state[0]), .C(\from_fifo[10] ), .Z(n41221));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (B))" *) LUT4 i28789_2_lut_rep_1468 (.A(preproc_data_out[8]), 
            .B(fsm_state[0]), .Z(n44785));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i28789_2_lut_rep_1468.INIT = "0x8888";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i1_3_lut_4_lut_adj_38277 (.A(preproc_data_out[8]), 
            .B(fsm_state[0]), .C(\from_fifo[9] ), .D(n18), .Z(n40645));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_3_lut_4_lut_adj_38277.INIT = "0x8778";
    (* lut_function="(A (B))" *) LUT4 i28741_2_lut_rep_1470 (.A(preproc_data_out[0]), 
            .B(fsm_state[0]), .Z(n44787));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i28741_2_lut_rep_1470.INIT = "0x8888";
    (* lut_function="(A (B (C+(D))+!B (C))+!A (C (D)))" *) LUT4 i1_4_lut_4_lut (.A(preproc_data_out[0]), 
            .B(fsm_state[0]), .C(n44686), .D(\from_fifo[1] ), .Z(n4));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_4_lut_4_lut.INIT = "0xf8a0";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(B (C)+!B !(C)))" *) LUT4 i1_4_lut (.A(preproc_data_out[1]), 
            .B(n4), .C(\from_fifo[2] ), .D(fsm_state[0]), .Z(n40619));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_4_lut.INIT = "0x963c";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(B (C)+!B !(C)))" *) LUT4 i1_4_lut_adj_38278 (.A(preproc_data_out[2]), 
            .B(n6), .C(\from_fifo[3] ), .D(fsm_state[0]), .Z(n40982));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_4_lut_adj_38278.INIT = "0x963c";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i1_4_lut_adj_38279 (.A(preproc_data_out[1]), 
            .B(fsm_state[0]), .C(n4), .D(\from_fifo[2] ), .Z(n6));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_4_lut_adj_38279.INIT = "0xf880";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(B (C)+!B !(C)))" *) LUT4 i1_4_lut_adj_38280 (.A(preproc_data_out[3]), 
            .B(n8), .C(\from_fifo[4] ), .D(fsm_state[0]), .Z(n40721));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_4_lut_adj_38280.INIT = "0x963c";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i1_4_lut_adj_38281 (.A(preproc_data_out[2]), 
            .B(fsm_state[0]), .C(n6), .D(\from_fifo[3] ), .Z(n8));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_4_lut_adj_38281.INIT = "0xf880";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(B (C)+!B !(C)))" *) LUT4 i1_4_lut_adj_38282 (.A(preproc_data_out[4]), 
            .B(n10), .C(\from_fifo[5] ), .D(fsm_state[0]), .Z(n40941));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_4_lut_adj_38282.INIT = "0x963c";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i1_4_lut_adj_38283 (.A(preproc_data_out[3]), 
            .B(fsm_state[0]), .C(n8), .D(\from_fifo[4] ), .Z(n10));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_4_lut_adj_38283.INIT = "0xf880";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(B (C)+!B !(C)))" *) LUT4 i1_4_lut_adj_38284 (.A(preproc_data_out[5]), 
            .B(n12), .C(\from_fifo[6] ), .D(fsm_state[0]), .Z(n40643));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_4_lut_adj_38284.INIT = "0x963c";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i1_4_lut_adj_38285 (.A(preproc_data_out[4]), 
            .B(fsm_state[0]), .C(n10), .D(\from_fifo[5] ), .Z(n12));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_4_lut_adj_38285.INIT = "0xf880";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(B (C)+!B !(C)))" *) LUT4 i1_4_lut_adj_38286 (.A(preproc_data_out[6]), 
            .B(n14), .C(\from_fifo[7] ), .D(fsm_state[0]), .Z(n40653));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_4_lut_adj_38286.INIT = "0x963c";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i1_4_lut_adj_38287 (.A(preproc_data_out[5]), 
            .B(fsm_state[0]), .C(n12), .D(\from_fifo[6] ), .Z(n14));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_4_lut_adj_38287.INIT = "0xf880";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(B (C)+!B !(C)))" *) LUT4 i1_4_lut_adj_38288 (.A(preproc_data_out[7]), 
            .B(n16), .C(\from_fifo[8] ), .D(fsm_state[0]), .Z(n40659));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_4_lut_adj_38288.INIT = "0x963c";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i1_4_lut_adj_38289 (.A(preproc_data_out[6]), 
            .B(fsm_state[0]), .C(n14), .D(\from_fifo[7] ), .Z(n16));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_4_lut_adj_38289.INIT = "0xf880";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i1_4_lut_adj_38290 (.A(preproc_data_out[7]), 
            .B(fsm_state[0]), .C(n16), .D(\from_fifo[8] ), .Z(n18));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_4_lut_adj_38290.INIT = "0xf880";
    (* lut_function="(!(A (B (C+(D))+!B (C (D)))+!A !(B (C+(D))+!B (C (D)))))" *) LUT4 i1_4_lut_adj_38291 (.A(n41221), 
            .B(n18), .C(n44785), .D(\from_fifo[9] ), .Z(n40857));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_4_lut_adj_38291.INIT = "0x566a";
    (* lut_function="(A (B+(C+(D)))+!A (B))" *) LUT4 i1_4_lut_adj_38292 (.A(n44784), 
            .B(n16_adj_5443), .C(n41203), .D(n40086), .Z(n22));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_4_lut_adj_38292.INIT = "0xeeec";
    (* lut_function="(A (B+(C (D))))" *) LUT4 i1_4_lut_adj_38293 (.A(\from_fifo[10] ), 
            .B(n3), .C(fsm_state[0]), .D(n40086), .Z(n16_adj_5443));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_4_lut_adj_38293.INIT = "0xa888";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(n3), .B(\from_fifo[10] ), 
            .Z(n41203));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))" *) LUT4 i1_4_lut_adj_38294 (.A(n18), 
            .B(preproc_data_out[8]), .C(\from_fifo[9] ), .D(fsm_state[0]), 
            .Z(n3));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_4_lut_adj_38294.INIT = "0x88a0";
    (* lut_function="(A (B+(C)))" *) LUT4 i1_3_lut (.A(\from_fifo[9] ), .B(preproc_data_out[8]), 
            .C(n18), .Z(n40086));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_3_lut.INIT = "0xa8a8";
    (* lut_function="(A (B (C+!(D))+!B ((D)+!C))+!A !(B (C+!(D))+!B ((D)+!C)))" *) LUT4 i1_4_lut_adj_38295 (.A(n31684), 
            .B(n22), .C(\from_fifo[11] ), .D(n44783), .Z(n40970));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i1_4_lut_adj_38295.INIT = "0xa69a";
    (* lut_function="(A (B))" *) LUT4 i28783_2_lut (.A(preproc_data_out[11]), 
            .B(fsm_state[0]), .Z(n31684));   /* synthesis lineinfo="@17(89[28],89[41])"*/
    defparam i28783_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i1_3_lut_adj_38296 (.A(fsm_state[1]), 
            .B(fsm_state[0]), .C(fifo_full), .Z(n39743));   /* synthesis lineinfo="@17(33[11],33[20])"*/
    defparam i1_3_lut_adj_38296.INIT = "0xe8e8";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_38297 (.A(preproc_valid_out), 
            .B(full_mem_r), .Z(wr_fifo_en_w));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam i1_2_lut_adj_38297.INIT = "0x2222";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 i17886_4_lut (.A(fsm_state[1]), 
            .B(n17), .C(fsm_state[0]), .D(n15), .Z(n20233));   /* synthesis lineinfo="@17(33[11],33[20])"*/
    defparam i17886_4_lut.INIT = "0xcac0";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_adj_38298 (.A(preproc_valid_out), 
            .B(fifo_full), .Z(n15));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam i1_2_lut_adj_38298.INIT = "0xbbbb";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=79, LSE_RLINE=91 *) FD1P3XZ valid_out (.D(n20233), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(preproc_valid_out));   /* synthesis lineinfo="@17(74[5],100[8])"*/
    defparam valid_out.REGSET = "RESET";
    defparam valid_out.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module dft_postproc
//

module dft_postproc (input ADC_DCLK_c, input m_axil_rdata_31__N_57, output from_fft_valid, 
            output [14:0]from_fft, input maxfan_replicated_net_517, input core_valid_out, 
            input GND_net, input VCC_net, input \fram_wdata_re[0] , input n40498, 
            input \fram_wdata_re[1] , input \fram_wdata_re[2] , input \fram_wdata_re[3] , 
            input \fram_wdata_re[4] , input \fram_wdata_re[5] , input \fram_wdata_re[6] , 
            input \fram_wdata_re[7] , input \fram_wdata_re[8] , input \fram_wdata_re[9] , 
            input \fram_wdata_re[10] , input \fram_wdata_re[11] , input \fram_wdata_re[12] , 
            input \fram_wdata_re[13] , input \fram_wdata_re[14] , input \cmul_result_re[15] , 
            input \fram_wdata_im[0] , input \fram_wdata_im[1] , input \fram_wdata_im[2] , 
            input \fram_wdata_im[3] , input \fram_wdata_im[4] , input \fram_wdata_im[5] , 
            input \fram_wdata_im[6] , input \fram_wdata_im[7] , input \fram_wdata_im[8] , 
            input \fram_wdata_im[9] , input \fram_wdata_im[10] , input \fram_wdata_im[11] , 
            input \fram_wdata_im[12] , input \fram_wdata_im[13] , input \fram_wdata_im[14] , 
            input \cmul_result_im[15] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [17:0]avg_2__N_4041;
    
    wire n20708;
    wire [17:0]avg;   /* synthesis lineinfo="@16(42[17],42[20])"*/
    
    wire valid_out_N_4081;
    wire [1:0]avg_cnt;   /* synthesis lineinfo="@16(48[30],48[37])"*/
    
    wire n35618, add_valid, n39889;
    wire [17:0]\U_PIPELINES_GT_0.ApB_Re_pipe[1] ;   /* synthesis lineinfo="@38(571[23],571[34])"*/
    wire [5:0]n2;
    wire [5:0]n6409;
    
    wire n44825, n44705, n44554, abs_done;
    wire [17:0]add_data_b;   /* synthesis lineinfo="@16(44[18],44[28])"*/
    wire [17:0]B_Re;   /* synthesis lineinfo="@38(456[30],456[34])"*/
    wire [17:0]\U_PIPELINES_GT_0.B_Re_pipe[0] ;   /* synthesis lineinfo="@38(568[23],568[32])"*/
    
    wire VCC_net_c;
    
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=150, LSE_RLINE=162 *) FD1P3XZ valid_out (.D(valid_out_N_4081), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(from_fft_valid));   /* synthesis lineinfo="@16(132[5],137[27])"*/
    defparam valid_out.REGSET = "RESET";
    defparam valid_out.SRMODE = "ASYNC";
    FD1P3XZ avg_cnt_782__i0 (.D(n35618), .SP(add_valid), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(avg_cnt[0]));   /* synthesis lineinfo="@16(116[24],116[35])"*/
    defparam avg_cnt_782__i0.REGSET = "RESET";
    defparam avg_cnt_782__i0.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))" *) LUT4 i36300_2_lut (.A(avg_cnt[0]), .B(avg_cnt[1]), 
            .Z(n35618));
    defparam i36300_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=150, LSE_RLINE=162 *) FD1P3XZ avg_i1 (.D(avg_2__N_4041[1]), 
            .SP(n20708), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(avg[1]));   /* synthesis lineinfo="@16(122[5],127[18])"*/
    defparam avg_i1.REGSET = "RESET";
    defparam avg_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=150, LSE_RLINE=162 *) FD1P3XZ avg_i2 (.D(avg_2__N_4041[2]), 
            .SP(n20708), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(avg[2]));   /* synthesis lineinfo="@16(122[5],127[18])"*/
    defparam avg_i2.REGSET = "RESET";
    defparam avg_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=150, LSE_RLINE=162 *) FD1P3XZ avg_i3 (.D(avg_2__N_4041[3]), 
            .SP(n20708), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(from_fft[0]));   /* synthesis lineinfo="@16(122[5],127[18])"*/
    defparam avg_i3.REGSET = "RESET";
    defparam avg_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=150, LSE_RLINE=162 *) FD1P3XZ avg_i4 (.D(avg_2__N_4041[4]), 
            .SP(n20708), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(from_fft[1]));   /* synthesis lineinfo="@16(122[5],127[18])"*/
    defparam avg_i4.REGSET = "RESET";
    defparam avg_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=150, LSE_RLINE=162 *) FD1P3XZ avg_i5 (.D(avg_2__N_4041[5]), 
            .SP(n20708), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(from_fft[2]));   /* synthesis lineinfo="@16(122[5],127[18])"*/
    defparam avg_i5.REGSET = "RESET";
    defparam avg_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=150, LSE_RLINE=162 *) FD1P3XZ avg_i6 (.D(avg_2__N_4041[6]), 
            .SP(n20708), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(from_fft[3]));   /* synthesis lineinfo="@16(122[5],127[18])"*/
    defparam avg_i6.REGSET = "RESET";
    defparam avg_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=150, LSE_RLINE=162 *) FD1P3XZ avg_i7 (.D(avg_2__N_4041[7]), 
            .SP(n20708), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(from_fft[4]));   /* synthesis lineinfo="@16(122[5],127[18])"*/
    defparam avg_i7.REGSET = "RESET";
    defparam avg_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=150, LSE_RLINE=162 *) FD1P3XZ avg_i8 (.D(avg_2__N_4041[8]), 
            .SP(n20708), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(from_fft[5]));   /* synthesis lineinfo="@16(122[5],127[18])"*/
    defparam avg_i8.REGSET = "RESET";
    defparam avg_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=150, LSE_RLINE=162 *) FD1P3XZ avg_i9 (.D(avg_2__N_4041[9]), 
            .SP(n20708), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(from_fft[6]));   /* synthesis lineinfo="@16(122[5],127[18])"*/
    defparam avg_i9.REGSET = "RESET";
    defparam avg_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=150, LSE_RLINE=162 *) FD1P3XZ avg_i10 (.D(avg_2__N_4041[10]), 
            .SP(n20708), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(from_fft[7]));   /* synthesis lineinfo="@16(122[5],127[18])"*/
    defparam avg_i10.REGSET = "RESET";
    defparam avg_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=150, LSE_RLINE=162 *) FD1P3XZ avg_i11 (.D(avg_2__N_4041[11]), 
            .SP(n20708), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(from_fft[8]));   /* synthesis lineinfo="@16(122[5],127[18])"*/
    defparam avg_i11.REGSET = "RESET";
    defparam avg_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=150, LSE_RLINE=162 *) FD1P3XZ avg_i12 (.D(avg_2__N_4041[12]), 
            .SP(n20708), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(from_fft[9]));   /* synthesis lineinfo="@16(122[5],127[18])"*/
    defparam avg_i12.REGSET = "RESET";
    defparam avg_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=150, LSE_RLINE=162 *) FD1P3XZ avg_i13 (.D(avg_2__N_4041[13]), 
            .SP(n20708), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(from_fft[10]));   /* synthesis lineinfo="@16(122[5],127[18])"*/
    defparam avg_i13.REGSET = "RESET";
    defparam avg_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=150, LSE_RLINE=162 *) FD1P3XZ avg_i14 (.D(avg_2__N_4041[14]), 
            .SP(n20708), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(from_fft[11]));   /* synthesis lineinfo="@16(122[5],127[18])"*/
    defparam avg_i14.REGSET = "RESET";
    defparam avg_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=150, LSE_RLINE=162 *) FD1P3XZ avg_i15 (.D(avg_2__N_4041[15]), 
            .SP(n20708), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(from_fft[12]));   /* synthesis lineinfo="@16(122[5],127[18])"*/
    defparam avg_i15.REGSET = "RESET";
    defparam avg_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=150, LSE_RLINE=162 *) FD1P3XZ avg_i16 (.D(avg_2__N_4041[16]), 
            .SP(n20708), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(from_fft[13]));   /* synthesis lineinfo="@16(122[5],127[18])"*/
    defparam avg_i16.REGSET = "RESET";
    defparam avg_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=150, LSE_RLINE=162 *) FD1P3XZ avg_i17 (.D(avg_2__N_4041[17]), 
            .SP(n20708), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(from_fft[14]));   /* synthesis lineinfo="@16(122[5],127[18])"*/
    defparam avg_i17.REGSET = "RESET";
    defparam avg_i17.SRMODE = "ASYNC";
    FD1P3XZ avg_cnt_782__i1 (.D(n39889), .SP(add_valid), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(avg_cnt[1]));   /* synthesis lineinfo="@16(116[24],116[35])"*/
    defparam avg_cnt_782__i1.REGSET = "RESET";
    defparam avg_cnt_782__i1.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 i18726_2_lut (.A(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [1]), 
            .B(add_valid), .Z(avg_2__N_4041[1]));   /* synthesis lineinfo="@16(124[10],127[18])"*/
    defparam i18726_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i18727_2_lut (.A(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [2]), 
            .B(add_valid), .Z(avg_2__N_4041[2]));   /* synthesis lineinfo="@16(124[10],127[18])"*/
    defparam i18727_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i18728_2_lut (.A(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [3]), 
            .B(add_valid), .Z(avg_2__N_4041[3]));   /* synthesis lineinfo="@16(124[10],127[18])"*/
    defparam i18728_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i18729_2_lut (.A(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [4]), 
            .B(add_valid), .Z(avg_2__N_4041[4]));   /* synthesis lineinfo="@16(124[10],127[18])"*/
    defparam i18729_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i18730_2_lut (.A(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [5]), 
            .B(add_valid), .Z(avg_2__N_4041[5]));   /* synthesis lineinfo="@16(124[10],127[18])"*/
    defparam i18730_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i18731_2_lut (.A(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [6]), 
            .B(add_valid), .Z(avg_2__N_4041[6]));   /* synthesis lineinfo="@16(124[10],127[18])"*/
    defparam i18731_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i18732_2_lut (.A(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [7]), 
            .B(add_valid), .Z(avg_2__N_4041[7]));   /* synthesis lineinfo="@16(124[10],127[18])"*/
    defparam i18732_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i18733_2_lut (.A(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [8]), 
            .B(add_valid), .Z(avg_2__N_4041[8]));   /* synthesis lineinfo="@16(124[10],127[18])"*/
    defparam i18733_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i18734_2_lut (.A(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [9]), 
            .B(add_valid), .Z(avg_2__N_4041[9]));   /* synthesis lineinfo="@16(124[10],127[18])"*/
    defparam i18734_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i18735_2_lut (.A(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [10]), 
            .B(add_valid), .Z(avg_2__N_4041[10]));   /* synthesis lineinfo="@16(124[10],127[18])"*/
    defparam i18735_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i18736_2_lut (.A(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [11]), 
            .B(add_valid), .Z(avg_2__N_4041[11]));   /* synthesis lineinfo="@16(124[10],127[18])"*/
    defparam i18736_2_lut.INIT = "0x8888";
    (* lut_function="(!(A ((C)+!B)+!A !(B (C))))" *) LUT4 i18737_3_lut (.A(n2[0]), 
            .B(add_valid), .C(n6409[0]), .Z(avg_2__N_4041[12]));   /* synthesis lineinfo="@16(124[10],127[18])"*/
    defparam i18737_3_lut.INIT = "0x4848";
    (* lut_function="(A (B (C (D)+!C !(D)))+!A !((C (D)+!C !(D))+!B))" *) LUT4 i18738_4_lut (.A(n44825), 
            .B(add_valid), .C(n6409[1]), .D(n2[1]), .Z(avg_2__N_4041[13]));   /* synthesis lineinfo="@16(124[10],127[18])"*/
    defparam i18738_4_lut.INIT = "0x8448";
    (* lut_function="(!(A ((C)+!B)+!A !(B (C))))" *) LUT4 i18739_3_lut (.A(n2[2]), 
            .B(add_valid), .C(n44705), .Z(avg_2__N_4041[14]));   /* synthesis lineinfo="@16(124[10],127[18])"*/
    defparam i18739_3_lut.INIT = "0x4848";
    (* lut_function="(!(A ((C (D))+!B)+!A !(B (C (D)))))" *) LUT4 i18742_4_lut (.A(n2[5]), 
            .B(add_valid), .C(n2[4]), .D(n44554), .Z(avg_2__N_4041[17]));   /* synthesis lineinfo="@16(124[10],127[18])"*/
    defparam i18742_4_lut.INIT = "0x4888";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut (.A(avg_cnt[1]), .B(avg_cnt[0]), 
            .Z(n39889));   /* synthesis lineinfo="@16(116[24],116[35])"*/
    defparam i1_2_lut.INIT = "0x4444";
    (* lut_function="(A (B))" *) LUT4 i18343_2_lut (.A(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [0]), 
            .B(add_valid), .Z(avg_2__N_4041[0]));   /* synthesis lineinfo="@16(124[10],127[18])"*/
    defparam i18343_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_38275 (.A(from_fft_valid), 
            .B(add_valid), .Z(n20708));
    defparam i1_2_lut_adj_38275.INIT = "0xeeee";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i2_3_lut (.A(avg_cnt[1]), .B(add_valid), 
            .C(avg_cnt[0]), .Z(valid_out_N_4081));
    defparam i2_3_lut.INIT = "0x0808";
    \dft_dline(STAGES_N=3)  add_valid_dline (.abs_done(abs_done), .ADC_DCLK_c(ADC_DCLK_c), 
            .maxfan_replicated_net_517(maxfan_replicated_net_517), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .add_valid(add_valid));   /* synthesis lineinfo="@16(100[3],105[2])"*/
    \dft_add(DATA_W=18,INPUT_REG="on",OUTPUT_REG="off",PIPELINE_STAGES=2)  add (.\add_data_b[0] (add_data_b[0]), 
            .ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .\avg[0] (avg[0]), ._7(n6409[0]), .maxfan_replicated_net_517(maxfan_replicated_net_517), 
            .n8(n2[0]), .n6(n2[2]), .n44705(n44705), .add_valid(add_valid), 
            .\avg_2__N_4041[15] (avg_2__N_4041[15]), .n44554(n44554), .\add_data_b[1] (add_data_b[1]), 
            .\add_data_b[2] (add_data_b[2]), .\add_data_b[3] (add_data_b[3]), 
            .\add_data_b[4] (add_data_b[4]), .\add_data_b[5] (add_data_b[5]), 
            .\add_data_b[6] (add_data_b[6]), .\add_data_b[8] (add_data_b[8]), 
            .\B_Re[8] (B_Re[8]), .\add_data_b[9] (add_data_b[9]), .\B_Re[9] (B_Re[9]), 
            .\add_data_b[10] (add_data_b[10]), .\B_Re[10] (B_Re[10]), .\add_data_b[11] (add_data_b[11]), 
            .\B_Re[11] (B_Re[11]), .\add_data_b[12] (add_data_b[12]), .\B_Re[12] (B_Re[12]), 
            .\add_data_b[13] (add_data_b[13]), .\B_Re[13] (B_Re[13]), .\add_data_b[14] (add_data_b[14]), 
            .\B_Re[14] (B_Re[14]), .\add_data_b[15] (add_data_b[15]), .\B_Re[15] (B_Re[15]), 
            .\U_PIPELINES_GT_0.B_Re_pipe[0][9] (\U_PIPELINES_GT_0.B_Re_pipe[0] [9]), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][0] (\U_PIPELINES_GT_0.ApB_Re_pipe[1] [0]), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][1] (\U_PIPELINES_GT_0.ApB_Re_pipe[1] [1]), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][2] (\U_PIPELINES_GT_0.ApB_Re_pipe[1] [2]), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][3] (\U_PIPELINES_GT_0.ApB_Re_pipe[1] [3]), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][4] (\U_PIPELINES_GT_0.ApB_Re_pipe[1] [4]), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][5] (\U_PIPELINES_GT_0.ApB_Re_pipe[1] [5]), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][6] (\U_PIPELINES_GT_0.ApB_Re_pipe[1] [6]), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][7] (\U_PIPELINES_GT_0.ApB_Re_pipe[1] [7]), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][8] (\U_PIPELINES_GT_0.ApB_Re_pipe[1] [8]), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][9] (\U_PIPELINES_GT_0.ApB_Re_pipe[1] [9]), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][10] (\U_PIPELINES_GT_0.ApB_Re_pipe[1] [10]), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][11] (\U_PIPELINES_GT_0.ApB_Re_pipe[1] [11]), 
            .\avg[1] (avg[1]), .\avg[2] (avg[2]), .from_fft({from_fft}), 
            ._6(n6409[1]), .n7(n2[1]), .n4(n2[4]), .n3(n2[5]), .n44825(n44825), 
            .\avg_2__N_4041[16] (avg_2__N_4041[16]));   /* synthesis lineinfo="@16(83[3],92[2])"*/
    dft_complex_abs abs (.ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .abs_done(abs_done), .maxfan_replicated_net_517(maxfan_replicated_net_517), 
            .\add_data_b[0] (add_data_b[0]), .\add_data_b[1] (add_data_b[1]), 
            .\add_data_b[2] (add_data_b[2]), .\add_data_b[3] (add_data_b[3]), 
            .\add_data_b[4] (add_data_b[4]), .\add_data_b[5] (add_data_b[5]), 
            .\add_data_b[6] (add_data_b[6]), .\add_data_b[8] (add_data_b[8]), 
            .\add_data_b[9] (add_data_b[9]), .\add_data_b[10] (add_data_b[10]), 
            .\add_data_b[11] (add_data_b[11]), .\add_data_b[12] (add_data_b[12]), 
            .\add_data_b[13] (add_data_b[13]), .\add_data_b[14] (add_data_b[14]), 
            .\add_data_b[15] (add_data_b[15]), .\B_Re[8] (B_Re[8]), .\B_Re[12] (B_Re[12]), 
            .\U_PIPELINES_GT_0.B_Re_pipe[0][9] (\U_PIPELINES_GT_0.B_Re_pipe[0] [9]), 
            .\B_Re[11] (B_Re[11]), .\B_Re[10] (B_Re[10]), .\B_Re[13] (B_Re[13]), 
            .\B_Re[14] (B_Re[14]), .\B_Re[9] (B_Re[9]), .\B_Re[15] (B_Re[15]), 
            .core_valid_out(core_valid_out), .GND_net(GND_net), .VCC_net(VCC_net), 
            .\fram_wdata_re[0] (\fram_wdata_re[0] ), .n40498(n40498), .\fram_wdata_re[1] (\fram_wdata_re[1] ), 
            .\fram_wdata_re[2] (\fram_wdata_re[2] ), .\fram_wdata_re[3] (\fram_wdata_re[3] ), 
            .\fram_wdata_re[4] (\fram_wdata_re[4] ), .\fram_wdata_re[5] (\fram_wdata_re[5] ), 
            .\fram_wdata_re[6] (\fram_wdata_re[6] ), .\fram_wdata_re[7] (\fram_wdata_re[7] ), 
            .\fram_wdata_re[8] (\fram_wdata_re[8] ), .\fram_wdata_re[9] (\fram_wdata_re[9] ), 
            .\fram_wdata_re[10] (\fram_wdata_re[10] ), .\fram_wdata_re[11] (\fram_wdata_re[11] ), 
            .\fram_wdata_re[12] (\fram_wdata_re[12] ), .\fram_wdata_re[13] (\fram_wdata_re[13] ), 
            .\fram_wdata_re[14] (\fram_wdata_re[14] ), .\cmul_result_re[15] (\cmul_result_re[15] ), 
            .\fram_wdata_im[0] (\fram_wdata_im[0] ), .\fram_wdata_im[1] (\fram_wdata_im[1] ), 
            .\fram_wdata_im[2] (\fram_wdata_im[2] ), .\fram_wdata_im[3] (\fram_wdata_im[3] ), 
            .\fram_wdata_im[4] (\fram_wdata_im[4] ), .\fram_wdata_im[5] (\fram_wdata_im[5] ), 
            .\fram_wdata_im[6] (\fram_wdata_im[6] ), .\fram_wdata_im[7] (\fram_wdata_im[7] ), 
            .\fram_wdata_im[8] (\fram_wdata_im[8] ), .\fram_wdata_im[9] (\fram_wdata_im[9] ), 
            .\fram_wdata_im[10] (\fram_wdata_im[10] ), .\fram_wdata_im[11] (\fram_wdata_im[11] ), 
            .\fram_wdata_im[12] (\fram_wdata_im[12] ), .\fram_wdata_im[13] (\fram_wdata_im[13] ), 
            .\fram_wdata_im[14] (\fram_wdata_im[14] ), .\cmul_result_im[15] (\cmul_result_im[15] ));   /* synthesis lineinfo="@16(59[1],71[2])"*/
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=150, LSE_RLINE=162 *) FD1P3XZ avg_i0 (.D(avg_2__N_4041[0]), 
            .SP(n20708), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(avg[0]));   /* synthesis lineinfo="@16(122[5],127[18])"*/
    defparam avg_i0.REGSET = "RESET";
    defparam avg_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module \dft_dline(STAGES_N=3) 
//

module \dft_dline(STAGES_N=3)  (input abs_done, input ADC_DCLK_c, input maxfan_replicated_net_517, 
            input m_axil_rdata_31__N_57, output add_valid);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [2:0]\dline_genblk.dline_n_genblk.dline ;   /* synthesis lineinfo="@12(43[35],43[40])"*/
    
    wire VCC_net;
    
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=100, LSE_RLINE=105 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i1  (.D(\dline_genblk.dline_n_genblk.dline [0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\dline_genblk.dline_n_genblk.dline [1]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i1 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=100, LSE_RLINE=105 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i2  (.D(\dline_genblk.dline_n_genblk.dline [1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(add_valid));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i2 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=100, LSE_RLINE=105 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i0  (.D(abs_done), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\dline_genblk.dline_n_genblk.dline [0]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i0 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i0 .SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module \dft_add(DATA_W=18,INPUT_REG="on",OUTPUT_REG="off",PIPELINE_STAGES=2) 
//

module \dft_add(DATA_W=18,INPUT_REG="on",OUTPUT_REG="off",PIPELINE_STAGES=2)  (input \add_data_b[0] , 
            input ADC_DCLK_c, input m_axil_rdata_31__N_57, input \avg[0] , 
            output _7, input maxfan_replicated_net_517, output n8, output n6, 
            output n44705, input add_valid, output \avg_2__N_4041[15] , 
            output n44554, input \add_data_b[1] , input \add_data_b[2] , 
            input \add_data_b[3] , input \add_data_b[4] , input \add_data_b[5] , 
            input \add_data_b[6] , input \add_data_b[8] , output \B_Re[8] , 
            input \add_data_b[9] , output \B_Re[9] , input \add_data_b[10] , 
            output \B_Re[10] , input \add_data_b[11] , output \B_Re[11] , 
            input \add_data_b[12] , output \B_Re[12] , input \add_data_b[13] , 
            output \B_Re[13] , input \add_data_b[14] , output \B_Re[14] , 
            input \add_data_b[15] , output \B_Re[15] , input \U_PIPELINES_GT_0.B_Re_pipe[0][9] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[1][0] , output \U_PIPELINES_GT_0.ApB_Re_pipe[1][1] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[1][2] , output \U_PIPELINES_GT_0.ApB_Re_pipe[1][3] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[1][4] , output \U_PIPELINES_GT_0.ApB_Re_pipe[1][5] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[1][6] , output \U_PIPELINES_GT_0.ApB_Re_pipe[1][7] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[1][8] , output \U_PIPELINES_GT_0.ApB_Re_pipe[1][9] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[1][10] , output \U_PIPELINES_GT_0.ApB_Re_pipe[1][11] , 
            input \avg[1] , input \avg[2] , input [14:0]from_fft, output _6, 
            output n7, output n4, output n3, output n44825, output \avg_2__N_4041[16] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \lscc_adder(D_WIDTH=18,USE_IREG="on",PIPELINES=2)  lscc_adder (.\add_data_b[0] (\add_data_b[0] ), 
            .ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .\avg[0] (\avg[0] ), ._7(_7), .maxfan_replicated_net_517(maxfan_replicated_net_517), 
            .n6(n6), .n8(n8), .n44705(n44705), .add_valid(add_valid), 
            .\avg_2__N_4041[15] (\avg_2__N_4041[15] ), .n44554(n44554), 
            .\add_data_b[1] (\add_data_b[1] ), .\add_data_b[2] (\add_data_b[2] ), 
            .\add_data_b[3] (\add_data_b[3] ), .\add_data_b[4] (\add_data_b[4] ), 
            .\add_data_b[5] (\add_data_b[5] ), .\add_data_b[6] (\add_data_b[6] ), 
            .\add_data_b[8] (\add_data_b[8] ), .\B_Re[8] (\B_Re[8] ), .\add_data_b[9] (\add_data_b[9] ), 
            .\B_Re[9] (\B_Re[9] ), .\add_data_b[10] (\add_data_b[10] ), 
            .\B_Re[10] (\B_Re[10] ), .\add_data_b[11] (\add_data_b[11] ), 
            .\B_Re[11] (\B_Re[11] ), .\add_data_b[12] (\add_data_b[12] ), 
            .\B_Re[12] (\B_Re[12] ), .\add_data_b[13] (\add_data_b[13] ), 
            .\B_Re[13] (\B_Re[13] ), .\add_data_b[14] (\add_data_b[14] ), 
            .\B_Re[14] (\B_Re[14] ), .\add_data_b[15] (\add_data_b[15] ), 
            .\B_Re[15] (\B_Re[15] ), .\U_PIPELINES_GT_0.B_Re_pipe[0][9] (\U_PIPELINES_GT_0.B_Re_pipe[0][9] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][0] (\U_PIPELINES_GT_0.ApB_Re_pipe[1][0] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][1] (\U_PIPELINES_GT_0.ApB_Re_pipe[1][1] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][2] (\U_PIPELINES_GT_0.ApB_Re_pipe[1][2] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][3] (\U_PIPELINES_GT_0.ApB_Re_pipe[1][3] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][4] (\U_PIPELINES_GT_0.ApB_Re_pipe[1][4] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][5] (\U_PIPELINES_GT_0.ApB_Re_pipe[1][5] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][6] (\U_PIPELINES_GT_0.ApB_Re_pipe[1][6] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][7] (\U_PIPELINES_GT_0.ApB_Re_pipe[1][7] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][8] (\U_PIPELINES_GT_0.ApB_Re_pipe[1][8] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][9] (\U_PIPELINES_GT_0.ApB_Re_pipe[1][9] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][10] (\U_PIPELINES_GT_0.ApB_Re_pipe[1][10] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[1][11] (\U_PIPELINES_GT_0.ApB_Re_pipe[1][11] ), 
            .\avg[1] (\avg[1] ), .\avg[2] (\avg[2] ), .from_fft({from_fft}), 
            ._6(_6), .n7(n7), .n4(n4), .n3(n3), .n44825(n44825), .\avg_2__N_4041[16] (\avg_2__N_4041[16] ));   /* synthesis lineinfo="@7(38[3],53[2])"*/
    
endmodule

//
// Verilog Description of module \lscc_adder(D_WIDTH=18,USE_IREG="on",PIPELINES=2) 
//

module \lscc_adder(D_WIDTH=18,USE_IREG="on",PIPELINES=2)  (input \add_data_b[0] , 
            input ADC_DCLK_c, input m_axil_rdata_31__N_57, input \avg[0] , 
            output _7, input maxfan_replicated_net_517, output \n2[5] , 
            output \n2[4] , output \n2[3] , output n6, output \n2[1] , 
            output n8, output n44705, input add_valid, output \avg_2__N_4041[15] , 
            output n44554, input \add_data_b[1] , input \add_data_b[2] , 
            input \add_data_b[3] , input \add_data_b[4] , input \add_data_b[5] , 
            input \add_data_b[6] , input \add_data_b[8] , output \B_Re[8] , 
            input \add_data_b[9] , output \B_Re[9] , input \add_data_b[10] , 
            output \B_Re[10] , input \add_data_b[11] , output \B_Re[11] , 
            input \add_data_b[12] , output \B_Re[12] , input \add_data_b[13] , 
            output \B_Re[13] , input \add_data_b[14] , output \B_Re[14] , 
            input \add_data_b[15] , output \B_Re[15] , input \U_PIPELINES_GT_0.B_Re_pipe[0][9] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[1][0] , output \U_PIPELINES_GT_0.ApB_Re_pipe[1][1] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[1][2] , output \U_PIPELINES_GT_0.ApB_Re_pipe[1][3] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[1][4] , output \U_PIPELINES_GT_0.ApB_Re_pipe[1][5] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[1][6] , output \U_PIPELINES_GT_0.ApB_Re_pipe[1][7] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[1][8] , output \U_PIPELINES_GT_0.ApB_Re_pipe[1][9] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[1][10] , output \U_PIPELINES_GT_0.ApB_Re_pipe[1][11] , 
            input \avg[1] , input \avg[2] , input [14:0]from_fft, output _6, 
            output n7, output n4, output n3, output n44825, output \avg_2__N_4041[16] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [5:0]n2;
    
    wire n44727, n44527;
    wire [17:0]\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4908 ;
    wire [17:0]\U_PIPELINES_GT_0.A_Re_pipe[0] ;   /* synthesis lineinfo="@38(567[23],567[32])"*/
    wire [17:0]\U_PIPELINES_GT_0.B_Re_pipe[0] ;   /* synthesis lineinfo="@38(568[23],568[32])"*/
    wire [6:0]n6887;
    wire [17:0]B_Re;   /* synthesis lineinfo="@38(456[30],456[34])"*/
    wire [17:0]A_Re;   /* synthesis lineinfo="@38(455[30],455[34])"*/
    wire [17:0]\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4926 ;
    wire [17:0]\U_PIPELINES_GT_0.ApB_Re_pipe[0] ;   /* synthesis lineinfo="@38(571[23],571[34])"*/
    wire [6:0]n6391;
    wire [5:0]n2_adj_5442;
    
    wire n10, n1, n40845, n40648, n40559, n8_adj_5432, n6_adj_5434, 
        n4_adj_5435, n10_adj_5436, n8_adj_5437, n6_adj_5438, n4_adj_5439, 
        n44619, n44861, n44575, n4_adj_5440, n6_adj_5441, n44544, 
        n44647, VCC_net;
    
    (* lut_function="(A (B (C (D))))" *) LUT4 i28315_2_lut_rep_1210_3_lut_4_lut (.A(n2[1]), 
            .B(n44727), .C(n2[3]), .D(n2[2]), .Z(n44527));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28315_2_lut_rep_1210_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28313_2_lut_3_lut_4_lut (.A(n2[1]), 
            .B(n44727), .C(n2[3]), .D(n2[2]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4908 [9]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28313_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i24892_2_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [12]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [12]), .Z(n6887[6]));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24892_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i1  (.D(A_Re[6]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [6]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i1  (.D(B_Re[6]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [6]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i0  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4926 [0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [0]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i0 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ A_Re_i0 (.D(\avg[0] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(A_Re[0]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam A_Re_i0.REGSET = "RESET";
    defparam A_Re_i0.SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res13__i1  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4908 [12]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(_7));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res13__i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res13__i1 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res11__i1  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4926 [6]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n6391[0]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res11__i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res11__i1 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res14_ret0__i0  (.D(n6887[6]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n8));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res14_ret0__i0 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res14_ret0__i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ B_Re_i2 (.D(\add_data_b[1] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(B_Re[1]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam B_Re_i2.REGSET = "RESET";
    defparam B_Re_i2.SRMODE = "ASYNC";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C (D)))+!A !(C (D))))" *) LUT4 i18740_3_lut_4_lut (.A(n6), 
            .B(n44705), .C(add_valid), .D(n2_adj_5442[3]), .Z(\avg_2__N_4041[15] ));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i18740_3_lut_4_lut.INIT = "0x7080";
    (* lut_function="(A (B (C)))" *) LUT4 i24494_2_lut_rep_1237_3_lut (.A(n6), 
            .B(n44705), .C(n2_adj_5442[3]), .Z(n44554));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24494_2_lut_rep_1237_3_lut.INIT = "0x8080";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ B_Re_i3 (.D(\add_data_b[2] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(B_Re[2]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam B_Re_i3.REGSET = "RESET";
    defparam B_Re_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ B_Re_i4 (.D(\add_data_b[3] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(B_Re[3]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam B_Re_i4.REGSET = "RESET";
    defparam B_Re_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ B_Re_i5 (.D(\add_data_b[4] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(B_Re[4]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam B_Re_i5.REGSET = "RESET";
    defparam B_Re_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ B_Re_i6 (.D(\add_data_b[5] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(B_Re[5]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam B_Re_i6.REGSET = "RESET";
    defparam B_Re_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ B_Re_i7 (.D(\add_data_b[6] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(B_Re[6]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam B_Re_i7.REGSET = "RESET";
    defparam B_Re_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ B_Re_i9 (.D(\add_data_b[8] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\B_Re[8] ));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam B_Re_i9.REGSET = "RESET";
    defparam B_Re_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ B_Re_i10 (.D(\add_data_b[9] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\B_Re[9] ));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam B_Re_i10.REGSET = "RESET";
    defparam B_Re_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ B_Re_i11 (.D(\add_data_b[10] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\B_Re[10] ));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam B_Re_i11.REGSET = "RESET";
    defparam B_Re_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ B_Re_i12 (.D(\add_data_b[11] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\B_Re[11] ));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam B_Re_i12.REGSET = "RESET";
    defparam B_Re_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ B_Re_i13 (.D(\add_data_b[12] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\B_Re[12] ));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam B_Re_i13.REGSET = "RESET";
    defparam B_Re_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ B_Re_i14 (.D(\add_data_b[13] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\B_Re[13] ));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam B_Re_i14.REGSET = "RESET";
    defparam B_Re_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ B_Re_i15 (.D(\add_data_b[14] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\B_Re[14] ));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam B_Re_i15.REGSET = "RESET";
    defparam B_Re_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ B_Re_i16 (.D(\add_data_b[15] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\B_Re[15] ));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam B_Re_i16.REGSET = "RESET";
    defparam B_Re_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i2  (.D(A_Re[7]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [7]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i3  (.D(A_Re[8]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [8]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i4  (.D(A_Re[9]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [9]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i5  (.D(A_Re[10]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [10]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i6  (.D(A_Re[11]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [11]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i7  (.D(A_Re[12]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [12]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i7 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i8  (.D(A_Re[13]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [13]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i8 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i9  (.D(A_Re[14]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [14]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i9 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i10  (.D(A_Re[15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [15]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i10 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i11  (.D(A_Re[16]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [16]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i11 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i12  (.D(A_Re[17]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [17]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i12 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i2  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0][9] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [7]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i3  (.D(\B_Re[8] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [8]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i4  (.D(\B_Re[9] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [9]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i5  (.D(\B_Re[10] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [10]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i6  (.D(\B_Re[11] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [11]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i7  (.D(\B_Re[12] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [12]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i7 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i8  (.D(\B_Re[13] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [13]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i8 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i9  (.D(\B_Re[14] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [14]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i9 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i10  (.D(\B_Re[15] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [15]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i10 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4926 [1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [1]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i2  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4926 [2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [2]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i3  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4926 [3]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [3]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i4  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4926 [4]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [4]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i5  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4926 [5]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [5]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i6  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1][0] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i7  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1][1] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i7 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i8  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1][2] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i8 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i9  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [3]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1][3] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i9 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i10  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [4]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1][4] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i10 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i11  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [5]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1][5] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i11 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i12  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4908 [6]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1][6] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i12 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i13  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4908 [7]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1][7] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i13 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i14  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4908 [8]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1][8] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i14 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i15  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4908 [9]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1][9] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i15 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i16  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4908 [10]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1][10] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i16 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i16 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i17  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4908 [11]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1][11] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i17 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i17 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ A_Re_i1 (.D(\avg[1] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(A_Re[1]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam A_Re_i1.REGSET = "RESET";
    defparam A_Re_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ A_Re_i2 (.D(\avg[2] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(A_Re[2]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam A_Re_i2.REGSET = "RESET";
    defparam A_Re_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ A_Re_i3 (.D(from_fft[0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(A_Re[3]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam A_Re_i3.REGSET = "RESET";
    defparam A_Re_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ A_Re_i4 (.D(from_fft[1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(A_Re[4]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam A_Re_i4.REGSET = "RESET";
    defparam A_Re_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ A_Re_i5 (.D(from_fft[2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(A_Re[5]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam A_Re_i5.REGSET = "RESET";
    defparam A_Re_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ A_Re_i6 (.D(from_fft[3]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(A_Re[6]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam A_Re_i6.REGSET = "RESET";
    defparam A_Re_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ A_Re_i7 (.D(from_fft[4]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(A_Re[7]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam A_Re_i7.REGSET = "RESET";
    defparam A_Re_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ A_Re_i8 (.D(from_fft[5]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(A_Re[8]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam A_Re_i8.REGSET = "RESET";
    defparam A_Re_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ A_Re_i9 (.D(from_fft[6]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(A_Re[9]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam A_Re_i9.REGSET = "RESET";
    defparam A_Re_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ A_Re_i10 (.D(from_fft[7]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(A_Re[10]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam A_Re_i10.REGSET = "RESET";
    defparam A_Re_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ A_Re_i11 (.D(from_fft[8]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(A_Re[11]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam A_Re_i11.REGSET = "RESET";
    defparam A_Re_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ A_Re_i12 (.D(from_fft[9]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(A_Re[12]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam A_Re_i12.REGSET = "RESET";
    defparam A_Re_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ A_Re_i13 (.D(from_fft[10]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(A_Re[13]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam A_Re_i13.REGSET = "RESET";
    defparam A_Re_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ A_Re_i14 (.D(from_fft[11]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(A_Re[14]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam A_Re_i14.REGSET = "RESET";
    defparam A_Re_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ A_Re_i15 (.D(from_fft[12]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(A_Re[15]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam A_Re_i15.REGSET = "RESET";
    defparam A_Re_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ A_Re_i16 (.D(from_fft[13]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(A_Re[16]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam A_Re_i16.REGSET = "RESET";
    defparam A_Re_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ A_Re_i17 (.D(from_fft[14]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(A_Re[17]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam A_Re_i17.REGSET = "RESET";
    defparam A_Re_i17.SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res13__i2  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4908 [13]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(_6));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res13__i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res13__i2 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res14_ret0__i1  (.D(n40845), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(n7));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res14_ret0__i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res14_ret0__i1 .SRMODE = "ASYNC";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28385_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [11]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [11]), .C(n10), .Z(n1));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28385_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [11]), 
            .B(n10), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [11]), .Z(n2[5]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut.INIT = "0x9696";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res14_ret0__i2  (.D(n40648), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(n6));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res14_ret0__i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res14_ret0__i2 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res14_ret0__i3  (.D(n40559), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(n2_adj_5442[3]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res14_ret0__i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res14_ret0__i3 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res14_ret0__i4  (.D(n6887[2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n4));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res14_ret0__i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res14_ret0__i4 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res14_ret0__i5  (.D(n6887[1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n3));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res14_ret0__i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res14_ret0__i5 .SRMODE = "ASYNC";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38265 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [10]), 
            .B(n8_adj_5432), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [10]), .Z(n2[4]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38265.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38266 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [9]), 
            .B(n6_adj_5434), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [9]), .Z(n2[3]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38266.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28361_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [8]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [8]), .C(n4_adj_5435), .Z(n6_adj_5434));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28361_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28377_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [10]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [10]), .C(n8_adj_5432), .Z(n10));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28377_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28369_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [9]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [9]), .C(n6_adj_5434), .Z(n8_adj_5432));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28369_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38267 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [8]), 
            .B(n4_adj_5435), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [8]), .Z(n2[2]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38267.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i23869_3_lut (.A(A_Re[5]), 
            .B(B_Re[5]), .C(n10_adj_5436), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4926 [6]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i23869_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i23861_3_lut (.A(A_Re[4]), 
            .B(B_Re[4]), .C(n8_adj_5437), .Z(n10_adj_5436));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i23861_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i23853_3_lut (.A(A_Re[3]), 
            .B(B_Re[3]), .C(n6_adj_5438), .Z(n8_adj_5437));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i23853_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i23845_3_lut (.A(A_Re[2]), 
            .B(B_Re[2]), .C(n4_adj_5439), .Z(n6_adj_5438));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i23845_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (D)+!B (C (D)))+!A (B (C (D))))" *) LUT4 i24487_2_lut_rep_1302_4_lut (.A(n7), 
            .B(_6), .C(n44825), .D(n6), .Z(n44619));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24487_2_lut_rep_1302_4_lut.INIT = "0xe800";
    (* lut_function="(A (B (C (D))))" *) LUT4 i28308_2_lut_rep_1258_3_lut_4_lut (.A(n44861), 
            .B(n6391[0]), .C(n2[2]), .D(n2[1]), .Z(n44575));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28308_2_lut_rep_1258_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28306_2_lut_3_lut_4_lut (.A(n44861), 
            .B(n6391[0]), .C(n2[2]), .D(n2[1]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4908 [8]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28306_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28334_2_lut_3_lut_4_lut (.A(n2[4]), 
            .B(n44527), .C(n1), .D(n2[5]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4908 [12]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28334_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i28336_2_lut_3_lut_4_lut (.A(n2[4]), 
            .B(n44527), .C(n1), .D(n2[5]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4908 [13]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28336_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38268 (.A(B_Re[2]), 
            .B(n4_adj_5439), .C(A_Re[2]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4926 [2]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i1_3_lut_adj_38268.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38269 (.A(B_Re[3]), 
            .B(n6_adj_5438), .C(A_Re[3]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4926 [3]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i1_3_lut_adj_38269.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38270 (.A(B_Re[4]), 
            .B(n8_adj_5437), .C(A_Re[4]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4926 [4]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i1_3_lut_adj_38270.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38271 (.A(B_Re[5]), 
            .B(n10_adj_5436), .C(A_Re[5]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4926 [5]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i1_3_lut_adj_38271.INIT = "0x9696";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i2_3_lut_4_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [12]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [12]), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [13]), 
            .D(\U_PIPELINES_GT_0.B_Re_pipe[0] [13]), .Z(n40845));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i2_3_lut_4_lut.INIT = "0x8778";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i24905_3_lut_4_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [12]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [12]), .C(\U_PIPELINES_GT_0.B_Re_pipe[0] [13]), 
            .D(\U_PIPELINES_GT_0.A_Re_pipe[0] [13]), .Z(n4_adj_5440));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24905_3_lut_4_lut.INIT = "0xf880";
    (* lut_function="(A (B))" *) LUT4 i24471_2_lut_rep_1508 (.A(n8), .B(_7), 
            .Z(n44825));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24471_2_lut_rep_1508.INIT = "0x8888";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i24482_3_lut_rep_1388_4_lut (.A(n8), 
            .B(_7), .C(_6), .D(n7), .Z(n44705));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24482_3_lut_rep_1388_4_lut.INIT = "0xf880";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28327_2_lut_3_lut_4_lut (.A(n2[3]), 
            .B(n44575), .C(n2[5]), .D(n2[4]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4908 [11]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28327_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24921_3_lut_rep_1227 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [15]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [15]), .C(n6_adj_5441), .Z(n44544));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24921_3_lut_rep_1227.INIT = "0xe8e8";
    (* lut_function="(!(A (B (D)+!B (C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i24924_2_lut_4_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [15]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [15]), .C(n6_adj_5441), .D(\U_PIPELINES_GT_0.A_Re_pipe[0] [16]), 
            .Z(n6887[2]));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24924_2_lut_4_lut.INIT = "0x17e8";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i2_3_lut_4_lut_adj_38272 (.A(A_Re[0]), 
            .B(B_Re[0]), .C(A_Re[1]), .D(B_Re[1]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4926 [1]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i2_3_lut_4_lut_adj_38272.INIT = "0x8778";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i23837_3_lut_4_lut (.A(A_Re[0]), 
            .B(B_Re[0]), .C(B_Re[1]), .D(A_Re[1]), .Z(n4_adj_5439));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i23837_3_lut_4_lut.INIT = "0xf880";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i28340_2_lut_rep_1544 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [6]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [6]), .Z(n44861));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28340_2_lut_rep_1544.INIT = "0x6666";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i28293_2_lut_rep_1410_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [6]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [6]), .C(n6391[0]), .Z(n44727));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28293_2_lut_rep_1410_3_lut.INIT = "0x6060";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i28291_2_lut_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [6]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [6]), .C(n6391[0]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4908 [6]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28291_2_lut_3_lut.INIT = "0x9696";
    (* lut_function="(!(A (B+!(C (D)))+!A !(B (C (D)))))" *) LUT4 i28301_2_lut_rep_1330_3_lut_4_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [6]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [6]), .C(n2[1]), .D(n6391[0]), 
            .Z(n44647));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28301_2_lut_rep_1330_3_lut_4_lut.INIT = "0x6000";
    (* lut_function="(A (B (C)+!B !(C (D)+!C !(D)))+!A !(B (C (D)+!C !(D))+!B !(C)))" *) LUT4 i28299_2_lut_3_lut_4_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [6]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [6]), .C(n2[1]), .D(n6391[0]), 
            .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4908 [7]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28299_2_lut_3_lut_4_lut.INIT = "0x96f0";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i28353_3_lut_4_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [6]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [6]), .C(\U_PIPELINES_GT_0.B_Re_pipe[0] [7]), 
            .D(\U_PIPELINES_GT_0.A_Re_pipe[0] [7]), .Z(n4_adj_5435));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28353_3_lut_4_lut.INIT = "0xf880";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i1_3_lut_4_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [6]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [6]), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [7]), 
            .D(\U_PIPELINES_GT_0.B_Re_pipe[0] [7]), .Z(n2[1]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_4_lut.INIT = "0x8778";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38273 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [14]), 
            .B(n4_adj_5440), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [14]), .Z(n40648));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1_3_lut_adj_38273.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38274 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [15]), 
            .B(n6_adj_5441), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [15]), .Z(n40559));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1_3_lut_adj_38274.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24913_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [14]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [14]), .C(n4_adj_5440), .Z(n6_adj_5441));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24913_3_lut.INIT = "0xe8e8";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i24931_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [17]), 
            .B(\U_PIPELINES_GT_0.A_Re_pipe[0] [16]), .C(n44544), .Z(n6887[1]));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24931_3_lut.INIT = "0x6a6a";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C (D)))+!A !(C (D))))" *) LUT4 i18741_3_lut_4_lut (.A(n2_adj_5442[3]), 
            .B(n44619), .C(add_valid), .D(n4), .Z(\avg_2__N_4041[16] ));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i18741_3_lut_4_lut.INIT = "0x7080";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28320_2_lut_3_lut_4_lut (.A(n2[2]), 
            .B(n44647), .C(n2[4]), .D(n2[3]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4908 [10]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28320_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i23824_2_lut (.A(A_Re[0]), 
            .B(B_Re[0]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4926 [0]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i23824_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ B_Re_i1 (.D(\add_data_b[0] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(B_Re[0]));   /* synthesis lineinfo="@38(524[7],539[10])"*/
    defparam B_Re_i1.REGSET = "RESET";
    defparam B_Re_i1.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module dft_complex_abs
//

module dft_complex_abs (input ADC_DCLK_c, input m_axil_rdata_31__N_57, output abs_done, 
            input maxfan_replicated_net_517, output \add_data_b[0] , output \add_data_b[1] , 
            output \add_data_b[2] , output \add_data_b[3] , output \add_data_b[4] , 
            output \add_data_b[5] , output \add_data_b[6] , output \add_data_b[8] , 
            output \add_data_b[9] , output \add_data_b[10] , output \add_data_b[11] , 
            output \add_data_b[12] , output \add_data_b[13] , output \add_data_b[14] , 
            output \add_data_b[15] , input \B_Re[8] , input \B_Re[12] , 
            output \U_PIPELINES_GT_0.B_Re_pipe[0][9] , input \B_Re[11] , 
            input \B_Re[10] , input \B_Re[13] , input \B_Re[14] , input \B_Re[9] , 
            input \B_Re[15] , input core_valid_out, input GND_net, input VCC_net, 
            input \fram_wdata_re[0] , input n40498, input \fram_wdata_re[1] , 
            input \fram_wdata_re[2] , input \fram_wdata_re[3] , input \fram_wdata_re[4] , 
            input \fram_wdata_re[5] , input \fram_wdata_re[6] , input \fram_wdata_re[7] , 
            input \fram_wdata_re[8] , input \fram_wdata_re[9] , input \fram_wdata_re[10] , 
            input \fram_wdata_re[11] , input \fram_wdata_re[12] , input \fram_wdata_re[13] , 
            input \fram_wdata_re[14] , input \cmul_result_re[15] , input \fram_wdata_im[0] , 
            input \fram_wdata_im[1] , input \fram_wdata_im[2] , input \fram_wdata_im[3] , 
            input \fram_wdata_im[4] , input \fram_wdata_im[5] , input \fram_wdata_im[6] , 
            input \fram_wdata_im[7] , input \fram_wdata_im[8] , input \fram_wdata_im[9] , 
            input \fram_wdata_im[10] , input \fram_wdata_im[11] , input \fram_wdata_im[12] , 
            input \fram_wdata_im[13] , input \fram_wdata_im[14] , input \cmul_result_im[15] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    wire n39721, fifo_rd;
    wire [1:0]fsm_next;   /* synthesis lineinfo="@9(45[11],45[19])"*/
    
    wire n40607;
    wire [1:0]fsm_state;   /* synthesis lineinfo="@9(44[11],44[20])"*/
    
    wire n39825, n41153, fifo_empty, sqrt_valid;
    wire [31:0]sqrt_data;   /* synthesis lineinfo="@9(49[19],49[28])"*/
    
    wire sqrsum_valid;
    wire [31:0]sqrsum_res;   /* synthesis lineinfo="@9(46[21],46[31])"*/
    
    wire VCC_net_c;
    
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=59, LSE_RLINE=71 *) FD1P3XZ fsm_state_i0 (.D(fsm_next[0]), 
            .SP(n40607), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(fsm_state[0]));   /* synthesis lineinfo="@9(107[5],110[31])"*/
    defparam fsm_state_i0.REGSET = "RESET";
    defparam fsm_state_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=59, LSE_RLINE=71 *) FD1P3XZ fsm_state_i1 (.D(n39825), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(fsm_state[1]));   /* synthesis lineinfo="@9(107[5],110[31])"*/
    defparam fsm_state_i1.REGSET = "RESET";
    defparam fsm_state_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i1_3_lut (.A(fsm_state[1]), 
            .B(fsm_state[0]), .C(abs_done), .Z(n39825));   /* synthesis lineinfo="@9(107[5],110[31])"*/
    defparam i1_3_lut.INIT = "0xcece";
    (* lut_function="(A (B+(C+!(D)))+!A (B))" *) LUT4 i1_4_lut (.A(fifo_rd), 
            .B(n41153), .C(fsm_state[1]), .D(fsm_state[0]), .Z(n39721));   /* synthesis lineinfo="@9(140[5],159[8])"*/
    defparam i1_4_lut.INIT = "0xecee";
    (* lut_function="(!(A+(B (C+!(D))+!B (C))))" *) LUT4 i1_4_lut_adj_38264 (.A(fifo_empty), 
            .B(fsm_state[1]), .C(fsm_state[0]), .D(abs_done), .Z(n41153));
    defparam i1_4_lut_adj_38264.INIT = "0x0501";
    (* lut_function="(A (C)+!A !(B (C)+!B !((D)+!C)))" *) LUT4 fsm_state_1__I_0_351_Mux_0_i3_4_lut (.A(fsm_state[0]), 
            .B(fifo_empty), .C(fsm_state[1]), .D(abs_done), .Z(fsm_next[0]));   /* synthesis lineinfo="@9(116[5],135[12])"*/
    defparam fsm_state_1__I_0_351_Mux_0_i3_4_lut.INIT = "0xb5a5";
    (* lut_function="((B+(C))+!A)" *) LUT4 i2_3_lut (.A(fifo_empty), .B(fsm_state[0]), 
            .C(fsm_state[1]), .Z(n40607));
    defparam i2_3_lut.INIT = "0xfdfd";
    dft_dline sqrt_valid_dline (.fifo_rd(fifo_rd), .sqrt_valid(sqrt_valid), 
            .ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57));   /* synthesis lineinfo="@9(169[3],174[2])"*/
    \dft_sqrt(ALU_PIPELINE_STAGES=1)  sqrt (.ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .maxfan_replicated_net_517(maxfan_replicated_net_517), .abs_done(abs_done), 
            .\add_data_b[0] (\add_data_b[0] ), .\add_data_b[1] (\add_data_b[1] ), 
            .\add_data_b[2] (\add_data_b[2] ), .\add_data_b[3] (\add_data_b[3] ), 
            .\add_data_b[4] (\add_data_b[4] ), .\add_data_b[5] (\add_data_b[5] ), 
            .\add_data_b[6] (\add_data_b[6] ), .\add_data_b[8] (\add_data_b[8] ), 
            .\add_data_b[9] (\add_data_b[9] ), .\add_data_b[10] (\add_data_b[10] ), 
            .\add_data_b[11] (\add_data_b[11] ), .\add_data_b[12] (\add_data_b[12] ), 
            .\add_data_b[13] (\add_data_b[13] ), .\add_data_b[14] (\add_data_b[14] ), 
            .\add_data_b[15] (\add_data_b[15] ), .sqrt_valid(sqrt_valid), 
            .sqrt_data({sqrt_data}), .\B_Re[8] (\B_Re[8] ), .\B_Re[12] (\B_Re[12] ), 
            .\U_PIPELINES_GT_0.B_Re_pipe[0][9] (\U_PIPELINES_GT_0.B_Re_pipe[0][9] ), 
            .\B_Re[11] (\B_Re[11] ), .\B_Re[10] (\B_Re[10] ), .\B_Re[13] (\B_Re[13] ), 
            .\B_Re[14] (\B_Re[14] ), .\B_Re[9] (\B_Re[9] ), .\B_Re[15] (\B_Re[15] ));   /* synthesis lineinfo="@9(180[3],190[2])"*/
    \dft_dline(STAGES_N=5)  sqrsum_valid_dline (.core_valid_out(core_valid_out), 
            .ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .sqrsum_valid(sqrsum_valid));   /* synthesis lineinfo="@9(76[3],81[2])"*/
    dft_sqrsum sqrsum (.ADC_DCLK_c(ADC_DCLK_c), .GND_net(GND_net), .VCC_net(VCC_net), 
            .maxfan_replicated_net_517(maxfan_replicated_net_517), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .\fram_wdata_re[0] (\fram_wdata_re[0] ), .n40498(n40498), .\fram_wdata_re[1] (\fram_wdata_re[1] ), 
            .\fram_wdata_re[2] (\fram_wdata_re[2] ), .\fram_wdata_re[3] (\fram_wdata_re[3] ), 
            .\fram_wdata_re[4] (\fram_wdata_re[4] ), .\fram_wdata_re[5] (\fram_wdata_re[5] ), 
            .\fram_wdata_re[6] (\fram_wdata_re[6] ), .\fram_wdata_re[7] (\fram_wdata_re[7] ), 
            .\fram_wdata_re[8] (\fram_wdata_re[8] ), .\fram_wdata_re[9] (\fram_wdata_re[9] ), 
            .\fram_wdata_re[10] (\fram_wdata_re[10] ), .\fram_wdata_re[11] (\fram_wdata_re[11] ), 
            .\fram_wdata_re[12] (\fram_wdata_re[12] ), .\fram_wdata_re[13] (\fram_wdata_re[13] ), 
            .\fram_wdata_re[14] (\fram_wdata_re[14] ), .\cmul_result_re[15] (\cmul_result_re[15] ), 
            .\fram_wdata_im[0] (\fram_wdata_im[0] ), .\fram_wdata_im[1] (\fram_wdata_im[1] ), 
            .\fram_wdata_im[2] (\fram_wdata_im[2] ), .\fram_wdata_im[3] (\fram_wdata_im[3] ), 
            .\fram_wdata_im[4] (\fram_wdata_im[4] ), .\fram_wdata_im[5] (\fram_wdata_im[5] ), 
            .\fram_wdata_im[6] (\fram_wdata_im[6] ), .\fram_wdata_im[7] (\fram_wdata_im[7] ), 
            .\fram_wdata_im[8] (\fram_wdata_im[8] ), .\fram_wdata_im[9] (\fram_wdata_im[9] ), 
            .\fram_wdata_im[10] (\fram_wdata_im[10] ), .\fram_wdata_im[11] (\fram_wdata_im[11] ), 
            .\fram_wdata_im[12] (\fram_wdata_im[12] ), .\fram_wdata_im[13] (\fram_wdata_im[13] ), 
            .\fram_wdata_im[14] (\fram_wdata_im[14] ), .\cmul_result_im[15] (\cmul_result_im[15] ), 
            .sqrsum_res({sqrsum_res}));   /* synthesis lineinfo="@9(62[3],71[2])"*/
    \dft_fifo(ADDR_W=2,DATA_W=32)  fifo (.sqrsum_res({sqrsum_res}), .sqrt_data({sqrt_data}), 
            .ADC_DCLK_c(ADC_DCLK_c), .VCC_net(VCC_net), .GND_net(GND_net), 
            .maxfan_replicated_net_517(maxfan_replicated_net_517), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .fifo_empty(fifo_empty), .fifo_rd(fifo_rd), .sqrsum_valid(sqrsum_valid));   /* synthesis lineinfo="@9(90[3],102[2])"*/
    (* LSE_LINE_FILE_ID=80, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=59, LSE_RLINE=71 *) FD1P3XZ fifo_rd_c (.D(n39721), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(fifo_rd));   /* synthesis lineinfo="@9(140[5],159[8])"*/
    defparam fifo_rd_c.REGSET = "RESET";
    defparam fifo_rd_c.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module dft_dline
//

module dft_dline (input fifo_rd, output sqrt_valid, input ADC_DCLK_c, 
            input m_axil_rdata_31__N_57);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    wire VCC_net;
    
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=169, LSE_RLINE=174 *) FD1P3XZ \dline_genblk.dline_1_genblk.dline[0]  (.D(fifo_rd), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(sqrt_valid));   /* synthesis lineinfo="@12(33[13],36[30])"*/
    defparam \dline_genblk.dline_1_genblk.dline[0] .REGSET = "RESET";
    defparam \dline_genblk.dline_1_genblk.dline[0] .SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module \dft_sqrt(ALU_PIPELINE_STAGES=1) 
//

module \dft_sqrt(ALU_PIPELINE_STAGES=1)  (input ADC_DCLK_c, input m_axil_rdata_31__N_57, 
            input maxfan_replicated_net_517, output abs_done, output \add_data_b[0] , 
            output \add_data_b[1] , output \add_data_b[2] , output \add_data_b[3] , 
            output \add_data_b[4] , output \add_data_b[5] , output \add_data_b[6] , 
            output \add_data_b[8] , output \add_data_b[9] , output \add_data_b[10] , 
            output \add_data_b[11] , output \add_data_b[12] , output \add_data_b[13] , 
            output \add_data_b[14] , output \add_data_b[15] , input sqrt_valid, 
            input [31:0]sqrt_data, input \B_Re[8] , input \B_Re[12] , 
            output \U_PIPELINES_GT_0.B_Re_pipe[0][9] , input \B_Re[11] , 
            input \B_Re[10] , input \B_Re[13] , input \B_Re[14] , input \B_Re[9] , 
            input \B_Re[15] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [3:0]n14;
    wire [3:0]calc_cnt;   /* synthesis lineinfo="@19(55[22],55[30])"*/
    
    wire n21129, calc_busy, n44694;
    wire [15:0]solution_15__N_4542;
    
    wire n20896, n20229;
    wire [1:0]calc_step_delay;   /* synthesis lineinfo="@19(54[22],54[37])"*/
    wire [17:0]remainder_17__N_4558;
    wire [17:0]remainder;   /* synthesis lineinfo="@19(49[23],49[32])"*/
    wire [17:0]add_data_b;   /* synthesis lineinfo="@16(44[18],44[28])"*/
    
    wire calc_step, n44693, n44872;
    wire [31:0]radicand_31__N_4510;
    wire [31:0]radicand;   /* synthesis lineinfo="@19(47[23],47[31])"*/
    
    wire n21272, n44873, n21161, n21310, n21308, n44534, n44749;
    wire [17:0]\U_PIPELINES_GT_0.ApB_Re_pipe[0] ;   /* synthesis lineinfo="@38(571[23],571[34])"*/
    wire [17:0]alu_res;   /* synthesis lineinfo="@19(57[18],57[25])"*/
    
    wire n21270, n39797;
    wire [17:0]\U_PIPELINES_GT_0.AmB_Re_pipe[0] ;   /* synthesis lineinfo="@38(925[23],925[34])"*/
    
    wire add_sub_w, n40142;
    wire [17:0]ApB_Re;   /* synthesis lineinfo="@38(140[18],140[24])"*/
    
    wire n40169, n40167, n40133, n40152, n40158, n40175, VCC_net;
    
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ calc_busy_c (.D(n21129), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(calc_busy));   /* synthesis lineinfo="@19(80[5],85[27])"*/
    defparam calc_busy_c.REGSET = "RESET";
    defparam calc_busy_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ done (.D(n44694), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(abs_done));   /* synthesis lineinfo="@19(100[5],103[26])"*/
    defparam done.REGSET = "RESET";
    defparam done.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ solution_i1 (.D(solution_15__N_4542[0]), 
            .SP(n20896), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\add_data_b[0] ));   /* synthesis lineinfo="@19(126[5],131[23])"*/
    defparam solution_i1.REGSET = "RESET";
    defparam solution_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ calc_step_delay_i0 (.D(n20229), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(calc_step_delay[0]));   /* synthesis lineinfo="@19(69[5],74[89])"*/
    defparam calc_step_delay_i0.REGSET = "SET";
    defparam calc_step_delay_i0.SRMODE = "ASYNC";
    FD1P3XZ radicand_i0 (.D(remainder_17__N_4558[0]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(remainder[0]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_i0.REGSET = "RESET";
    defparam radicand_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ solution_i2 (.D(solution_15__N_4542[1]), 
            .SP(n20896), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\add_data_b[1] ));   /* synthesis lineinfo="@19(126[5],131[23])"*/
    defparam solution_i2.REGSET = "RESET";
    defparam solution_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ solution_i3 (.D(solution_15__N_4542[2]), 
            .SP(n20896), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\add_data_b[2] ));   /* synthesis lineinfo="@19(126[5],131[23])"*/
    defparam solution_i3.REGSET = "RESET";
    defparam solution_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ solution_i4 (.D(solution_15__N_4542[3]), 
            .SP(n20896), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\add_data_b[3] ));   /* synthesis lineinfo="@19(126[5],131[23])"*/
    defparam solution_i4.REGSET = "RESET";
    defparam solution_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ solution_i5 (.D(solution_15__N_4542[4]), 
            .SP(n20896), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\add_data_b[4] ));   /* synthesis lineinfo="@19(126[5],131[23])"*/
    defparam solution_i5.REGSET = "RESET";
    defparam solution_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ solution_i6 (.D(solution_15__N_4542[5]), 
            .SP(n20896), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\add_data_b[5] ));   /* synthesis lineinfo="@19(126[5],131[23])"*/
    defparam solution_i6.REGSET = "RESET";
    defparam solution_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ solution_i7 (.D(solution_15__N_4542[6]), 
            .SP(n20896), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\add_data_b[6] ));   /* synthesis lineinfo="@19(126[5],131[23])"*/
    defparam solution_i7.REGSET = "RESET";
    defparam solution_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ solution_i8 (.D(solution_15__N_4542[7]), 
            .SP(n20896), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(add_data_b[7]));   /* synthesis lineinfo="@19(126[5],131[23])"*/
    defparam solution_i8.REGSET = "RESET";
    defparam solution_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ solution_i9 (.D(solution_15__N_4542[8]), 
            .SP(n20896), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\add_data_b[8] ));   /* synthesis lineinfo="@19(126[5],131[23])"*/
    defparam solution_i9.REGSET = "RESET";
    defparam solution_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ solution_i10 (.D(solution_15__N_4542[9]), 
            .SP(n20896), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\add_data_b[9] ));   /* synthesis lineinfo="@19(126[5],131[23])"*/
    defparam solution_i10.REGSET = "RESET";
    defparam solution_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ solution_i11 (.D(solution_15__N_4542[10]), 
            .SP(n20896), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\add_data_b[10] ));   /* synthesis lineinfo="@19(126[5],131[23])"*/
    defparam solution_i11.REGSET = "RESET";
    defparam solution_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ solution_i12 (.D(solution_15__N_4542[11]), 
            .SP(n20896), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\add_data_b[11] ));   /* synthesis lineinfo="@19(126[5],131[23])"*/
    defparam solution_i12.REGSET = "RESET";
    defparam solution_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ solution_i13 (.D(solution_15__N_4542[12]), 
            .SP(n20896), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\add_data_b[12] ));   /* synthesis lineinfo="@19(126[5],131[23])"*/
    defparam solution_i13.REGSET = "RESET";
    defparam solution_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ solution_i14 (.D(solution_15__N_4542[13]), 
            .SP(n20896), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\add_data_b[13] ));   /* synthesis lineinfo="@19(126[5],131[23])"*/
    defparam solution_i14.REGSET = "RESET";
    defparam solution_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ solution_i15 (.D(solution_15__N_4542[14]), 
            .SP(n20896), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\add_data_b[14] ));   /* synthesis lineinfo="@19(126[5],131[23])"*/
    defparam solution_i15.REGSET = "RESET";
    defparam solution_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ solution_i16 (.D(solution_15__N_4542[15]), 
            .SP(n20896), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\add_data_b[15] ));   /* synthesis lineinfo="@19(126[5],131[23])"*/
    defparam solution_i16.REGSET = "RESET";
    defparam solution_i16.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i2 (.D(radicand_31__N_4510[2]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(radicand[2]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i2.REGSET = "RESET";
    defparam radicand_504_i2.SRMODE = "ASYNC";
    (* lut_function="(A (B+(C)))" *) LUT4 i18947_3_lut_rep_1555 (.A(calc_step), 
            .B(calc_busy), .C(n44693), .Z(n44872));   /* synthesis lineinfo="@19(90[5],95[34])"*/
    defparam i18947_3_lut_rep_1555.INIT = "0xa8a8";
    FD1P3XZ radicand_504_i3 (.D(radicand_31__N_4510[3]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(radicand[3]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i3.REGSET = "RESET";
    defparam radicand_504_i3.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i4 (.D(radicand_31__N_4510[4]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(radicand[4]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i4.REGSET = "RESET";
    defparam radicand_504_i4.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i5 (.D(radicand_31__N_4510[5]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(radicand[5]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i5.REGSET = "RESET";
    defparam radicand_504_i5.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i6 (.D(radicand_31__N_4510[6]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(radicand[6]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i6.REGSET = "RESET";
    defparam radicand_504_i6.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i7 (.D(radicand_31__N_4510[7]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(radicand[7]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i7.REGSET = "RESET";
    defparam radicand_504_i7.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i8 (.D(radicand_31__N_4510[8]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(radicand[8]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i8.REGSET = "RESET";
    defparam radicand_504_i8.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i9 (.D(radicand_31__N_4510[9]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(radicand[9]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i9.REGSET = "RESET";
    defparam radicand_504_i9.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i10 (.D(radicand_31__N_4510[10]), .SP(n20896), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(radicand[10]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i10.REGSET = "RESET";
    defparam radicand_504_i10.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i11 (.D(radicand_31__N_4510[11]), .SP(n20896), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(radicand[11]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i11.REGSET = "RESET";
    defparam radicand_504_i11.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i12 (.D(radicand_31__N_4510[12]), .SP(n20896), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(radicand[12]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i12.REGSET = "RESET";
    defparam radicand_504_i12.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i13 (.D(radicand_31__N_4510[13]), .SP(n20896), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(radicand[13]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i13.REGSET = "RESET";
    defparam radicand_504_i13.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i14 (.D(radicand_31__N_4510[14]), .SP(n20896), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(radicand[14]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i14.REGSET = "RESET";
    defparam radicand_504_i14.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i15 (.D(radicand_31__N_4510[15]), .SP(n20896), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(radicand[15]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i15.REGSET = "RESET";
    defparam radicand_504_i15.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i16 (.D(radicand_31__N_4510[16]), .SP(n20896), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(radicand[16]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i16.REGSET = "RESET";
    defparam radicand_504_i16.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i17 (.D(radicand_31__N_4510[17]), .SP(n20896), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(radicand[17]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i17.REGSET = "RESET";
    defparam radicand_504_i17.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i18 (.D(radicand_31__N_4510[18]), .SP(n20896), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(radicand[18]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i18.REGSET = "RESET";
    defparam radicand_504_i18.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i19 (.D(radicand_31__N_4510[19]), .SP(n20896), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(radicand[19]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i19.REGSET = "RESET";
    defparam radicand_504_i19.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i20 (.D(radicand_31__N_4510[20]), .SP(n20896), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(radicand[20]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i20.REGSET = "RESET";
    defparam radicand_504_i20.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i21 (.D(radicand_31__N_4510[21]), .SP(n20896), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(radicand[21]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i21.REGSET = "RESET";
    defparam radicand_504_i21.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i22 (.D(radicand_31__N_4510[22]), .SP(n20896), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(radicand[22]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i22.REGSET = "RESET";
    defparam radicand_504_i22.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i23 (.D(radicand_31__N_4510[23]), .SP(n20896), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(radicand[23]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i23.REGSET = "RESET";
    defparam radicand_504_i23.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i24 (.D(radicand_31__N_4510[24]), .SP(n20896), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(radicand[24]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i24.REGSET = "RESET";
    defparam radicand_504_i24.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i25 (.D(radicand_31__N_4510[25]), .SP(n20896), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(radicand[25]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i25.REGSET = "RESET";
    defparam radicand_504_i25.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i26 (.D(radicand_31__N_4510[26]), .SP(n20896), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(radicand[26]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i26.REGSET = "RESET";
    defparam radicand_504_i26.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i27 (.D(radicand_31__N_4510[27]), .SP(n20896), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(radicand[27]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i27.REGSET = "RESET";
    defparam radicand_504_i27.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i28 (.D(radicand_31__N_4510[28]), .SP(n20896), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(radicand[28]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i28.REGSET = "RESET";
    defparam radicand_504_i28.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i29 (.D(radicand_31__N_4510[29]), .SP(n20896), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(radicand[29]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i29.REGSET = "RESET";
    defparam radicand_504_i29.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i30 (.D(radicand_31__N_4510[30]), .SP(n20896), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(radicand[30]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i30.REGSET = "RESET";
    defparam radicand_504_i30.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i31 (.D(radicand_31__N_4510[31]), .SP(n20896), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(radicand[31]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i31.REGSET = "RESET";
    defparam radicand_504_i31.SRMODE = "ASYNC";
    FD1P3XZ radicand_i1 (.D(remainder_17__N_4558[1]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(remainder[1]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_i1.REGSET = "RESET";
    defparam radicand_i1.SRMODE = "ASYNC";
    FD1P3XZ radicand_i2 (.D(remainder_17__N_4558[2]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(remainder[2]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_i2.REGSET = "RESET";
    defparam radicand_i2.SRMODE = "ASYNC";
    FD1P3XZ radicand_i3 (.D(remainder_17__N_4558[3]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(remainder[3]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_i3.REGSET = "RESET";
    defparam radicand_i3.SRMODE = "ASYNC";
    FD1P3XZ radicand_i4 (.D(remainder_17__N_4558[4]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(remainder[4]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_i4.REGSET = "RESET";
    defparam radicand_i4.SRMODE = "ASYNC";
    FD1P3XZ radicand_i5 (.D(remainder_17__N_4558[5]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(remainder[5]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_i5.REGSET = "RESET";
    defparam radicand_i5.SRMODE = "ASYNC";
    FD1P3XZ radicand_i6 (.D(remainder_17__N_4558[6]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(remainder[6]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_i6.REGSET = "RESET";
    defparam radicand_i6.SRMODE = "ASYNC";
    FD1P3XZ radicand_i7 (.D(remainder_17__N_4558[7]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(remainder[7]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_i7.REGSET = "RESET";
    defparam radicand_i7.SRMODE = "ASYNC";
    FD1P3XZ radicand_i8 (.D(remainder_17__N_4558[8]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(remainder[8]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_i8.REGSET = "RESET";
    defparam radicand_i8.SRMODE = "ASYNC";
    FD1P3XZ radicand_i9 (.D(remainder_17__N_4558[9]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(remainder[9]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_i9.REGSET = "RESET";
    defparam radicand_i9.SRMODE = "ASYNC";
    FD1P3XZ radicand_i10 (.D(remainder_17__N_4558[10]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(remainder[10]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_i10.REGSET = "RESET";
    defparam radicand_i10.SRMODE = "ASYNC";
    FD1P3XZ radicand_i11 (.D(remainder_17__N_4558[11]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(remainder[11]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_i11.REGSET = "RESET";
    defparam radicand_i11.SRMODE = "ASYNC";
    FD1P3XZ radicand_i12 (.D(remainder_17__N_4558[12]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(remainder[12]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_i12.REGSET = "RESET";
    defparam radicand_i12.SRMODE = "ASYNC";
    FD1P3XZ radicand_i13 (.D(remainder_17__N_4558[13]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(remainder[13]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_i13.REGSET = "RESET";
    defparam radicand_i13.SRMODE = "ASYNC";
    FD1P3XZ radicand_i14 (.D(remainder_17__N_4558[14]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(remainder[14]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_i14.REGSET = "RESET";
    defparam radicand_i14.SRMODE = "ASYNC";
    FD1P3XZ radicand_i15 (.D(remainder_17__N_4558[15]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(remainder[15]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_i15.REGSET = "RESET";
    defparam radicand_i15.SRMODE = "ASYNC";
    FD1P3XZ radicand_i17 (.D(remainder_17__N_4558[17]), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(remainder[17]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_i17.REGSET = "RESET";
    defparam radicand_i17.SRMODE = "ASYNC";
    FD1P3XZ radicand_504_i0 (.D(n21161), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(radicand[0]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i0.REGSET = "RESET";
    defparam radicand_504_i0.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i18623_4_lut_3_lut_4_lut (.A(calc_cnt[1]), 
            .B(calc_cnt[0]), .C(calc_cnt[2]), .D(calc_cnt[3]), .Z(n21272));   /* synthesis lineinfo="@19(95[21],95[33])"*/
    defparam i18623_4_lut_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A (B (C (D))))" *) LUT4 calc_end_I_0_2_lut_rep_1377 (.A(n44873), 
            .B(calc_cnt[3]), .C(calc_cnt[2]), .D(calc_step), .Z(n44694));
    defparam calc_end_I_0_2_lut_rep_1377.INIT = "0x8000";
    FD1P3XZ radicand_504_i1 (.D(n21310), .SP(n20896), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(radicand[1]));   /* synthesis lineinfo="@19(113[5],118[26])"*/
    defparam radicand_504_i1.REGSET = "RESET";
    defparam radicand_504_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ calc_step_delay_i1 (.D(n21308), 
            .SP(n44534), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(calc_step));   /* synthesis lineinfo="@19(69[5],74[89])"*/
    defparam calc_step_delay_i1.REGSET = "RESET";
    defparam calc_step_delay_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ calc_cnt__i3 (.D(n21272), 
            .SP(n44872), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(calc_cnt[3]));   /* synthesis lineinfo="@19(90[5],95[34])"*/
    defparam calc_cnt__i3.REGSET = "RESET";
    defparam calc_cnt__i3.SRMODE = "ASYNC";
    (* lut_function="(A (B))" *) LUT4 calc_busy_I_37790_2_lut_rep_1432 (.A(calc_busy), 
            .B(calc_step), .Z(n44749));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam calc_busy_I_37790_2_lut_rep_1432.INIT = "0x8888";
    (* lut_function="(A (B (C)))" *) LUT4 i18757_2_lut_3_lut (.A(calc_busy), 
            .B(calc_step), .C(\add_data_b[8] ), .Z(solution_15__N_4542[9]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam i18757_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i18756_2_lut_3_lut (.A(calc_busy), 
            .B(calc_step), .C(add_data_b[7]), .Z(solution_15__N_4542[8]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam i18756_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i18753_2_lut_3_lut (.A(calc_busy), 
            .B(calc_step), .C(\add_data_b[4] ), .Z(solution_15__N_4542[5]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam i18753_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i18751_2_lut_3_lut (.A(calc_busy), 
            .B(calc_step), .C(\add_data_b[2] ), .Z(solution_15__N_4542[3]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam i18751_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i18752_2_lut_3_lut (.A(calc_busy), 
            .B(calc_step), .C(\add_data_b[3] ), .Z(solution_15__N_4542[4]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam i18752_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i18761_2_lut_3_lut (.A(calc_busy), 
            .B(calc_step), .C(\add_data_b[12] ), .Z(solution_15__N_4542[13]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam i18761_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i18760_2_lut_3_lut (.A(calc_busy), 
            .B(calc_step), .C(\add_data_b[11] ), .Z(solution_15__N_4542[12]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam i18760_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i1_2_lut_3_lut (.A(calc_busy), 
            .B(calc_step), .C(sqrt_valid), .Z(n20896));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam i1_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_38263 (.A(calc_busy), 
            .B(calc_step), .C(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [0]), .Z(remainder_17__N_4558[0]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam i1_2_lut_3_lut_adj_38263.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i18749_2_lut_3_lut (.A(calc_busy), 
            .B(calc_step), .C(\add_data_b[0] ), .Z(solution_15__N_4542[1]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam i18749_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i18750_2_lut_3_lut (.A(calc_busy), 
            .B(calc_step), .C(\add_data_b[1] ), .Z(solution_15__N_4542[2]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam i18750_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i18754_2_lut_3_lut (.A(calc_busy), 
            .B(calc_step), .C(\add_data_b[5] ), .Z(solution_15__N_4542[6]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam i18754_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i18755_2_lut_3_lut (.A(calc_busy), 
            .B(calc_step), .C(\add_data_b[6] ), .Z(solution_15__N_4542[7]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam i18755_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i18758_2_lut_3_lut (.A(calc_busy), 
            .B(calc_step), .C(\add_data_b[9] ), .Z(solution_15__N_4542[10]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam i18758_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i18759_2_lut_3_lut (.A(calc_busy), 
            .B(calc_step), .C(\add_data_b[10] ), .Z(solution_15__N_4542[11]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam i18759_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i18354_2_lut_3_lut (.A(calc_busy), 
            .B(calc_step), .C(alu_res[17]), .Z(solution_15__N_4542[0]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam i18354_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(A (B (C)))" *) LUT4 i18762_2_lut_3_lut (.A(calc_busy), 
            .B(calc_step), .C(\add_data_b[13] ), .Z(solution_15__N_4542[14]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam i18762_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i18763_2_lut_3_lut (.A(calc_busy), 
            .B(calc_step), .C(\add_data_b[14] ), .Z(solution_15__N_4542[15]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam i18763_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i3_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[0]), .D(sqrt_data[2]), .Z(radicand_31__N_4510[2]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i3_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i4_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[1]), .D(sqrt_data[3]), .Z(radicand_31__N_4510[3]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i4_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i5_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[2]), .D(sqrt_data[4]), .Z(radicand_31__N_4510[4]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i5_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i6_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[3]), .D(sqrt_data[5]), .Z(radicand_31__N_4510[5]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i6_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i7_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[4]), .D(sqrt_data[6]), .Z(radicand_31__N_4510[6]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i7_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i8_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[5]), .D(sqrt_data[7]), .Z(radicand_31__N_4510[7]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i8_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i9_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[6]), .D(sqrt_data[8]), .Z(radicand_31__N_4510[8]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i9_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i10_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[7]), .D(sqrt_data[9]), .Z(radicand_31__N_4510[9]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i10_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i11_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[8]), .D(sqrt_data[10]), .Z(radicand_31__N_4510[10]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i11_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i12_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[9]), .D(sqrt_data[11]), .Z(radicand_31__N_4510[11]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i12_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i13_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[10]), .D(sqrt_data[12]), .Z(radicand_31__N_4510[12]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i13_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i14_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[11]), .D(sqrt_data[13]), .Z(radicand_31__N_4510[13]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i14_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i15_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[12]), .D(sqrt_data[14]), .Z(radicand_31__N_4510[14]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i15_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i16_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[13]), .D(sqrt_data[15]), .Z(radicand_31__N_4510[15]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i16_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i17_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[14]), .D(sqrt_data[16]), .Z(radicand_31__N_4510[16]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i17_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i18_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[15]), .D(sqrt_data[17]), .Z(radicand_31__N_4510[17]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i18_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i19_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[16]), .D(sqrt_data[18]), .Z(radicand_31__N_4510[18]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i19_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i20_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[17]), .D(sqrt_data[19]), .Z(radicand_31__N_4510[19]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i20_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i21_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[18]), .D(sqrt_data[20]), .Z(radicand_31__N_4510[20]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i21_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i22_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[19]), .D(sqrt_data[21]), .Z(radicand_31__N_4510[21]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i22_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i23_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[20]), .D(sqrt_data[22]), .Z(radicand_31__N_4510[22]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i23_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i24_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[21]), .D(sqrt_data[23]), .Z(radicand_31__N_4510[23]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i24_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i25_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[22]), .D(sqrt_data[24]), .Z(radicand_31__N_4510[24]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i25_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i26_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[23]), .D(sqrt_data[25]), .Z(radicand_31__N_4510[25]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i26_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i27_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[24]), .D(sqrt_data[26]), .Z(radicand_31__N_4510[26]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i27_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i28_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[25]), .D(sqrt_data[27]), .Z(radicand_31__N_4510[27]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i28_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i29_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[26]), .D(sqrt_data[28]), .Z(radicand_31__N_4510[28]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i29_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i30_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[27]), .D(sqrt_data[29]), .Z(radicand_31__N_4510[29]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i30_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i31_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[28]), .D(sqrt_data[30]), .Z(radicand_31__N_4510[30]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i31_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 radicand_31__I_0_i32_3_lut_4_lut (.A(calc_busy), 
            .B(calc_step), .C(radicand[29]), .D(sqrt_data[31]), .Z(radicand_31__N_4510[31]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam radicand_31__I_0_i32_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)))" *) LUT4 i18779_2_lut_3_lut (.A(calc_busy), 
            .B(calc_step), .C(alu_res[17]), .Z(remainder_17__N_4558[17]));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam i18779_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B+!(C))+!A !(C)))" *) LUT4 i18445_2_lut_3_lut (.A(calc_busy), 
            .B(calc_step), .C(sqrt_data[0]), .Z(n21161));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam i18445_2_lut_3_lut.INIT = "0x7070";
    (* lut_function="(!(A (B+!(C))+!A !(C)))" *) LUT4 i18812_2_lut_3_lut (.A(calc_busy), 
            .B(calc_step), .C(sqrt_data[1]), .Z(n21310));   /* synthesis lineinfo="@19(128[14],128[36])"*/
    defparam i18812_2_lut_3_lut.INIT = "0x7070";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ calc_cnt__i2 (.D(n21270), 
            .SP(n44872), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(calc_cnt[2]));   /* synthesis lineinfo="@19(90[5],95[34])"*/
    defparam calc_cnt__i2.REGSET = "RESET";
    defparam calc_cnt__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ calc_cnt__i1 (.D(n39797), 
            .SP(n44872), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(calc_cnt[1]));   /* synthesis lineinfo="@19(90[5],95[34])"*/
    defparam calc_cnt__i1.REGSET = "RESET";
    defparam calc_cnt__i1.SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_3_lut_rep_1376_4_lut (.A(calc_cnt[1]), 
            .B(calc_cnt[0]), .C(calc_cnt[2]), .D(calc_cnt[3]), .Z(n44693));   /* synthesis lineinfo="@19(95[21],95[33])"*/
    defparam i1_3_lut_rep_1376_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i18764_4_lut (.A(\U_PIPELINES_GT_0.AmB_Re_pipe[0] [1]), 
            .B(n44749), .C(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [1]), .D(add_sub_w), 
            .Z(remainder_17__N_4558[1]));   /* synthesis lineinfo="@19(167[10],170[24])"*/
    defparam i18764_4_lut.INIT = "0xc088";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i18765_4_lut (.A(\U_PIPELINES_GT_0.AmB_Re_pipe[0] [2]), 
            .B(n44749), .C(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [2]), .D(add_sub_w), 
            .Z(remainder_17__N_4558[2]));   /* synthesis lineinfo="@19(167[10],170[24])"*/
    defparam i18765_4_lut.INIT = "0xc088";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i18766_4_lut (.A(\U_PIPELINES_GT_0.AmB_Re_pipe[0] [3]), 
            .B(n44749), .C(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [3]), .D(add_sub_w), 
            .Z(remainder_17__N_4558[3]));   /* synthesis lineinfo="@19(167[10],170[24])"*/
    defparam i18766_4_lut.INIT = "0xc088";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i18767_4_lut (.A(\U_PIPELINES_GT_0.AmB_Re_pipe[0] [4]), 
            .B(n44749), .C(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [4]), .D(add_sub_w), 
            .Z(remainder_17__N_4558[4]));   /* synthesis lineinfo="@19(167[10],170[24])"*/
    defparam i18767_4_lut.INIT = "0xc088";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i18768_4_lut (.A(\U_PIPELINES_GT_0.AmB_Re_pipe[0] [5]), 
            .B(n44749), .C(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [5]), .D(add_sub_w), 
            .Z(remainder_17__N_4558[5]));   /* synthesis lineinfo="@19(167[10],170[24])"*/
    defparam i18768_4_lut.INIT = "0xc088";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i18769_4_lut (.A(\U_PIPELINES_GT_0.AmB_Re_pipe[0] [6]), 
            .B(n44749), .C(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [6]), .D(add_sub_w), 
            .Z(remainder_17__N_4558[6]));   /* synthesis lineinfo="@19(167[10],170[24])"*/
    defparam i18769_4_lut.INIT = "0xc088";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i18770_4_lut (.A(\U_PIPELINES_GT_0.AmB_Re_pipe[0] [7]), 
            .B(n44749), .C(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [7]), .D(add_sub_w), 
            .Z(remainder_17__N_4558[7]));   /* synthesis lineinfo="@19(167[10],170[24])"*/
    defparam i18770_4_lut.INIT = "0xc088";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i18771_4_lut (.A(\U_PIPELINES_GT_0.AmB_Re_pipe[0] [8]), 
            .B(n44749), .C(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [8]), .D(add_sub_w), 
            .Z(remainder_17__N_4558[8]));   /* synthesis lineinfo="@19(167[10],170[24])"*/
    defparam i18771_4_lut.INIT = "0xc088";
    (* lut_function="(A (B (C (D)))+!A (B (C+!(D))))" *) LUT4 i18772_4_lut (.A(n40142), 
            .B(n44749), .C(ApB_Re[9]), .D(add_sub_w), .Z(remainder_17__N_4558[9]));   /* synthesis lineinfo="@19(167[10],170[24])"*/
    defparam i18772_4_lut.INIT = "0xc044";
    (* lut_function="(A (B (C (D)))+!A (B (C+!(D))))" *) LUT4 i18773_4_lut (.A(n40169), 
            .B(n44749), .C(ApB_Re[10]), .D(add_sub_w), .Z(remainder_17__N_4558[10]));   /* synthesis lineinfo="@19(167[10],170[24])"*/
    defparam i18773_4_lut.INIT = "0xc044";
    (* lut_function="(A (B (C (D)))+!A (B (C+!(D))))" *) LUT4 i18774_4_lut (.A(n40167), 
            .B(n44749), .C(ApB_Re[11]), .D(add_sub_w), .Z(remainder_17__N_4558[11]));   /* synthesis lineinfo="@19(167[10],170[24])"*/
    defparam i18774_4_lut.INIT = "0xc044";
    (* lut_function="(A (B (C (D)))+!A (B (C+!(D))))" *) LUT4 i18775_4_lut (.A(n40133), 
            .B(n44749), .C(ApB_Re[12]), .D(add_sub_w), .Z(remainder_17__N_4558[12]));   /* synthesis lineinfo="@19(167[10],170[24])"*/
    defparam i18775_4_lut.INIT = "0xc044";
    (* lut_function="(A (B (C (D)))+!A (B (C+!(D))))" *) LUT4 i18776_4_lut (.A(n40152), 
            .B(n44749), .C(ApB_Re[13]), .D(add_sub_w), .Z(remainder_17__N_4558[13]));   /* synthesis lineinfo="@19(167[10],170[24])"*/
    defparam i18776_4_lut.INIT = "0xc044";
    (* lut_function="(A (B (C (D)))+!A (B (C+!(D))))" *) LUT4 i18777_4_lut (.A(n40158), 
            .B(n44749), .C(ApB_Re[14]), .D(add_sub_w), .Z(remainder_17__N_4558[14]));   /* synthesis lineinfo="@19(167[10],170[24])"*/
    defparam i18777_4_lut.INIT = "0xc044";
    (* lut_function="(A (B (C (D)))+!A (B (C+!(D))))" *) LUT4 i18778_4_lut (.A(n40175), 
            .B(n44749), .C(ApB_Re[15]), .D(add_sub_w), .Z(remainder_17__N_4558[15]));   /* synthesis lineinfo="@19(167[10],170[24])"*/
    defparam i18778_4_lut.INIT = "0xc044";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A !(D)))" *) LUT4 i18257_3_lut_4_lut_4_lut (.A(calc_step), 
            .B(calc_busy), .C(n44693), .D(calc_cnt[0]), .Z(n14[0]));   /* synthesis lineinfo="@19(90[5],95[34])"*/
    defparam i18257_3_lut_4_lut_4_lut.INIT = "0x5708";
    (* lut_function="(A (B))" *) LUT4 i1477_2_lut_rep_1556 (.A(calc_cnt[1]), 
            .B(calc_cnt[0]), .Z(n44873));   /* synthesis lineinfo="@19(95[21],95[33])"*/
    defparam i1477_2_lut_rep_1556.INIT = "0x8888";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i15_2_lut (.A(calc_cnt[0]), 
            .B(calc_cnt[1]), .Z(n39797));   /* synthesis lineinfo="@19(90[5],95[34])"*/
    defparam i15_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i18622_3_lut_4_lut_2_lut_3_lut (.A(calc_cnt[1]), 
            .B(calc_cnt[0]), .C(calc_cnt[2]), .Z(n21270));   /* synthesis lineinfo="@19(95[21],95[33])"*/
    defparam i18622_3_lut_4_lut_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (B+!((D)+!C))+!A (B (C+(D))+!B !((D)+!C)))" *) LUT4 i13721_3_lut_4_lut_4_lut (.A(n44693), 
            .B(calc_step), .C(calc_step_delay[0]), .D(calc_busy), .Z(n20229));   /* synthesis lineinfo="@19(65[19],65[64])"*/
    defparam i13721_3_lut_4_lut_4_lut.INIT = "0xccf8";
    (* lut_function="(!(A (B+!(C))+!A !(C)))" *) LUT4 i18748_2_lut_3_lut (.A(n44693), 
            .B(calc_step), .C(calc_step_delay[0]), .Z(n21308));   /* synthesis lineinfo="@19(65[19],65[64])"*/
    defparam i18748_2_lut_3_lut.INIT = "0x7070";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i14797_2_lut_rep_1217_3_lut (.A(n44693), 
            .B(calc_step), .C(calc_busy), .Z(n44534));   /* synthesis lineinfo="@19(65[19],65[64])"*/
    defparam i14797_2_lut_rep_1217_3_lut.INIT = "0xf8f8";
    (* lut_function="(A (B (D)+!B (C+(D)))+!A (C+(D)))" *) LUT4 i14617_3_lut_4_lut (.A(n44693), 
            .B(calc_step), .C(calc_busy), .D(sqrt_valid), .Z(n21129));   /* synthesis lineinfo="@19(65[19],65[64])"*/
    defparam i14617_3_lut_4_lut.INIT = "0xff70";
    \dft_addsub(DATA_W=18,OUTPUT_REG="off",PIPELINE_STAGES=1)  alu (.\remainder[17] (remainder[17]), 
            .add_sub_w(add_sub_w), .ADC_DCLK_c(ADC_DCLK_c), .maxfan_replicated_net_517(maxfan_replicated_net_517), 
            .\alu_res[17] (alu_res[17]), .\remainder[6] (remainder[6]), 
            .\add_data_b[6] (\add_data_b[6] ), .\radicand[31] (radicand[31]), 
            .\radicand[30] (radicand[30]), .\B_Re[8] (\B_Re[8] ), .n40167(n40167), 
            .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), .\remainder[5] (remainder[5]), 
            .\add_data_b[5] (\add_data_b[5] ), .\B_Re[12] (\B_Re[12] ), 
            .n40175(n40175), .\U_PIPELINES_GT_0.AmB_Re_pipe[0][1] (\U_PIPELINES_GT_0.AmB_Re_pipe[0] [1]), 
            .\U_PIPELINES_GT_0.AmB_Re_pipe[0][2] (\U_PIPELINES_GT_0.AmB_Re_pipe[0] [2]), 
            .\U_PIPELINES_GT_0.AmB_Re_pipe[0][3] (\U_PIPELINES_GT_0.AmB_Re_pipe[0] [3]), 
            .\U_PIPELINES_GT_0.AmB_Re_pipe[0][4] (\U_PIPELINES_GT_0.AmB_Re_pipe[0] [4]), 
            .\U_PIPELINES_GT_0.AmB_Re_pipe[0][5] (\U_PIPELINES_GT_0.AmB_Re_pipe[0] [5]), 
            .\U_PIPELINES_GT_0.AmB_Re_pipe[0][6] (\U_PIPELINES_GT_0.AmB_Re_pipe[0] [6]), 
            .\U_PIPELINES_GT_0.AmB_Re_pipe[0][7] (\U_PIPELINES_GT_0.AmB_Re_pipe[0] [7]), 
            .\U_PIPELINES_GT_0.AmB_Re_pipe[0][8] (\U_PIPELINES_GT_0.AmB_Re_pipe[0] [8]), 
            .\remainder[1] (remainder[1]), .\add_data_b[1] (\add_data_b[1] ), 
            .\remainder[0] (remainder[0]), .\add_data_b[0] (\add_data_b[0] ), 
            .\U_PIPELINES_GT_0.B_Re_pipe[0][9] (\U_PIPELINES_GT_0.B_Re_pipe[0][9] ), 
            .n40169(n40169), .\remainder[4] (remainder[4]), .\add_data_b[4] (\add_data_b[4] ), 
            .\B_Re[11] (\B_Re[11] ), .n40158(n40158), .n40142(n40142), 
            .\ApB_Re[9] (ApB_Re[9]), .\add_data_b[2] (\add_data_b[2] ), 
            .\remainder[2] (remainder[2]), .\remainder[3] (remainder[3]), 
            .\add_data_b[3] (\add_data_b[3] ), .\B_Re[10] (\B_Re[10] ), 
            .n40152(n40152), .\B_Re[13] (\B_Re[13] ), .\B_Re[14] (\B_Re[14] ), 
            .\B_Re[9] (\B_Re[9] ), .n40133(n40133), .\remainder[7] (remainder[7]), 
            .\add_data_b[7] (add_data_b[7]), .\U_PIPELINES_GT_0.ApB_Re_pipe[0][0] (\U_PIPELINES_GT_0.ApB_Re_pipe[0] [0]), 
            .\ApB_Re[11] (ApB_Re[11]), .\ApB_Re[15] (ApB_Re[15]), .\remainder[8] (remainder[8]), 
            .\remainder[9] (remainder[9]), .\remainder[10] (remainder[10]), 
            .\remainder[11] (remainder[11]), .\remainder[12] (remainder[12]), 
            .\remainder[13] (remainder[13]), .\remainder[14] (remainder[14]), 
            .\remainder[15] (remainder[15]), .\U_PIPELINES_GT_0.ApB_Re_pipe[0][1] (\U_PIPELINES_GT_0.ApB_Re_pipe[0] [1]), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[0][2] (\U_PIPELINES_GT_0.ApB_Re_pipe[0] [2]), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[0][3] (\U_PIPELINES_GT_0.ApB_Re_pipe[0] [3]), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[0][4] (\U_PIPELINES_GT_0.ApB_Re_pipe[0] [4]), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[0][5] (\U_PIPELINES_GT_0.ApB_Re_pipe[0] [5]), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[0][6] (\U_PIPELINES_GT_0.ApB_Re_pipe[0] [6]), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[0][7] (\U_PIPELINES_GT_0.ApB_Re_pipe[0] [7]), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[0][8] (\U_PIPELINES_GT_0.ApB_Re_pipe[0] [8]), 
            .\ApB_Re[10] (ApB_Re[10]), .\ApB_Re[14] (ApB_Re[14]), .\ApB_Re[13] (ApB_Re[13]), 
            .\B_Re[15] (\B_Re[15] ), .\ApB_Re[12] (ApB_Re[12]));   /* synthesis lineinfo="@19(143[3],154[2])"*/
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=180, LSE_RLINE=190 *) FD1P3XZ calc_cnt__i0 (.D(n14[0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(calc_cnt[0]));   /* synthesis lineinfo="@19(90[5],95[34])"*/
    defparam calc_cnt__i0.REGSET = "RESET";
    defparam calc_cnt__i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module \dft_addsub(DATA_W=18,OUTPUT_REG="off",PIPELINE_STAGES=1) 
//

module \dft_addsub(DATA_W=18,OUTPUT_REG="off",PIPELINE_STAGES=1)  (input \remainder[17] , 
            output add_sub_w, input ADC_DCLK_c, input maxfan_replicated_net_517, 
            output \alu_res[17] , input \remainder[6] , input \add_data_b[6] , 
            input \radicand[31] , input \radicand[30] , input \B_Re[8] , 
            output n40167, input m_axil_rdata_31__N_57, input \remainder[5] , 
            input \add_data_b[5] , input \B_Re[12] , output n40175, output \U_PIPELINES_GT_0.AmB_Re_pipe[0][1] , 
            output \U_PIPELINES_GT_0.AmB_Re_pipe[0][2] , output \U_PIPELINES_GT_0.AmB_Re_pipe[0][3] , 
            output \U_PIPELINES_GT_0.AmB_Re_pipe[0][4] , output \U_PIPELINES_GT_0.AmB_Re_pipe[0][5] , 
            output \U_PIPELINES_GT_0.AmB_Re_pipe[0][6] , output \U_PIPELINES_GT_0.AmB_Re_pipe[0][7] , 
            output \U_PIPELINES_GT_0.AmB_Re_pipe[0][8] , input \remainder[1] , 
            input \add_data_b[1] , input \remainder[0] , input \add_data_b[0] , 
            output \U_PIPELINES_GT_0.B_Re_pipe[0][9] , output n40169, input \remainder[4] , 
            input \add_data_b[4] , input \B_Re[11] , output n40158, output n40142, 
            output \ApB_Re[9] , input \add_data_b[2] , input \remainder[2] , 
            input \remainder[3] , input \add_data_b[3] , input \B_Re[10] , 
            output n40152, input \B_Re[13] , input \B_Re[14] , input \B_Re[9] , 
            output n40133, input \remainder[7] , input \add_data_b[7] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[0][0] , output \ApB_Re[11] , 
            output \ApB_Re[15] , input \remainder[8] , input \remainder[9] , 
            input \remainder[10] , input \remainder[11] , input \remainder[12] , 
            input \remainder[13] , input \remainder[14] , input \remainder[15] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[0][1] , output \U_PIPELINES_GT_0.ApB_Re_pipe[0][2] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[0][3] , output \U_PIPELINES_GT_0.ApB_Re_pipe[0][4] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[0][5] , output \U_PIPELINES_GT_0.ApB_Re_pipe[0][6] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[0][7] , output \U_PIPELINES_GT_0.ApB_Re_pipe[0][8] , 
            output \ApB_Re[10] , output \ApB_Re[14] , output \ApB_Re[13] , 
            input \B_Re[15] , output \ApB_Re[12] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \lscc_add_sub(D_WIDTH=18,USE_CNUM=0,USE_CIN=0,USE_COUT=0,USE_OREG="off",PIPELINES=1)  lscc_add_sub (.\remainder[17] (\remainder[17] ), 
            .add_sub_w(add_sub_w), .ADC_DCLK_c(ADC_DCLK_c), .maxfan_replicated_net_517(maxfan_replicated_net_517), 
            .\alu_res[17] (\alu_res[17] ), .\remainder[6] (\remainder[6] ), 
            .\add_data_b[6] (\add_data_b[6] ), .\radicand[31] (\radicand[31] ), 
            .\radicand[30] (\radicand[30] ), .\B_Re[8] (\B_Re[8] ), .n40167(n40167), 
            .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), .\remainder[5] (\remainder[5] ), 
            .\add_data_b[5] (\add_data_b[5] ), .\B_Re[12] (\B_Re[12] ), 
            .n40175(n40175), .\U_PIPELINES_GT_0.AmB_Re_pipe[0][1] (\U_PIPELINES_GT_0.AmB_Re_pipe[0][1] ), 
            .\U_PIPELINES_GT_0.AmB_Re_pipe[0][2] (\U_PIPELINES_GT_0.AmB_Re_pipe[0][2] ), 
            .\U_PIPELINES_GT_0.AmB_Re_pipe[0][3] (\U_PIPELINES_GT_0.AmB_Re_pipe[0][3] ), 
            .\U_PIPELINES_GT_0.AmB_Re_pipe[0][4] (\U_PIPELINES_GT_0.AmB_Re_pipe[0][4] ), 
            .\U_PIPELINES_GT_0.AmB_Re_pipe[0][5] (\U_PIPELINES_GT_0.AmB_Re_pipe[0][5] ), 
            .\U_PIPELINES_GT_0.AmB_Re_pipe[0][6] (\U_PIPELINES_GT_0.AmB_Re_pipe[0][6] ), 
            .\U_PIPELINES_GT_0.AmB_Re_pipe[0][7] (\U_PIPELINES_GT_0.AmB_Re_pipe[0][7] ), 
            .\U_PIPELINES_GT_0.AmB_Re_pipe[0][8] (\U_PIPELINES_GT_0.AmB_Re_pipe[0][8] ), 
            .\remainder[1] (\remainder[1] ), .\add_data_b[1] (\add_data_b[1] ), 
            .\remainder[0] (\remainder[0] ), .\add_data_b[0] (\add_data_b[0] ), 
            .\U_PIPELINES_GT_0.B_Re_pipe[0][9] (\U_PIPELINES_GT_0.B_Re_pipe[0][9] ), 
            .n40169(n40169), .\remainder[4] (\remainder[4] ), .\add_data_b[4] (\add_data_b[4] ), 
            .\B_Re[11] (\B_Re[11] ), .n40158(n40158), .n40142(n40142), 
            .\ApB_Re[9] (\ApB_Re[9] ), .\add_data_b[2] (\add_data_b[2] ), 
            .\remainder[2] (\remainder[2] ), .\remainder[3] (\remainder[3] ), 
            .\add_data_b[3] (\add_data_b[3] ), .\B_Re[10] (\B_Re[10] ), 
            .n40152(n40152), .\B_Re[13] (\B_Re[13] ), .\B_Re[14] (\B_Re[14] ), 
            .\B_Re[9] (\B_Re[9] ), .n40133(n40133), .\remainder[7] (\remainder[7] ), 
            .\add_data_b[7] (\add_data_b[7] ), .\U_PIPELINES_GT_0.ApB_Re_pipe[0][0] (\U_PIPELINES_GT_0.ApB_Re_pipe[0][0] ), 
            .\ApB_Re[11] (\ApB_Re[11] ), .\ApB_Re[15] (\ApB_Re[15] ), .\remainder[8] (\remainder[8] ), 
            .\remainder[9] (\remainder[9] ), .\remainder[10] (\remainder[10] ), 
            .\remainder[11] (\remainder[11] ), .\remainder[12] (\remainder[12] ), 
            .\remainder[13] (\remainder[13] ), .\remainder[14] (\remainder[14] ), 
            .\remainder[15] (\remainder[15] ), .\U_PIPELINES_GT_0.ApB_Re_pipe[0][1] (\U_PIPELINES_GT_0.ApB_Re_pipe[0][1] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[0][2] (\U_PIPELINES_GT_0.ApB_Re_pipe[0][2] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[0][3] (\U_PIPELINES_GT_0.ApB_Re_pipe[0][3] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[0][4] (\U_PIPELINES_GT_0.ApB_Re_pipe[0][4] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[0][5] (\U_PIPELINES_GT_0.ApB_Re_pipe[0][5] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[0][6] (\U_PIPELINES_GT_0.ApB_Re_pipe[0][6] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[0][7] (\U_PIPELINES_GT_0.ApB_Re_pipe[0][7] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[0][8] (\U_PIPELINES_GT_0.ApB_Re_pipe[0][8] ), 
            .\ApB_Re[10] (\ApB_Re[10] ), .\ApB_Re[14] (\ApB_Re[14] ), .\ApB_Re[13] (\ApB_Re[13] ), 
            .\B_Re[15] (\B_Re[15] ), .\ApB_Re[12] (\ApB_Re[12] ));   /* synthesis lineinfo="@8(37[3],53[2])"*/
    
endmodule

//
// Verilog Description of module \lscc_add_sub(D_WIDTH=18,USE_CNUM=0,USE_CIN=0,USE_COUT=0,USE_OREG="off",PIPELINES=1) 
//

module \lscc_add_sub(D_WIDTH=18,USE_CNUM=0,USE_CIN=0,USE_COUT=0,USE_OREG="off",PIPELINES=1)  (input \remainder[17] , 
            output add_sub_w, input ADC_DCLK_c, input maxfan_replicated_net_517, 
            output \alu_res[17] , input \remainder[6] , input \add_data_b[6] , 
            input \radicand[31] , input \radicand[30] , input \B_Re[8] , 
            output n40167, input m_axil_rdata_31__N_57, input \remainder[5] , 
            input \add_data_b[5] , input \B_Re[12] , output n40175, output \U_PIPELINES_GT_0.AmB_Re_pipe[0][1] , 
            output \U_PIPELINES_GT_0.AmB_Re_pipe[0][2] , output \U_PIPELINES_GT_0.AmB_Re_pipe[0][3] , 
            output \U_PIPELINES_GT_0.AmB_Re_pipe[0][4] , output \U_PIPELINES_GT_0.AmB_Re_pipe[0][5] , 
            output \U_PIPELINES_GT_0.AmB_Re_pipe[0][6] , output \U_PIPELINES_GT_0.AmB_Re_pipe[0][7] , 
            output \U_PIPELINES_GT_0.AmB_Re_pipe[0][8] , input \remainder[1] , 
            input \add_data_b[1] , input \remainder[0] , input \add_data_b[0] , 
            output \U_PIPELINES_GT_0.B_Re_pipe[0][9] , output n40169, input \remainder[4] , 
            input \add_data_b[4] , input \B_Re[11] , output n40158, output n40142, 
            output \ApB_Re[9] , input \add_data_b[2] , input \remainder[2] , 
            input \remainder[3] , input \add_data_b[3] , input \B_Re[10] , 
            output n40152, input \B_Re[13] , input \B_Re[14] , input \B_Re[9] , 
            output n40133, input \remainder[7] , input \add_data_b[7] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[0][0] , output \ApB_Re[11] , 
            output \ApB_Re[15] , input \remainder[8] , input \remainder[9] , 
            input \remainder[10] , input \remainder[11] , input \remainder[12] , 
            input \remainder[13] , input \remainder[14] , input \remainder[15] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[0][1] , output \U_PIPELINES_GT_0.ApB_Re_pipe[0][2] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[0][3] , output \U_PIPELINES_GT_0.ApB_Re_pipe[0][4] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[0][5] , output \U_PIPELINES_GT_0.ApB_Re_pipe[0][6] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[0][7] , output \U_PIPELINES_GT_0.ApB_Re_pipe[0][8] , 
            output \ApB_Re[10] , output \ApB_Re[14] , output \ApB_Re[13] , 
            input \B_Re[15] , output \ApB_Re[12] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    wire n16, n16_adj_5426, n40126;
    wire [17:0]\U_PIPELINES_GT_0.A_Re_pipe[0] ;   /* synthesis lineinfo="@38(567[23],567[32])"*/
    
    wire n40165, n40129, n40174, n40162, n40144, n40168, n40138, 
        n40156;
    wire [8:0]n6504;
    
    wire n44788, n44789, n40135, n40150, n40132, n40159, VCC_net;
    
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A (B (D)+!B !(C (D)+!C !(D)))))" *) LUT4 AmB_Re_17__I_0_i18_4_lut (.A(n16), 
            .B(n16_adj_5426), .C(add_sub_w), .D(n40126), .Z(\alu_res[17] ));   /* synthesis lineinfo="@38(156[30],156[57])"*/
    defparam AmB_Re_17__I_0_i18_4_lut.INIT = "0x3ac5";
    \lscc_subtractor(D_WIDTH=18,USE_CNUM=1'b0,USE_CIN=1'b0,USE_COUT=1'b0,USE_OREG=1'b0,PIPELINES=1)  U_SUBTRACTOR (.\remainder[6] (\remainder[6] ), 
            .\add_data_b[6] (\add_data_b[6] ), .\radicand[31] (\radicand[31] ), 
            .\remainder[17] (\remainder[17] ), .\radicand[30] (\radicand[30] ), 
            .\U_PIPELINES_GT_0.A_Re_pipe[0][10] (\U_PIPELINES_GT_0.A_Re_pipe[0] [10]), 
            .\B_Re[8] (\B_Re[8] ), .n40165(n40165), .n40167(n40167), .ADC_DCLK_c(ADC_DCLK_c), 
            .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), .\remainder[5] (\remainder[5] ), 
            .\add_data_b[5] (\add_data_b[5] ), .n40129(n40129), .\U_PIPELINES_GT_0.A_Re_pipe[0][14] (\U_PIPELINES_GT_0.A_Re_pipe[0] [14]), 
            .\B_Re[12] (\B_Re[12] ), .n40174(n40174), .n40175(n40175), 
            .\U_PIPELINES_GT_0.AmB_Re_pipe[0][1] (\U_PIPELINES_GT_0.AmB_Re_pipe[0][1] ), 
            .maxfan_replicated_net_517(maxfan_replicated_net_517), .\U_PIPELINES_GT_0.AmB_Re_pipe[0][2] (\U_PIPELINES_GT_0.AmB_Re_pipe[0][2] ), 
            .\U_PIPELINES_GT_0.AmB_Re_pipe[0][3] (\U_PIPELINES_GT_0.AmB_Re_pipe[0][3] ), 
            .\U_PIPELINES_GT_0.AmB_Re_pipe[0][4] (\U_PIPELINES_GT_0.AmB_Re_pipe[0][4] ), 
            .\U_PIPELINES_GT_0.AmB_Re_pipe[0][5] (\U_PIPELINES_GT_0.AmB_Re_pipe[0][5] ), 
            .\U_PIPELINES_GT_0.AmB_Re_pipe[0][6] (\U_PIPELINES_GT_0.AmB_Re_pipe[0][6] ), 
            .\U_PIPELINES_GT_0.AmB_Re_pipe[0][7] (\U_PIPELINES_GT_0.AmB_Re_pipe[0][7] ), 
            .\U_PIPELINES_GT_0.AmB_Re_pipe[0][8] (\U_PIPELINES_GT_0.AmB_Re_pipe[0][8] ), 
            .\remainder[1] (\remainder[1] ), .\add_data_b[1] (\add_data_b[1] ), 
            .n40162(n40162), .\remainder[0] (\remainder[0] ), .\add_data_b[0] (\add_data_b[0] ), 
            .n40144(n40144), .\U_PIPELINES_GT_0.A_Re_pipe[0][9] (\U_PIPELINES_GT_0.A_Re_pipe[0] [9]), 
            .\U_PIPELINES_GT_0.B_Re_pipe[0][9] (\U_PIPELINES_GT_0.B_Re_pipe[0][9] ), 
            .n40168(n40168), .n40169(n40169), .\remainder[4] (\remainder[4] ), 
            .\add_data_b[4] (\add_data_b[4] ), .n40138(n40138), .\U_PIPELINES_GT_0.A_Re_pipe[0][13] (\U_PIPELINES_GT_0.A_Re_pipe[0] [13]), 
            .\B_Re[11] (\B_Re[11] ), .n40156(n40156), .n40158(n40158), 
            .n40142(n40142), ._99(n6504[0]), .\ApB_Re[9] (\ApB_Re[9] ), 
            .\add_data_b[2] (\add_data_b[2] ), .\remainder[2] (\remainder[2] ), 
            .n44788(n44788), .n44789(n44789), .\remainder[3] (\remainder[3] ), 
            .\add_data_b[3] (\add_data_b[3] ), .n40135(n40135), .\U_PIPELINES_GT_0.A_Re_pipe[0][12] (\U_PIPELINES_GT_0.A_Re_pipe[0] [12]), 
            .\B_Re[10] (\B_Re[10] ), .n40150(n40150), .n40152(n40152), 
            .n40132(n40132), .\B_Re[13] (\B_Re[13] ), .\U_PIPELINES_GT_0.A_Re_pipe[0][15] (\U_PIPELINES_GT_0.A_Re_pipe[0] [15]), 
            .\U_PIPELINES_GT_0.A_Re_pipe[0][16] (\U_PIPELINES_GT_0.A_Re_pipe[0] [16]), 
            .\B_Re[14] (\B_Re[14] ), .n16(n16), .n40159(n40159), .\U_PIPELINES_GT_0.A_Re_pipe[0][11] (\U_PIPELINES_GT_0.A_Re_pipe[0] [11]), 
            .\B_Re[9] (\B_Re[9] ), .n40133(n40133));   /* synthesis lineinfo="@38(207[1],224[2])"*/
    \lscc_adder(D_WIDTH=18,USE_CNUM=1'b0,USE_CIN=1'b0,USE_COUT=1'b0,USE_OREG=1'b0,PIPELINES=1)  U_ADDER (.\remainder[0] (\remainder[0] ), 
            .\add_data_b[0] (\add_data_b[0] ), .n40144(n40144), .\remainder[7] (\remainder[7] ), 
            .\U_PIPELINES_GT_0.A_Re_pipe[0][9] (\U_PIPELINES_GT_0.A_Re_pipe[0] [9]), 
            .ADC_DCLK_c(ADC_DCLK_c), .maxfan_replicated_net_517(maxfan_replicated_net_517), 
            .\add_data_b[7] (\add_data_b[7] ), .\U_PIPELINES_GT_0.B_Re_pipe[0][9] (\U_PIPELINES_GT_0.B_Re_pipe[0][9] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[0][0] (\U_PIPELINES_GT_0.ApB_Re_pipe[0][0] ), 
            .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), ._99(n6504[0]), 
            .\U_PIPELINES_GT_0.A_Re_pipe[0][10] (\U_PIPELINES_GT_0.A_Re_pipe[0] [10]), 
            .\B_Re[8] (\B_Re[8] ), .n40165(n40165), .\ApB_Re[11] (\ApB_Re[11] ), 
            .\remainder[4] (\remainder[4] ), .\add_data_b[4] (\add_data_b[4] ), 
            .n40138(n40138), .\U_PIPELINES_GT_0.A_Re_pipe[0][14] (\U_PIPELINES_GT_0.A_Re_pipe[0] [14]), 
            .\B_Re[12] (\B_Re[12] ), .n40174(n40174), .\ApB_Re[15] (\ApB_Re[15] ), 
            .\remainder[5] (\remainder[5] ), .\add_data_b[5] (\add_data_b[5] ), 
            .n40129(n40129), .\remainder[8] (\remainder[8] ), .\remainder[9] (\remainder[9] ), 
            .\U_PIPELINES_GT_0.A_Re_pipe[0][11] (\U_PIPELINES_GT_0.A_Re_pipe[0] [11]), 
            .\remainder[10] (\remainder[10] ), .\U_PIPELINES_GT_0.A_Re_pipe[0][12] (\U_PIPELINES_GT_0.A_Re_pipe[0] [12]), 
            .\remainder[11] (\remainder[11] ), .\U_PIPELINES_GT_0.A_Re_pipe[0][13] (\U_PIPELINES_GT_0.A_Re_pipe[0] [13]), 
            .\remainder[12] (\remainder[12] ), .\remainder[13] (\remainder[13] ), 
            .\U_PIPELINES_GT_0.A_Re_pipe[0][15] (\U_PIPELINES_GT_0.A_Re_pipe[0] [15]), 
            .\remainder[14] (\remainder[14] ), .\U_PIPELINES_GT_0.A_Re_pipe[0][16] (\U_PIPELINES_GT_0.A_Re_pipe[0] [16]), 
            .\remainder[15] (\remainder[15] ), .n44789(n44789), .\U_PIPELINES_GT_0.ApB_Re_pipe[0][1] (\U_PIPELINES_GT_0.ApB_Re_pipe[0][1] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[0][2] (\U_PIPELINES_GT_0.ApB_Re_pipe[0][2] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[0][3] (\U_PIPELINES_GT_0.ApB_Re_pipe[0][3] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[0][4] (\U_PIPELINES_GT_0.ApB_Re_pipe[0][4] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[0][5] (\U_PIPELINES_GT_0.ApB_Re_pipe[0][5] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[0][6] (\U_PIPELINES_GT_0.ApB_Re_pipe[0][6] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[0][7] (\U_PIPELINES_GT_0.ApB_Re_pipe[0][7] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe[0][8] (\U_PIPELINES_GT_0.ApB_Re_pipe[0][8] ), 
            .\radicand[31] (\radicand[31] ), .\remainder[17] (\remainder[17] ), 
            .\radicand[30] (\radicand[30] ), .n44788(n44788), .n40168(n40168), 
            .\ApB_Re[10] (\ApB_Re[10] ), .\remainder[3] (\remainder[3] ), 
            .\add_data_b[3] (\add_data_b[3] ), .n40135(n40135), .\B_Re[11] (\B_Re[11] ), 
            .n40156(n40156), .\ApB_Re[14] (\ApB_Re[14] ), .n40159(n40159), 
            .\add_data_b[6] (\add_data_b[6] ), .\remainder[6] (\remainder[6] ), 
            .\remainder[2] (\remainder[2] ), .\add_data_b[2] (\add_data_b[2] ), 
            .\B_Re[10] (\B_Re[10] ), .n40150(n40150), .\ApB_Re[13] (\ApB_Re[13] ), 
            .\B_Re[9] (\B_Re[9] ), .\B_Re[14] (\B_Re[14] ), .n16(n16_adj_5426), 
            .\B_Re[13] (\B_Re[13] ), .\B_Re[15] (\B_Re[15] ), .n40126(n40126), 
            .\remainder[1] (\remainder[1] ), .\add_data_b[1] (\add_data_b[1] ), 
            .n40162(n40162), .n40132(n40132), .\ApB_Re[12] (\ApB_Re[12] ));   /* synthesis lineinfo="@38(176[1],193[2])"*/
    (* LSE_LINE_FILE_ID=72, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=37, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.add_sub_pipe[0]  (.D(\remainder[17] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(add_sub_w));   /* synthesis lineinfo="@38(243[5],255[8])"*/
    defparam \U_PIPELINES_GT_0.add_sub_pipe[0] .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.add_sub_pipe[0] .SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module \lscc_subtractor(D_WIDTH=18,USE_CNUM=1'b0,USE_CIN=1'b0,USE_COUT=1'b0,USE_OREG=1'b0,PIPELINES=1) 
//

module \lscc_subtractor(D_WIDTH=18,USE_CNUM=1'b0,USE_CIN=1'b0,USE_COUT=1'b0,USE_OREG=1'b0,PIPELINES=1)  (input \remainder[6] , 
            input \add_data_b[6] , input \radicand[31] , input \remainder[17] , 
            input \radicand[30] , input \U_PIPELINES_GT_0.A_Re_pipe[0][10] , 
            input \B_Re[8] , input n40165, output n40167, input ADC_DCLK_c, 
            input m_axil_rdata_31__N_57, input \remainder[5] , input \add_data_b[5] , 
            input n40129, input \U_PIPELINES_GT_0.A_Re_pipe[0][14] , input \B_Re[12] , 
            output n40174, output n40175, output \U_PIPELINES_GT_0.AmB_Re_pipe[0][1] , 
            input maxfan_replicated_net_517, output \U_PIPELINES_GT_0.AmB_Re_pipe[0][2] , 
            output \U_PIPELINES_GT_0.AmB_Re_pipe[0][3] , output \U_PIPELINES_GT_0.AmB_Re_pipe[0][4] , 
            output \U_PIPELINES_GT_0.AmB_Re_pipe[0][5] , output \U_PIPELINES_GT_0.AmB_Re_pipe[0][6] , 
            output \U_PIPELINES_GT_0.AmB_Re_pipe[0][7] , output \U_PIPELINES_GT_0.AmB_Re_pipe[0][8] , 
            input \remainder[1] , input \add_data_b[1] , output n40162, 
            input \remainder[0] , input \add_data_b[0] , output n40144, 
            input \U_PIPELINES_GT_0.A_Re_pipe[0][9] , input \U_PIPELINES_GT_0.B_Re_pipe[0][9] , 
            output n40168, output n40169, input \remainder[4] , input \add_data_b[4] , 
            input n40138, input \U_PIPELINES_GT_0.A_Re_pipe[0][13] , input \B_Re[11] , 
            input n40156, output n40158, output n40142, input _99, output \ApB_Re[9] , 
            input \add_data_b[2] , input \remainder[2] , output n44788, 
            output n44789, input \remainder[3] , input \add_data_b[3] , 
            input n40135, input \U_PIPELINES_GT_0.A_Re_pipe[0][12] , input \B_Re[10] , 
            input n40150, output n40152, output n40132, input \B_Re[13] , 
            input \U_PIPELINES_GT_0.A_Re_pipe[0][15] , input \U_PIPELINES_GT_0.A_Re_pipe[0][16] , 
            input \B_Re[14] , output n16, input n40159, input \U_PIPELINES_GT_0.A_Re_pipe[0][11] , 
            input \B_Re[9] , output n40133);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    wire n44452, n18, n4, n44747, n44663;
    wire [8:0]n13;
    
    wire n44489;
    wire [9:0]\U_PIPELINES_GT_0.AmB_Re_pipe_0__17__N_4804 ;
    
    wire n44497, n44460, n44721, n44642, n44524, n44535, n44570, 
        n44582, n14, VCC_net;
    
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27432_3_lut (.A(\remainder[6] ), 
            .B(\add_data_b[6] ), .C(n44452), .Z(n18));   /* synthesis lineinfo="@38(956[33],957[50])"*/
    defparam i27432_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27376_3_lut (.A(\radicand[31] ), 
            .B(\remainder[17] ), .C(\radicand[30] ), .Z(n4));   /* synthesis lineinfo="@38(956[33],957[50])"*/
    defparam i27376_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i25460_3_lut_rep_1346 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][10] ), 
            .B(\B_Re[8] ), .C(n44747), .Z(n44663));   /* synthesis lineinfo="@38(985[25],987[26])"*/
    defparam i25460_3_lut_rep_1346.INIT = "0xb2b2";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (D))+!A !(B (D)+!B !(C (D)+!C !(D)))))" *) LUT4 i1_2_lut_4_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][10] ), 
            .B(\B_Re[8] ), .C(n44747), .D(n40165), .Z(n40167));   /* synthesis lineinfo="@38(985[25],987[26])"*/
    defparam i1_2_lut_4_lut.INIT = "0x4db2";
    FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i2  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_0__17__N_4804 [1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[0][1] ));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i2 .SRMODE = "ASYNC";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27424_3_lut_rep_1135 (.A(\remainder[5] ), 
            .B(\add_data_b[5] ), .C(n44489), .Z(n44452));   /* synthesis lineinfo="@38(956[33],957[50])"*/
    defparam i27424_3_lut_rep_1135.INIT = "0xb2b2";
    (* lut_function="(A (B (C (D)+!C !(D))+!B (D))+!A !(B (D)+!B !(C (D)+!C !(D))))" *) LUT4 i1_2_lut_4_lut_adj_38246 (.A(\remainder[5] ), 
            .B(\add_data_b[5] ), .C(n44489), .D(n40129), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_0__17__N_4804 [8]));   /* synthesis lineinfo="@38(956[33],957[50])"*/
    defparam i1_2_lut_4_lut_adj_38246.INIT = "0xb24d";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i25492_3_lut_rep_1143 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][14] ), 
            .B(\B_Re[12] ), .C(n44497), .Z(n44460));   /* synthesis lineinfo="@38(985[25],987[26])"*/
    defparam i25492_3_lut_rep_1143.INIT = "0xb2b2";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (D))+!A !(B (D)+!B !(C (D)+!C !(D)))))" *) LUT4 i1_2_lut_4_lut_adj_38247 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][14] ), 
            .B(\B_Re[12] ), .C(n44497), .D(n40174), .Z(n40175));   /* synthesis lineinfo="@38(985[25],987[26])"*/
    defparam i1_2_lut_4_lut_adj_38247.INIT = "0x4db2";
    FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i3  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_0__17__N_4804 [2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[0][2] ));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i3 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i4  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_0__17__N_4804 [3]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[0][3] ));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i4 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i5  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_0__17__N_4804 [4]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[0][4] ));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i5 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i6  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_0__17__N_4804 [5]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[0][5] ));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i6 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i7  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_0__17__N_4804 [6]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[0][6] ));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i7 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i7 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i8  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_0__17__N_4804 [7]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[0][7] ));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i8 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i8 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i9  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_0__17__N_4804 [8]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[0][8] ));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i9 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_i9 .SRMODE = "ASYNC";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27392_3_lut_rep_1325 (.A(\remainder[1] ), 
            .B(\add_data_b[1] ), .C(n44721), .Z(n44642));   /* synthesis lineinfo="@38(956[33],957[50])"*/
    defparam i27392_3_lut_rep_1325.INIT = "0xb2b2";
    (* lut_function="(A (B (C (D)+!C !(D))+!B (D))+!A !(B (D)+!B !(C (D)+!C !(D))))" *) LUT4 i1_2_lut_4_lut_adj_38248 (.A(\remainder[1] ), 
            .B(\add_data_b[1] ), .C(n44721), .D(n40162), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_0__17__N_4804 [4]));   /* synthesis lineinfo="@38(956[33],957[50])"*/
    defparam i1_2_lut_4_lut_adj_38248.INIT = "0xb24d";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27384_3_lut_rep_1404 (.A(\remainder[0] ), 
            .B(\add_data_b[0] ), .C(n4), .Z(n44721));   /* synthesis lineinfo="@38(956[33],957[50])"*/
    defparam i27384_3_lut_rep_1404.INIT = "0xb2b2";
    (* lut_function="(A (B (C (D)+!C !(D))+!B (D))+!A !(B (D)+!B !(C (D)+!C !(D))))" *) LUT4 i1_2_lut_4_lut_adj_38249 (.A(\remainder[0] ), 
            .B(\add_data_b[0] ), .C(n4), .D(n40144), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_0__17__N_4804 [3]));   /* synthesis lineinfo="@38(956[33],957[50])"*/
    defparam i1_2_lut_4_lut_adj_38249.INIT = "0xb24d";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i25452_3_lut_rep_1430 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][9] ), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0][9] ), .C(n13[0]), .Z(n44747));   /* synthesis lineinfo="@38(985[25],987[26])"*/
    defparam i25452_3_lut_rep_1430.INIT = "0xb2b2";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (D))+!A !(B (D)+!B !(C (D)+!C !(D)))))" *) LUT4 i1_2_lut_4_lut_adj_38250 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][9] ), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0][9] ), .C(n13[0]), .D(n40168), 
            .Z(n40169));   /* synthesis lineinfo="@38(985[25],987[26])"*/
    defparam i1_2_lut_4_lut_adj_38250.INIT = "0x4db2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27416_3_lut_rep_1172 (.A(\remainder[4] ), 
            .B(\add_data_b[4] ), .C(n44524), .Z(n44489));   /* synthesis lineinfo="@38(956[33],957[50])"*/
    defparam i27416_3_lut_rep_1172.INIT = "0xb2b2";
    (* lut_function="(A (B (C (D)+!C !(D))+!B (D))+!A !(B (D)+!B !(C (D)+!C !(D))))" *) LUT4 i1_2_lut_4_lut_adj_38251 (.A(\remainder[4] ), 
            .B(\add_data_b[4] ), .C(n44524), .D(n40138), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_0__17__N_4804 [7]));   /* synthesis lineinfo="@38(956[33],957[50])"*/
    defparam i1_2_lut_4_lut_adj_38251.INIT = "0xb24d";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i25484_3_lut_rep_1180 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][13] ), 
            .B(\B_Re[11] ), .C(n44535), .Z(n44497));   /* synthesis lineinfo="@38(985[25],987[26])"*/
    defparam i25484_3_lut_rep_1180.INIT = "0xb2b2";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (D))+!A !(B (D)+!B !(C (D)+!C !(D)))))" *) LUT4 i1_2_lut_4_lut_adj_38252 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][13] ), 
            .B(\B_Re[11] ), .C(n44535), .D(n40156), .Z(n40158));   /* synthesis lineinfo="@38(985[25],987[26])"*/
    defparam i1_2_lut_4_lut_adj_38252.INIT = "0x4db2";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_2_lut_3_lut (.A(\U_PIPELINES_GT_0.B_Re_pipe[0][9] ), 
            .B(\U_PIPELINES_GT_0.A_Re_pipe[0][9] ), .C(n13[0]), .Z(n40142));
    defparam i1_2_lut_3_lut.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_2_lut_3_lut_adj_38253 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0][9] ), 
            .B(\U_PIPELINES_GT_0.A_Re_pipe[0][9] ), .C(_99), .Z(\ApB_Re[9] ));
    defparam i1_2_lut_3_lut_adj_38253.INIT = "0x9696";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut (.A(\add_data_b[1] ), 
            .B(\remainder[1] ), .Z(n40144));
    defparam i1_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38254 (.A(\add_data_b[2] ), 
            .B(\remainder[2] ), .Z(n40162));
    defparam i1_2_lut_adj_38254.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_rep_1471 (.A(\add_data_b[0] ), 
            .B(\remainder[0] ), .Z(n44788));
    defparam i1_2_lut_rep_1471.INIT = "0x6666";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(B (C)+!B !(C))))" *) LUT4 i1_2_lut_3_lut_adj_38255 (.A(\add_data_b[0] ), 
            .B(\remainder[0] ), .C(n4), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_0__17__N_4804 [2]));
    defparam i1_2_lut_3_lut_adj_38255.INIT = "0x6969";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i2_3_lut_rep_1472 (.A(\radicand[30] ), 
            .B(\remainder[17] ), .C(\radicand[31] ), .Z(n44789));
    defparam i2_3_lut_rep_1472.INIT = "0x9696";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(B (C)+!B !(C))))" *) LUT4 i29505_1_lut_3_lut (.A(\radicand[30] ), 
            .B(\remainder[17] ), .C(\radicand[31] ), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_0__17__N_4804 [1]));
    defparam i29505_1_lut_3_lut.INIT = "0x6969";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27408_3_lut_rep_1207 (.A(\remainder[3] ), 
            .B(\add_data_b[3] ), .C(n44570), .Z(n44524));   /* synthesis lineinfo="@38(956[33],957[50])"*/
    defparam i27408_3_lut_rep_1207.INIT = "0xb2b2";
    (* lut_function="(A (B (C (D)+!C !(D))+!B (D))+!A !(B (D)+!B !(C (D)+!C !(D))))" *) LUT4 i1_2_lut_4_lut_adj_38256 (.A(\remainder[3] ), 
            .B(\add_data_b[3] ), .C(n44570), .D(n40135), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_0__17__N_4804 [6]));   /* synthesis lineinfo="@38(956[33],957[50])"*/
    defparam i1_2_lut_4_lut_adj_38256.INIT = "0xb24d";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i25476_3_lut_rep_1218 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][12] ), 
            .B(\B_Re[10] ), .C(n44582), .Z(n44535));   /* synthesis lineinfo="@38(985[25],987[26])"*/
    defparam i25476_3_lut_rep_1218.INIT = "0xb2b2";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (D))+!A !(B (D)+!B !(C (D)+!C !(D)))))" *) LUT4 i1_2_lut_4_lut_adj_38257 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][12] ), 
            .B(\B_Re[10] ), .C(n44582), .D(n40150), .Z(n40152));   /* synthesis lineinfo="@38(985[25],987[26])"*/
    defparam i1_2_lut_4_lut_adj_38257.INIT = "0x4db2";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38258 (.A(\B_Re[8] ), 
            .B(\U_PIPELINES_GT_0.A_Re_pipe[0][10] ), .Z(n40168));
    defparam i1_2_lut_adj_38258.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38259 (.A(\B_Re[10] ), 
            .B(\U_PIPELINES_GT_0.A_Re_pipe[0][12] ), .Z(n40132));
    defparam i1_2_lut_adj_38259.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38260 (.A(\B_Re[13] ), 
            .B(\U_PIPELINES_GT_0.A_Re_pipe[0][15] ), .Z(n40174));
    defparam i1_2_lut_adj_38260.INIT = "0x6666";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i25508_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][16] ), 
            .B(\B_Re[14] ), .C(n14), .Z(n16));   /* synthesis lineinfo="@38(985[25],987[26])"*/
    defparam i25508_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27400_3_lut_rep_1253 (.A(\remainder[2] ), 
            .B(\add_data_b[2] ), .C(n44642), .Z(n44570));   /* synthesis lineinfo="@38(956[33],957[50])"*/
    defparam i27400_3_lut_rep_1253.INIT = "0xb2b2";
    (* lut_function="(A (B (C (D)+!C !(D))+!B (D))+!A !(B (D)+!B !(C (D)+!C !(D))))" *) LUT4 i1_2_lut_4_lut_adj_38261 (.A(\remainder[2] ), 
            .B(\add_data_b[2] ), .C(n44642), .D(n40159), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_0__17__N_4804 [5]));   /* synthesis lineinfo="@38(956[33],957[50])"*/
    defparam i1_2_lut_4_lut_adj_38261.INIT = "0xb24d";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i25500_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][15] ), 
            .B(\B_Re[13] ), .C(n44460), .Z(n14));   /* synthesis lineinfo="@38(985[25],987[26])"*/
    defparam i25500_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i25468_3_lut_rep_1265 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][11] ), 
            .B(\B_Re[9] ), .C(n44663), .Z(n44582));   /* synthesis lineinfo="@38(985[25],987[26])"*/
    defparam i25468_3_lut_rep_1265.INIT = "0xb2b2";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (D))+!A !(B (D)+!B !(C (D)+!C !(D)))))" *) LUT4 i1_2_lut_4_lut_adj_38262 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][11] ), 
            .B(\B_Re[9] ), .C(n44663), .D(n40132), .Z(n40133));   /* synthesis lineinfo="@38(985[25],987[26])"*/
    defparam i1_2_lut_4_lut_adj_38262.INIT = "0x4db2";
    FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_res30_ret2__i1  (.D(n18), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n13[0]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_res30_ret2__i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res3_res30_ret2__i1 .SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module \lscc_adder(D_WIDTH=18,USE_CNUM=1'b0,USE_CIN=1'b0,USE_COUT=1'b0,USE_OREG=1'b0,PIPELINES=1) 
//

module \lscc_adder(D_WIDTH=18,USE_CNUM=1'b0,USE_CIN=1'b0,USE_COUT=1'b0,USE_OREG=1'b0,PIPELINES=1)  (input \remainder[0] , 
            input \add_data_b[0] , input n40144, input \remainder[7] , 
            output \U_PIPELINES_GT_0.A_Re_pipe[0][9] , input ADC_DCLK_c, 
            input maxfan_replicated_net_517, input \add_data_b[7] , output \U_PIPELINES_GT_0.B_Re_pipe[0][9] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[0][0] , input m_axil_rdata_31__N_57, 
            output _99, output \U_PIPELINES_GT_0.A_Re_pipe[0][10] , input \B_Re[8] , 
            output n40165, output \ApB_Re[11] , input \remainder[4] , 
            input \add_data_b[4] , output n40138, output \U_PIPELINES_GT_0.A_Re_pipe[0][14] , 
            input \B_Re[12] , input n40174, output \ApB_Re[15] , input \remainder[5] , 
            input \add_data_b[5] , output n40129, input \remainder[8] , 
            input \remainder[9] , output \U_PIPELINES_GT_0.A_Re_pipe[0][11] , 
            input \remainder[10] , output \U_PIPELINES_GT_0.A_Re_pipe[0][12] , 
            input \remainder[11] , output \U_PIPELINES_GT_0.A_Re_pipe[0][13] , 
            input \remainder[12] , input \remainder[13] , output \U_PIPELINES_GT_0.A_Re_pipe[0][15] , 
            input \remainder[14] , output \U_PIPELINES_GT_0.A_Re_pipe[0][16] , 
            input \remainder[15] , input n44789, output \U_PIPELINES_GT_0.ApB_Re_pipe[0][1] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[0][2] , output \U_PIPELINES_GT_0.ApB_Re_pipe[0][3] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[0][4] , output \U_PIPELINES_GT_0.ApB_Re_pipe[0][5] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[0][6] , output \U_PIPELINES_GT_0.ApB_Re_pipe[0][7] , 
            output \U_PIPELINES_GT_0.ApB_Re_pipe[0][8] , input \radicand[31] , 
            input \remainder[17] , input \radicand[30] , input n44788, 
            input n40168, output \ApB_Re[10] , input \remainder[3] , input \add_data_b[3] , 
            output n40135, input \B_Re[11] , output n40156, output \ApB_Re[14] , 
            output n40159, input \add_data_b[6] , input \remainder[6] , 
            input \remainder[2] , input \add_data_b[2] , input \B_Re[10] , 
            output n40150, output \ApB_Re[13] , input \B_Re[9] , input \B_Re[14] , 
            output n16, input \B_Re[13] , input \B_Re[15] , output n40126, 
            input \remainder[1] , input \add_data_b[1] , input n40162, 
            input n40132, output \ApB_Re[12] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    wire n44736, n44653;
    wire [17:0]\U_PIPELINES_GT_0.ApB_Re_pipe_0__17__N_4678 ;
    
    wire n44748, n44664, n44496, n44459, n44498, n44461, n44434, 
        A_Re_msb, n44532, n44536, n44580, n44583, n14, VCC_net;
    
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24842_3_lut_rep_1336 (.A(\remainder[0] ), 
            .B(\add_data_b[0] ), .C(n44736), .Z(n44653));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i24842_3_lut_rep_1336.INIT = "0xe8e8";
    (* lut_function="(!(A (B (D)+!B (C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1_2_lut_4_lut (.A(\remainder[0] ), 
            .B(\add_data_b[0] ), .C(n44736), .D(n40144), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_0__17__N_4678 [3]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i1_2_lut_4_lut.INIT = "0x17e8";
    (* LSE_LINE_FILE_ID=25, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=176, LSE_RLINE=193 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i1  (.D(\add_data_b[7] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0][9] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=25, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=176, LSE_RLINE=193 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_0__17__N_4678 [0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0][0] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res29__i1  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_0__17__N_4678 [9]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(_99));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res29__i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res29__i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=25, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=176, LSE_RLINE=193 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i2  (.D(\remainder[8] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0][10] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i2 .SRMODE = "ASYNC";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i26162_3_lut_rep_1347 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][10] ), 
            .B(\B_Re[8] ), .C(n44748), .Z(n44664));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i26162_3_lut_rep_1347.INIT = "0xe8e8";
    (* lut_function="(!(A (B (D)+!B (C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1_2_lut_4_lut_adj_38227 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][10] ), 
            .B(\B_Re[8] ), .C(n44748), .D(n40165), .Z(\ApB_Re[11] ));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1_2_lut_4_lut_adj_38227.INIT = "0x17e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24874_3_lut_rep_1142 (.A(\remainder[4] ), 
            .B(\add_data_b[4] ), .C(n44496), .Z(n44459));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i24874_3_lut_rep_1142.INIT = "0xe8e8";
    (* lut_function="(!(A (B (D)+!B (C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1_2_lut_4_lut_adj_38228 (.A(\remainder[4] ), 
            .B(\add_data_b[4] ), .C(n44496), .D(n40138), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_0__17__N_4678 [7]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i1_2_lut_4_lut_adj_38228.INIT = "0x17e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i26194_3_lut_rep_1144 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][14] ), 
            .B(\B_Re[12] ), .C(n44498), .Z(n44461));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i26194_3_lut_rep_1144.INIT = "0xe8e8";
    (* lut_function="(!(A (B (D)+!B (C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1_2_lut_4_lut_adj_38229 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][14] ), 
            .B(\B_Re[12] ), .C(n44498), .D(n40174), .Z(\ApB_Re[15] ));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1_2_lut_4_lut_adj_38229.INIT = "0x17e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24882_3_lut_rep_1117 (.A(\remainder[5] ), 
            .B(\add_data_b[5] ), .C(n44459), .Z(n44434));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i24882_3_lut_rep_1117.INIT = "0xe8e8";
    (* lut_function="(!(A (B (D)+!B (C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1_2_lut_4_lut_adj_38230 (.A(\remainder[5] ), 
            .B(\add_data_b[5] ), .C(n44459), .D(n40129), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_0__17__N_4678 [8]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i1_2_lut_4_lut_adj_38230.INIT = "0x17e8";
    (* LSE_LINE_FILE_ID=25, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=176, LSE_RLINE=193 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i3  (.D(\remainder[9] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0][11] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=25, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=176, LSE_RLINE=193 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i4  (.D(\remainder[10] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0][12] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=25, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=176, LSE_RLINE=193 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i5  (.D(\remainder[11] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0][13] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=25, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=176, LSE_RLINE=193 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i6  (.D(\remainder[12] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0][14] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=25, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=176, LSE_RLINE=193 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i7  (.D(\remainder[13] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0][15] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i7 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=25, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=176, LSE_RLINE=193 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i8  (.D(\remainder[14] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0][16] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i8 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=25, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=176, LSE_RLINE=193 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i9  (.D(\remainder[15] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(A_Re_msb));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i9 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=25, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=176, LSE_RLINE=193 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i2  (.D(n44789), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0][1] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=25, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=176, LSE_RLINE=193 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i3  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_0__17__N_4678 [2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0][2] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=25, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=176, LSE_RLINE=193 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i4  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_0__17__N_4678 [3]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0][3] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=25, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=176, LSE_RLINE=193 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i5  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_0__17__N_4678 [4]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0][4] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=25, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=176, LSE_RLINE=193 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i6  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_0__17__N_4678 [5]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0][5] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=25, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=176, LSE_RLINE=193 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i7  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_0__17__N_4678 [6]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0][6] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i7 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=25, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=176, LSE_RLINE=193 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i8  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_0__17__N_4678 [7]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0][7] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i8 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=25, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=176, LSE_RLINE=193 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i9  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_0__17__N_4678 [8]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0][8] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i9 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i9 .SRMODE = "ASYNC";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24834_3_lut_rep_1419 (.A(\radicand[31] ), 
            .B(\remainder[17] ), .C(\radicand[30] ), .Z(n44736));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i24834_3_lut_rep_1419.INIT = "0xe8e8";
    (* lut_function="(!(A (B (D)+!B (C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1_2_lut_4_lut_adj_38231 (.A(\radicand[31] ), 
            .B(\remainder[17] ), .C(\radicand[30] ), .D(n44788), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_0__17__N_4678 [2]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i1_2_lut_4_lut_adj_38231.INIT = "0x17e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i26154_3_lut_rep_1431 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][9] ), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0][9] ), .C(_99), .Z(n44748));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i26154_3_lut_rep_1431.INIT = "0xe8e8";
    (* lut_function="(!(A (B (D)+!B (C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1_2_lut_4_lut_adj_38232 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][9] ), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0][9] ), .C(_99), .D(n40168), 
            .Z(\ApB_Re[10] ));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1_2_lut_4_lut_adj_38232.INIT = "0x17e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24866_3_lut_rep_1179 (.A(\remainder[3] ), 
            .B(\add_data_b[3] ), .C(n44532), .Z(n44496));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i24866_3_lut_rep_1179.INIT = "0xe8e8";
    (* lut_function="(!(A (B (D)+!B (C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1_2_lut_4_lut_adj_38233 (.A(\remainder[3] ), 
            .B(\add_data_b[3] ), .C(n44532), .D(n40135), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_0__17__N_4678 [6]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i1_2_lut_4_lut_adj_38233.INIT = "0x17e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i26186_3_lut_rep_1181 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][13] ), 
            .B(\B_Re[11] ), .C(n44536), .Z(n44498));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i26186_3_lut_rep_1181.INIT = "0xe8e8";
    (* lut_function="(!(A (B (D)+!B (C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1_2_lut_4_lut_adj_38234 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][13] ), 
            .B(\B_Re[11] ), .C(n44536), .D(n40156), .Z(\ApB_Re[14] ));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1_2_lut_4_lut_adj_38234.INIT = "0x17e8";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut (.A(\add_data_b[3] ), 
            .B(\remainder[3] ), .Z(n40159));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i1_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38235 (.A(\add_data_b[4] ), 
            .B(\remainder[4] ), .Z(n40135));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i1_2_lut_adj_38235.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38236 (.A(\add_data_b[5] ), 
            .B(\remainder[5] ), .Z(n40138));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i1_2_lut_adj_38236.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38237 (.A(\add_data_b[6] ), 
            .B(\remainder[6] ), .Z(n40129));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i1_2_lut_adj_38237.INIT = "0x6666";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24858_3_lut_rep_1215 (.A(\remainder[2] ), 
            .B(\add_data_b[2] ), .C(n44580), .Z(n44532));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i24858_3_lut_rep_1215.INIT = "0xe8e8";
    (* lut_function="(!(A (B (D)+!B (C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1_2_lut_4_lut_adj_38238 (.A(\remainder[2] ), 
            .B(\add_data_b[2] ), .C(n44580), .D(n40159), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_0__17__N_4678 [5]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i1_2_lut_4_lut_adj_38238.INIT = "0x17e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i26178_3_lut_rep_1219 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][12] ), 
            .B(\B_Re[10] ), .C(n44583), .Z(n44536));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i26178_3_lut_rep_1219.INIT = "0xe8e8";
    (* lut_function="(!(A (B (D)+!B (C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1_2_lut_4_lut_adj_38239 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][12] ), 
            .B(\B_Re[10] ), .C(n44583), .D(n40150), .Z(\ApB_Re[13] ));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1_2_lut_4_lut_adj_38239.INIT = "0x17e8";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38240 (.A(\B_Re[9] ), 
            .B(\U_PIPELINES_GT_0.A_Re_pipe[0][11] ), .Z(n40165));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1_2_lut_adj_38240.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38241 (.A(\B_Re[11] ), 
            .B(\U_PIPELINES_GT_0.A_Re_pipe[0][13] ), .Z(n40150));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1_2_lut_adj_38241.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38242 (.A(\B_Re[12] ), 
            .B(\U_PIPELINES_GT_0.A_Re_pipe[0][14] ), .Z(n40156));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1_2_lut_adj_38242.INIT = "0x6666";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i26210_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][16] ), 
            .B(\B_Re[14] ), .C(n14), .Z(n16));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i26210_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i26202_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][15] ), 
            .B(\B_Re[13] ), .C(n44461), .Z(n14));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i26202_3_lut.INIT = "0xe8e8";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38243 (.A(\B_Re[15] ), 
            .B(A_Re_msb), .Z(n40126));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1_2_lut_adj_38243.INIT = "0x6666";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24850_3_lut_rep_1263 (.A(\remainder[1] ), 
            .B(\add_data_b[1] ), .C(n44653), .Z(n44580));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i24850_3_lut_rep_1263.INIT = "0xe8e8";
    (* lut_function="(!(A (B (D)+!B (C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1_2_lut_4_lut_adj_38244 (.A(\remainder[1] ), 
            .B(\add_data_b[1] ), .C(n44653), .D(n40162), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_0__17__N_4678 [4]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i1_2_lut_4_lut_adj_38244.INIT = "0x17e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i26170_3_lut_rep_1266 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][11] ), 
            .B(\B_Re[9] ), .C(n44664), .Z(n44583));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i26170_3_lut_rep_1266.INIT = "0xe8e8";
    (* lut_function="(!(A (B (D)+!B (C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1_2_lut_4_lut_adj_38245 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0][11] ), 
            .B(\B_Re[9] ), .C(n44664), .D(n40132), .Z(\ApB_Re[12] ));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1_2_lut_4_lut_adj_38245.INIT = "0x17e8";
    (* lut_function="(!(A))" *) LUT4 i24827_1_lut (.A(\radicand[30] ), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_0__17__N_4678 [0]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i24827_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24890_3_lut (.A(\remainder[6] ), 
            .B(\add_data_b[6] ), .C(n44434), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_0__17__N_4678 [9]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i24890_3_lut.INIT = "0xe8e8";
    (* LSE_LINE_FILE_ID=25, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=176, LSE_RLINE=193 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i1  (.D(\remainder[7] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0][9] ));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i1 .SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module \dft_dline(STAGES_N=5) 
//

module \dft_dline(STAGES_N=5)  (input core_valid_out, input ADC_DCLK_c, 
            input m_axil_rdata_31__N_57, output sqrsum_valid);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [4:0]\dline_genblk.dline_n_genblk.dline ;   /* synthesis lineinfo="@12(43[35],43[40])"*/
    
    wire VCC_net;
    
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=76, LSE_RLINE=81 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i1  (.D(\dline_genblk.dline_n_genblk.dline [0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\dline_genblk.dline_n_genblk.dline [1]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i1 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=76, LSE_RLINE=81 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i2  (.D(\dline_genblk.dline_n_genblk.dline [1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\dline_genblk.dline_n_genblk.dline [2]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i2 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=76, LSE_RLINE=81 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i3  (.D(\dline_genblk.dline_n_genblk.dline [2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\dline_genblk.dline_n_genblk.dline [3]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i3 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=76, LSE_RLINE=81 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i4  (.D(\dline_genblk.dline_n_genblk.dline [3]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(sqrsum_valid));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i4 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=78, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=76, LSE_RLINE=81 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i0  (.D(core_valid_out), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\dline_genblk.dline_n_genblk.dline [0]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i0 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i0 .SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module dft_sqrsum
//

module dft_sqrsum (input ADC_DCLK_c, input GND_net, input VCC_net, input maxfan_replicated_net_517, 
            input m_axil_rdata_31__N_57, input \fram_wdata_re[0] , input n40498, 
            input \fram_wdata_re[1] , input \fram_wdata_re[2] , input \fram_wdata_re[3] , 
            input \fram_wdata_re[4] , input \fram_wdata_re[5] , input \fram_wdata_re[6] , 
            input \fram_wdata_re[7] , input \fram_wdata_re[8] , input \fram_wdata_re[9] , 
            input \fram_wdata_re[10] , input \fram_wdata_re[11] , input \fram_wdata_re[12] , 
            input \fram_wdata_re[13] , input \fram_wdata_re[14] , input \cmul_result_re[15] , 
            input \fram_wdata_im[0] , input \fram_wdata_im[1] , input \fram_wdata_im[2] , 
            input \fram_wdata_im[3] , input \fram_wdata_im[4] , input \fram_wdata_im[5] , 
            input \fram_wdata_im[6] , input \fram_wdata_im[7] , input \fram_wdata_im[8] , 
            input \fram_wdata_im[9] , input \fram_wdata_im[10] , input \fram_wdata_im[11] , 
            input \fram_wdata_im[12] , input \fram_wdata_im[13] , input \fram_wdata_im[14] , 
            input \cmul_result_im[15] , output [31:0]sqrsum_res);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [31:0]sqr_re;   /* synthesis lineinfo="@18(25[21],25[27])"*/
    wire [31:0]sqr_im;   /* synthesis lineinfo="@18(26[21],26[27])"*/
    
    \dft_mul(INPUT_REG="on")  mul_re (.sqr_re({sqr_re}), .ADC_DCLK_c(ADC_DCLK_c), 
            .GND_net(GND_net), .VCC_net(VCC_net), .maxfan_replicated_net_517(maxfan_replicated_net_517), 
            .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), .\fram_wdata_re[0] (\fram_wdata_re[0] ), 
            .n40498(n40498), .\fram_wdata_re[1] (\fram_wdata_re[1] ), .\fram_wdata_re[2] (\fram_wdata_re[2] ), 
            .\fram_wdata_re[3] (\fram_wdata_re[3] ), .\fram_wdata_re[4] (\fram_wdata_re[4] ), 
            .\fram_wdata_re[5] (\fram_wdata_re[5] ), .\fram_wdata_re[6] (\fram_wdata_re[6] ), 
            .\fram_wdata_re[7] (\fram_wdata_re[7] ), .\fram_wdata_re[8] (\fram_wdata_re[8] ), 
            .\fram_wdata_re[9] (\fram_wdata_re[9] ), .\fram_wdata_re[10] (\fram_wdata_re[10] ), 
            .\fram_wdata_re[11] (\fram_wdata_re[11] ), .\fram_wdata_re[12] (\fram_wdata_re[12] ), 
            .\fram_wdata_re[13] (\fram_wdata_re[13] ), .\fram_wdata_re[14] (\fram_wdata_re[14] ), 
            .\cmul_result_re[15] (\cmul_result_re[15] ));   /* synthesis lineinfo="@18(36[3],45[2])"*/
    \dft_mul(INPUT_REG="on")_U6  mul_im (.\fram_wdata_im[0] (\fram_wdata_im[0] ), 
            .n40498(n40498), .\fram_wdata_im[1] (\fram_wdata_im[1] ), .\fram_wdata_im[2] (\fram_wdata_im[2] ), 
            .\fram_wdata_im[3] (\fram_wdata_im[3] ), .\fram_wdata_im[4] (\fram_wdata_im[4] ), 
            .\fram_wdata_im[5] (\fram_wdata_im[5] ), .\fram_wdata_im[6] (\fram_wdata_im[6] ), 
            .\fram_wdata_im[7] (\fram_wdata_im[7] ), .\fram_wdata_im[8] (\fram_wdata_im[8] ), 
            .\fram_wdata_im[9] (\fram_wdata_im[9] ), .\fram_wdata_im[10] (\fram_wdata_im[10] ), 
            .\fram_wdata_im[11] (\fram_wdata_im[11] ), .\fram_wdata_im[12] (\fram_wdata_im[12] ), 
            .\fram_wdata_im[13] (\fram_wdata_im[13] ), .\fram_wdata_im[14] (\fram_wdata_im[14] ), 
            .\cmul_result_im[15] (\cmul_result_im[15] ), .sqr_im({sqr_im}), 
            .ADC_DCLK_c(ADC_DCLK_c), .GND_net(GND_net), .VCC_net(VCC_net), 
            .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57));   /* synthesis lineinfo="@18(55[3],64[2])"*/
    \dft_add(PIPELINE_STAGES=2)  add (.sqr_re({sqr_re}), .ADC_DCLK_c(ADC_DCLK_c), 
            .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), .sqr_im({sqr_im}), 
            .maxfan_replicated_net_517(maxfan_replicated_net_517), .sqrsum_res({sqrsum_res}));   /* synthesis lineinfo="@18(74[3],83[2])"*/
    
endmodule

//
// Verilog Description of module \dft_mul(INPUT_REG="on") 
//

module \dft_mul(INPUT_REG="on")  (output [31:0]sqr_re, input ADC_DCLK_c, 
            input GND_net, input VCC_net, input maxfan_replicated_net_517, 
            input m_axil_rdata_31__N_57, input \fram_wdata_re[0] , input n40498, 
            input \fram_wdata_re[1] , input \fram_wdata_re[2] , input \fram_wdata_re[3] , 
            input \fram_wdata_re[4] , input \fram_wdata_re[5] , input \fram_wdata_re[6] , 
            input \fram_wdata_re[7] , input \fram_wdata_re[8] , input \fram_wdata_re[9] , 
            input \fram_wdata_re[10] , input \fram_wdata_re[11] , input \fram_wdata_re[12] , 
            input \fram_wdata_re[13] , input \fram_wdata_re[14] , input \cmul_result_re[15] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \lscc_multiplier(A_WIDTH=16,B_WIDTH=16,PIPELINES=0,IMPL="DSP")  lscc_multiplier (.sqr_re({sqr_re}), 
            .ADC_DCLK_c(ADC_DCLK_c), .GND_net(GND_net), .VCC_net(VCC_net), 
            .maxfan_replicated_net_517(maxfan_replicated_net_517), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .\fram_wdata_re[0] (\fram_wdata_re[0] ), .n40498(n40498), .\fram_wdata_re[1] (\fram_wdata_re[1] ), 
            .\fram_wdata_re[2] (\fram_wdata_re[2] ), .\fram_wdata_re[3] (\fram_wdata_re[3] ), 
            .\fram_wdata_re[4] (\fram_wdata_re[4] ), .\fram_wdata_re[5] (\fram_wdata_re[5] ), 
            .\fram_wdata_re[6] (\fram_wdata_re[6] ), .\fram_wdata_re[7] (\fram_wdata_re[7] ), 
            .\fram_wdata_re[8] (\fram_wdata_re[8] ), .\fram_wdata_re[9] (\fram_wdata_re[9] ), 
            .\fram_wdata_re[10] (\fram_wdata_re[10] ), .\fram_wdata_re[11] (\fram_wdata_re[11] ), 
            .\fram_wdata_re[12] (\fram_wdata_re[12] ), .\fram_wdata_re[13] (\fram_wdata_re[13] ), 
            .\fram_wdata_re[14] (\fram_wdata_re[14] ), .\cmul_result_re[15] (\cmul_result_re[15] ));   /* synthesis lineinfo="@15(38[3],45[2])"*/
    
endmodule

//
// Verilog Description of module \lscc_multiplier(A_WIDTH=16,B_WIDTH=16,PIPELINES=0,IMPL="DSP") 
//

module \lscc_multiplier(A_WIDTH=16,B_WIDTH=16,PIPELINES=0,IMPL="DSP")  (output [31:0]sqr_re, 
            input ADC_DCLK_c, input GND_net, input VCC_net, input maxfan_replicated_net_517, 
            input m_axil_rdata_31__N_57, input \fram_wdata_re[0] , input n40498, 
            input \fram_wdata_re[1] , input \fram_wdata_re[2] , input \fram_wdata_re[3] , 
            input \fram_wdata_re[4] , input \fram_wdata_re[5] , input \fram_wdata_re[6] , 
            input \fram_wdata_re[7] , input \fram_wdata_re[8] , input \fram_wdata_re[9] , 
            input \fram_wdata_re[10] , input \fram_wdata_re[11] , input \fram_wdata_re[12] , 
            input \fram_wdata_re[13] , input \fram_wdata_re[14] , input \cmul_result_re[15] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,PIPELINES=0)  \genblk1.u_lscc_multiplier_dsp  (.sqr_re({sqr_re}), 
            .ADC_DCLK_c(ADC_DCLK_c), .GND_net(GND_net), .VCC_net(VCC_net), 
            .maxfan_replicated_net_517(maxfan_replicated_net_517), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .\fram_wdata_re[0] (\fram_wdata_re[0] ), .n40498(n40498), .\fram_wdata_re[1] (\fram_wdata_re[1] ), 
            .\fram_wdata_re[2] (\fram_wdata_re[2] ), .\fram_wdata_re[3] (\fram_wdata_re[3] ), 
            .\fram_wdata_re[4] (\fram_wdata_re[4] ), .\fram_wdata_re[5] (\fram_wdata_re[5] ), 
            .\fram_wdata_re[6] (\fram_wdata_re[6] ), .\fram_wdata_re[7] (\fram_wdata_re[7] ), 
            .\fram_wdata_re[8] (\fram_wdata_re[8] ), .\fram_wdata_re[9] (\fram_wdata_re[9] ), 
            .\fram_wdata_re[10] (\fram_wdata_re[10] ), .\fram_wdata_re[11] (\fram_wdata_re[11] ), 
            .\fram_wdata_re[12] (\fram_wdata_re[12] ), .\fram_wdata_re[13] (\fram_wdata_re[13] ), 
            .\fram_wdata_re[14] (\fram_wdata_re[14] ), .\cmul_result_re[15] (\cmul_result_re[15] ));   /* synthesis lineinfo="@39(476[5],483[6])"*/
    
endmodule

//
// Verilog Description of module \lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,PIPELINES=0) 
//

module \lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,PIPELINES=0)  (output [31:0]sqr_re, 
            input ADC_DCLK_c, input GND_net, input VCC_net, input maxfan_replicated_net_517, 
            input m_axil_rdata_31__N_57, input \fram_wdata_re[0] , input n40498, 
            input \fram_wdata_re[1] , input \fram_wdata_re[2] , input \fram_wdata_re[3] , 
            input \fram_wdata_re[4] , input \fram_wdata_re[5] , input \fram_wdata_re[6] , 
            input \fram_wdata_re[7] , input \fram_wdata_re[8] , input \fram_wdata_re[9] , 
            input \fram_wdata_re[10] , input \fram_wdata_re[11] , input \fram_wdata_re[12] , 
            input \fram_wdata_re[13] , input \fram_wdata_re[14] , input \cmul_result_re[15] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [15:0]n34;
    
    MAC16 result_o (.CLK(ADC_DCLK_c), .CE(VCC_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(n34[15]), .A14(n34[14]), .A13(n34[13]), .A12(n34[12]), 
          .A11(n34[11]), .A10(n34[10]), .A9(n34[9]), .A8(n34[8]), .A7(n34[7]), 
          .A6(n34[6]), .A5(n34[5]), .A4(n34[4]), .A3(n34[3]), .A2(n34[2]), 
          .A1(n34[1]), .A0(n34[0]), .B15(n34[15]), .B14(n34[14]), .B13(n34[13]), 
          .B12(n34[12]), .B11(n34[11]), .B10(n34[10]), .B9(n34[9]), 
          .B8(n34[8]), .B7(n34[7]), .B6(n34[6]), .B5(n34[5]), .B4(n34[4]), 
          .B3(n34[3]), .B2(n34[2]), .B1(n34[1]), .B0(n34[0]), .D15(GND_net), 
          .D14(GND_net), .D13(GND_net), .D12(GND_net), .D11(GND_net), 
          .D10(GND_net), .D9(GND_net), .D8(GND_net), .D7(GND_net), .D6(GND_net), 
          .D5(GND_net), .D4(GND_net), .D3(GND_net), .D2(GND_net), .D1(GND_net), 
          .D0(GND_net), .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), 
          .DHOLD(GND_net), .IRSTTOP(maxfan_replicated_net_517), .IRSTBOT(maxfan_replicated_net_517), 
          .ORSTTOP(m_axil_rdata_31__N_57), .ORSTBOT(maxfan_replicated_net_517), 
          .OLOADTOP(GND_net), .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), 
          .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), 
          .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), .O31(sqr_re[31]), 
          .O30(sqr_re[30]), .O29(sqr_re[29]), .O28(sqr_re[28]), .O27(sqr_re[27]), 
          .O26(sqr_re[26]), .O25(sqr_re[25]), .O24(sqr_re[24]), .O23(sqr_re[23]), 
          .O22(sqr_re[22]), .O21(sqr_re[21]), .O20(sqr_re[20]), .O19(sqr_re[19]), 
          .O18(sqr_re[18]), .O17(sqr_re[17]), .O16(sqr_re[16]), .O15(sqr_re[15]), 
          .O14(sqr_re[14]), .O13(sqr_re[13]), .O12(sqr_re[12]), .O11(sqr_re[11]), 
          .O10(sqr_re[10]), .O9(sqr_re[9]), .O8(sqr_re[8]), .O7(sqr_re[7]), 
          .O6(sqr_re[6]), .O5(sqr_re[5]), .O4(sqr_re[4]), .O3(sqr_re[3]), 
          .O2(sqr_re[2]), .O1(sqr_re[1]), .O0(sqr_re[0]));   /* synthesis lineinfo="@39(927[20],927[33])"*/
    defparam result_o.NEG_TRIGGER = "0b0";
    defparam result_o.A_REG = "0b1";
    defparam result_o.B_REG = "0b1";
    defparam result_o.C_REG = "0b0";
    defparam result_o.D_REG = "0b0";
    defparam result_o.TOP_8x8_MULT_REG = "0b0";
    defparam result_o.BOT_8x8_MULT_REG = "0b0";
    defparam result_o.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam result_o.PIPELINE_16x16_MULT_REG2 = "0b1";
    defparam result_o.TOPOUTPUT_SELECT = "0b11";
    defparam result_o.TOPADDSUB_LOWERINPUT = "0b00";
    defparam result_o.TOPADDSUB_UPPERINPUT = "0b0";
    defparam result_o.TOPADDSUB_CARRYSELECT = "0b00";
    defparam result_o.BOTOUTPUT_SELECT = "0b11";
    defparam result_o.BOTADDSUB_LOWERINPUT = "0b00";
    defparam result_o.BOTADDSUB_UPPERINPUT = "0b0";
    defparam result_o.BOTADDSUB_CARRYSELECT = "0b00";
    defparam result_o.MODE_8x8 = "0b0";
    defparam result_o.A_SIGNED = "0b1";
    defparam result_o.B_SIGNED = "0b1";
    (* lut_function="(!((B)+!A))" *) LUT4 i18256_2_lut (.A(\fram_wdata_re[0] ), 
            .B(n40498), .Z(n34[0]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18256_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18434_2_lut (.A(\fram_wdata_re[1] ), 
            .B(n40498), .Z(n34[1]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18434_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18431_2_lut (.A(\fram_wdata_re[2] ), 
            .B(n40498), .Z(n34[2]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18431_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18430_2_lut (.A(\fram_wdata_re[3] ), 
            .B(n40498), .Z(n34[3]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18430_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18429_2_lut (.A(\fram_wdata_re[4] ), 
            .B(n40498), .Z(n34[4]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18429_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18427_2_lut (.A(\fram_wdata_re[5] ), 
            .B(n40498), .Z(n34[5]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18427_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18416_2_lut (.A(\fram_wdata_re[6] ), 
            .B(n40498), .Z(n34[6]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18416_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18413_2_lut (.A(\fram_wdata_re[7] ), 
            .B(n40498), .Z(n34[7]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18413_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18410_2_lut (.A(\fram_wdata_re[8] ), 
            .B(n40498), .Z(n34[8]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18410_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18409_2_lut (.A(\fram_wdata_re[9] ), 
            .B(n40498), .Z(n34[9]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18409_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18408_2_lut (.A(\fram_wdata_re[10] ), 
            .B(n40498), .Z(n34[10]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18408_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18407_2_lut (.A(\fram_wdata_re[11] ), 
            .B(n40498), .Z(n34[11]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18407_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18406_2_lut (.A(\fram_wdata_re[12] ), 
            .B(n40498), .Z(n34[12]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18406_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18405_2_lut (.A(\fram_wdata_re[13] ), 
            .B(n40498), .Z(n34[13]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18405_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18402_2_lut (.A(\fram_wdata_re[14] ), 
            .B(n40498), .Z(n34[14]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18402_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18401_2_lut (.A(\cmul_result_re[15] ), 
            .B(n40498), .Z(n34[15]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18401_2_lut.INIT = "0x2222";
    
endmodule

//
// Verilog Description of module \dft_mul(INPUT_REG="on")_U6 
//

module \dft_mul(INPUT_REG="on")_U6  (input \fram_wdata_im[0] , input n40498, 
            input \fram_wdata_im[1] , input \fram_wdata_im[2] , input \fram_wdata_im[3] , 
            input \fram_wdata_im[4] , input \fram_wdata_im[5] , input \fram_wdata_im[6] , 
            input \fram_wdata_im[7] , input \fram_wdata_im[8] , input \fram_wdata_im[9] , 
            input \fram_wdata_im[10] , input \fram_wdata_im[11] , input \fram_wdata_im[12] , 
            input \fram_wdata_im[13] , input \fram_wdata_im[14] , input \cmul_result_im[15] , 
            output [31:0]sqr_im, input ADC_DCLK_c, input GND_net, input VCC_net, 
            input m_axil_rdata_31__N_57);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \lscc_multiplier(A_WIDTH=16,B_WIDTH=16,PIPELINES=0,IMPL="DSP")_U1  lscc_multiplier (.\fram_wdata_im[0] (\fram_wdata_im[0] ), 
            .n40498(n40498), .\fram_wdata_im[1] (\fram_wdata_im[1] ), .\fram_wdata_im[2] (\fram_wdata_im[2] ), 
            .\fram_wdata_im[3] (\fram_wdata_im[3] ), .\fram_wdata_im[4] (\fram_wdata_im[4] ), 
            .\fram_wdata_im[5] (\fram_wdata_im[5] ), .\fram_wdata_im[6] (\fram_wdata_im[6] ), 
            .\fram_wdata_im[7] (\fram_wdata_im[7] ), .\fram_wdata_im[8] (\fram_wdata_im[8] ), 
            .\fram_wdata_im[9] (\fram_wdata_im[9] ), .\fram_wdata_im[10] (\fram_wdata_im[10] ), 
            .\fram_wdata_im[11] (\fram_wdata_im[11] ), .\fram_wdata_im[12] (\fram_wdata_im[12] ), 
            .\fram_wdata_im[13] (\fram_wdata_im[13] ), .\fram_wdata_im[14] (\fram_wdata_im[14] ), 
            .\cmul_result_im[15] (\cmul_result_im[15] ), .sqr_im({sqr_im}), 
            .ADC_DCLK_c(ADC_DCLK_c), .GND_net(GND_net), .VCC_net(VCC_net), 
            .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57));   /* synthesis lineinfo="@15(38[3],45[2])"*/
    
endmodule

//
// Verilog Description of module \lscc_multiplier(A_WIDTH=16,B_WIDTH=16,PIPELINES=0,IMPL="DSP")_U1 
//

module \lscc_multiplier(A_WIDTH=16,B_WIDTH=16,PIPELINES=0,IMPL="DSP")_U1  (input \fram_wdata_im[0] , 
            input n40498, input \fram_wdata_im[1] , input \fram_wdata_im[2] , 
            input \fram_wdata_im[3] , input \fram_wdata_im[4] , input \fram_wdata_im[5] , 
            input \fram_wdata_im[6] , input \fram_wdata_im[7] , input \fram_wdata_im[8] , 
            input \fram_wdata_im[9] , input \fram_wdata_im[10] , input \fram_wdata_im[11] , 
            input \fram_wdata_im[12] , input \fram_wdata_im[13] , input \fram_wdata_im[14] , 
            input \cmul_result_im[15] , output [31:0]sqr_im, input ADC_DCLK_c, 
            input GND_net, input VCC_net, input m_axil_rdata_31__N_57);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,PIPELINES=0)_U0  \genblk1.u_lscc_multiplier_dsp  (.\fram_wdata_im[0] (\fram_wdata_im[0] ), 
            .n40498(n40498), .\fram_wdata_im[1] (\fram_wdata_im[1] ), .\fram_wdata_im[2] (\fram_wdata_im[2] ), 
            .\fram_wdata_im[3] (\fram_wdata_im[3] ), .\fram_wdata_im[4] (\fram_wdata_im[4] ), 
            .\fram_wdata_im[5] (\fram_wdata_im[5] ), .\fram_wdata_im[6] (\fram_wdata_im[6] ), 
            .\fram_wdata_im[7] (\fram_wdata_im[7] ), .\fram_wdata_im[8] (\fram_wdata_im[8] ), 
            .\fram_wdata_im[9] (\fram_wdata_im[9] ), .\fram_wdata_im[10] (\fram_wdata_im[10] ), 
            .\fram_wdata_im[11] (\fram_wdata_im[11] ), .\fram_wdata_im[12] (\fram_wdata_im[12] ), 
            .\fram_wdata_im[13] (\fram_wdata_im[13] ), .\fram_wdata_im[14] (\fram_wdata_im[14] ), 
            .\cmul_result_im[15] (\cmul_result_im[15] ), .sqr_im({sqr_im}), 
            .ADC_DCLK_c(ADC_DCLK_c), .GND_net(GND_net), .VCC_net(VCC_net), 
            .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57));   /* synthesis lineinfo="@39(476[5],483[6])"*/
    
endmodule

//
// Verilog Description of module \lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,PIPELINES=0)_U0 
//

module \lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,PIPELINES=0)_U0  (input \fram_wdata_im[0] , 
            input n40498, input \fram_wdata_im[1] , input \fram_wdata_im[2] , 
            input \fram_wdata_im[3] , input \fram_wdata_im[4] , input \fram_wdata_im[5] , 
            input \fram_wdata_im[6] , input \fram_wdata_im[7] , input \fram_wdata_im[8] , 
            input \fram_wdata_im[9] , input \fram_wdata_im[10] , input \fram_wdata_im[11] , 
            input \fram_wdata_im[12] , input \fram_wdata_im[13] , input \fram_wdata_im[14] , 
            input \cmul_result_im[15] , output [31:0]sqr_im, input ADC_DCLK_c, 
            input GND_net, input VCC_net, input m_axil_rdata_31__N_57);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [15:0]n34;
    
    (* lut_function="(!((B)+!A))" *) LUT4 i18253_2_lut (.A(\fram_wdata_im[0] ), 
            .B(n40498), .Z(n34[0]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18253_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18493_2_lut (.A(\fram_wdata_im[1] ), 
            .B(n40498), .Z(n34[1]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18493_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18492_2_lut (.A(\fram_wdata_im[2] ), 
            .B(n40498), .Z(n34[2]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18492_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18491_2_lut (.A(\fram_wdata_im[3] ), 
            .B(n40498), .Z(n34[3]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18491_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18490_2_lut (.A(\fram_wdata_im[4] ), 
            .B(n40498), .Z(n34[4]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18490_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18489_2_lut (.A(\fram_wdata_im[5] ), 
            .B(n40498), .Z(n34[5]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18489_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18488_2_lut (.A(\fram_wdata_im[6] ), 
            .B(n40498), .Z(n34[6]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18488_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18487_2_lut (.A(\fram_wdata_im[7] ), 
            .B(n40498), .Z(n34[7]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18487_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18486_2_lut (.A(\fram_wdata_im[8] ), 
            .B(n40498), .Z(n34[8]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18486_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18485_2_lut (.A(\fram_wdata_im[9] ), 
            .B(n40498), .Z(n34[9]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18485_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18484_2_lut (.A(\fram_wdata_im[10] ), 
            .B(n40498), .Z(n34[10]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18484_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18483_2_lut (.A(\fram_wdata_im[11] ), 
            .B(n40498), .Z(n34[11]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18483_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18482_2_lut (.A(\fram_wdata_im[12] ), 
            .B(n40498), .Z(n34[12]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18482_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18481_2_lut (.A(\fram_wdata_im[13] ), 
            .B(n40498), .Z(n34[13]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18481_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18480_2_lut (.A(\fram_wdata_im[14] ), 
            .B(n40498), .Z(n34[14]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18480_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i18479_2_lut (.A(\cmul_result_im[15] ), 
            .B(n40498), .Z(n34[15]));   /* synthesis lineinfo="@39(823[7],830[10])"*/
    defparam i18479_2_lut.INIT = "0x2222";
    MAC16 result_o (.CLK(ADC_DCLK_c), .CE(VCC_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(n34[15]), .A14(n34[14]), .A13(n34[13]), .A12(n34[12]), 
          .A11(n34[11]), .A10(n34[10]), .A9(n34[9]), .A8(n34[8]), .A7(n34[7]), 
          .A6(n34[6]), .A5(n34[5]), .A4(n34[4]), .A3(n34[3]), .A2(n34[2]), 
          .A1(n34[1]), .A0(n34[0]), .B15(n34[15]), .B14(n34[14]), .B13(n34[13]), 
          .B12(n34[12]), .B11(n34[11]), .B10(n34[10]), .B9(n34[9]), 
          .B8(n34[8]), .B7(n34[7]), .B6(n34[6]), .B5(n34[5]), .B4(n34[4]), 
          .B3(n34[3]), .B2(n34[2]), .B1(n34[1]), .B0(n34[0]), .D15(GND_net), 
          .D14(GND_net), .D13(GND_net), .D12(GND_net), .D11(GND_net), 
          .D10(GND_net), .D9(GND_net), .D8(GND_net), .D7(GND_net), .D6(GND_net), 
          .D5(GND_net), .D4(GND_net), .D3(GND_net), .D2(GND_net), .D1(GND_net), 
          .D0(GND_net), .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), 
          .DHOLD(GND_net), .IRSTTOP(m_axil_rdata_31__N_57), .IRSTBOT(m_axil_rdata_31__N_57), 
          .ORSTTOP(m_axil_rdata_31__N_57), .ORSTBOT(m_axil_rdata_31__N_57), 
          .OLOADTOP(GND_net), .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), 
          .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), 
          .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), .O31(sqr_im[31]), 
          .O30(sqr_im[30]), .O29(sqr_im[29]), .O28(sqr_im[28]), .O27(sqr_im[27]), 
          .O26(sqr_im[26]), .O25(sqr_im[25]), .O24(sqr_im[24]), .O23(sqr_im[23]), 
          .O22(sqr_im[22]), .O21(sqr_im[21]), .O20(sqr_im[20]), .O19(sqr_im[19]), 
          .O18(sqr_im[18]), .O17(sqr_im[17]), .O16(sqr_im[16]), .O15(sqr_im[15]), 
          .O14(sqr_im[14]), .O13(sqr_im[13]), .O12(sqr_im[12]), .O11(sqr_im[11]), 
          .O10(sqr_im[10]), .O9(sqr_im[9]), .O8(sqr_im[8]), .O7(sqr_im[7]), 
          .O6(sqr_im[6]), .O5(sqr_im[5]), .O4(sqr_im[4]), .O3(sqr_im[3]), 
          .O2(sqr_im[2]), .O1(sqr_im[1]), .O0(sqr_im[0]));   /* synthesis lineinfo="@39(927[20],927[33])"*/
    defparam result_o.NEG_TRIGGER = "0b0";
    defparam result_o.A_REG = "0b1";
    defparam result_o.B_REG = "0b1";
    defparam result_o.C_REG = "0b0";
    defparam result_o.D_REG = "0b0";
    defparam result_o.TOP_8x8_MULT_REG = "0b0";
    defparam result_o.BOT_8x8_MULT_REG = "0b0";
    defparam result_o.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam result_o.PIPELINE_16x16_MULT_REG2 = "0b1";
    defparam result_o.TOPOUTPUT_SELECT = "0b11";
    defparam result_o.TOPADDSUB_LOWERINPUT = "0b00";
    defparam result_o.TOPADDSUB_UPPERINPUT = "0b0";
    defparam result_o.TOPADDSUB_CARRYSELECT = "0b00";
    defparam result_o.BOTOUTPUT_SELECT = "0b11";
    defparam result_o.BOTADDSUB_LOWERINPUT = "0b00";
    defparam result_o.BOTADDSUB_UPPERINPUT = "0b0";
    defparam result_o.BOTADDSUB_CARRYSELECT = "0b00";
    defparam result_o.MODE_8x8 = "0b0";
    defparam result_o.A_SIGNED = "0b1";
    defparam result_o.B_SIGNED = "0b1";
    
endmodule

//
// Verilog Description of module \dft_add(PIPELINE_STAGES=2) 
//

module \dft_add(PIPELINE_STAGES=2)  (input [31:0]sqr_re, input ADC_DCLK_c, 
            input m_axil_rdata_31__N_57, input [31:0]sqr_im, input maxfan_replicated_net_517, 
            output [31:0]sqrsum_res);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \lscc_adder(D_WIDTH=32,USE_OREG="on",PIPELINES=2)  lscc_adder (.sqr_re({sqr_re}), 
            .ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .sqr_im({sqr_im}), .maxfan_replicated_net_517(maxfan_replicated_net_517), 
            .sqrsum_res({sqrsum_res}));   /* synthesis lineinfo="@7(38[3],53[2])"*/
    
endmodule

//
// Verilog Description of module \lscc_adder(D_WIDTH=32,USE_OREG="on",PIPELINES=2) 
//

module \lscc_adder(D_WIDTH=32,USE_OREG="on",PIPELINES=2)  (input [31:0]sqr_re, 
            input ADC_DCLK_c, input m_axil_rdata_31__N_57, input [31:0]sqr_im, 
            input maxfan_replicated_net_517, output [31:0]sqrsum_res);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    wire n44733;
    wire [11:0]n6462;
    wire [10:0]n2;
    
    wire n44531;
    wire [31:0]\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 ;
    wire [31:0]\U_PIPELINES_GT_0.A_Re_pipe[0] ;   /* synthesis lineinfo="@38(567[23],567[32])"*/
    wire [31:0]\U_PIPELINES_GT_0.B_Re_pipe[0] ;   /* synthesis lineinfo="@38(568[23],568[32])"*/
    wire [10:0]n6950;
    wire [31:0]\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 ;
    wire [31:0]\U_PIPELINES_GT_0.ApB_Re_pipe[0] ;   /* synthesis lineinfo="@38(571[23],571[34])"*/
    wire [31:0]\U_PIPELINES_GT_0.ApB_Re_pipe[1] ;   /* synthesis lineinfo="@38(571[23],571[34])"*/
    wire [9:0]n6492;
    wire [9:0]n2_adj_5425;
    
    wire n44495, n44417, n14, n16, n12_adj_5395, n10, n8_adj_5396, 
        n6, n4, n44458, n44403;
    wire [31:0]ApB_Re;   /* synthesis lineinfo="@38(467[30],467[36])"*/
    
    wire n44467, n44790, n44606, n40888, n40899, n40910, n40671, 
        n40917, n40981, n40869, n41000, n40541, n44506, n44652, 
        n44579, n4_adj_5408, n44433, n44548, n44439, n18, n20, 
        n4_adj_5410, n44687, n6_adj_5411, n8_adj_5412, n10_adj_5413, 
        n12_adj_5414, n14_adj_5415, n16_adj_5416, n41295, n44391, 
        n1, n20_adj_5417, n18_adj_5418, n16_adj_5419, n14_adj_5420, 
        n12_adj_5421, n10_adj_5422, n8_adj_5423, n6_adj_5424, VCC_net;
    
    (* lut_function="(A (B (C (D))))" *) LUT4 i28516_2_lut_rep_1214_3_lut_4_lut (.A(n44733), 
            .B(n6462[0]), .C(n2[2]), .D(n2[1]), .Z(n44531));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28516_2_lut_rep_1214_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28514_2_lut_3_lut_4_lut (.A(n44733), 
            .B(n6462[0]), .C(n2[2]), .D(n2[1]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [13]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28514_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i24741_2_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [22]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [22]), .Z(n6950[10]));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24741_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i1  (.D(sqr_im[11]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [11]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [0]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i0 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[0]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i0.REGSET = "RESET";
    defparam result_re_o_i0.SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res28__i1  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [22]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n6492[0]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res28__i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res28__i1 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res24__i1  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [11]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6462[0]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res24__i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res24__i1 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i0  (.D(n6950[10]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n2_adj_5425[0]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i0 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i2  (.D(sqr_re[12]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [12]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i2 .SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D))))" *) LUT4 i28544_2_lut_rep_1100_3_lut_4_lut (.A(n2[4]), 
            .B(n44495), .C(n2[6]), .D(n2[5]), .Z(n44417));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28544_2_lut_rep_1100_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28542_2_lut_3_lut_4_lut (.A(n2[4]), 
            .B(n44495), .C(n2[6]), .D(n2[5]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [17]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28542_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24715_3_lut (.A(sqr_re[7]), 
            .B(sqr_im[7]), .C(n14), .Z(n16));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i24715_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24707_3_lut (.A(sqr_re[6]), 
            .B(sqr_im[6]), .C(n12_adj_5395), .Z(n14));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i24707_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24699_3_lut (.A(sqr_re[5]), 
            .B(sqr_im[5]), .C(n10), .Z(n12_adj_5395));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i24699_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24691_3_lut (.A(sqr_re[4]), 
            .B(sqr_im[4]), .C(n8_adj_5396), .Z(n10));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i24691_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24683_3_lut (.A(sqr_re[3]), 
            .B(sqr_im[3]), .C(n6), .Z(n8_adj_5396));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i24683_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24675_3_lut (.A(sqr_re[2]), 
            .B(sqr_im[2]), .C(n4), .Z(n6));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i24675_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C (D))))" *) LUT4 i28551_2_lut_rep_1086_3_lut_4_lut (.A(n2[5]), 
            .B(n44458), .C(n2[7]), .D(n2[6]), .Z(n44403));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28551_2_lut_rep_1086_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28549_2_lut_3_lut_4_lut (.A(n2[5]), 
            .B(n44458), .C(n2[7]), .D(n2[6]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [18]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28549_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i3  (.D(sqr_re[13]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [13]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i4  (.D(sqr_re[14]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [14]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i5  (.D(sqr_re[15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [15]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i6  (.D(sqr_re[16]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [16]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i7  (.D(sqr_re[17]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [17]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i7 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i8  (.D(sqr_re[18]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [18]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i8 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i9  (.D(sqr_re[19]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [19]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i9 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i10  (.D(sqr_re[20]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [20]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i10 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i11  (.D(sqr_re[21]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [21]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i11 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i12  (.D(sqr_re[22]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [22]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i12 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i13  (.D(sqr_re[23]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [23]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i13 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i14  (.D(sqr_re[24]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [24]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i14 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i15  (.D(sqr_re[25]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [25]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i15 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i16  (.D(sqr_re[26]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [26]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i16 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i16 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i17  (.D(sqr_re[27]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [27]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i17 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i17 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i18  (.D(sqr_re[28]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [28]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i18 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i18 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i19  (.D(sqr_re[29]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [29]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i19 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i19 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i20  (.D(sqr_re[30]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [30]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i20 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i20 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i21  (.D(sqr_re[31]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [31]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i21 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i21 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i2  (.D(sqr_im[12]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [12]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i3  (.D(sqr_im[13]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [13]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i4  (.D(sqr_im[14]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [14]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i5  (.D(sqr_im[15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [15]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i6  (.D(sqr_im[16]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [16]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i7  (.D(sqr_im[17]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [17]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i7 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i8  (.D(sqr_im[18]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [18]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i8 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i9  (.D(sqr_im[19]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [19]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i9 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i10  (.D(sqr_im[20]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [20]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i10 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i11  (.D(sqr_im[21]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [21]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i11 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i12  (.D(sqr_im[22]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [22]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i12 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i13  (.D(sqr_im[23]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [23]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i13 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i14  (.D(sqr_im[24]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [24]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i14 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i15  (.D(sqr_im[25]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [25]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i15 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i16  (.D(sqr_im[26]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [26]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i16 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i16 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i17  (.D(sqr_im[27]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [27]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i17 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i17 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i18  (.D(sqr_im[28]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [28]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i18 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i18 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i19  (.D(sqr_im[29]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [29]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i19 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i19 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i20  (.D(sqr_im[30]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [30]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i20 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i20 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i21  (.D(sqr_im[31]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [31]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i21 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i21 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i2  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [1]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i3  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [2]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i4  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [3]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [3]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i5  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [4]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [4]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i6  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [5]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [5]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i7  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [6]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [6]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i7 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i8  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [7]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [7]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i8 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i9  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [8]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [8]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i9 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i10  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [9]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [9]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i10 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i11  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [10]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [10]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i11 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i12  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [0]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i12 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i13  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [1]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i13 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i14  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [2]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i14 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i15  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [3]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [3]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i15 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i16  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [4]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [4]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i16 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i16 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i17  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [5]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [5]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i17 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i17 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i18  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [6]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [6]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i18 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i18 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i19  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [7]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [7]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i19 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i19 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i20  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [8]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [8]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i20 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i20 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i21  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [9]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [9]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i21 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i21 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i22  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [10]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [10]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i22 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i22 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i23  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [11]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [11]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i23 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i23 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i24  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [12]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [12]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i24 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i24 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i25  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [13]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [13]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i25 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i25 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i26  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [14]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [14]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i26 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i26 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i27  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [15]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i27 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i27 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i28  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [16]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [16]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i28 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i28 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i29  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [17]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [17]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i29 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i29 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i30  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [18]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [18]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i30 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i30 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i31  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [19]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [19]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i31 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i31 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i32  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [20]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [20]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i32 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i32 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i33  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [21]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [21]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i33 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i33 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i1 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[1]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i1.REGSET = "RESET";
    defparam result_re_o_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i2 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[2]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i2.REGSET = "RESET";
    defparam result_re_o_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i3 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [3]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[3]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i3.REGSET = "RESET";
    defparam result_re_o_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i4 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [4]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[4]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i4.REGSET = "RESET";
    defparam result_re_o_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i5 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [5]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[5]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i5.REGSET = "RESET";
    defparam result_re_o_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i6 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [6]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[6]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i6.REGSET = "RESET";
    defparam result_re_o_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i7 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [7]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[7]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i7.REGSET = "RESET";
    defparam result_re_o_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i8 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [8]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[8]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i8.REGSET = "RESET";
    defparam result_re_o_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i9 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [9]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[9]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i9.REGSET = "RESET";
    defparam result_re_o_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i10 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [10]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[10]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i10.REGSET = "RESET";
    defparam result_re_o_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i11 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [11]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[11]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i11.REGSET = "RESET";
    defparam result_re_o_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i12 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [12]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[12]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i12.REGSET = "RESET";
    defparam result_re_o_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i13 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [13]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[13]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i13.REGSET = "RESET";
    defparam result_re_o_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i14 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [14]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[14]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i14.REGSET = "RESET";
    defparam result_re_o_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i15 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[15]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i15.REGSET = "RESET";
    defparam result_re_o_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i16 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [16]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[16]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i16.REGSET = "RESET";
    defparam result_re_o_i16.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i17 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [17]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[17]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i17.REGSET = "RESET";
    defparam result_re_o_i17.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i18 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [18]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[18]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i18.REGSET = "RESET";
    defparam result_re_o_i18.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i19 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [19]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[19]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i19.REGSET = "RESET";
    defparam result_re_o_i19.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i20 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [20]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[20]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i20.REGSET = "RESET";
    defparam result_re_o_i20.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i21 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [21]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[21]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i21.REGSET = "RESET";
    defparam result_re_o_i21.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i22 (.D(ApB_Re[22]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[22]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i22.REGSET = "RESET";
    defparam result_re_o_i22.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i23 (.D(ApB_Re[23]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[23]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i23.REGSET = "RESET";
    defparam result_re_o_i23.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i24 (.D(ApB_Re[24]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[24]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i24.REGSET = "RESET";
    defparam result_re_o_i24.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i25 (.D(ApB_Re[25]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[25]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i25.REGSET = "RESET";
    defparam result_re_o_i25.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i26 (.D(ApB_Re[26]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[26]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i26.REGSET = "RESET";
    defparam result_re_o_i26.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i27 (.D(ApB_Re[27]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[27]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i27.REGSET = "RESET";
    defparam result_re_o_i27.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i28 (.D(ApB_Re[28]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[28]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i28.REGSET = "RESET";
    defparam result_re_o_i28.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i29 (.D(ApB_Re[29]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[29]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i29.REGSET = "RESET";
    defparam result_re_o_i29.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i30 (.D(ApB_Re[30]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[30]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i30.REGSET = "RESET";
    defparam result_re_o_i30.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i31 (.D(ApB_Re[31]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(sqrsum_res[31]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i31.REGSET = "RESET";
    defparam result_re_o_i31.SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res28__i2  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [23]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n6492[1]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res28__i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res28__i2 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i1  (.D(n40888), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(n2_adj_5425[1]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i1 .SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i24641_2_lut_3_lut_4_lut (.A(n2_adj_5425[6]), 
            .B(n44467), .C(n2_adj_5425[8]), .D(n2_adj_5425[7]), .Z(ApB_Re[30]));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24641_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (B (D)+!B (C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i24599_2_lut_4_lut (.A(n2_adj_5425[1]), 
            .B(n6492[1]), .C(n44790), .D(n2_adj_5425[2]), .Z(ApB_Re[24]));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24599_2_lut_4_lut.INIT = "0x17e8";
    (* lut_function="(A (B (D)+!B (C (D)))+!A (B (C (D))))" *) LUT4 i24601_2_lut_rep_1289_4_lut (.A(n2_adj_5425[1]), 
            .B(n6492[1]), .C(n44790), .D(n2_adj_5425[2]), .Z(n44606));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24601_2_lut_rep_1289_4_lut.INIT = "0xe800";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28570_2_lut_3_lut_4_lut (.A(n2[8]), 
            .B(n44403), .C(n2[10]), .D(n2[9]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [21]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28570_2_lut_3_lut_4_lut.INIT = "0x78f0";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i2  (.D(n40899), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(n2_adj_5425[2]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i2 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i3  (.D(n40910), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(n2_adj_5425[3]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i3 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i4  (.D(n40671), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(n2_adj_5425[4]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i4 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i5  (.D(n40917), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(n2_adj_5425[5]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i5 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i6  (.D(n40981), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(n2_adj_5425[6]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i6 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i7  (.D(n40869), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(n2_adj_5425[7]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i7 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i7 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i8  (.D(n41000), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(n2_adj_5425[8]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i8 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i8 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i9  (.D(n40541), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(n2_adj_5425[9]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i9 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res26_ret1__i9 .SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i24634_2_lut_3_lut_4_lut (.A(n2_adj_5425[5]), 
            .B(n44506), .C(n2_adj_5425[7]), .D(n2_adj_5425[6]), .Z(ApB_Re[29]));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24634_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i28583_2_lut_rep_1416 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [11]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [11]), .Z(n44733));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28583_2_lut_rep_1416.INIT = "0x6666";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i28501_2_lut_rep_1335_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [11]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [11]), .C(n6462[0]), .Z(n44652));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28501_2_lut_rep_1335_3_lut.INIT = "0x6060";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i28499_2_lut_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [11]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [11]), .C(n6462[0]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [11]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28499_2_lut_3_lut.INIT = "0x9696";
    (* lut_function="(!(A (B+!(C (D)))+!A !(B (C (D)))))" *) LUT4 i28509_2_lut_rep_1262_3_lut_4_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [11]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [11]), .C(n2[1]), .D(n6462[0]), 
            .Z(n44579));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28509_2_lut_rep_1262_3_lut_4_lut.INIT = "0x6000";
    (* lut_function="(A (B (C)+!B !(C (D)+!C !(D)))+!A !(B (C (D)+!C !(D))+!B !(C)))" *) LUT4 i28507_2_lut_3_lut_4_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [11]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [11]), .C(n2[1]), .D(n6462[0]), 
            .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [12]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28507_2_lut_3_lut_4_lut.INIT = "0x96f0";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i28596_3_lut_4_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [11]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [11]), .C(\U_PIPELINES_GT_0.B_Re_pipe[0] [12]), 
            .D(\U_PIPELINES_GT_0.A_Re_pipe[0] [12]), .Z(n4_adj_5408));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28596_3_lut_4_lut.INIT = "0xf880";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i1_3_lut_4_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [11]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [11]), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [12]), 
            .D(\U_PIPELINES_GT_0.B_Re_pipe[0] [12]), .Z(n2[1]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_4_lut.INIT = "0x8778";
    (* lut_function="(A (B (C (D))))" *) LUT4 i28537_2_lut_rep_1116_3_lut_4_lut (.A(n2[3]), 
            .B(n44531), .C(n2[5]), .D(n2[4]), .Z(n44433));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28537_2_lut_rep_1116_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28535_2_lut_3_lut_4_lut (.A(n2[3]), 
            .B(n44531), .C(n2[5]), .D(n2[4]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [16]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28535_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i24627_2_lut_3_lut_4_lut (.A(n2_adj_5425[4]), 
            .B(n44548), .C(n2_adj_5425[6]), .D(n2_adj_5425[5]), .Z(ApB_Re[28]));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24627_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24629_2_lut_rep_1122_3_lut_4_lut (.A(n2_adj_5425[4]), 
            .B(n44548), .C(n2_adj_5425[6]), .D(n2_adj_5425[5]), .Z(n44439));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24629_2_lut_rep_1122_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i2_3_lut (.A(n4), 
            .B(sqr_im[2]), .C(sqr_re[2]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [2]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i2_3_lut.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i2_3_lut_adj_38202 (.A(n6), 
            .B(sqr_im[3]), .C(sqr_re[3]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [3]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i2_3_lut_adj_38202.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i2_3_lut_adj_38203 (.A(n8_adj_5396), 
            .B(sqr_im[4]), .C(sqr_re[4]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [4]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i2_3_lut_adj_38203.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i2_3_lut_adj_38204 (.A(n10), 
            .B(sqr_im[5]), .C(sqr_re[5]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [5]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i2_3_lut_adj_38204.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i2_3_lut_adj_38205 (.A(n12_adj_5395), 
            .B(sqr_im[6]), .C(sqr_re[6]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [6]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i2_3_lut_adj_38205.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i2_3_lut_adj_38206 (.A(n14), 
            .B(sqr_im[7]), .C(sqr_re[7]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [7]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i2_3_lut_adj_38206.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i2_3_lut_adj_38207 (.A(n16), 
            .B(sqr_im[8]), .C(sqr_re[8]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [8]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i2_3_lut_adj_38207.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i2_3_lut_adj_38208 (.A(n18), 
            .B(sqr_im[9]), .C(sqr_re[9]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [9]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i2_3_lut_adj_38208.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i2_3_lut_adj_38209 (.A(n20), 
            .B(sqr_im[10]), .C(sqr_re[10]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [10]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i2_3_lut_adj_38209.INIT = "0x9696";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i24583_2_lut (.A(n2_adj_5425[0]), 
            .B(n6492[0]), .Z(ApB_Re[22]));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24583_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28563_2_lut_3_lut_4_lut (.A(n2[7]), 
            .B(n44417), .C(n2[9]), .D(n2[8]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [20]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28563_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i24754_3_lut_4_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [22]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [22]), .C(\U_PIPELINES_GT_0.B_Re_pipe[0] [23]), 
            .D(\U_PIPELINES_GT_0.A_Re_pipe[0] [23]), .Z(n4_adj_5410));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24754_3_lut_4_lut.INIT = "0xf880";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i2_3_lut_4_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [22]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [22]), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [23]), 
            .D(\U_PIPELINES_GT_0.B_Re_pipe[0] [23]), .Z(n40888));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i2_3_lut_4_lut.INIT = "0x8778";
    (* lut_function="(A (B))" *) LUT4 i24585_2_lut_rep_1473 (.A(n2_adj_5425[0]), 
            .B(n6492[0]), .Z(n44790));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24585_2_lut_rep_1473.INIT = "0x8888";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i2_3_lut_4_lut_adj_38210 (.A(n2_adj_5425[0]), 
            .B(n6492[0]), .C(n2_adj_5425[1]), .D(n6492[1]), .Z(ApB_Re[23]));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i2_3_lut_4_lut_adj_38210.INIT = "0x8778";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i24596_3_lut_rep_1370_4_lut (.A(n2_adj_5425[0]), 
            .B(n6492[0]), .C(n6492[1]), .D(n2_adj_5425[1]), .Z(n44687));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24596_3_lut_rep_1370_4_lut.INIT = "0xf880";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i24667_3_lut_4_lut (.A(sqr_re[0]), 
            .B(sqr_im[0]), .C(sqr_im[1]), .D(sqr_re[1]), .Z(n4));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i24667_3_lut_4_lut.INIT = "0xf880";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i2_3_lut_4_lut_adj_38211 (.A(sqr_re[0]), 
            .B(sqr_im[0]), .C(sqr_re[1]), .D(sqr_im[1]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [1]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i2_3_lut_4_lut_adj_38211.INIT = "0x8778";
    (* lut_function="(A (B (C (D))))" *) LUT4 i28530_2_lut_rep_1141_3_lut_4_lut (.A(n2[2]), 
            .B(n44579), .C(n2[4]), .D(n2[3]), .Z(n44458));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28530_2_lut_rep_1141_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28528_2_lut_3_lut_4_lut (.A(n2[2]), 
            .B(n44579), .C(n2[4]), .D(n2[3]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [15]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28528_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i24620_2_lut_3_lut_4_lut (.A(n2_adj_5425[3]), 
            .B(n44606), .C(n2_adj_5425[5]), .D(n2_adj_5425[4]), .Z(ApB_Re[27]));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24620_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24622_2_lut_rep_1150_3_lut_4_lut (.A(n2_adj_5425[3]), 
            .B(n44606), .C(n2_adj_5425[5]), .D(n2_adj_5425[4]), .Z(n44467));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24622_2_lut_rep_1150_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [24]), 
            .B(n4_adj_5410), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [24]), .Z(n40899));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1_3_lut.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38212 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [25]), 
            .B(n6_adj_5411), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [25]), .Z(n40910));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1_3_lut_adj_38212.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24762_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [24]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [24]), .C(n4_adj_5410), .Z(n6_adj_5411));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24762_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38213 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [26]), 
            .B(n8_adj_5412), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [26]), .Z(n40671));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1_3_lut_adj_38213.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24770_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [25]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [25]), .C(n6_adj_5411), .Z(n8_adj_5412));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24770_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38214 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [27]), 
            .B(n10_adj_5413), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [27]), .Z(n40917));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1_3_lut_adj_38214.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24778_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [26]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [26]), .C(n8_adj_5412), .Z(n10_adj_5413));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24778_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38215 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [28]), 
            .B(n12_adj_5414), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [28]), .Z(n40981));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1_3_lut_adj_38215.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24786_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [27]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [27]), .C(n10_adj_5413), .Z(n12_adj_5414));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24786_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38216 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [29]), 
            .B(n14_adj_5415), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [29]), .Z(n40869));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1_3_lut_adj_38216.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24794_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [28]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [28]), .C(n12_adj_5414), .Z(n14_adj_5415));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24794_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38217 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [30]), 
            .B(n16_adj_5416), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [30]), .Z(n41000));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1_3_lut_adj_38217.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24802_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [29]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [29]), .C(n14_adj_5415), .Z(n16_adj_5416));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24802_3_lut.INIT = "0xe8e8";
    (* lut_function="(!(A (B (C+(D))+!B (C (D)))+!A !(B (C+(D))+!B (C (D)))))" *) LUT4 i1_4_lut (.A(n41295), 
            .B(\U_PIPELINES_GT_0.A_Re_pipe[0] [30]), .C(\U_PIPELINES_GT_0.B_Re_pipe[0] [30]), 
            .D(n16_adj_5416), .Z(n40541));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1_4_lut.INIT = "0x566a";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [31]), 
            .B(\U_PIPELINES_GT_0.A_Re_pipe[0] [31]), .Z(n41295));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C (D))))" *) LUT4 i28579_2_lut_3_lut_4_lut (.A(n2[9]), 
            .B(n44391), .C(n1), .D(n2[10]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [23]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28579_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28577_2_lut_3_lut_4_lut (.A(n2[9]), 
            .B(n44391), .C(n1), .D(n2[10]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [22]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28577_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i28558_2_lut_rep_1074_3_lut_4_lut (.A(n2[6]), 
            .B(n44433), .C(n2[8]), .D(n2[7]), .Z(n44391));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28558_2_lut_rep_1074_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28556_2_lut_3_lut_4_lut (.A(n2[6]), 
            .B(n44433), .C(n2[8]), .D(n2[7]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [19]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28556_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i24648_3_lut_4_lut (.A(n2_adj_5425[7]), 
            .B(n44439), .C(n2_adj_5425[8]), .D(n2_adj_5425[9]), .Z(ApB_Re[31]));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24648_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A (B (C (D))))" *) LUT4 i28523_2_lut_rep_1178_3_lut_4_lut (.A(n2[1]), 
            .B(n44652), .C(n2[3]), .D(n2[2]), .Z(n44495));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28523_2_lut_rep_1178_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28521_2_lut_3_lut_4_lut (.A(n2[1]), 
            .B(n44652), .C(n2[3]), .D(n2[2]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4180 [14]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28521_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i24654_2_lut (.A(sqr_re[0]), 
            .B(sqr_im[0]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [0]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i24654_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i24606_2_lut_3_lut (.A(n2_adj_5425[2]), 
            .B(n44687), .C(n2_adj_5425[3]), .Z(ApB_Re[25]));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24606_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i24613_2_lut_3_lut_4_lut (.A(n2_adj_5425[2]), 
            .B(n44687), .C(n2_adj_5425[4]), .D(n2_adj_5425[3]), .Z(ApB_Re[26]));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24613_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C)))" *) LUT4 i24608_2_lut_rep_1231_3_lut (.A(n2_adj_5425[2]), 
            .B(n44687), .C(n2_adj_5425[3]), .Z(n44548));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24608_2_lut_rep_1231_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24615_2_lut_rep_1189_3_lut_4_lut (.A(n2_adj_5425[2]), 
            .B(n44687), .C(n2_adj_5425[4]), .D(n2_adj_5425[3]), .Z(n44506));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i24615_2_lut_rep_1189_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28668_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [21]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [21]), .C(n20_adj_5417), .Z(n1));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28668_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38218 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [21]), 
            .B(n20_adj_5417), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [21]), .Z(n2[10]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38218.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38219 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [20]), 
            .B(n18_adj_5418), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [20]), .Z(n2[9]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38219.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38220 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [19]), 
            .B(n16_adj_5419), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [19]), .Z(n2[8]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38220.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38221 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [18]), 
            .B(n14_adj_5420), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [18]), .Z(n2[7]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38221.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38222 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [17]), 
            .B(n12_adj_5421), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [17]), .Z(n2[6]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38222.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38223 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [16]), 
            .B(n10_adj_5422), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [16]), .Z(n2[5]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38223.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28620_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [15]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [15]), .C(n8_adj_5423), .Z(n10_adj_5422));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28620_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28612_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [14]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [14]), .C(n6_adj_5424), .Z(n8_adj_5423));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28612_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28604_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [13]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [13]), .C(n4_adj_5408), .Z(n6_adj_5424));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28604_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38224 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [15]), 
            .B(n8_adj_5423), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [15]), .Z(n2[4]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38224.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38225 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [14]), 
            .B(n6_adj_5424), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [14]), .Z(n2[3]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38225.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38226 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [13]), 
            .B(n4_adj_5408), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [13]), .Z(n2[2]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38226.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28628_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [16]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [16]), .C(n10_adj_5422), .Z(n12_adj_5421));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28628_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28636_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [17]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [17]), .C(n12_adj_5421), .Z(n14_adj_5420));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28636_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28644_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [18]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [18]), .C(n14_adj_5420), .Z(n16_adj_5419));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28644_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28652_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [19]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [19]), .C(n16_adj_5419), .Z(n18_adj_5418));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28652_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28660_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [20]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [20]), .C(n18_adj_5418), .Z(n20_adj_5417));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28660_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24739_3_lut (.A(sqr_re[10]), 
            .B(sqr_im[10]), .C(n20), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__31__N_4212 [11]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i24739_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24731_3_lut (.A(sqr_re[9]), 
            .B(sqr_im[9]), .C(n18), .Z(n20));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i24731_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24723_3_lut (.A(sqr_re[8]), 
            .B(sqr_im[8]), .C(n16), .Z(n18));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i24723_3_lut.INIT = "0xe8e8";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i1  (.D(sqr_re[11]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [11]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i1 .SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module \dft_fifo(ADDR_W=2,DATA_W=32) 
//

module \dft_fifo(ADDR_W=2,DATA_W=32)  (input [31:0]sqrsum_res, output [31:0]sqrt_data, 
            input ADC_DCLK_c, input VCC_net, input GND_net, input maxfan_replicated_net_517, 
            input m_axil_rdata_31__N_57, output fifo_empty, input fifo_rd, 
            input sqrsum_valid);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \lscc_fifo(ADDRESS_DEPTH=4,ADDRESS_WIDTH=2,DATA_WIDTH=32,REGMODE="wire",ENABLE_ALMOST_FULL_FLAG="FALSE",ENABLE_ALMOST_EMPTY_FLAG="FALSE",FAMILY="iCE40UP")  lscc_fifo_ip (.sqrsum_res({sqrsum_res}), 
            .sqrt_data({sqrt_data}), .ADC_DCLK_c(ADC_DCLK_c), .VCC_net(VCC_net), 
            .GND_net(GND_net), .maxfan_replicated_net_517(maxfan_replicated_net_517), 
            .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), .fifo_empty(fifo_empty), 
            .fifo_rd(fifo_rd), .sqrsum_valid(sqrsum_valid));   /* synthesis lineinfo="@13(36[3],45[2])"*/
    
endmodule

//
// Verilog Description of module \lscc_fifo(ADDRESS_DEPTH=4,ADDRESS_WIDTH=2,DATA_WIDTH=32,REGMODE="wire",ENABLE_ALMOST_FULL_FLAG="FALSE",ENABLE_ALMOST_EMPTY_FLAG="FALSE",FAMILY="iCE40UP") 
//

module \lscc_fifo(ADDRESS_DEPTH=4,ADDRESS_WIDTH=2,DATA_WIDTH=32,REGMODE="wire",ENABLE_ALMOST_FULL_FLAG="FALSE",ENABLE_ALMOST_EMPTY_FLAG="FALSE",FAMILY="iCE40UP")  (input [31:0]sqrsum_res, 
            output [31:0]sqrt_data, input ADC_DCLK_c, input VCC_net, input GND_net, 
            input maxfan_replicated_net_517, input m_axil_rdata_31__N_57, 
            output fifo_empty, input fifo_rd, input sqrsum_valid);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [2:0]rd_addr_r;   /* synthesis lineinfo="@41(74[27],74[36])"*/
    wire [2:0]rd_addr_p1_r;   /* synthesis lineinfo="@41(75[27],75[39])"*/
    
    wire n44738;
    wire [2:0]rd_addr_nxt_w;   /* synthesis lineinfo="@41(86[27],86[40])"*/
    
    wire n5767;
    wire [2:0]rd_addr_nxt_p1_w;   /* synthesis lineinfo="@41(87[27],87[43])"*/
    wire [2:0]wr_addr_r;   /* synthesis lineinfo="@41(67[27],67[36])"*/
    wire [2:0]wr_addr_p1_r;   /* synthesis lineinfo="@41(68[27],68[39])"*/
    
    wire n44739, n44656;
    wire [2:0]wr_addr_nxt_p1_w;   /* synthesis lineinfo="@41(83[27],83[43])"*/
    
    wire n5745;
    wire [1:0]waddr_r;   /* synthesis lineinfo="@41(71[27],71[34])"*/
    wire [1:0]raddr_r;   /* synthesis lineinfo="@41(78[27],78[34])"*/
    
    wire wr_fifo_en_w, rd_fifo_en_w, n45071, full_r, full_mem_r, n45073, 
        empty_r, empty_mem_r, n45063;
    wire [1:0]wr_cmpaddr_r;   /* synthesis lineinfo="@41(70[27],70[39])"*/
    
    wire n45059;
    wire [2:0]wr_addr_p1cmp_r;   /* synthesis lineinfo="@41(69[27],69[42])"*/
    wire [1:0]wr_cmpaddr_p1_r;   /* synthesis lineinfo="@41(72[27],72[42])"*/
    
    wire n45069;
    wire [2:0]rd_addr_p1cmp_r;   /* synthesis lineinfo="@41(76[27],76[42])"*/
    
    wire n44885;
    wire [1:0]rd_cmpaddr_r;   /* synthesis lineinfo="@41(77[27],77[39])"*/
    
    wire n45061, n45065, n45067, full_nxt_w, n44883, empty_nxt_w, 
        n44654, n44655, full_nxt_w_N_4486, n25496, n2, n1, full_nxt_w_N_4492, 
        n42253, empty_nxt_w_N_4502, n2_adj_5393, GND_net_c, VCC_net_c;
    
    (* lut_function="(A (B (D)+!B !(C+!(D)))+!A (B (C (D))))" *) LUT4 i1629_2_lut_4_lut (.A(rd_addr_r[0]), 
            .B(rd_addr_p1_r[0]), .C(n44738), .D(rd_addr_nxt_w[1]), .Z(n5767));   /* synthesis lineinfo="@41(86[47],86[94])"*/
    defparam i1629_2_lut_4_lut.INIT = "0xca00";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1627_2_lut_4_lut (.A(rd_addr_r[0]), 
            .B(rd_addr_p1_r[0]), .C(n44738), .D(rd_addr_nxt_w[1]), .Z(rd_addr_nxt_p1_w[1]));   /* synthesis lineinfo="@41(86[47],86[94])"*/
    defparam i1627_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1605_2_lut_4_lut (.A(wr_addr_r[1]), 
            .B(wr_addr_p1_r[1]), .C(n44739), .D(n44656), .Z(wr_addr_nxt_p1_w[1]));   /* synthesis lineinfo="@41(82[47],82[93])"*/
    defparam i1605_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(A (B (D)+!B !(C+!(D)))+!A (B (C (D))))" *) LUT4 i1607_2_lut_4_lut (.A(wr_addr_r[1]), 
            .B(wr_addr_p1_r[1]), .C(n44739), .D(n44656), .Z(n5745));   /* synthesis lineinfo="@41(82[47],82[93])"*/
    defparam i1607_2_lut_4_lut.INIT = "0xca00";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\signal_filter_int/dft_inst/postproc/abs/fifo/lscc_fifo_ip/mem_EBR.mem", ECO_MEM_SIZE="[32, 4]", ECO_MEM_BLOCK_SIZE="[16, 4]", ECO_MEM_BLOCK_POS="[16, 0]" *) EBR_B \mem_EBR.mem1  (.RADDR10(GND_net_c), 
            .RADDR9(GND_net_c), .RADDR8(GND_net_c), .RADDR7(GND_net), 
            .RADDR6(GND_net), .RADDR5(GND_net), .RADDR4(GND_net), .RADDR3(GND_net), 
            .RADDR2(GND_net), .RADDR1(raddr_r[1]), .RADDR0(raddr_r[0]), 
            .WADDR10(GND_net_c), .WADDR9(GND_net_c), .WADDR8(GND_net_c), 
            .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), .WADDR4(GND_net), 
            .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(sqrsum_res[31]), 
            .WDATA14(sqrsum_res[30]), .WDATA13(sqrsum_res[29]), .WDATA12(sqrsum_res[28]), 
            .WDATA11(sqrsum_res[27]), .WDATA10(sqrsum_res[26]), .WDATA9(sqrsum_res[25]), 
            .WDATA8(sqrsum_res[24]), .WDATA7(sqrsum_res[23]), .WDATA6(sqrsum_res[22]), 
            .WDATA5(sqrsum_res[21]), .WDATA4(sqrsum_res[20]), .WDATA3(sqrsum_res[19]), 
            .WDATA2(sqrsum_res[18]), .WDATA1(sqrsum_res[17]), .WDATA0(sqrsum_res[16]), 
            .RCLKE(VCC_net), .RCLK(ADC_DCLK_c), .RE(rd_fifo_en_w), .WCLKE(VCC_net), 
            .WCLK(ADC_DCLK_c), .WE(wr_fifo_en_w), .RDATA15(sqrt_data[31]), 
            .RDATA14(sqrt_data[30]), .RDATA13(sqrt_data[29]), .RDATA12(sqrt_data[28]), 
            .RDATA11(sqrt_data[27]), .RDATA10(sqrt_data[26]), .RDATA9(sqrt_data[25]), 
            .RDATA8(sqrt_data[24]), .RDATA7(sqrt_data[23]), .RDATA6(sqrt_data[22]), 
            .RDATA5(sqrt_data[21]), .RDATA4(sqrt_data[20]), .RDATA3(sqrt_data[19]), 
            .RDATA2(sqrt_data[18]), .RDATA1(sqrt_data[17]), .RDATA0(sqrt_data[16]));
    defparam \mem_EBR.mem1 .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem1 .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem1 .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem1 .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem1 .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem1 .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem1 .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem1 .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem1 .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem1 .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem1 .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem1 .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem1 .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem1 .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem1 .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem1 .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem1 .DATA_WIDTH_W = "16";
    defparam \mem_EBR.mem1 .DATA_WIDTH_R = "16";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_addr_r_i0 (.D(wr_addr_p1_r[0]), 
            .SP(n44739), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_addr_r[0]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_addr_r_i0.REGSET = "RESET";
    defparam wr_addr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ full_r_c (.D(n45071), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(full_r));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam full_r_c.REGSET = "RESET";
    defparam full_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ full_mem_r_c (.D(n45071), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(full_mem_r));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam full_mem_r_c.REGSET = "RESET";
    defparam full_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ empty_r_c (.D(n45073), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(empty_r));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam empty_r_c.REGSET = "SET";
    defparam empty_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ empty_mem_r_c (.D(n45073), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(empty_mem_r));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam empty_mem_r_c.REGSET = "SET";
    defparam empty_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_addr_p1_r_i0 (.D(n45063), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_addr_p1_r[0]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_addr_p1_r_i0.REGSET = "SET";
    defparam wr_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_cmpaddr_r_i0 (.D(n44656), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_cmpaddr_r[0]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_cmpaddr_r_i0.REGSET = "RESET";
    defparam wr_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_addr_p1cmp_r_i1 (.D(n45059), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_addr_p1cmp_r[2]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam wr_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ waddr_r_i0 (.D(n44656), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(waddr_r[0]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam waddr_r_i0.REGSET = "RESET";
    defparam waddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_cmpaddr_p1_r_i0 (.D(n45063), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_cmpaddr_p1_r[0]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_cmpaddr_p1_r_i0.REGSET = "SET";
    defparam wr_cmpaddr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_r_i0 (.D(rd_addr_p1_r[0]), 
            .SP(n44738), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_addr_r[0]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_r_i0.REGSET = "RESET";
    defparam rd_addr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_p1_r_i0 (.D(n45069), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_addr_p1_r[0]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_p1_r_i0.REGSET = "SET";
    defparam rd_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_p1cmp_r_i0 (.D(n45069), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_addr_p1cmp_r[0]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_p1cmp_r_i0.REGSET = "SET";
    defparam rd_addr_p1cmp_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_cmpaddr_r_i0 (.D(n44885), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_cmpaddr_r[0]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_cmpaddr_r_i0.REGSET = "RESET";
    defparam rd_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ raddr_r_i0 (.D(n44885), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(raddr_r[0]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam raddr_r_i0.REGSET = "RESET";
    defparam raddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ empty_ext_r (.D(n45073), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(fifo_empty));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam empty_ext_r.REGSET = "SET";
    defparam empty_ext_r.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_addr_r_i1 (.D(wr_addr_p1_r[1]), 
            .SP(n44739), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_addr_r[1]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_addr_r_i1.REGSET = "RESET";
    defparam wr_addr_r_i1.SRMODE = "ASYNC";
    (* lut_function="(A)" *) LUT4 i1612_4_lut_lut_buf_90 (.A(wr_addr_nxt_p1_w[2]), 
            .Z(n45059));   /* synthesis lineinfo="@41(83[47],83[67])"*/
    defparam i1612_4_lut_lut_buf_90.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i1605_2_lut_4_lut_lut_buf_91 (.A(wr_addr_nxt_p1_w[1]), 
            .Z(n45061));   /* synthesis lineinfo="@41(82[47],82[93])"*/
    defparam i1605_2_lut_4_lut_lut_buf_91.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i1603_1_lut_3_lut_4_lut_lut_buf_92 (.A(wr_addr_nxt_p1_w[0]), 
            .Z(n45063));   /* synthesis lineinfo="@41(90[48],90[67])"*/
    defparam i1603_1_lut_3_lut_4_lut_lut_buf_92.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i1634_4_lut_lut_buf_93 (.A(rd_addr_nxt_p1_w[2]), 
            .Z(n45065));   /* synthesis lineinfo="@41(87[47],87[67])"*/
    defparam i1634_4_lut_lut_buf_93.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i1627_2_lut_4_lut_lut_buf_94 (.A(rd_addr_nxt_p1_w[1]), 
            .Z(n45067));   /* synthesis lineinfo="@41(86[47],86[94])"*/
    defparam i1627_2_lut_4_lut_lut_buf_94.INIT = "0xaaaa";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_addr_r_i2 (.D(wr_addr_p1_r[2]), 
            .SP(n44739), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_addr_r[2]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_addr_r_i2.REGSET = "RESET";
    defparam wr_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_addr_p1_r_i1 (.D(n45061), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_addr_p1_r[1]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_addr_p1_r_i1.REGSET = "RESET";
    defparam wr_addr_p1_r_i1.SRMODE = "ASYNC";
    (* lut_function="(A)" *) LUT4 i1625_1_lut_3_lut_4_lut_lut_buf_95 (.A(rd_addr_nxt_p1_w[0]), 
            .Z(n45069));   /* synthesis lineinfo="@41(92[48],92[68])"*/
    defparam i1625_1_lut_3_lut_4_lut_lut_buf_95.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 full_nxt_w_I_0_4_lut_lut_buf_96 (.A(full_nxt_w), 
            .Z(n45071));   /* synthesis lineinfo="@41(90[47],91[102])"*/
    defparam full_nxt_w_I_0_4_lut_lut_buf_96.INIT = "0xaaaa";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_addr_p1_r_i2 (.D(n45059), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_addr_p1_r[2]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_addr_p1_r_i2.REGSET = "RESET";
    defparam wr_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_cmpaddr_r_i1 (.D(n44883), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_cmpaddr_r[1]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_cmpaddr_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ waddr_r_i1 (.D(n44883), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(waddr_r[1]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam waddr_r_i1.REGSET = "RESET";
    defparam waddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_cmpaddr_p1_r_i1 (.D(n45061), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_cmpaddr_p1_r[1]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_cmpaddr_p1_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_r_i1 (.D(rd_addr_p1_r[1]), 
            .SP(n44738), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_addr_r[1]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_r_i1.REGSET = "RESET";
    defparam rd_addr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_r_i2 (.D(rd_addr_p1_r[2]), 
            .SP(n44738), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_addr_r[2]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_r_i2.REGSET = "RESET";
    defparam rd_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_p1_r_i1 (.D(n45067), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_addr_p1_r[1]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_p1_r_i1.REGSET = "RESET";
    defparam rd_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_p1_r_i2 (.D(n45065), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_addr_p1_r[2]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_p1_r_i2.REGSET = "RESET";
    defparam rd_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_p1cmp_r_i1 (.D(n45067), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_addr_p1cmp_r[1]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_p1cmp_r_i2 (.D(n45065), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_addr_p1cmp_r[2]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_p1cmp_r_i2.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_cmpaddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_cmpaddr_r[1]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_cmpaddr_r_i1.REGSET = "RESET";
    defparam rd_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ raddr_r_i1 (.D(rd_addr_nxt_w[1]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(raddr_r[1]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam raddr_r_i1.REGSET = "RESET";
    defparam raddr_r_i1.SRMODE = "ASYNC";
    (* lut_function="(A)" *) LUT4 empty_nxt_w_I_0_4_lut_lut_buf_97 (.A(empty_nxt_w), 
            .Z(n45073));   /* synthesis lineinfo="@41(92[47],92[162])"*/
    defparam empty_nxt_w_I_0_4_lut_lut_buf_97.INIT = "0xaaaa";
    (* lut_function="(!((B)+!A))" *) LUT4 rd_en_i_I_0_357_2_lut_rep_1421 (.A(fifo_rd), 
            .B(empty_r), .Z(n44738));   /* synthesis lineinfo="@41(92[48],92[68])"*/
    defparam rd_en_i_I_0_357_2_lut_rep_1421.INIT = "0x2222";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_2__I_0_i2_3_lut_4_lut (.A(fifo_rd), 
            .B(empty_r), .C(rd_addr_p1_r[1]), .D(rd_addr_r[1]), .Z(rd_addr_nxt_w[1]));   /* synthesis lineinfo="@41(92[48],92[68])"*/
    defparam rd_addr_r_2__I_0_i2_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(!(A (B (D)+!B (C))+!A (D)))" *) LUT4 i1625_1_lut_3_lut_4_lut (.A(fifo_rd), 
            .B(empty_r), .C(rd_addr_p1_r[0]), .D(rd_addr_r[0]), .Z(rd_addr_nxt_p1_w[0]));   /* synthesis lineinfo="@41(92[48],92[68])"*/
    defparam i1625_1_lut_3_lut_4_lut.INIT = "0x02df";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_2__I_0_i1_3_lut_rep_1337_4_lut (.A(fifo_rd), 
            .B(empty_r), .C(rd_addr_p1_r[0]), .D(rd_addr_r[0]), .Z(n44654));   /* synthesis lineinfo="@41(92[48],92[68])"*/
    defparam rd_addr_r_2__I_0_i1_3_lut_rep_1337_4_lut.INIT = "0xfd20";
    (* lut_function="(!((B)+!A))" *) LUT4 wr_en_i_I_0_356_2_lut_rep_1422 (.A(sqrsum_valid), 
            .B(full_r), .Z(n44739));   /* synthesis lineinfo="@41(90[48],90[67])"*/
    defparam wr_en_i_I_0_356_2_lut_rep_1422.INIT = "0x2222";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_2__I_0_i2_3_lut_rep_1338_4_lut (.A(sqrsum_valid), 
            .B(full_r), .C(wr_addr_p1_r[1]), .D(wr_addr_r[1]), .Z(n44655));   /* synthesis lineinfo="@41(90[48],90[67])"*/
    defparam wr_addr_r_2__I_0_i2_3_lut_rep_1338_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 wr_addr_r_2__I_0_i1_3_lut_rep_1339_4_lut (.A(sqrsum_valid), 
            .B(full_r), .C(wr_addr_p1_r[0]), .D(wr_addr_r[0]), .Z(n44656));   /* synthesis lineinfo="@41(90[48],90[67])"*/
    defparam wr_addr_r_2__I_0_i1_3_lut_rep_1339_4_lut.INIT = "0xfd20";
    (* lut_function="(!(A (B (D)+!B (C))+!A (D)))" *) LUT4 i1603_1_lut_3_lut_4_lut (.A(sqrsum_valid), 
            .B(full_r), .C(wr_addr_p1_r[0]), .D(wr_addr_r[0]), .Z(wr_addr_nxt_p1_w[0]));   /* synthesis lineinfo="@41(90[48],90[67])"*/
    defparam i1603_1_lut_3_lut_4_lut.INIT = "0x02df";
    (* lut_function="(A)" *) LUT4 wr_addr_r_2__I_0_i2_3_lut_rep_1338_4_lut_lut_buf_2 (.A(n44655), 
            .Z(n44883));   /* synthesis lineinfo="@41(90[48],90[67])"*/
    defparam wr_addr_r_2__I_0_i2_3_lut_rep_1338_4_lut_lut_buf_2.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 rd_addr_r_2__I_0_i1_3_lut_rep_1337_4_lut_lut_buf_3 (.A(n44654), 
            .Z(n44885));   /* synthesis lineinfo="@41(92[48],92[68])"*/
    defparam rd_addr_r_2__I_0_i1_3_lut_rep_1337_4_lut_lut_buf_3.INIT = "0xaaaa";
    (* lut_function="(!(A (B (C+!(D))+!B !(C+!(D)))+!A (B (C (D))+!B !(C (D)))))" *) LUT4 i1634_4_lut (.A(rd_addr_r[2]), 
            .B(n5767), .C(rd_addr_p1_r[2]), .D(n44738), .Z(rd_addr_nxt_p1_w[2]));   /* synthesis lineinfo="@41(87[47],87[67])"*/
    defparam i1634_4_lut.INIT = "0x3c66";
    (* lut_function="(!((B)+!A))" *) LUT4 wr_en_i_I_0_2_lut (.A(sqrsum_valid), 
            .B(full_mem_r), .Z(wr_fifo_en_w));   /* synthesis lineinfo="@41(390[21],390[42])"*/
    defparam wr_en_i_I_0_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 rd_en_i_I_0_2_lut (.A(fifo_rd), 
            .B(empty_mem_r), .Z(rd_fifo_en_w));   /* synthesis lineinfo="@41(391[21],391[43])"*/
    defparam rd_en_i_I_0_2_lut.INIT = "0x2222";
    (* lut_function="(A+!(B+(C+!(D))))" *) LUT4 full_nxt_w_I_0_4_lut (.A(full_nxt_w_N_4486), 
            .B(fifo_rd), .C(n25496), .D(full_r), .Z(full_nxt_w));   /* synthesis lineinfo="@41(90[47],91[102])"*/
    defparam full_nxt_w_I_0_4_lut.INIT = "0xabaa";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_4_lut (.A(n2), .B(n1), 
            .C(n44739), .D(full_nxt_w_N_4492), .Z(full_nxt_w_N_4486));
    defparam i1_4_lut.INIT = "0x1000";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 wr_cmpaddr_p1_r_1__I_0_i2_2_lut (.A(wr_cmpaddr_p1_r[1]), 
            .B(rd_cmpaddr_r[1]), .Z(n2));   /* synthesis lineinfo="@41(90[70],90[103])"*/
    defparam wr_cmpaddr_p1_r_1__I_0_i2_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 wr_cmpaddr_p1_r_1__I_0_i1_2_lut (.A(wr_cmpaddr_p1_r[0]), 
            .B(rd_cmpaddr_r[0]), .Z(n1));   /* synthesis lineinfo="@41(90[70],90[103])"*/
    defparam wr_cmpaddr_p1_r_1__I_0_i1_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 wr_addr_p1cmp_r_2__I_0_2_lut (.A(wr_addr_p1cmp_r[2]), 
            .B(rd_addr_r[2]), .Z(full_nxt_w_N_4492));   /* synthesis lineinfo="@41(90[106],90[166])"*/
    defparam wr_addr_p1cmp_r_2__I_0_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i19012_4_lut (.A(wr_cmpaddr_r[1]), 
            .B(wr_cmpaddr_r[0]), .C(rd_cmpaddr_r[1]), .D(rd_cmpaddr_r[0]), 
            .Z(n25496));
    defparam i19012_4_lut.INIT = "0x7bde";
    (* lut_function="(A (B)+!A (B+!(C+!(D))))" *) LUT4 empty_nxt_w_I_0_4_lut (.A(n42253), 
            .B(empty_nxt_w_N_4502), .C(n2_adj_5393), .D(n44738), .Z(empty_nxt_w));   /* synthesis lineinfo="@41(92[47],92[162])"*/
    defparam empty_nxt_w_I_0_4_lut.INIT = "0xcdcc";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i35386_4_lut (.A(rd_addr_p1cmp_r[0]), 
            .B(rd_addr_p1cmp_r[2]), .C(wr_addr_r[0]), .D(wr_addr_r[2]), 
            .Z(n42253));
    defparam i35386_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_3_lut (.A(sqrsum_valid), 
            .B(n25496), .C(empty_r), .Z(empty_nxt_w_N_4502));
    defparam i1_3_lut.INIT = "0x1010";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 rd_addr_p1cmp_r_2__I_0_i2_2_lut (.A(rd_addr_p1cmp_r[1]), 
            .B(wr_addr_r[1]), .Z(n2_adj_5393));   /* synthesis lineinfo="@41(92[71],92[101])"*/
    defparam rd_addr_p1cmp_r_2__I_0_i2_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C+!(D))+!B !(C+!(D)))+!A (B (C (D))+!B !(C (D)))))" *) LUT4 i1612_4_lut (.A(wr_addr_r[2]), 
            .B(n5745), .C(wr_addr_p1_r[2]), .D(n44739), .Z(wr_addr_nxt_p1_w[2]));   /* synthesis lineinfo="@41(83[47],83[67])"*/
    defparam i1612_4_lut.INIT = "0x3c66";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\signal_filter_int/dft_inst/postproc/abs/fifo/lscc_fifo_ip/mem_EBR.mem", ECO_MEM_SIZE="[32, 4]", ECO_MEM_BLOCK_SIZE="[16, 4]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B \mem_EBR.mem0  (.RADDR10(GND_net_c), 
            .RADDR9(GND_net_c), .RADDR8(GND_net_c), .RADDR7(GND_net), 
            .RADDR6(GND_net), .RADDR5(GND_net), .RADDR4(GND_net), .RADDR3(GND_net), 
            .RADDR2(GND_net), .RADDR1(raddr_r[1]), .RADDR0(raddr_r[0]), 
            .WADDR10(GND_net_c), .WADDR9(GND_net_c), .WADDR8(GND_net_c), 
            .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), .WADDR4(GND_net), 
            .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(sqrsum_res[15]), 
            .WDATA14(sqrsum_res[14]), .WDATA13(sqrsum_res[13]), .WDATA12(sqrsum_res[12]), 
            .WDATA11(sqrsum_res[11]), .WDATA10(sqrsum_res[10]), .WDATA9(sqrsum_res[9]), 
            .WDATA8(sqrsum_res[8]), .WDATA7(sqrsum_res[7]), .WDATA6(sqrsum_res[6]), 
            .WDATA5(sqrsum_res[5]), .WDATA4(sqrsum_res[4]), .WDATA3(sqrsum_res[3]), 
            .WDATA2(sqrsum_res[2]), .WDATA1(sqrsum_res[1]), .WDATA0(sqrsum_res[0]), 
            .RCLKE(VCC_net), .RCLK(ADC_DCLK_c), .RE(rd_fifo_en_w), .WCLKE(VCC_net), 
            .WCLK(ADC_DCLK_c), .WE(wr_fifo_en_w), .RDATA15(sqrt_data[15]), 
            .RDATA14(sqrt_data[14]), .RDATA13(sqrt_data[13]), .RDATA12(sqrt_data[12]), 
            .RDATA11(sqrt_data[11]), .RDATA10(sqrt_data[10]), .RDATA9(sqrt_data[9]), 
            .RDATA8(sqrt_data[8]), .RDATA7(sqrt_data[7]), .RDATA6(sqrt_data[6]), 
            .RDATA5(sqrt_data[5]), .RDATA4(sqrt_data[4]), .RDATA3(sqrt_data[3]), 
            .RDATA2(sqrt_data[2]), .RDATA1(sqrt_data[1]), .RDATA0(sqrt_data[0]));
    defparam \mem_EBR.mem0 .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .DATA_WIDTH_W = "16";
    defparam \mem_EBR.mem0 .DATA_WIDTH_R = "16";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module \dft_fifo(ADDR_W=6) 
//

module \dft_fifo(ADDR_W=6)  (input [11:0]preproc_data_out, output [11:0]fifo_rdata, 
            input ADC_DCLK_c, input wr_fifo_en_w, input rd_fifo_en_w, 
            input VCC_net, input GND_net, output \rd_addr_r[0] , output \rd_addr_p1_r[0] , 
            input n44740, input \rd_addr_nxt_w[1] , output \wr_addr_p1_r[0] , 
            input n44742, output \wr_addr_r[0] , input maxfan_replicated_net_517, 
            output full_r, output full_mem_r, output empty_r, input m_axil_rdata_31__N_57, 
            output empty_mem_r, input n45041, input n44661, input n45053, 
            input n44659, output fifo_full, output fifo_empty, output \wr_addr_r[1] , 
            output \wr_addr_p1_r[1] , output \wr_addr_p1_r[2] , output \wr_addr_r[2] , 
            output \wr_addr_p1_r[3] , output \wr_addr_r[3] , output \wr_addr_p1_r[4] , 
            output \wr_addr_r[4] , output \wr_addr_p1_r[5] , output \wr_addr_r[5] , 
            input n44660, output \wr_cmpaddr_r[1] , input \wr_addr_nxt_w[2] , 
            input \wr_addr_nxt_w[3] , input \wr_addr_nxt_w[4] , output \wr_cmpaddr_r[4] , 
            input \wr_addr_nxt_w[5] , output \rd_addr_p1_r[1] , output \rd_addr_r[1] , 
            output \rd_addr_p1_r[2] , output \rd_addr_r[2] , output \rd_addr_p1_r[3] , 
            output \rd_addr_r[3] , output \rd_addr_p1_r[4] , output \rd_addr_r[4] , 
            output \rd_addr_p1_r[5] , output \rd_addr_r[5] , output \rd_cmpaddr_r[1] , 
            input \rd_addr_nxt_w[2] , input \rd_addr_nxt_w[3] , input \rd_addr_nxt_w[4] , 
            output \rd_cmpaddr_r[4] , input \rd_addr_nxt_w[5] , input fifo_rd, 
            input n40790, output n6, output n3, output n1, output n4, 
            input preproc_valid_out);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \lscc_fifo(ADDRESS_DEPTH=64,ADDRESS_WIDTH=6,DATA_WIDTH=12,REGMODE="wire",ENABLE_ALMOST_FULL_FLAG="FALSE",ENABLE_ALMOST_EMPTY_FLAG="FALSE",FAMILY="iCE40UP")  lscc_fifo_ip (.preproc_data_out({preproc_data_out}), 
            .fifo_rdata({fifo_rdata}), .ADC_DCLK_c(ADC_DCLK_c), .wr_fifo_en_w(wr_fifo_en_w), 
            .rd_fifo_en_w(rd_fifo_en_w), .VCC_net(VCC_net), .GND_net(GND_net), 
            .\rd_addr_r[5] (\rd_addr_r[5] ), .\rd_addr_r[4] (\rd_addr_r[4] ), 
            .\rd_addr_r[3] (\rd_addr_r[3] ), .\rd_addr_r[2] (\rd_addr_r[2] ), 
            .\rd_addr_r[1] (\rd_addr_r[1] ), .\rd_addr_r[0] (\rd_addr_r[0] ), 
            .\rd_addr_p1_r[5] (\rd_addr_p1_r[5] ), .\rd_addr_p1_r[4] (\rd_addr_p1_r[4] ), 
            .\rd_addr_p1_r[3] (\rd_addr_p1_r[3] ), .\rd_addr_p1_r[2] (\rd_addr_p1_r[2] ), 
            .\rd_addr_p1_r[1] (\rd_addr_p1_r[1] ), .\rd_addr_p1_r[0] (\rd_addr_p1_r[0] ), 
            .n44740(n44740), .\rd_addr_nxt_w[1] (\rd_addr_nxt_w[1] ), .\wr_addr_p1_r[5] (\wr_addr_p1_r[5] ), 
            .\wr_addr_p1_r[4] (\wr_addr_p1_r[4] ), .\wr_addr_p1_r[3] (\wr_addr_p1_r[3] ), 
            .\wr_addr_p1_r[2] (\wr_addr_p1_r[2] ), .\wr_addr_p1_r[1] (\wr_addr_p1_r[1] ), 
            .\wr_addr_p1_r[0] (\wr_addr_p1_r[0] ), .n44742(n44742), .\wr_addr_r[5] (\wr_addr_r[5] ), 
            .\wr_addr_r[4] (\wr_addr_r[4] ), .\wr_addr_r[3] (\wr_addr_r[3] ), 
            .\wr_addr_r[2] (\wr_addr_r[2] ), .\wr_addr_r[1] (\wr_addr_r[1] ), 
            .\wr_addr_r[0] (\wr_addr_r[0] ), .maxfan_replicated_net_517(maxfan_replicated_net_517), 
            .full_r(full_r), .full_mem_r(full_mem_r), .empty_r(empty_r), 
            .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), .empty_mem_r(empty_mem_r), 
            .n45041(n45041), .n44661(n44661), .n45053(n45053), .n44659(n44659), 
            .fifo_full(fifo_full), .fifo_empty(fifo_empty), .n44660(n44660), 
            .\wr_cmpaddr_r[1] (\wr_cmpaddr_r[1] ), .\wr_addr_nxt_w[2] (\wr_addr_nxt_w[2] ), 
            .\wr_addr_nxt_w[3] (\wr_addr_nxt_w[3] ), .\wr_addr_nxt_w[4] (\wr_addr_nxt_w[4] ), 
            .\wr_cmpaddr_r[4] (\wr_cmpaddr_r[4] ), .\wr_addr_nxt_w[5] (\wr_addr_nxt_w[5] ), 
            .\rd_cmpaddr_r[1] (\rd_cmpaddr_r[1] ), .\rd_addr_nxt_w[2] (\rd_addr_nxt_w[2] ), 
            .\rd_addr_nxt_w[3] (\rd_addr_nxt_w[3] ), .\rd_addr_nxt_w[4] (\rd_addr_nxt_w[4] ), 
            .\rd_cmpaddr_r[4] (\rd_cmpaddr_r[4] ), .\rd_addr_nxt_w[5] (\rd_addr_nxt_w[5] ), 
            .fifo_rd(fifo_rd), .n40790(n40790), .n6(n6), .n3(n3), .n1(n1), 
            .n4(n4), .preproc_valid_out(preproc_valid_out));   /* synthesis lineinfo="@13(36[3],45[2])"*/
    
endmodule

//
// Verilog Description of module \lscc_fifo(ADDRESS_DEPTH=64,ADDRESS_WIDTH=6,DATA_WIDTH=12,REGMODE="wire",ENABLE_ALMOST_FULL_FLAG="FALSE",ENABLE_ALMOST_EMPTY_FLAG="FALSE",FAMILY="iCE40UP") 
//

module \lscc_fifo(ADDRESS_DEPTH=64,ADDRESS_WIDTH=6,DATA_WIDTH=12,REGMODE="wire",ENABLE_ALMOST_FULL_FLAG="FALSE",ENABLE_ALMOST_EMPTY_FLAG="FALSE",FAMILY="iCE40UP")  (input [11:0]preproc_data_out, 
            output [11:0]fifo_rdata, input ADC_DCLK_c, input wr_fifo_en_w, 
            input rd_fifo_en_w, input VCC_net, input GND_net, output \rd_addr_r[6] , 
            output \rd_addr_r[5] , output \rd_addr_r[4] , output \rd_addr_r[3] , 
            output \rd_addr_r[2] , output \rd_addr_r[1] , output \rd_addr_r[0] , 
            output \rd_addr_p1_r[6] , output \rd_addr_p1_r[5] , output \rd_addr_p1_r[4] , 
            output \rd_addr_p1_r[3] , output \rd_addr_p1_r[2] , output \rd_addr_p1_r[1] , 
            output \rd_addr_p1_r[0] , input n44740, input \rd_addr_nxt_w[1] , 
            output \wr_addr_p1_r[6] , output \wr_addr_p1_r[5] , output \wr_addr_p1_r[4] , 
            output \wr_addr_p1_r[3] , output \wr_addr_p1_r[2] , output \wr_addr_p1_r[1] , 
            output \wr_addr_p1_r[0] , input n44742, output \wr_addr_r[6] , 
            output \wr_addr_r[5] , output \wr_addr_r[4] , output \wr_addr_r[3] , 
            output \wr_addr_r[2] , output \wr_addr_r[1] , output \wr_addr_r[0] , 
            input maxfan_replicated_net_517, output full_r, output full_mem_r, 
            output empty_r, input m_axil_rdata_31__N_57, output empty_mem_r, 
            input n45041, input n44661, input n45053, input n44659, 
            output fifo_full, output fifo_empty, input n44660, output \wr_cmpaddr_r[1] , 
            input \wr_addr_nxt_w[2] , input \wr_addr_nxt_w[3] , input \wr_addr_nxt_w[4] , 
            output \wr_cmpaddr_r[4] , input \wr_addr_nxt_w[5] , output \rd_cmpaddr_r[1] , 
            input \rd_addr_nxt_w[2] , input \rd_addr_nxt_w[3] , input \rd_addr_nxt_w[4] , 
            output \rd_cmpaddr_r[4] , input \rd_addr_nxt_w[5] , input fifo_rd, 
            input n40790, output n6, output n3, output n1, output n4, 
            input preproc_valid_out);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [5:0]waddr_r;   /* synthesis lineinfo="@41(71[27],71[34])"*/
    wire [5:0]raddr_r;   /* synthesis lineinfo="@41(78[27],78[34])"*/
    wire [6:0]rd_addr_nxt_p1_w;   /* synthesis lineinfo="@41(87[27],87[43])"*/
    
    wire n44604, n45055, n45057;
    wire [5:0]wr_cmpaddr_r;   /* synthesis lineinfo="@41(70[27],70[39])"*/
    
    wire n45031;
    wire [6:0]wr_addr_p1cmp_r;   /* synthesis lineinfo="@41(69[27],69[42])"*/
    wire [5:0]wr_cmpaddr_p1_r;   /* synthesis lineinfo="@41(72[27],72[42])"*/
    wire [6:0]rd_addr_p1cmp_r;   /* synthesis lineinfo="@41(76[27],76[42])"*/
    wire [5:0]rd_cmpaddr_r;   /* synthesis lineinfo="@41(77[27],77[39])"*/
    wire [6:0]wr_addr_nxt_p1_w;   /* synthesis lineinfo="@41(83[27],83[43])"*/
    
    wire n44581, n45033, n45035, n45037, n45039, n45043, n45045, 
        n45047, n45049, n45051, full_nxt_w, empty_nxt_w;
    wire [6:0]wr_addr_p1_r;   /* synthesis lineinfo="@41(68[27],68[39])"*/
    wire [6:0]wr_addr_r;   /* synthesis lineinfo="@41(67[27],67[36])"*/
    wire [6:0]rd_addr_p1_r;   /* synthesis lineinfo="@41(75[27],75[39])"*/
    wire [6:0]rd_addr_r;   /* synthesis lineinfo="@41(74[27],74[36])"*/
    
    wire n44533, n31843, n44546, n31893, full_nxt_w_N_2754, n4_c, 
        n42327, n42053, n42267, n1_c, empty_nxt_w_N_2765, n42261, 
        n7, n42329, n42263, n1_adj_5392, GND_net_c, VCC_net_c;
    
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_addr_r_i0 (.D(\wr_addr_p1_r[0] ), 
            .SP(n44742), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\wr_addr_r[0] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_addr_r_i0.REGSET = "RESET";
    defparam wr_addr_r_i0.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i25233_2_lut_4_lut (.A(\rd_addr_r[0] ), 
            .B(\rd_addr_p1_r[0] ), .C(n44740), .D(\rd_addr_nxt_w[1] ), 
            .Z(rd_addr_nxt_p1_w[1]));   /* synthesis lineinfo="@41(86[47],86[94])"*/
    defparam i25233_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(A (B (D)+!B !(C+!(D)))+!A (B (C (D))))" *) LUT4 i25235_2_lut_rep_1287_4_lut (.A(\rd_addr_r[0] ), 
            .B(\rd_addr_p1_r[0] ), .C(n44740), .D(\rd_addr_nxt_w[1] ), 
            .Z(n44604));   /* synthesis lineinfo="@41(86[47],86[94])"*/
    defparam i25235_2_lut_rep_1287_4_lut.INIT = "0xca00";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ full_r_c (.D(n45055), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(full_r));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam full_r_c.REGSET = "RESET";
    defparam full_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ full_mem_r_c (.D(n45055), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(full_mem_r));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam full_mem_r_c.REGSET = "RESET";
    defparam full_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ empty_r_c (.D(n45057), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(empty_r));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam empty_r_c.REGSET = "SET";
    defparam empty_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ empty_mem_r_c (.D(n45057), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(empty_mem_r));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam empty_mem_r_c.REGSET = "SET";
    defparam empty_mem_r_c.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_addr_p1_r_i0 (.D(n45041), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\wr_addr_p1_r[0] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_addr_p1_r_i0.REGSET = "SET";
    defparam wr_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_cmpaddr_r_i0 (.D(n44661), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_cmpaddr_r[0]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_cmpaddr_r_i0.REGSET = "RESET";
    defparam wr_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_addr_p1cmp_r_i1 (.D(n45031), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_addr_p1cmp_r[6]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam wr_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ waddr_r_i0 (.D(n44661), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(waddr_r[0]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam waddr_r_i0.REGSET = "RESET";
    defparam waddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_cmpaddr_p1_r_i0 (.D(n45041), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_cmpaddr_p1_r[0]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_cmpaddr_p1_r_i0.REGSET = "SET";
    defparam wr_cmpaddr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_r_i0 (.D(\rd_addr_p1_r[0] ), 
            .SP(n44740), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\rd_addr_r[0] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_r_i0.REGSET = "RESET";
    defparam rd_addr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_p1_r_i0 (.D(n45053), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\rd_addr_p1_r[0] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_p1_r_i0.REGSET = "SET";
    defparam rd_addr_p1_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_p1cmp_r_i0 (.D(n45053), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_addr_p1cmp_r[0]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_p1cmp_r_i0.REGSET = "SET";
    defparam rd_addr_p1cmp_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_cmpaddr_r_i0 (.D(n44659), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_cmpaddr_r[0]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_cmpaddr_r_i0.REGSET = "RESET";
    defparam rd_cmpaddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ raddr_r_i0 (.D(n44659), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(raddr_r[0]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam raddr_r_i0.REGSET = "RESET";
    defparam raddr_r_i0.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ full_ext_r (.D(n45055), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(fifo_full));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam full_ext_r.REGSET = "RESET";
    defparam full_ext_r.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ empty_ext_r (.D(n45057), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(fifo_empty));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam empty_ext_r.REGSET = "SET";
    defparam empty_ext_r.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_addr_r_i1 (.D(\wr_addr_p1_r[1] ), 
            .SP(n44742), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\wr_addr_r[1] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_addr_r_i1.REGSET = "RESET";
    defparam wr_addr_r_i1.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i25183_2_lut_4_lut (.A(\wr_addr_r[1] ), 
            .B(\wr_addr_p1_r[1] ), .C(n44742), .D(n44661), .Z(wr_addr_nxt_p1_w[1]));   /* synthesis lineinfo="@41(82[47],82[93])"*/
    defparam i25183_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(A (B (D)+!B !(C+!(D)))+!A (B (C (D))))" *) LUT4 i25185_2_lut_rep_1264_4_lut (.A(\wr_addr_r[1] ), 
            .B(\wr_addr_p1_r[1] ), .C(n44742), .D(n44661), .Z(n44581));   /* synthesis lineinfo="@41(82[47],82[93])"*/
    defparam i25185_2_lut_rep_1264_4_lut.INIT = "0xca00";
    (* lut_function="(A)" *) LUT4 i25218_4_lut_lut_buf_76 (.A(wr_addr_nxt_p1_w[6]), 
            .Z(n45031));   /* synthesis lineinfo="@41(83[47],83[67])"*/
    defparam i25218_4_lut_lut_buf_76.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i25211_2_lut_3_lut_4_lut_lut_buf_77 (.A(wr_addr_nxt_p1_w[5]), 
            .Z(n45033));   /* synthesis lineinfo="@41(83[47],83[67])"*/
    defparam i25211_2_lut_3_lut_4_lut_lut_buf_77.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i25204_2_lut_3_lut_4_lut_lut_buf_78 (.A(wr_addr_nxt_p1_w[4]), 
            .Z(n45035));   /* synthesis lineinfo="@41(83[47],83[67])"*/
    defparam i25204_2_lut_3_lut_4_lut_lut_buf_78.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i25197_2_lut_3_lut_4_lut_lut_buf_79 (.A(wr_addr_nxt_p1_w[3]), 
            .Z(n45037));   /* synthesis lineinfo="@41(83[47],83[67])"*/
    defparam i25197_2_lut_3_lut_4_lut_lut_buf_79.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i25183_2_lut_4_lut_lut_buf_80 (.A(wr_addr_nxt_p1_w[1]), 
            .Z(n45039));   /* synthesis lineinfo="@41(82[47],82[93])"*/
    defparam i25183_2_lut_4_lut_lut_buf_80.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i25268_4_lut_lut_buf_82 (.A(rd_addr_nxt_p1_w[6]), 
            .Z(n45043));   /* synthesis lineinfo="@41(87[47],87[67])"*/
    defparam i25268_4_lut_lut_buf_82.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i25261_2_lut_3_lut_4_lut_lut_buf_83 (.A(rd_addr_nxt_p1_w[5]), 
            .Z(n45045));   /* synthesis lineinfo="@41(87[47],87[67])"*/
    defparam i25261_2_lut_3_lut_4_lut_lut_buf_83.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i25254_2_lut_3_lut_4_lut_lut_buf_84 (.A(rd_addr_nxt_p1_w[4]), 
            .Z(n45047));   /* synthesis lineinfo="@41(87[47],87[67])"*/
    defparam i25254_2_lut_3_lut_4_lut_lut_buf_84.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i25247_2_lut_3_lut_4_lut_lut_buf_85 (.A(rd_addr_nxt_p1_w[3]), 
            .Z(n45049));   /* synthesis lineinfo="@41(87[47],87[67])"*/
    defparam i25247_2_lut_3_lut_4_lut_lut_buf_85.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 i25233_2_lut_4_lut_lut_buf_86 (.A(rd_addr_nxt_p1_w[1]), 
            .Z(n45051));   /* synthesis lineinfo="@41(86[47],86[94])"*/
    defparam i25233_2_lut_4_lut_lut_buf_86.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 full_nxt_w_I_0_4_lut_lut_buf_88 (.A(full_nxt_w), 
            .Z(n45055));   /* synthesis lineinfo="@41(90[47],91[102])"*/
    defparam full_nxt_w_I_0_4_lut_lut_buf_88.INIT = "0xaaaa";
    (* lut_function="(A)" *) LUT4 empty_nxt_w_I_0_4_lut_lut_buf_89 (.A(empty_nxt_w), 
            .Z(n45057));   /* synthesis lineinfo="@41(92[47],92[162])"*/
    defparam empty_nxt_w_I_0_4_lut_lut_buf_89.INIT = "0xaaaa";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_addr_r_i2 (.D(\wr_addr_p1_r[2] ), 
            .SP(n44742), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\wr_addr_r[2] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_addr_r_i2.REGSET = "RESET";
    defparam wr_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_addr_r_i3 (.D(\wr_addr_p1_r[3] ), 
            .SP(n44742), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\wr_addr_r[3] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_addr_r_i3.REGSET = "RESET";
    defparam wr_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_addr_r_i4 (.D(\wr_addr_p1_r[4] ), 
            .SP(n44742), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\wr_addr_r[4] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_addr_r_i4.REGSET = "RESET";
    defparam wr_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_addr_r_i5 (.D(\wr_addr_p1_r[5] ), 
            .SP(n44742), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\wr_addr_r[5] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_addr_r_i5.REGSET = "RESET";
    defparam wr_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_addr_r_i6 (.D(wr_addr_p1_r[6]), 
            .SP(n44742), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_addr_r[6]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_addr_r_i6.REGSET = "RESET";
    defparam wr_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_addr_p1_r_i1 (.D(n45039), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\wr_addr_p1_r[1] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_addr_p1_r_i1.REGSET = "RESET";
    defparam wr_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_addr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\wr_addr_p1_r[2] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_addr_p1_r_i2.REGSET = "RESET";
    defparam wr_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_addr_p1_r_i3 (.D(n45037), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\wr_addr_p1_r[3] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_addr_p1_r_i3.REGSET = "RESET";
    defparam wr_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_addr_p1_r_i4 (.D(n45035), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\wr_addr_p1_r[4] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_addr_p1_r_i4.REGSET = "RESET";
    defparam wr_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_addr_p1_r_i5 (.D(n45033), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\wr_addr_p1_r[5] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_addr_p1_r_i5.REGSET = "RESET";
    defparam wr_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_addr_p1_r_i6 (.D(n45031), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_addr_p1_r[6]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_addr_p1_r_i6.REGSET = "RESET";
    defparam wr_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_cmpaddr_r_i1 (.D(n44660), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\wr_cmpaddr_r[1] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_cmpaddr_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_cmpaddr_r_i2 (.D(\wr_addr_nxt_w[2] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_cmpaddr_r[2]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_cmpaddr_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_cmpaddr_r_i3 (.D(\wr_addr_nxt_w[3] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_cmpaddr_r[3]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_cmpaddr_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_cmpaddr_r_i4 (.D(\wr_addr_nxt_w[4] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\wr_cmpaddr_r[4] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_cmpaddr_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_cmpaddr_r_i5 (.D(\wr_addr_nxt_w[5] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_cmpaddr_r[5]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_cmpaddr_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ waddr_r_i1 (.D(n44660), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(waddr_r[1]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam waddr_r_i1.REGSET = "RESET";
    defparam waddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ waddr_r_i2 (.D(\wr_addr_nxt_w[2] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(waddr_r[2]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam waddr_r_i2.REGSET = "RESET";
    defparam waddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ waddr_r_i3 (.D(\wr_addr_nxt_w[3] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(waddr_r[3]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam waddr_r_i3.REGSET = "RESET";
    defparam waddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ waddr_r_i4 (.D(\wr_addr_nxt_w[4] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(waddr_r[4]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam waddr_r_i4.REGSET = "RESET";
    defparam waddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ waddr_r_i5 (.D(\wr_addr_nxt_w[5] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(waddr_r[5]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam waddr_r_i5.REGSET = "RESET";
    defparam waddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_cmpaddr_p1_r_i1 (.D(n45039), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_cmpaddr_p1_r[1]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_cmpaddr_p1_r_i1.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_cmpaddr_p1_r_i2 (.D(wr_addr_nxt_p1_w[2]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_cmpaddr_p1_r[2]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_cmpaddr_p1_r_i2.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_cmpaddr_p1_r_i3 (.D(n45037), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_cmpaddr_p1_r[3]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_cmpaddr_p1_r_i3.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_cmpaddr_p1_r_i4 (.D(n45035), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_cmpaddr_p1_r[4]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_cmpaddr_p1_r_i4.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ wr_cmpaddr_p1_r_i5 (.D(n45033), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(wr_cmpaddr_p1_r[5]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam wr_cmpaddr_p1_r_i5.REGSET = "RESET";
    defparam wr_cmpaddr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_r_i1 (.D(\rd_addr_p1_r[1] ), 
            .SP(n44740), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\rd_addr_r[1] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_r_i1.REGSET = "RESET";
    defparam rd_addr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_r_i2 (.D(\rd_addr_p1_r[2] ), 
            .SP(n44740), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\rd_addr_r[2] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_r_i2.REGSET = "RESET";
    defparam rd_addr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_r_i3 (.D(\rd_addr_p1_r[3] ), 
            .SP(n44740), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\rd_addr_r[3] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_r_i3.REGSET = "RESET";
    defparam rd_addr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_r_i4 (.D(\rd_addr_p1_r[4] ), 
            .SP(n44740), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\rd_addr_r[4] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_r_i4.REGSET = "RESET";
    defparam rd_addr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_r_i5 (.D(\rd_addr_p1_r[5] ), 
            .SP(n44740), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\rd_addr_r[5] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_r_i5.REGSET = "RESET";
    defparam rd_addr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_r_i6 (.D(rd_addr_p1_r[6]), 
            .SP(n44740), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_addr_r[6]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_r_i6.REGSET = "RESET";
    defparam rd_addr_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_p1_r_i1 (.D(n45051), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\rd_addr_p1_r[1] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_p1_r_i1.REGSET = "RESET";
    defparam rd_addr_p1_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_p1_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\rd_addr_p1_r[2] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_p1_r_i2.REGSET = "RESET";
    defparam rd_addr_p1_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_p1_r_i3 (.D(n45049), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\rd_addr_p1_r[3] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_p1_r_i3.REGSET = "RESET";
    defparam rd_addr_p1_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_p1_r_i4 (.D(n45047), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\rd_addr_p1_r[4] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_p1_r_i4.REGSET = "RESET";
    defparam rd_addr_p1_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_p1_r_i5 (.D(n45045), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\rd_addr_p1_r[5] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_p1_r_i5.REGSET = "RESET";
    defparam rd_addr_p1_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_p1_r_i6 (.D(n45043), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_addr_p1_r[6]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_p1_r_i6.REGSET = "RESET";
    defparam rd_addr_p1_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_p1cmp_r_i1 (.D(n45051), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_addr_p1cmp_r[1]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_p1cmp_r_i1.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_p1cmp_r_i2 (.D(rd_addr_nxt_p1_w[2]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_addr_p1cmp_r[2]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_p1cmp_r_i2.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_p1cmp_r_i3 (.D(n45049), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_addr_p1cmp_r[3]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_p1cmp_r_i3.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_p1cmp_r_i4 (.D(n45047), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_addr_p1cmp_r[4]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_p1cmp_r_i4.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_p1cmp_r_i5 (.D(n45045), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_addr_p1cmp_r[5]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_p1cmp_r_i5.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_addr_p1cmp_r_i6 (.D(n45043), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_addr_p1cmp_r[6]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_addr_p1cmp_r_i6.REGSET = "RESET";
    defparam rd_addr_p1cmp_r_i6.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_cmpaddr_r_i1 (.D(\rd_addr_nxt_w[1] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\rd_cmpaddr_r[1] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_cmpaddr_r_i1.REGSET = "RESET";
    defparam rd_cmpaddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_cmpaddr_r_i2 (.D(\rd_addr_nxt_w[2] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_cmpaddr_r[2]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_cmpaddr_r_i2.REGSET = "RESET";
    defparam rd_cmpaddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_cmpaddr_r_i3 (.D(\rd_addr_nxt_w[3] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_cmpaddr_r[3]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_cmpaddr_r_i3.REGSET = "RESET";
    defparam rd_cmpaddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_cmpaddr_r_i4 (.D(\rd_addr_nxt_w[4] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\rd_cmpaddr_r[4] ));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_cmpaddr_r_i4.REGSET = "RESET";
    defparam rd_cmpaddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ rd_cmpaddr_r_i5 (.D(\rd_addr_nxt_w[5] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(rd_cmpaddr_r[5]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam rd_cmpaddr_r_i5.REGSET = "RESET";
    defparam rd_cmpaddr_r_i5.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ raddr_r_i1 (.D(\rd_addr_nxt_w[1] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(raddr_r[1]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam raddr_r_i1.REGSET = "RESET";
    defparam raddr_r_i1.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ raddr_r_i2 (.D(\rd_addr_nxt_w[2] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(raddr_r[2]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam raddr_r_i2.REGSET = "RESET";
    defparam raddr_r_i2.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ raddr_r_i3 (.D(\rd_addr_nxt_w[3] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(raddr_r[3]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam raddr_r_i3.REGSET = "RESET";
    defparam raddr_r_i3.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ raddr_r_i4 (.D(\rd_addr_nxt_w[4] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(raddr_r[4]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam raddr_r_i4.REGSET = "RESET";
    defparam raddr_r_i4.SRMODE = "ASYNC";
    (* syn_preserve=1, LSE_LINE_FILE_ID=82, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=36, LSE_RLINE=45 *) FD1P3XZ raddr_r_i5 (.D(\rd_addr_nxt_w[5] ), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(raddr_r[5]));   /* synthesis lineinfo="@41(151[9],194[12])"*/
    defparam raddr_r_i5.REGSET = "RESET";
    defparam raddr_r_i5.SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25213_2_lut_3_lut_4_lut (.A(\wr_addr_nxt_w[3] ), 
            .B(n44533), .C(\wr_addr_nxt_w[5] ), .D(\wr_addr_nxt_w[4] ), 
            .Z(n31843));   /* synthesis lineinfo="@41(83[47],83[67])"*/
    defparam i25213_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25211_2_lut_3_lut_4_lut (.A(\wr_addr_nxt_w[3] ), 
            .B(n44533), .C(\wr_addr_nxt_w[5] ), .D(\wr_addr_nxt_w[4] ), 
            .Z(wr_addr_nxt_p1_w[5]));   /* synthesis lineinfo="@41(83[47],83[67])"*/
    defparam i25211_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25261_2_lut_3_lut_4_lut (.A(\rd_addr_nxt_w[3] ), 
            .B(n44546), .C(\rd_addr_nxt_w[5] ), .D(\rd_addr_nxt_w[4] ), 
            .Z(rd_addr_nxt_p1_w[5]));   /* synthesis lineinfo="@41(87[47],87[67])"*/
    defparam i25261_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25263_2_lut_3_lut_4_lut (.A(\rd_addr_nxt_w[3] ), 
            .B(n44546), .C(\rd_addr_nxt_w[5] ), .D(\rd_addr_nxt_w[4] ), 
            .Z(n31893));   /* synthesis lineinfo="@41(87[47],87[67])"*/
    defparam i25263_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C+!(D))+!B !(C+!(D)))+!A (B (C (D))+!B !(C (D)))))" *) LUT4 i25268_4_lut (.A(rd_addr_r[6]), 
            .B(n31893), .C(rd_addr_p1_r[6]), .D(n44740), .Z(rd_addr_nxt_p1_w[6]));   /* synthesis lineinfo="@41(87[47],87[67])"*/
    defparam i25268_4_lut.INIT = "0x3c66";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25204_2_lut_3_lut_4_lut (.A(\wr_addr_nxt_w[2] ), 
            .B(n44581), .C(\wr_addr_nxt_w[4] ), .D(\wr_addr_nxt_w[3] ), 
            .Z(wr_addr_nxt_p1_w[4]));   /* synthesis lineinfo="@41(83[47],83[67])"*/
    defparam i25204_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25254_2_lut_3_lut_4_lut (.A(\rd_addr_nxt_w[2] ), 
            .B(n44604), .C(\rd_addr_nxt_w[4] ), .D(\rd_addr_nxt_w[3] ), 
            .Z(rd_addr_nxt_p1_w[4]));   /* synthesis lineinfo="@41(87[47],87[67])"*/
    defparam i25254_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C)))" *) LUT4 i25192_2_lut_rep_1216_3_lut (.A(n44660), 
            .B(n44661), .C(\wr_addr_nxt_w[2] ), .Z(n44533));   /* synthesis lineinfo="@41(83[47],83[67])"*/
    defparam i25192_2_lut_rep_1216_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25197_2_lut_3_lut_4_lut (.A(n44660), 
            .B(n44661), .C(\wr_addr_nxt_w[3] ), .D(\wr_addr_nxt_w[2] ), 
            .Z(wr_addr_nxt_p1_w[3]));   /* synthesis lineinfo="@41(83[47],83[67])"*/
    defparam i25197_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i25190_2_lut_3_lut (.A(n44660), 
            .B(n44661), .C(\wr_addr_nxt_w[2] ), .Z(wr_addr_nxt_p1_w[2]));   /* synthesis lineinfo="@41(83[47],83[67])"*/
    defparam i25190_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A+!(B+(C+!(D))))" *) LUT4 full_nxt_w_I_0_4_lut (.A(full_nxt_w_N_2754), 
            .B(fifo_rd), .C(n40790), .D(full_r), .Z(full_nxt_w));   /* synthesis lineinfo="@41(90[47],91[102])"*/
    defparam full_nxt_w_I_0_4_lut.INIT = "0xabaa";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i1_4_lut (.A(n44742), .B(n4_c), 
            .C(n42327), .D(n42053), .Z(full_nxt_w_N_2754));
    defparam i1_4_lut.INIT = "0x0200";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 wr_cmpaddr_p1_r_5__I_0_i4_2_lut (.A(wr_cmpaddr_p1_r[3]), 
            .B(rd_cmpaddr_r[3]), .Z(n4_c));   /* synthesis lineinfo="@41(90[70],90[103])"*/
    defparam wr_cmpaddr_p1_r_5__I_0_i4_2_lut.INIT = "0x6666";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))" *) LUT4 i35460_4_lut (.A(wr_cmpaddr_p1_r[5]), 
            .B(n42267), .C(n1_c), .D(rd_cmpaddr_r[5]), .Z(n42327));
    defparam i35460_4_lut.INIT = "0xfdfe";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C (D)))+!A (B (C+(D))+!B (C+!(D)))))" *) LUT4 i1_4_lut_adj_38200 (.A(wr_cmpaddr_p1_r[4]), 
            .B(wr_addr_p1cmp_r[6]), .C(\rd_cmpaddr_r[4] ), .D(rd_addr_r[6]), 
            .Z(n42053));
    defparam i1_4_lut_adj_38200.INIT = "0x2184";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i35400_4_lut (.A(wr_cmpaddr_p1_r[2]), 
            .B(wr_cmpaddr_p1_r[1]), .C(rd_cmpaddr_r[2]), .D(\rd_cmpaddr_r[1] ), 
            .Z(n42267));
    defparam i35400_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 wr_cmpaddr_p1_r_5__I_0_i1_2_lut (.A(wr_cmpaddr_p1_r[0]), 
            .B(rd_cmpaddr_r[0]), .Z(n1_c));   /* synthesis lineinfo="@41(90[70],90[103])"*/
    defparam wr_cmpaddr_p1_r_5__I_0_i1_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 wr_cmpaddr_r_5__I_0_341_i6_2_lut (.A(wr_cmpaddr_r[5]), 
            .B(rd_cmpaddr_r[5]), .Z(n6));   /* synthesis lineinfo="@41(91[50],91[80])"*/
    defparam wr_cmpaddr_r_5__I_0_341_i6_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 wr_cmpaddr_r_5__I_0_341_i3_2_lut (.A(wr_cmpaddr_r[2]), 
            .B(rd_cmpaddr_r[2]), .Z(n3));   /* synthesis lineinfo="@41(91[50],91[80])"*/
    defparam wr_cmpaddr_r_5__I_0_341_i3_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 wr_cmpaddr_r_5__I_0_341_i1_2_lut (.A(wr_cmpaddr_r[0]), 
            .B(rd_cmpaddr_r[0]), .Z(n1));   /* synthesis lineinfo="@41(91[50],91[80])"*/
    defparam wr_cmpaddr_r_5__I_0_341_i1_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 wr_cmpaddr_r_5__I_0_341_i4_2_lut (.A(wr_cmpaddr_r[3]), 
            .B(rd_cmpaddr_r[3]), .Z(n4));   /* synthesis lineinfo="@41(91[50],91[80])"*/
    defparam wr_cmpaddr_r_5__I_0_341_i4_2_lut.INIT = "0x6666";
    (* lut_function="(A+!(B+(C+!(D))))" *) LUT4 empty_nxt_w_I_0_4_lut (.A(empty_nxt_w_N_2765), 
            .B(preproc_valid_out), .C(n40790), .D(empty_r), .Z(empty_nxt_w));   /* synthesis lineinfo="@41(92[47],92[162])"*/
    defparam empty_nxt_w_I_0_4_lut.INIT = "0xabaa";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i1_4_lut_adj_38201 (.A(n42261), 
            .B(n7), .C(n42329), .D(n44740), .Z(empty_nxt_w_N_2765));
    defparam i1_4_lut_adj_38201.INIT = "0x0100";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i35394_4_lut (.A(rd_addr_p1cmp_r[4]), 
            .B(rd_addr_p1cmp_r[1]), .C(\wr_addr_r[4] ), .D(\wr_addr_r[1] ), 
            .Z(n42261));
    defparam i35394_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 rd_addr_p1cmp_r_6__I_0_i7_2_lut (.A(rd_addr_p1cmp_r[6]), 
            .B(wr_addr_r[6]), .Z(n7));   /* synthesis lineinfo="@41(92[71],92[101])"*/
    defparam rd_addr_p1cmp_r_6__I_0_i7_2_lut.INIT = "0x6666";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))" *) LUT4 i35462_4_lut (.A(rd_addr_p1cmp_r[3]), 
            .B(n42263), .C(n1_adj_5392), .D(\wr_addr_r[3] ), .Z(n42329));
    defparam i35462_4_lut.INIT = "0xfdfe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i35396_4_lut (.A(rd_addr_p1cmp_r[2]), 
            .B(rd_addr_p1cmp_r[5]), .C(\wr_addr_r[2] ), .D(\wr_addr_r[5] ), 
            .Z(n42263));
    defparam i35396_4_lut.INIT = "0x7bde";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 rd_addr_p1cmp_r_6__I_0_i1_2_lut (.A(rd_addr_p1cmp_r[0]), 
            .B(\wr_addr_r[0] ), .Z(n1_adj_5392));   /* synthesis lineinfo="@41(92[71],92[101])"*/
    defparam rd_addr_p1cmp_r_6__I_0_i1_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C+!(D))+!B !(C+!(D)))+!A (B (C (D))+!B !(C (D)))))" *) LUT4 i25218_4_lut (.A(wr_addr_r[6]), 
            .B(n31843), .C(wr_addr_p1_r[6]), .D(n44742), .Z(wr_addr_nxt_p1_w[6]));   /* synthesis lineinfo="@41(83[47],83[67])"*/
    defparam i25218_4_lut.INIT = "0x3c66";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25247_2_lut_3_lut_4_lut (.A(\rd_addr_nxt_w[1] ), 
            .B(n44659), .C(\rd_addr_nxt_w[3] ), .D(\rd_addr_nxt_w[2] ), 
            .Z(rd_addr_nxt_p1_w[3]));   /* synthesis lineinfo="@41(87[47],87[67])"*/
    defparam i25247_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C)))" *) LUT4 i25242_2_lut_rep_1229_3_lut (.A(\rd_addr_nxt_w[1] ), 
            .B(n44659), .C(\rd_addr_nxt_w[2] ), .Z(n44546));   /* synthesis lineinfo="@41(87[47],87[67])"*/
    defparam i25242_2_lut_rep_1229_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i25240_2_lut_3_lut (.A(\rd_addr_nxt_w[1] ), 
            .B(n44659), .C(\rd_addr_nxt_w[2] ), .Z(rd_addr_nxt_p1_w[2]));   /* synthesis lineinfo="@41(87[47],87[67])"*/
    defparam i25240_2_lut_3_lut.INIT = "0x7878";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\signal_filter_int/dft_inst/fifo/lscc_fifo_ip/mem_EBR.mem", ECO_MEM_SIZE="[12, 64]", ECO_MEM_BLOCK_SIZE="[16, 64]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B \mem_EBR.mem0  (.RADDR10(GND_net_c), 
            .RADDR9(GND_net_c), .RADDR8(GND_net_c), .RADDR7(GND_net), 
            .RADDR6(GND_net), .RADDR5(raddr_r[5]), .RADDR4(raddr_r[4]), 
            .RADDR3(raddr_r[3]), .RADDR2(raddr_r[2]), .RADDR1(raddr_r[1]), 
            .RADDR0(raddr_r[0]), .WADDR10(GND_net_c), .WADDR9(GND_net_c), 
            .WADDR8(GND_net_c), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(waddr_r[5]), 
            .WADDR4(waddr_r[4]), .WADDR3(waddr_r[3]), .WADDR2(waddr_r[2]), 
            .WADDR1(waddr_r[1]), .WADDR0(waddr_r[0]), .MASK_N15(GND_net), 
            .MASK_N14(GND_net), .MASK_N13(GND_net), .MASK_N12(GND_net), 
            .MASK_N11(GND_net), .MASK_N10(GND_net), .MASK_N9(GND_net), 
            .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), .MASK_N5(GND_net), 
            .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), .MASK_N1(GND_net), 
            .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), .WDATA13(GND_net), 
            .WDATA12(GND_net), .WDATA11(preproc_data_out[11]), .WDATA10(preproc_data_out[10]), 
            .WDATA9(preproc_data_out[9]), .WDATA8(preproc_data_out[8]), 
            .WDATA7(preproc_data_out[7]), .WDATA6(preproc_data_out[6]), 
            .WDATA5(preproc_data_out[5]), .WDATA4(preproc_data_out[4]), 
            .WDATA3(preproc_data_out[3]), .WDATA2(preproc_data_out[2]), 
            .WDATA1(preproc_data_out[1]), .WDATA0(preproc_data_out[0]), 
            .RCLKE(VCC_net), .RCLK(ADC_DCLK_c), .RE(rd_fifo_en_w), .WCLKE(VCC_net), 
            .WCLK(ADC_DCLK_c), .WE(wr_fifo_en_w), .RDATA11(fifo_rdata[11]), 
            .RDATA10(fifo_rdata[10]), .RDATA9(fifo_rdata[9]), .RDATA8(fifo_rdata[8]), 
            .RDATA7(fifo_rdata[7]), .RDATA6(fifo_rdata[6]), .RDATA5(fifo_rdata[5]), 
            .RDATA4(fifo_rdata[4]), .RDATA3(fifo_rdata[3]), .RDATA2(fifo_rdata[2]), 
            .RDATA1(fifo_rdata[1]), .RDATA0(fifo_rdata[0]));
    defparam \mem_EBR.mem0 .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \mem_EBR.mem0 .DATA_WIDTH_W = "16";
    defparam \mem_EBR.mem0 .DATA_WIDTH_R = "16";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module dft_core
//

module dft_core (input ADC_DCLK_c, input m_axil_rdata_31__N_57, output fifo_rd, 
            input n23, input n4721, output [4:0]pts_cnt, output [1:0]fram_waddr, 
            input [15:0]fram_rdata_im_del, output cmul_done, output n45053, 
            input n21169, input n23298, input n21167, input n21165, 
            input n21163, input maxfan_replicated_net_517, input n21134, 
            input n21306, input n21304, input n21302, input n21300, 
            input empty_r, output n44740, input \rd_addr_p1_r[0] , input \rd_addr_r[0] , 
            input \rd_addr_p1_r[1] , input \rd_addr_r[1] , output \rd_addr_nxt_w[1] , 
            input \rd_addr_p1_r[5] , input \rd_addr_r[5] , output \rd_addr_nxt_w[5] , 
            input \rd_addr_p1_r[4] , input \rd_addr_r[4] , output \rd_addr_nxt_w[4] , 
            input \rd_addr_p1_r[3] , input \rd_addr_r[3] , output \rd_addr_nxt_w[3] , 
            output n44659, input \rd_addr_p1_r[2] , input \rd_addr_r[2] , 
            output \rd_addr_nxt_w[2] , output n20, input fifo_empty, input empty_mem_r, 
            output rd_fifo_en_w, output n40498, output core_valid_out, 
            input [11:0]fifo_rdata, input n6, input n3, output n40790, 
            input \wr_cmpaddr_r[4] , input \rd_cmpaddr_r[4] , input n1, 
            input \wr_cmpaddr_r[1] , input n4, input \rd_cmpaddr_r[1] , 
            input GND_net, input VCC_net, output \fram_wdata_im[0] , output \fram_wdata_re[0] , 
            output \fram_wdata_im[1] , output \fram_wdata_re[1] , output \fram_wdata_im[2] , 
            output \fram_wdata_re[2] , output \fram_wdata_im[3] , output \fram_wdata_re[3] , 
            output \fram_wdata_im[4] , output \fram_wdata_re[4] , output \fram_wdata_im[5] , 
            output \fram_wdata_re[5] , output \fram_wdata_im[6] , output \fram_wdata_re[6] , 
            output \fram_wdata_im[7] , output \fram_wdata_re[7] , output \fram_wdata_im[8] , 
            output \fram_wdata_re[8] , output \fram_wdata_im[9] , output \fram_wdata_re[9] , 
            output \fram_wdata_im[10] , output \fram_wdata_re[10] , output \fram_wdata_im[11] , 
            output \fram_wdata_re[11] , output \fram_wdata_im[12] , output \fram_wdata_re[12] , 
            output \fram_wdata_im[13] , output \fram_wdata_re[13] , output \fram_wdata_im[14] , 
            output \fram_wdata_re[14] , output \cmul_result_im[15] , output \cmul_result_re[15] , 
            output \fram_rdata_im[1] , output \fram_rdata_im[2] , output \fram_rdata_im[3] , 
            output \fram_rdata_im[4] , output \fram_rdata_im[5] , output \fram_rdata_im[6] , 
            output \fram_rdata_im[7] , output \fram_rdata_im[8] , output \fram_rdata_im[9] , 
            output \fram_rdata_im[10] , output \fram_rdata_im[11] , output \fram_rdata_im[12] , 
            output \fram_rdata_im[13] , output \fram_rdata_im[14] , output \fram_rdata_im[15] , 
            output \fram_rdata_im[0] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    wire n20204;
    wire [1:0]fsm_state;   /* synthesis lineinfo="@11(60[11],60[20])"*/
    
    wire n39687;
    wire [1:0]fram_raddr_1__N_2787;
    wire [1:0]fram_raddr;   /* synthesis lineinfo="@11(70[24],70[34])"*/
    
    wire n20214, fram_rd, n35592, n44751;
    wire [15:0]n34;
    
    wire n5131, n44585, n10;
    wire [6:0]rd_addr_nxt_p1_w;   /* synthesis lineinfo="@41(87[27],87[43])"*/
    wire [4:0]pts_cnt_out;   /* synthesis lineinfo="@11(93[23],93[34])"*/
    
    wire n39895, n44666, n22957, n40, n40745, n40088, n17_adj_5386, 
        n22958, n55, n42177;
    wire [15:0]n5345;
    
    wire n4_c, n6_c;
    wire [15:0]\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947 ;
    
    wire n8, n10_adj_5387, n44538;
    wire [15:0]add_data_b;   /* synthesis lineinfo="@11(79[30],79[40])"*/
    wire [15:0]n5394;
    
    wire n59, n42043, twrom_rd;
    wire [1:0]twrom_raddr;   /* synthesis lineinfo="@11(75[25],75[36])"*/
    wire [15:0]cmul_twiddle_im;   /* synthesis lineinfo="@11(86[34],86[49])"*/
    wire [15:0]cmul_twiddle_re;   /* synthesis lineinfo="@11(85[34],85[49])"*/
    
    wire cmul_valid;
    wire [15:0]cmul_data_re;   /* synthesis lineinfo="@11(83[34],83[46])"*/
    
    wire VCC_net_c;
    
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=127, LSE_RLINE=141 *) FD1P3XZ fifo_rd_c (.D(n39687), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(fifo_rd));   /* synthesis lineinfo="@11(328[5],360[8])"*/
    defparam fifo_rd_c.REGSET = "RESET";
    defparam fifo_rd_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=127, LSE_RLINE=141 *) FD1P3XZ fram_raddr_i0 (.D(fram_raddr_1__N_2787[0]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(fram_raddr[0]));   /* synthesis lineinfo="@11(328[5],360[8])"*/
    defparam fram_raddr_i0.REGSET = "RESET";
    defparam fram_raddr_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=127, LSE_RLINE=141 *) FD1P3XZ fram_rd_c (.D(n20214), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(fram_rd));   /* synthesis lineinfo="@11(328[5],360[8])"*/
    defparam fram_rd_c.REGSET = "RESET";
    defparam fram_rd_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=127, LSE_RLINE=141 *) FD1P3XZ pts_cnt__i0 (.D(n23), 
            .SP(n4721), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(pts_cnt[0]));   /* synthesis lineinfo="@11(100[5],109[8])"*/
    defparam pts_cnt__i0.REGSET = "RESET";
    defparam pts_cnt__i0.SRMODE = "ASYNC";
    FD1P3XZ fram_waddr_781__i0 (.D(n35592), .SP(cmul_done), .CK(ADC_DCLK_c), 
            .SR(m_axil_rdata_31__N_57), .Q(fram_waddr[0]));   /* synthesis lineinfo="@11(157[27],157[41])"*/
    defparam fram_waddr_781__i0.REGSET = "RESET";
    defparam fram_waddr_781__i0.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))" *) LUT4 i36288_2_lut (.A(fram_waddr[1]), 
            .B(fram_waddr[0]), .Z(n35592));
    defparam i36288_2_lut.INIT = "0x1111";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i18465_2_lut_4_lut (.A(pts_cnt[4]), 
            .B(n44751), .C(pts_cnt[1]), .D(fram_rdata_im_del[14]), .Z(n34[14]));
    defparam i18465_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i18254_2_lut_4_lut (.A(pts_cnt[4]), 
            .B(n44751), .C(pts_cnt[1]), .D(fram_rdata_im_del[0]), .Z(n34[0]));
    defparam i18254_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i18477_2_lut_4_lut (.A(pts_cnt[4]), 
            .B(n44751), .C(pts_cnt[1]), .D(fram_rdata_im_del[2]), .Z(n34[2]));
    defparam i18477_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i18476_2_lut_4_lut (.A(pts_cnt[4]), 
            .B(n44751), .C(pts_cnt[1]), .D(fram_rdata_im_del[3]), .Z(n34[3]));
    defparam i18476_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i18475_2_lut_4_lut (.A(pts_cnt[4]), 
            .B(n44751), .C(pts_cnt[1]), .D(fram_rdata_im_del[4]), .Z(n34[4]));
    defparam i18475_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i18474_2_lut_4_lut (.A(pts_cnt[4]), 
            .B(n44751), .C(pts_cnt[1]), .D(fram_rdata_im_del[5]), .Z(n34[5]));
    defparam i18474_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i18473_2_lut_4_lut (.A(pts_cnt[4]), 
            .B(n44751), .C(pts_cnt[1]), .D(fram_rdata_im_del[6]), .Z(n34[6]));
    defparam i18473_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i18472_2_lut_4_lut (.A(pts_cnt[4]), 
            .B(n44751), .C(pts_cnt[1]), .D(fram_rdata_im_del[7]), .Z(n34[7]));
    defparam i18472_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i18471_2_lut_4_lut (.A(pts_cnt[4]), 
            .B(n44751), .C(pts_cnt[1]), .D(fram_rdata_im_del[8]), .Z(n34[8]));
    defparam i18471_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i18470_2_lut_4_lut (.A(pts_cnt[4]), 
            .B(n44751), .C(pts_cnt[1]), .D(fram_rdata_im_del[9]), .Z(n34[9]));
    defparam i18470_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i18469_2_lut_4_lut (.A(pts_cnt[4]), 
            .B(n44751), .C(pts_cnt[1]), .D(fram_rdata_im_del[10]), .Z(n34[10]));
    defparam i18469_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i18468_2_lut_4_lut (.A(pts_cnt[4]), 
            .B(n44751), .C(pts_cnt[1]), .D(fram_rdata_im_del[11]), .Z(n34[11]));
    defparam i18468_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i18467_2_lut_4_lut (.A(pts_cnt[4]), 
            .B(n44751), .C(pts_cnt[1]), .D(fram_rdata_im_del[12]), .Z(n34[12]));
    defparam i18467_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i18466_2_lut_4_lut (.A(pts_cnt[4]), 
            .B(n44751), .C(pts_cnt[1]), .D(fram_rdata_im_del[13]), .Z(n34[13]));
    defparam i18466_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i18478_2_lut_4_lut (.A(pts_cnt[4]), 
            .B(n44751), .C(pts_cnt[1]), .D(fram_rdata_im_del[1]), .Z(n34[1]));
    defparam i18478_2_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i1_2_lut_rep_1268_4_lut (.A(pts_cnt[4]), 
            .B(n44751), .C(pts_cnt[1]), .D(n5131), .Z(n44585));
    defparam i1_2_lut_rep_1268_4_lut.INIT = "0xfe00";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i18464_2_lut_4_lut (.A(pts_cnt[4]), 
            .B(n44751), .C(pts_cnt[1]), .D(fram_rdata_im_del[15]), .Z(n34[15]));
    defparam i18464_2_lut_4_lut.INIT = "0xfe00";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=127, LSE_RLINE=141 *) FD1P3XZ fsm_state_i1 (.D(n10), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(fsm_state[1]));   /* synthesis lineinfo="@11(295[5],298[31])"*/
    defparam fsm_state_i1.REGSET = "RESET";
    defparam fsm_state_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=127, LSE_RLINE=141 *) FD1P3XZ fram_raddr_i1 (.D(fram_raddr_1__N_2787[1]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(fram_raddr[1]));   /* synthesis lineinfo="@11(328[5],360[8])"*/
    defparam fram_raddr_i1.REGSET = "RESET";
    defparam fram_raddr_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=127, LSE_RLINE=141 *) FD1P3XZ pts_cnt_out__i1 (.D(n21169), 
            .SP(n23298), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pts_cnt_out[1]));   /* synthesis lineinfo="@11(114[5],119[32])"*/
    defparam pts_cnt_out__i1.REGSET = "RESET";
    defparam pts_cnt_out__i1.SRMODE = "ASYNC";
    (* lut_function="(A)" *) LUT4 i25231_1_lut_3_lut_4_lut_lut_buf_87 (.A(rd_addr_nxt_p1_w[0]), 
            .Z(n45053));   /* synthesis lineinfo="@11(328[5],360[8])"*/
    defparam i25231_1_lut_3_lut_4_lut_lut_buf_87.INIT = "0xaaaa";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=127, LSE_RLINE=141 *) FD1P3XZ pts_cnt_out__i2 (.D(n21167), 
            .SP(n23298), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pts_cnt_out[2]));   /* synthesis lineinfo="@11(114[5],119[32])"*/
    defparam pts_cnt_out__i2.REGSET = "RESET";
    defparam pts_cnt_out__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=127, LSE_RLINE=141 *) FD1P3XZ pts_cnt_out__i3 (.D(n21165), 
            .SP(n23298), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pts_cnt_out[3]));   /* synthesis lineinfo="@11(114[5],119[32])"*/
    defparam pts_cnt_out__i3.REGSET = "RESET";
    defparam pts_cnt_out__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=127, LSE_RLINE=141 *) FD1P3XZ pts_cnt_out__i4 (.D(n21163), 
            .SP(n23298), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(pts_cnt_out[4]));   /* synthesis lineinfo="@11(114[5],119[32])"*/
    defparam pts_cnt_out__i4.REGSET = "RESET";
    defparam pts_cnt_out__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=127, LSE_RLINE=141 *) FD1P3XZ pts_cnt_out__i0 (.D(n21134), 
            .SP(n23298), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pts_cnt_out[0]));   /* synthesis lineinfo="@11(114[5],119[32])"*/
    defparam pts_cnt_out__i0.REGSET = "RESET";
    defparam pts_cnt_out__i0.SRMODE = "ASYNC";
    FD1P3XZ fram_waddr_781__i1 (.D(n39895), .SP(cmul_done), .CK(ADC_DCLK_c), 
            .SR(maxfan_replicated_net_517), .Q(fram_waddr[1]));   /* synthesis lineinfo="@11(157[27],157[41])"*/
    defparam fram_waddr_781__i1.REGSET = "RESET";
    defparam fram_waddr_781__i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=127, LSE_RLINE=141 *) FD1P3XZ pts_cnt__i4 (.D(n21306), 
            .SP(n4721), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(pts_cnt[4]));   /* synthesis lineinfo="@11(100[5],109[8])"*/
    defparam pts_cnt__i4.REGSET = "RESET";
    defparam pts_cnt__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=127, LSE_RLINE=141 *) FD1P3XZ pts_cnt__i3 (.D(n21304), 
            .SP(n4721), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(pts_cnt[3]));   /* synthesis lineinfo="@11(100[5],109[8])"*/
    defparam pts_cnt__i3.REGSET = "RESET";
    defparam pts_cnt__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=127, LSE_RLINE=141 *) FD1P3XZ pts_cnt__i2 (.D(n21302), 
            .SP(n4721), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(pts_cnt[2]));   /* synthesis lineinfo="@11(100[5],109[8])"*/
    defparam pts_cnt__i2.REGSET = "RESET";
    defparam pts_cnt__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=127, LSE_RLINE=141 *) FD1P3XZ pts_cnt__i1 (.D(n21300), 
            .SP(n4721), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(pts_cnt[1]));   /* synthesis lineinfo="@11(100[5],109[8])"*/
    defparam pts_cnt__i1.REGSET = "RESET";
    defparam pts_cnt__i1.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_rep_1423 (.A(fifo_rd), 
            .B(empty_r), .Z(n44740));   /* synthesis lineinfo="@11(328[5],360[8])"*/
    defparam i1_2_lut_rep_1423.INIT = "0x2222";
    (* lut_function="(!(A (B (D)+!B (C))+!A (D)))" *) LUT4 i25231_1_lut_3_lut_4_lut (.A(fifo_rd), 
            .B(empty_r), .C(\rd_addr_p1_r[0] ), .D(\rd_addr_r[0] ), .Z(rd_addr_nxt_p1_w[0]));   /* synthesis lineinfo="@11(328[5],360[8])"*/
    defparam i25231_1_lut_3_lut_4_lut.INIT = "0x02df";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_6__I_0_i2_3_lut_4_lut (.A(fifo_rd), 
            .B(empty_r), .C(\rd_addr_p1_r[1] ), .D(\rd_addr_r[1] ), .Z(\rd_addr_nxt_w[1] ));   /* synthesis lineinfo="@11(328[5],360[8])"*/
    defparam rd_addr_r_6__I_0_i2_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_6__I_0_i6_3_lut_4_lut (.A(fifo_rd), 
            .B(empty_r), .C(\rd_addr_p1_r[5] ), .D(\rd_addr_r[5] ), .Z(\rd_addr_nxt_w[5] ));   /* synthesis lineinfo="@11(328[5],360[8])"*/
    defparam rd_addr_r_6__I_0_i6_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_6__I_0_i5_3_lut_4_lut (.A(fifo_rd), 
            .B(empty_r), .C(\rd_addr_p1_r[4] ), .D(\rd_addr_r[4] ), .Z(\rd_addr_nxt_w[4] ));   /* synthesis lineinfo="@11(328[5],360[8])"*/
    defparam rd_addr_r_6__I_0_i5_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_6__I_0_i4_3_lut_4_lut (.A(fifo_rd), 
            .B(empty_r), .C(\rd_addr_p1_r[3] ), .D(\rd_addr_r[3] ), .Z(\rd_addr_nxt_w[3] ));   /* synthesis lineinfo="@11(328[5],360[8])"*/
    defparam rd_addr_r_6__I_0_i4_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_6__I_0_i1_3_lut_rep_1342_4_lut (.A(fifo_rd), 
            .B(empty_r), .C(\rd_addr_p1_r[0] ), .D(\rd_addr_r[0] ), .Z(n44659));   /* synthesis lineinfo="@11(328[5],360[8])"*/
    defparam rd_addr_r_6__I_0_i1_3_lut_rep_1342_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 rd_addr_r_6__I_0_i3_3_lut_4_lut (.A(fifo_rd), 
            .B(empty_r), .C(\rd_addr_p1_r[2] ), .D(\rd_addr_r[2] ), .Z(\rd_addr_nxt_w[2] ));   /* synthesis lineinfo="@11(328[5],360[8])"*/
    defparam rd_addr_r_6__I_0_i3_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_rep_1434 (.A(pts_cnt[2]), .B(pts_cnt[3]), 
            .Z(n44751));
    defparam i1_2_lut_rep_1434.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_3_lut_rep_1349_4_lut (.A(pts_cnt[2]), 
            .B(pts_cnt[3]), .C(pts_cnt[1]), .D(pts_cnt[4]), .Z(n44666));
    defparam i1_3_lut_rep_1349_4_lut.INIT = "0xfffe";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i1_3_lut_4_lut (.A(pts_cnt[2]), 
            .B(pts_cnt[3]), .C(pts_cnt[4]), .D(pts_cnt[0]), .Z(n20));
    defparam i1_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(A (C)+!A !(B (C+(D))+!B !(C)))" *) LUT4 i18944_3_lut_4_lut (.A(fsm_state[0]), 
            .B(fsm_state[1]), .C(fram_raddr[0]), .D(fram_raddr[1]), .Z(fram_raddr_1__N_2787[0]));   /* synthesis lineinfo="@11(60[11],60[20])"*/
    defparam i18944_3_lut_4_lut.INIT = "0xb0b4";
    (* lut_function="(A (C)+!A !(B (C+!(D))+!B !(C)))" *) LUT4 i18946_3_lut_4_lut (.A(fsm_state[0]), 
            .B(fsm_state[1]), .C(fram_raddr[1]), .D(fram_raddr[0]), .Z(fram_raddr_1__N_2787[1]));   /* synthesis lineinfo="@11(60[11],60[20])"*/
    defparam i18946_3_lut_4_lut.INIT = "0xb4b0";
    (* lut_function="(A ((D)+!C)+!A (B (C (D))+!B ((D)+!C)))" *) LUT4 i16455_3_lut_4_lut (.A(fram_raddr[0]), 
            .B(fram_raddr[1]), .C(fsm_state[0]), .D(fram_rd), .Z(n22957));   /* synthesis lineinfo="@11(328[5],360[8])"*/
    defparam i16455_3_lut_4_lut.INIT = "0xfb0b";
    (* lut_function="(A (C)+!A (B+(C)))" *) LUT4 i1_2_lut_3_lut (.A(fram_raddr[0]), 
            .B(fram_raddr[1]), .C(fsm_state[0]), .Z(n40));   /* synthesis lineinfo="@11(328[5],360[8])"*/
    defparam i1_2_lut_3_lut.INIT = "0xf4f4";
    (* lut_function="(A (B (C))+!A (B (C+!(D))+!B !(C+(D))))" *) LUT4 i24_4_lut (.A(fifo_empty), 
            .B(n40745), .C(fsm_state[1]), .D(n40088), .Z(n10));
    defparam i24_4_lut.INIT = "0xc0c5";
    (* lut_function="(A+((C)+!B))" *) LUT4 i1_3_lut (.A(fsm_state[0]), .B(fram_raddr[1]), 
            .C(fram_raddr[0]), .Z(n40745));
    defparam i1_3_lut.INIT = "0xfbfb";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(fifo_rd), .B(empty_mem_r), 
            .Z(rd_fifo_en_w));   /* synthesis lineinfo="@11(328[5],360[8])"*/
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_38177 (.A(fram_waddr[1]), 
            .B(fram_waddr[0]), .Z(n39895));
    defparam i1_2_lut_adj_38177.INIT = "0x4444";
    (* lut_function="(A (B (C))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i16468_4_lut (.A(fifo_empty), 
            .B(n40), .C(fsm_state[1]), .D(n40088), .Z(n20204));   /* synthesis lineinfo="@11(60[11],60[20])"*/
    defparam i16468_4_lut.INIT = "0xc5c0";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_adj_38178 (.A(fsm_state[0]), 
            .B(cmul_done), .Z(n40088));   /* synthesis lineinfo="@11(295[5],298[31])"*/
    defparam i1_2_lut_adj_38178.INIT = "0x2222";
    (* lut_function="(A ((C)+!B)+!A !(B+!(D)))" *) LUT4 i1_4_lut (.A(fifo_rd), 
            .B(fsm_state[1]), .C(fsm_state[0]), .D(n17_adj_5386), .Z(n39687));
    defparam i1_4_lut.INIT = "0xb3a2";
    (* lut_function="(A (B (C))+!A (B+!(C)))" *) LUT4 i24_3_lut (.A(fifo_empty), 
            .B(cmul_done), .C(fsm_state[0]), .Z(n17_adj_5386));
    defparam i24_3_lut.INIT = "0xc5c5";
    (* lut_function="(A+!(B+(C+(D))))" *) LUT4 i1_4_lut_adj_38179 (.A(n22958), 
            .B(fsm_state[1]), .C(fsm_state[0]), .D(fifo_empty), .Z(n20214));
    defparam i1_4_lut_adj_38179.INIT = "0xaaab";
    (* lut_function="(A (B+!(C))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i16456_4_lut (.A(n55), 
            .B(n22957), .C(fsm_state[1]), .D(fram_rd), .Z(n22958));   /* synthesis lineinfo="@11(60[11],60[20])"*/
    defparam i16456_4_lut.INIT = "0xcfca";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_38180 (.A(fsm_state[0]), 
            .B(cmul_done), .Z(n55));   /* synthesis lineinfo="@11(295[5],298[31])"*/
    defparam i1_2_lut_adj_38180.INIT = "0x8888";
    (* lut_function="(!((B)+!A))" *) LUT4 i18341_2_lut (.A(cmul_done), .B(n40498), 
            .Z(core_valid_out));   /* synthesis lineinfo="@11(163[22],163[59])"*/
    defparam i18341_2_lut.INIT = "0x2222";
    (* lut_function="(A+(B+((D)+!C)))" *) LUT4 i1_4_lut_adj_38181 (.A(pts_cnt_out[2]), 
            .B(n42177), .C(pts_cnt_out[4]), .D(pts_cnt_out[0]), .Z(n40498));   /* synthesis lineinfo="@11(161[22],161[44])"*/
    defparam i1_4_lut_adj_38181.INIT = "0xffef";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_38182 (.A(pts_cnt_out[3]), 
            .B(pts_cnt_out[1]), .Z(n42177));   /* synthesis lineinfo="@11(161[22],161[44])"*/
    defparam i1_2_lut_adj_38182.INIT = "0xeeee";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i26453_3_lut_4_lut (.A(n5345[5]), 
            .B(n44585), .C(n4_c), .D(fifo_rdata[2]), .Z(n6_c));   /* synthesis lineinfo="@11(238[21],238[55])"*/
    defparam i26453_3_lut_4_lut.INIT = "0xf880";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i1_3_lut_4_lut_adj_38183 (.A(n5345[5]), 
            .B(n44585), .C(fifo_rdata[2]), .D(n4_c), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947 [2]));   /* synthesis lineinfo="@11(238[21],238[55])"*/
    defparam i1_3_lut_4_lut_adj_38183.INIT = "0x8778";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i26461_3_lut_4_lut (.A(n5345[7]), 
            .B(n44585), .C(n6_c), .D(fifo_rdata[3]), .Z(n8));   /* synthesis lineinfo="@11(238[21],238[55])"*/
    defparam i26461_3_lut_4_lut.INIT = "0xf880";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i1_3_lut_4_lut_adj_38184 (.A(n5345[7]), 
            .B(n44585), .C(fifo_rdata[3]), .D(n6_c), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947 [3]));   /* synthesis lineinfo="@11(238[21],238[55])"*/
    defparam i1_3_lut_4_lut_adj_38184.INIT = "0x8778";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i26469_3_lut_4_lut (.A(n5345[9]), 
            .B(n44585), .C(n8), .D(fifo_rdata[4]), .Z(n10_adj_5387));   /* synthesis lineinfo="@11(238[21],238[55])"*/
    defparam i26469_3_lut_4_lut.INIT = "0xf880";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i1_3_lut_4_lut_adj_38185 (.A(n5345[9]), 
            .B(n44585), .C(fifo_rdata[4]), .D(n8), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947 [4]));   /* synthesis lineinfo="@11(238[21],238[55])"*/
    defparam i1_3_lut_4_lut_adj_38185.INIT = "0x8778";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i26477_3_lut_4_lut (.A(n5345[11]), 
            .B(n44585), .C(n10_adj_5387), .D(fifo_rdata[5]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947 [6]));   /* synthesis lineinfo="@11(238[21],238[55])"*/
    defparam i26477_3_lut_4_lut.INIT = "0xf880";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i1_3_lut_4_lut_adj_38186 (.A(n5345[11]), 
            .B(n44585), .C(fifo_rdata[5]), .D(n10_adj_5387), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947 [5]));   /* synthesis lineinfo="@11(238[21],238[55])"*/
    defparam i1_3_lut_4_lut_adj_38186.INIT = "0x8778";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_rep_1221_3_lut (.A(n44666), 
            .B(n5131), .C(n5345[1]), .Z(n44538));   /* synthesis lineinfo="@11(238[21],238[55])"*/
    defparam i1_2_lut_rep_1221_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i26432_2_lut_3_lut_4_lut (.A(n44666), 
            .B(n5131), .C(fifo_rdata[0]), .D(n5345[1]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947 [0]));   /* synthesis lineinfo="@11(238[21],238[55])"*/
    defparam i26432_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_38187 (.A(n44666), 
            .B(n5131), .C(n5345[13]), .Z(add_data_b[6]));   /* synthesis lineinfo="@11(238[21],238[55])"*/
    defparam i1_2_lut_3_lut_adj_38187.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_38188 (.A(n44666), 
            .B(n5131), .C(n5345[3]), .Z(add_data_b[1]));   /* synthesis lineinfo="@11(238[21],238[55])"*/
    defparam i1_2_lut_3_lut_adj_38188.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_38189 (.A(n44666), 
            .B(n5131), .C(n5345[15]), .Z(add_data_b[7]));   /* synthesis lineinfo="@11(238[21],238[55])"*/
    defparam i1_2_lut_3_lut_adj_38189.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_38190 (.A(n44666), 
            .B(n5131), .C(n5394[1]), .Z(add_data_b[8]));   /* synthesis lineinfo="@11(238[21],238[55])"*/
    defparam i1_2_lut_3_lut_adj_38190.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_38191 (.A(n44666), 
            .B(n5131), .C(n5394[3]), .Z(add_data_b[9]));   /* synthesis lineinfo="@11(238[21],238[55])"*/
    defparam i1_2_lut_3_lut_adj_38191.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_38192 (.A(n44666), 
            .B(n5131), .C(n5394[5]), .Z(add_data_b[10]));   /* synthesis lineinfo="@11(238[21],238[55])"*/
    defparam i1_2_lut_3_lut_adj_38192.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_38193 (.A(n44666), 
            .B(n5131), .C(n5394[7]), .Z(add_data_b[11]));   /* synthesis lineinfo="@11(238[21],238[55])"*/
    defparam i1_2_lut_3_lut_adj_38193.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_38194 (.A(n44666), 
            .B(n5131), .C(n5394[9]), .Z(add_data_b[12]));   /* synthesis lineinfo="@11(238[21],238[55])"*/
    defparam i1_2_lut_3_lut_adj_38194.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_38195 (.A(n44666), 
            .B(n5131), .C(n5394[11]), .Z(add_data_b[13]));   /* synthesis lineinfo="@11(238[21],238[55])"*/
    defparam i1_2_lut_3_lut_adj_38195.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_38196 (.A(n44666), 
            .B(n5131), .C(n5394[13]), .Z(add_data_b[14]));   /* synthesis lineinfo="@11(238[21],238[55])"*/
    defparam i1_2_lut_3_lut_adj_38196.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut_adj_38197 (.A(n44666), 
            .B(n5131), .C(n5394[15]), .Z(add_data_b[15]));   /* synthesis lineinfo="@11(238[21],238[55])"*/
    defparam i1_2_lut_3_lut_adj_38197.INIT = "0x8080";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_38198 (.A(n59), 
            .B(n42043), .C(n6), .D(n3), .Z(n40790));
    defparam i1_4_lut_adj_38198.INIT = "0xfffe";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i80_2_lut (.A(\wr_cmpaddr_r[4] ), 
            .B(\rd_cmpaddr_r[4] ), .Z(n59));   /* synthesis lineinfo="@41(77[27],77[39])"*/
    defparam i80_2_lut.INIT = "0x6666";
    (* lut_function="(A+(B (C+!(D))+!B (C+(D))))" *) LUT4 i1_4_lut_adj_38199 (.A(n1), 
            .B(\wr_cmpaddr_r[1] ), .C(n4), .D(\rd_cmpaddr_r[1] ), .Z(n42043));
    defparam i1_4_lut_adj_38199.INIT = "0xfbfe";
    \dft_dline(STAGES_N=3)_U15  twrom_rd_dline (.fram_rd(fram_rd), .ADC_DCLK_c(ADC_DCLK_c), 
            .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), .twrom_rd(twrom_rd));   /* synthesis lineinfo="@11(208[3],213[2])"*/
    \dft_dline(STAGES_N=3,DATA_W=2)  twrom_raddr_dline (.fram_raddr({fram_raddr}), 
            .ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .twrom_raddr({twrom_raddr}));   /* synthesis lineinfo="@11(198[3],203[2])"*/
    dft_twiddle_rom twrom (.GND_net(GND_net), .VCC_net(VCC_net), .ADC_DCLK_c(ADC_DCLK_c), 
            .cmul_twiddle_im({cmul_twiddle_im}), .twrom_raddr({twrom_raddr}), 
            .cmul_twiddle_re({cmul_twiddle_re}));   /* synthesis lineinfo="@11(183[3],192[2])"*/
    dft_freq_ram fram (.VCC_net(VCC_net), .n5131(n5131), .ADC_DCLK_c(ADC_DCLK_c), 
            .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), .fram_waddr({fram_waddr}), 
            .fram_raddr({fram_raddr}), .\fram_wdata_im[0] (\fram_wdata_im[0] ), 
            .\fram_wdata_re[0] (\fram_wdata_re[0] ), .\fram_wdata_im[1] (\fram_wdata_im[1] ), 
            .\fram_wdata_re[1] (\fram_wdata_re[1] ), .\fram_wdata_im[2] (\fram_wdata_im[2] ), 
            .\fram_wdata_re[2] (\fram_wdata_re[2] ), .\fram_wdata_im[3] (\fram_wdata_im[3] ), 
            .\fram_wdata_re[3] (\fram_wdata_re[3] ), .\fram_wdata_im[4] (\fram_wdata_im[4] ), 
            .\fram_wdata_re[4] (\fram_wdata_re[4] ), .\fram_wdata_im[5] (\fram_wdata_im[5] ), 
            .\fram_wdata_re[5] (\fram_wdata_re[5] ), .\fram_wdata_im[6] (\fram_wdata_im[6] ), 
            .\fram_wdata_re[6] (\fram_wdata_re[6] ), .\fram_wdata_im[7] (\fram_wdata_im[7] ), 
            .\fram_wdata_re[7] (\fram_wdata_re[7] ), .n5192(n5345[1]), .n5188(n5345[3]), 
            .n5184(n5345[5]), .n5180(n5345[7]), .n5176(n5345[9]), .n5172(n5345[11]), 
            .n5168(n5345[13]), .n5164(n5345[15]), .cmul_done(cmul_done), 
            .fram_rd(fram_rd), .GND_net(GND_net), .\fram_wdata_im[8] (\fram_wdata_im[8] ), 
            .\fram_wdata_re[8] (\fram_wdata_re[8] ), .\fram_wdata_im[9] (\fram_wdata_im[9] ), 
            .\fram_wdata_re[9] (\fram_wdata_re[9] ), .\fram_wdata_im[10] (\fram_wdata_im[10] ), 
            .\fram_wdata_re[10] (\fram_wdata_re[10] ), .\fram_wdata_im[11] (\fram_wdata_im[11] ), 
            .\fram_wdata_re[11] (\fram_wdata_re[11] ), .\fram_wdata_im[12] (\fram_wdata_im[12] ), 
            .\fram_wdata_re[12] (\fram_wdata_re[12] ), .\fram_wdata_im[13] (\fram_wdata_im[13] ), 
            .\fram_wdata_re[13] (\fram_wdata_re[13] ), .\fram_wdata_im[14] (\fram_wdata_im[14] ), 
            .\fram_wdata_re[14] (\fram_wdata_re[14] ), .\cmul_result_im[15] (\cmul_result_im[15] ), 
            .\cmul_result_re[15] (\cmul_result_re[15] ), .n5160(n5394[1]), 
            .n5156(n5394[3]), .n5152(n5394[5]), .n5148(n5394[7]), .n5144(n5394[9]), 
            .n5140(n5394[11]), .n5136(n5394[13]), .n5132(n5394[15]), .\fram_rdata_im[1] (\fram_rdata_im[1] ), 
            .\fram_rdata_im[2] (\fram_rdata_im[2] ), .\fram_rdata_im[3] (\fram_rdata_im[3] ), 
            .\fram_rdata_im[4] (\fram_rdata_im[4] ), .\fram_rdata_im[5] (\fram_rdata_im[5] ), 
            .\fram_rdata_im[6] (\fram_rdata_im[6] ), .\fram_rdata_im[7] (\fram_rdata_im[7] ), 
            .\fram_rdata_im[8] (\fram_rdata_im[8] ), .\fram_rdata_im[9] (\fram_rdata_im[9] ), 
            .\fram_rdata_im[10] (\fram_rdata_im[10] ), .\fram_rdata_im[11] (\fram_rdata_im[11] ), 
            .\fram_rdata_im[12] (\fram_rdata_im[12] ), .\fram_rdata_im[13] (\fram_rdata_im[13] ), 
            .\fram_rdata_im[14] (\fram_rdata_im[14] ), .\fram_rdata_im[15] (\fram_rdata_im[15] ), 
            .\fram_rdata_im[0] (\fram_rdata_im[0] ));   /* synthesis lineinfo="@11(129[3],143[2])"*/
    \dft_dline(STAGES_N=8)  cmul_done_dline (.cmul_valid(cmul_valid), .ADC_DCLK_c(ADC_DCLK_c), 
            .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), .cmul_done(cmul_done));   /* synthesis lineinfo="@11(283[3],288[2])"*/
    \dft_complex_mul(PIPELINE_STAGES=4)  cmul (.\fram_wdata_im[0] (\fram_wdata_im[0] ), 
            .ADC_DCLK_c(ADC_DCLK_c), .maxfan_replicated_net_517(maxfan_replicated_net_517), 
            .\fram_wdata_re[0] (\fram_wdata_re[0] ), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .\fram_wdata_im[1] (\fram_wdata_im[1] ), .\fram_wdata_im[2] (\fram_wdata_im[2] ), 
            .\fram_wdata_im[3] (\fram_wdata_im[3] ), .\fram_wdata_im[4] (\fram_wdata_im[4] ), 
            .\fram_wdata_im[5] (\fram_wdata_im[5] ), .\fram_wdata_im[6] (\fram_wdata_im[6] ), 
            .\fram_wdata_im[7] (\fram_wdata_im[7] ), .\fram_wdata_im[8] (\fram_wdata_im[8] ), 
            .\fram_wdata_im[9] (\fram_wdata_im[9] ), .\fram_wdata_im[10] (\fram_wdata_im[10] ), 
            .\fram_wdata_im[11] (\fram_wdata_im[11] ), .\fram_wdata_im[12] (\fram_wdata_im[12] ), 
            .\fram_wdata_im[13] (\fram_wdata_im[13] ), .\fram_wdata_im[14] (\fram_wdata_im[14] ), 
            .\cmul_result_im[15] (\cmul_result_im[15] ), .\fram_wdata_re[1] (\fram_wdata_re[1] ), 
            .\fram_wdata_re[2] (\fram_wdata_re[2] ), .\fram_wdata_re[3] (\fram_wdata_re[3] ), 
            .\fram_wdata_re[4] (\fram_wdata_re[4] ), .\fram_wdata_re[5] (\fram_wdata_re[5] ), 
            .\fram_wdata_re[6] (\fram_wdata_re[6] ), .\fram_wdata_re[7] (\fram_wdata_re[7] ), 
            .\fram_wdata_re[8] (\fram_wdata_re[8] ), .\fram_wdata_re[9] (\fram_wdata_re[9] ), 
            .\fram_wdata_re[10] (\fram_wdata_re[10] ), .\fram_wdata_re[11] (\fram_wdata_re[11] ), 
            .\fram_wdata_re[12] (\fram_wdata_re[12] ), .\fram_wdata_re[13] (\fram_wdata_re[13] ), 
            .\fram_wdata_re[14] (\fram_wdata_re[14] ), .\cmul_result_re[15] (\cmul_result_re[15] ), 
            .n34({n34}), .cmul_twiddle_im({cmul_twiddle_im}), .GND_net(GND_net), 
            .VCC_net(VCC_net), .cmul_data_re({cmul_data_re}), .cmul_twiddle_re({cmul_twiddle_re}));   /* synthesis lineinfo="@11(258[3],270[2])"*/
    dft_dline_U16 add_valid_dline (.twrom_rd(twrom_rd), .cmul_valid(cmul_valid), 
            .ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57));   /* synthesis lineinfo="@11(243[3],248[2])"*/
    \dft_add(DATA_W=16,PIPELINE_STAGES=2,PIPE_4BIT=1'b1)  add (.\fifo_rdata[6] (fifo_rdata[6]), 
            .ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .\add_data_b[6] (add_data_b[6]), .\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[0] (\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947 [0]), 
            .cmul_data_re({cmul_data_re}), .\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[6] (\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947 [6]), 
            .maxfan_replicated_net_517(maxfan_replicated_net_517), .\fifo_rdata[7] (fifo_rdata[7]), 
            .\fifo_rdata[8] (fifo_rdata[8]), .\fifo_rdata[9] (fifo_rdata[9]), 
            .\fifo_rdata[10] (fifo_rdata[10]), .\fifo_rdata[11] (fifo_rdata[11]), 
            .\add_data_b[7] (add_data_b[7]), .\add_data_b[8] (add_data_b[8]), 
            .\add_data_b[9] (add_data_b[9]), .\add_data_b[10] (add_data_b[10]), 
            .\add_data_b[11] (add_data_b[11]), .\add_data_b[12] (add_data_b[12]), 
            .\add_data_b[13] (add_data_b[13]), .\add_data_b[14] (add_data_b[14]), 
            .\add_data_b[15] (add_data_b[15]), .\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[2] (\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947 [2]), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[3] (\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947 [3]), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[4] (\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947 [4]), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[5] (\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947 [5]), 
            .\fifo_rdata[0] (fifo_rdata[0]), .n44538(n44538), .\add_data_b[1] (add_data_b[1]), 
            .\fifo_rdata[1] (fifo_rdata[1]), .n4(n4_c));   /* synthesis lineinfo="@11(226[3],235[2])"*/
    (* LSE_LINE_FILE_ID=87, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=127, LSE_RLINE=141 *) FD1P3XZ fsm_state_i0 (.D(n20204), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(fsm_state[0]));   /* synthesis lineinfo="@11(295[5],298[31])"*/
    defparam fsm_state_i0.REGSET = "RESET";
    defparam fsm_state_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module \dft_dline(STAGES_N=3)_U15 
//

module \dft_dline(STAGES_N=3)_U15  (input fram_rd, input ADC_DCLK_c, input m_axil_rdata_31__N_57, 
            output twrom_rd);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [2:0]\dline_genblk.dline_n_genblk.dline ;   /* synthesis lineinfo="@12(43[35],43[40])"*/
    
    wire VCC_net;
    
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=208, LSE_RLINE=213 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i1  (.D(\dline_genblk.dline_n_genblk.dline [0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\dline_genblk.dline_n_genblk.dline [1]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i1 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=208, LSE_RLINE=213 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i2  (.D(\dline_genblk.dline_n_genblk.dline [1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(twrom_rd));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i2 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=208, LSE_RLINE=213 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i0  (.D(fram_rd), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\dline_genblk.dline_n_genblk.dline [0]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i0 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i0 .SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module \dft_dline(STAGES_N=3,DATA_W=2) 
//

module \dft_dline(STAGES_N=3,DATA_W=2)  (input [1:0]fram_raddr, input ADC_DCLK_c, 
            input m_axil_rdata_31__N_57, output [1:0]twrom_raddr);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [5:0]\dline_genblk.dline_n_genblk.dline ;   /* synthesis lineinfo="@12(43[35],43[40])"*/
    
    wire VCC_net;
    
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=198, LSE_RLINE=203 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i1  (.D(fram_raddr[1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\dline_genblk.dline_n_genblk.dline [1]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i1 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=198, LSE_RLINE=203 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i2  (.D(\dline_genblk.dline_n_genblk.dline [0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\dline_genblk.dline_n_genblk.dline [2]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i2 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=198, LSE_RLINE=203 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i3  (.D(\dline_genblk.dline_n_genblk.dline [1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\dline_genblk.dline_n_genblk.dline [3]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i3 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=198, LSE_RLINE=203 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i4  (.D(\dline_genblk.dline_n_genblk.dline [2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(twrom_raddr[0]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i4 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=198, LSE_RLINE=203 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i5  (.D(\dline_genblk.dline_n_genblk.dline [3]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(twrom_raddr[1]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i5 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=198, LSE_RLINE=203 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i0  (.D(fram_raddr[0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\dline_genblk.dline_n_genblk.dline [0]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i0 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i0 .SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module dft_twiddle_rom
//

module dft_twiddle_rom (input GND_net, input VCC_net, input ADC_DCLK_c, 
            output [15:0]cmul_twiddle_im, input [1:0]twrom_raddr, output [15:0]cmul_twiddle_re);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=183, LSE_RLINE=192 *) EBR_B mem_re (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(GND_net), .RADDR7(GND_net), .RADDR6(GND_net), 
            .RADDR5(GND_net), .RADDR4(GND_net), .RADDR3(GND_net), .RADDR2(GND_net), 
            .RADDR1(twrom_raddr[1]), .RADDR0(twrom_raddr[0]), .WADDR10(GND_net), 
            .WADDR9(GND_net), .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), 
            .WADDR5(GND_net), .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), 
            .WADDR1(GND_net), .WADDR0(GND_net), .MASK_N15(GND_net), .MASK_N14(GND_net), 
            .MASK_N13(GND_net), .MASK_N12(GND_net), .MASK_N11(GND_net), 
            .MASK_N10(GND_net), .MASK_N9(GND_net), .MASK_N8(GND_net), 
            .MASK_N7(GND_net), .MASK_N6(GND_net), .MASK_N5(GND_net), .MASK_N4(GND_net), 
            .MASK_N3(GND_net), .MASK_N2(GND_net), .MASK_N1(GND_net), .MASK_N0(GND_net), 
            .WDATA15(GND_net), .WDATA14(GND_net), .WDATA13(GND_net), .WDATA12(GND_net), 
            .WDATA11(GND_net), .WDATA10(GND_net), .WDATA9(GND_net), .WDATA8(GND_net), 
            .WDATA7(GND_net), .WDATA6(GND_net), .WDATA5(GND_net), .WDATA4(GND_net), 
            .WDATA3(GND_net), .WDATA2(GND_net), .WDATA1(GND_net), .WDATA0(GND_net), 
            .RCLKE(VCC_net), .RCLK(ADC_DCLK_c), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(ADC_DCLK_c), .WE(GND_net), .RDATA15(cmul_twiddle_re[15]), 
            .RDATA14(cmul_twiddle_re[14]), .RDATA13(cmul_twiddle_re[13]), 
            .RDATA12(cmul_twiddle_re[12]), .RDATA11(cmul_twiddle_re[11]), 
            .RDATA10(cmul_twiddle_re[10]), .RDATA9(cmul_twiddle_re[9]), 
            .RDATA8(cmul_twiddle_re[8]), .RDATA7(cmul_twiddle_re[7]), .RDATA6(cmul_twiddle_re[6]), 
            .RDATA5(cmul_twiddle_re[5]), .RDATA4(cmul_twiddle_re[4]), .RDATA3(cmul_twiddle_re[3]), 
            .RDATA2(cmul_twiddle_re[2]), .RDATA1(cmul_twiddle_re[1]), .RDATA0(cmul_twiddle_re[0]));   /* synthesis lineinfo="@11(183[3],192[2])"*/
    defparam mem_re.INIT_0 = "0x000000000000000000000000000000000000000000000000000030fc5a827642";
    defparam mem_re.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re.DATA_WIDTH_W = "16";
    defparam mem_re.DATA_WIDTH_R = "16";
    (* syn_instantiated=1, LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=183, LSE_RLINE=192 *) EBR_B mem_im (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(GND_net), .RADDR7(GND_net), .RADDR6(GND_net), 
            .RADDR5(GND_net), .RADDR4(GND_net), .RADDR3(GND_net), .RADDR2(GND_net), 
            .RADDR1(twrom_raddr[1]), .RADDR0(twrom_raddr[0]), .WADDR10(GND_net), 
            .WADDR9(GND_net), .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), 
            .WADDR5(GND_net), .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), 
            .WADDR1(GND_net), .WADDR0(GND_net), .MASK_N15(GND_net), .MASK_N14(GND_net), 
            .MASK_N13(GND_net), .MASK_N12(GND_net), .MASK_N11(GND_net), 
            .MASK_N10(GND_net), .MASK_N9(GND_net), .MASK_N8(GND_net), 
            .MASK_N7(GND_net), .MASK_N6(GND_net), .MASK_N5(GND_net), .MASK_N4(GND_net), 
            .MASK_N3(GND_net), .MASK_N2(GND_net), .MASK_N1(GND_net), .MASK_N0(GND_net), 
            .WDATA15(GND_net), .WDATA14(GND_net), .WDATA13(GND_net), .WDATA12(GND_net), 
            .WDATA11(GND_net), .WDATA10(GND_net), .WDATA9(GND_net), .WDATA8(GND_net), 
            .WDATA7(GND_net), .WDATA6(GND_net), .WDATA5(GND_net), .WDATA4(GND_net), 
            .WDATA3(GND_net), .WDATA2(GND_net), .WDATA1(GND_net), .WDATA0(GND_net), 
            .RCLKE(VCC_net), .RCLK(ADC_DCLK_c), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(ADC_DCLK_c), .WE(GND_net), .RDATA15(cmul_twiddle_im[15]), 
            .RDATA14(cmul_twiddle_im[14]), .RDATA13(cmul_twiddle_im[13]), 
            .RDATA12(cmul_twiddle_im[12]), .RDATA11(cmul_twiddle_im[11]), 
            .RDATA10(cmul_twiddle_im[10]), .RDATA9(cmul_twiddle_im[9]), 
            .RDATA8(cmul_twiddle_im[8]), .RDATA7(cmul_twiddle_im[7]), .RDATA6(cmul_twiddle_im[6]), 
            .RDATA5(cmul_twiddle_im[5]), .RDATA4(cmul_twiddle_im[4]), .RDATA3(cmul_twiddle_im[3]), 
            .RDATA2(cmul_twiddle_im[2]), .RDATA1(cmul_twiddle_im[1]), .RDATA0(cmul_twiddle_im[0]));   /* synthesis lineinfo="@11(183[3],192[2])"*/
    defparam mem_im.INIT_0 = "0x000000000000000000000000000000000000000000000000000076425a8230fc";
    defparam mem_im.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_im.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_im.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_im.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_im.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_im.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_im.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_im.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_im.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_im.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_im.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_im.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_im.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_im.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_im.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_im.DATA_WIDTH_W = "16";
    defparam mem_im.DATA_WIDTH_R = "16";
    
endmodule

//
// Verilog Description of module dft_freq_ram
//

module dft_freq_ram (input VCC_net, output n5131, input ADC_DCLK_c, input m_axil_rdata_31__N_57, 
            input [1:0]fram_waddr, input [1:0]fram_raddr, input \fram_wdata_im[0] , 
            input \fram_wdata_re[0] , input \fram_wdata_im[1] , input \fram_wdata_re[1] , 
            input \fram_wdata_im[2] , input \fram_wdata_re[2] , input \fram_wdata_im[3] , 
            input \fram_wdata_re[3] , input \fram_wdata_im[4] , input \fram_wdata_re[4] , 
            input \fram_wdata_im[5] , input \fram_wdata_re[5] , input \fram_wdata_im[6] , 
            input \fram_wdata_re[6] , input \fram_wdata_im[7] , input \fram_wdata_re[7] , 
            output n5192, output n5188, output n5184, output n5180, 
            output n5176, output n5172, output n5168, output n5164, 
            input cmul_done, input fram_rd, input GND_net, input \fram_wdata_im[8] , 
            input \fram_wdata_re[8] , input \fram_wdata_im[9] , input \fram_wdata_re[9] , 
            input \fram_wdata_im[10] , input \fram_wdata_re[10] , input \fram_wdata_im[11] , 
            input \fram_wdata_re[11] , input \fram_wdata_im[12] , input \fram_wdata_re[12] , 
            input \fram_wdata_im[13] , input \fram_wdata_re[13] , input \fram_wdata_im[14] , 
            input \fram_wdata_re[14] , input \cmul_result_im[15] , input \cmul_result_re[15] , 
            output n5160, output n5156, output n5152, output n5148, 
            output n5144, output n5140, output n5136, output n5132, 
            output \fram_rdata_im[1] , output \fram_rdata_im[2] , output \fram_rdata_im[3] , 
            output \fram_rdata_im[4] , output \fram_rdata_im[5] , output \fram_rdata_im[6] , 
            output \fram_rdata_im[7] , output \fram_rdata_im[8] , output \fram_rdata_im[9] , 
            output \fram_rdata_im[10] , output \fram_rdata_im[11] , output \fram_rdata_im[12] , 
            output \fram_rdata_im[13] , output \fram_rdata_im[14] , output \fram_rdata_im[15] , 
            output \fram_rdata_im[0] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [15:0]n5345;
    wire [15:0]n5394;
    
    wire VCC_net_c, GND_net_c;
    
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged", ECO_MEM_SIZE="[32, 4]", ECO_MEM_BLOCK_SIZE="[16, 4]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B mem_re_mem_im_merged0 (.RADDR10(GND_net_c), 
            .RADDR9(GND_net_c), .RADDR8(GND_net_c), .RADDR7(GND_net), 
            .RADDR6(GND_net), .RADDR5(GND_net), .RADDR4(GND_net), .RADDR3(GND_net), 
            .RADDR2(GND_net), .RADDR1(fram_raddr[1]), .RADDR0(fram_raddr[0]), 
            .WADDR10(GND_net_c), .WADDR9(GND_net_c), .WADDR8(GND_net_c), 
            .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), .WADDR4(GND_net), 
            .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(fram_waddr[1]), 
            .WADDR0(fram_waddr[0]), .MASK_N15(GND_net), .MASK_N14(GND_net), 
            .MASK_N13(GND_net), .MASK_N12(GND_net), .MASK_N11(GND_net), 
            .MASK_N10(GND_net), .MASK_N9(GND_net), .MASK_N8(GND_net), 
            .MASK_N7(GND_net), .MASK_N6(GND_net), .MASK_N5(GND_net), .MASK_N4(GND_net), 
            .MASK_N3(GND_net), .MASK_N2(GND_net), .MASK_N1(GND_net), .MASK_N0(GND_net), 
            .WDATA15(\fram_wdata_re[7] ), .WDATA14(\fram_wdata_im[7] ), 
            .WDATA13(\fram_wdata_re[6] ), .WDATA12(\fram_wdata_im[6] ), 
            .WDATA11(\fram_wdata_re[5] ), .WDATA10(\fram_wdata_im[5] ), 
            .WDATA9(\fram_wdata_re[4] ), .WDATA8(\fram_wdata_im[4] ), .WDATA7(\fram_wdata_re[3] ), 
            .WDATA6(\fram_wdata_im[3] ), .WDATA5(\fram_wdata_re[2] ), .WDATA4(\fram_wdata_im[2] ), 
            .WDATA3(\fram_wdata_re[1] ), .WDATA2(\fram_wdata_im[1] ), .WDATA1(\fram_wdata_re[0] ), 
            .WDATA0(\fram_wdata_im[0] ), .RCLKE(VCC_net), .RCLK(ADC_DCLK_c), 
            .RE(fram_rd), .WCLKE(VCC_net), .WCLK(ADC_DCLK_c), .WE(cmul_done), 
            .RDATA15(n5164), .RDATA14(n5345[14]), .RDATA13(n5168), .RDATA12(n5345[12]), 
            .RDATA11(n5172), .RDATA10(n5345[10]), .RDATA9(n5176), .RDATA8(n5345[8]), 
            .RDATA7(n5180), .RDATA6(n5345[6]), .RDATA5(n5184), .RDATA4(n5345[4]), 
            .RDATA3(n5188), .RDATA2(n5345[2]), .RDATA1(n5192), .RDATA0(n5345[0]));
    defparam mem_re_mem_im_merged0.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged0.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged0.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged0.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged0.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged0.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged0.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged0.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged0.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged0.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged0.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged0.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged0.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged0.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged0.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged0.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged0.DATA_WIDTH_W = "16";
    defparam mem_re_mem_im_merged0.DATA_WIDTH_R = "16";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged", ECO_MEM_SIZE="[32, 4]", ECO_MEM_BLOCK_SIZE="[16, 4]", ECO_MEM_BLOCK_POS="[16, 0]" *) EBR_B mem_re_mem_im_merged1 (.RADDR10(GND_net_c), 
            .RADDR9(GND_net_c), .RADDR8(GND_net_c), .RADDR7(GND_net), 
            .RADDR6(GND_net), .RADDR5(GND_net), .RADDR4(GND_net), .RADDR3(GND_net), 
            .RADDR2(GND_net), .RADDR1(fram_raddr[1]), .RADDR0(fram_raddr[0]), 
            .WADDR10(GND_net_c), .WADDR9(GND_net_c), .WADDR8(GND_net_c), 
            .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), .WADDR4(GND_net), 
            .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(fram_waddr[1]), 
            .WADDR0(fram_waddr[0]), .MASK_N15(GND_net), .MASK_N14(GND_net), 
            .MASK_N13(GND_net), .MASK_N12(GND_net), .MASK_N11(GND_net), 
            .MASK_N10(GND_net), .MASK_N9(GND_net), .MASK_N8(GND_net), 
            .MASK_N7(GND_net), .MASK_N6(GND_net), .MASK_N5(GND_net), .MASK_N4(GND_net), 
            .MASK_N3(GND_net), .MASK_N2(GND_net), .MASK_N1(GND_net), .MASK_N0(GND_net), 
            .WDATA15(\cmul_result_re[15] ), .WDATA14(\cmul_result_im[15] ), 
            .WDATA13(\fram_wdata_re[14] ), .WDATA12(\fram_wdata_im[14] ), 
            .WDATA11(\fram_wdata_re[13] ), .WDATA10(\fram_wdata_im[13] ), 
            .WDATA9(\fram_wdata_re[12] ), .WDATA8(\fram_wdata_im[12] ), 
            .WDATA7(\fram_wdata_re[11] ), .WDATA6(\fram_wdata_im[11] ), 
            .WDATA5(\fram_wdata_re[10] ), .WDATA4(\fram_wdata_im[10] ), 
            .WDATA3(\fram_wdata_re[9] ), .WDATA2(\fram_wdata_im[9] ), .WDATA1(\fram_wdata_re[8] ), 
            .WDATA0(\fram_wdata_im[8] ), .RCLKE(VCC_net), .RCLK(ADC_DCLK_c), 
            .RE(fram_rd), .WCLKE(VCC_net), .WCLK(ADC_DCLK_c), .WE(cmul_done), 
            .RDATA15(n5132), .RDATA14(n5394[14]), .RDATA13(n5136), .RDATA12(n5394[12]), 
            .RDATA11(n5140), .RDATA10(n5394[10]), .RDATA9(n5144), .RDATA8(n5394[8]), 
            .RDATA7(n5148), .RDATA6(n5394[6]), .RDATA5(n5152), .RDATA4(n5394[4]), 
            .RDATA3(n5156), .RDATA2(n5394[2]), .RDATA1(n5160), .RDATA0(n5394[0]));
    defparam mem_re_mem_im_merged1.INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged1.INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged1.INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged1.INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged1.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged1.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged1.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged1.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged1.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged1.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged1.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged1.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged1.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged1.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged1.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged1.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam mem_re_mem_im_merged1.DATA_WIDTH_W = "16";
    defparam mem_re_mem_im_merged1.DATA_WIDTH_R = "16";
    (* lut_function="(A (B))" *) LUT4 i1251_2_lut (.A(n5345[2]), .B(n5131), 
            .Z(\fram_rdata_im[1] ));   /* synthesis lineinfo="@14(27[18],27[24])"*/
    defparam i1251_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1249_2_lut (.A(n5345[4]), .B(n5131), 
            .Z(\fram_rdata_im[2] ));   /* synthesis lineinfo="@14(27[18],27[24])"*/
    defparam i1249_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1247_2_lut (.A(n5345[6]), .B(n5131), 
            .Z(\fram_rdata_im[3] ));   /* synthesis lineinfo="@14(27[18],27[24])"*/
    defparam i1247_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1245_2_lut (.A(n5345[8]), .B(n5131), 
            .Z(\fram_rdata_im[4] ));   /* synthesis lineinfo="@14(27[18],27[24])"*/
    defparam i1245_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1243_2_lut (.A(n5345[10]), .B(n5131), 
            .Z(\fram_rdata_im[5] ));   /* synthesis lineinfo="@14(27[18],27[24])"*/
    defparam i1243_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1241_2_lut (.A(n5345[12]), .B(n5131), 
            .Z(\fram_rdata_im[6] ));   /* synthesis lineinfo="@14(27[18],27[24])"*/
    defparam i1241_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1239_2_lut (.A(n5345[14]), .B(n5131), 
            .Z(\fram_rdata_im[7] ));   /* synthesis lineinfo="@14(27[18],27[24])"*/
    defparam i1239_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1237_2_lut (.A(n5394[0]), .B(n5131), 
            .Z(\fram_rdata_im[8] ));   /* synthesis lineinfo="@14(27[18],27[24])"*/
    defparam i1237_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1235_2_lut (.A(n5394[2]), .B(n5131), 
            .Z(\fram_rdata_im[9] ));   /* synthesis lineinfo="@14(27[18],27[24])"*/
    defparam i1235_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1233_2_lut (.A(n5394[4]), .B(n5131), 
            .Z(\fram_rdata_im[10] ));   /* synthesis lineinfo="@14(27[18],27[24])"*/
    defparam i1233_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1231_2_lut (.A(n5394[6]), .B(n5131), 
            .Z(\fram_rdata_im[11] ));   /* synthesis lineinfo="@14(27[18],27[24])"*/
    defparam i1231_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1229_2_lut (.A(n5394[8]), .B(n5131), 
            .Z(\fram_rdata_im[12] ));   /* synthesis lineinfo="@14(27[18],27[24])"*/
    defparam i1229_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1227_2_lut (.A(n5394[10]), .B(n5131), 
            .Z(\fram_rdata_im[13] ));   /* synthesis lineinfo="@14(27[18],27[24])"*/
    defparam i1227_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1225_2_lut (.A(n5394[12]), .B(n5131), 
            .Z(\fram_rdata_im[14] ));   /* synthesis lineinfo="@14(27[18],27[24])"*/
    defparam i1225_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1223_2_lut (.A(n5394[14]), .B(n5131), 
            .Z(\fram_rdata_im[15] ));   /* synthesis lineinfo="@14(27[18],27[24])"*/
    defparam i1223_2_lut.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i1253_2_lut (.A(n5345[0]), .B(n5131), 
            .Z(\fram_rdata_im[0] ));   /* synthesis lineinfo="@14(27[18],27[24])"*/
    defparam i1253_2_lut.INIT = "0x8888";
    FD1P3XZ i1221 (.D(VCC_net), .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n5131));   /* synthesis lineinfo="@14(27[18],27[24])"*/
    defparam i1221.REGSET = "RESET";
    defparam i1221.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module \dft_dline(STAGES_N=8) 
//

module \dft_dline(STAGES_N=8)  (input cmul_valid, input ADC_DCLK_c, input m_axil_rdata_31__N_57, 
            output cmul_done);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [7:0]\dline_genblk.dline_n_genblk.dline ;   /* synthesis lineinfo="@12(43[35],43[40])"*/
    
    wire VCC_net;
    
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=283, LSE_RLINE=288 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i1  (.D(\dline_genblk.dline_n_genblk.dline [0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\dline_genblk.dline_n_genblk.dline [1]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i1 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=283, LSE_RLINE=288 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i2  (.D(\dline_genblk.dline_n_genblk.dline [1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\dline_genblk.dline_n_genblk.dline [2]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i2 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=283, LSE_RLINE=288 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i3  (.D(\dline_genblk.dline_n_genblk.dline [2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\dline_genblk.dline_n_genblk.dline [3]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i3 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=283, LSE_RLINE=288 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i4  (.D(\dline_genblk.dline_n_genblk.dline [3]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\dline_genblk.dline_n_genblk.dline [4]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i4 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=283, LSE_RLINE=288 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i5  (.D(\dline_genblk.dline_n_genblk.dline [4]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\dline_genblk.dline_n_genblk.dline [5]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i5 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=283, LSE_RLINE=288 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i6  (.D(\dline_genblk.dline_n_genblk.dline [5]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\dline_genblk.dline_n_genblk.dline [6]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i6 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=283, LSE_RLINE=288 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i7  (.D(\dline_genblk.dline_n_genblk.dline [6]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(cmul_done));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i7 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=283, LSE_RLINE=288 *) FD1P3XZ \dline_genblk.dline_n_genblk.dline_i0  (.D(cmul_valid), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\dline_genblk.dline_n_genblk.dline [0]));   /* synthesis lineinfo="@12(47[13],50[64])"*/
    defparam \dline_genblk.dline_n_genblk.dline_i0 .REGSET = "RESET";
    defparam \dline_genblk.dline_n_genblk.dline_i0 .SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module \dft_complex_mul(PIPELINE_STAGES=4) 
//

module \dft_complex_mul(PIPELINE_STAGES=4)  (output \fram_wdata_im[0] , input ADC_DCLK_c, 
            input maxfan_replicated_net_517, output \fram_wdata_re[0] , 
            input m_axil_rdata_31__N_57, output \fram_wdata_im[1] , output \fram_wdata_im[2] , 
            output \fram_wdata_im[3] , output \fram_wdata_im[4] , output \fram_wdata_im[5] , 
            output \fram_wdata_im[6] , output \fram_wdata_im[7] , output \fram_wdata_im[8] , 
            output \fram_wdata_im[9] , output \fram_wdata_im[10] , output \fram_wdata_im[11] , 
            output \fram_wdata_im[12] , output \fram_wdata_im[13] , output \fram_wdata_im[14] , 
            output \cmul_result_im[15] , output \fram_wdata_re[1] , output \fram_wdata_re[2] , 
            output \fram_wdata_re[3] , output \fram_wdata_re[4] , output \fram_wdata_re[5] , 
            output \fram_wdata_re[6] , output \fram_wdata_re[7] , output \fram_wdata_re[8] , 
            output \fram_wdata_re[9] , output \fram_wdata_re[10] , output \fram_wdata_re[11] , 
            output \fram_wdata_re[12] , output \fram_wdata_re[13] , output \fram_wdata_re[14] , 
            output \cmul_result_re[15] , input [15:0]n34, input [15:0]cmul_twiddle_im, 
            input GND_net, input VCC_net, input [15:0]cmul_data_re, input [15:0]cmul_twiddle_re);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [32:0]add_result;   /* synthesis lineinfo="@10(37[35],37[45])"*/
    wire [32:0]sub_result;   /* synthesis lineinfo="@10(38[35],38[45])"*/
    wire [31:0]mul_re0_res;   /* synthesis lineinfo="@10(33[37],33[48])"*/
    wire [31:0]mul_re1_res;   /* synthesis lineinfo="@10(34[37],34[48])"*/
    wire [31:0]mul_im1_res;   /* synthesis lineinfo="@10(36[37],36[48])"*/
    wire [31:0]mul_im0_res;   /* synthesis lineinfo="@10(35[37],35[48])"*/
    
    wire VCC_net_c;
    
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_re_i0 (.D(sub_result[15]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_re[0] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_re_i0.REGSET = "RESET";
    defparam result_re_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_im_i1 (.D(add_result[16]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_im[1] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_im_i1.REGSET = "RESET";
    defparam result_im_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_im_i2 (.D(add_result[17]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_im[2] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_im_i2.REGSET = "RESET";
    defparam result_im_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_im_i3 (.D(add_result[18]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_im[3] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_im_i3.REGSET = "RESET";
    defparam result_im_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_im_i4 (.D(add_result[19]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_im[4] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_im_i4.REGSET = "RESET";
    defparam result_im_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_im_i5 (.D(add_result[20]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_im[5] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_im_i5.REGSET = "RESET";
    defparam result_im_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_im_i6 (.D(add_result[21]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_im[6] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_im_i6.REGSET = "RESET";
    defparam result_im_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_im_i7 (.D(add_result[22]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_im[7] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_im_i7.REGSET = "RESET";
    defparam result_im_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_im_i8 (.D(add_result[23]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_im[8] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_im_i8.REGSET = "RESET";
    defparam result_im_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_im_i9 (.D(add_result[24]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_im[9] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_im_i9.REGSET = "RESET";
    defparam result_im_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_im_i10 (.D(add_result[25]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_im[10] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_im_i10.REGSET = "RESET";
    defparam result_im_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_im_i11 (.D(add_result[26]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_im[11] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_im_i11.REGSET = "RESET";
    defparam result_im_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_im_i12 (.D(add_result[27]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_im[12] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_im_i12.REGSET = "RESET";
    defparam result_im_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_im_i13 (.D(add_result[28]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_im[13] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_im_i13.REGSET = "RESET";
    defparam result_im_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_im_i14 (.D(add_result[29]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_im[14] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_im_i14.REGSET = "RESET";
    defparam result_im_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_im_i15 (.D(add_result[30]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\cmul_result_im[15] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_im_i15.REGSET = "RESET";
    defparam result_im_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_re_i1 (.D(sub_result[16]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_re[1] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_re_i1.REGSET = "RESET";
    defparam result_re_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_re_i2 (.D(sub_result[17]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_re[2] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_re_i2.REGSET = "RESET";
    defparam result_re_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_re_i3 (.D(sub_result[18]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_re[3] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_re_i3.REGSET = "RESET";
    defparam result_re_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_re_i4 (.D(sub_result[19]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_re[4] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_re_i4.REGSET = "RESET";
    defparam result_re_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_re_i5 (.D(sub_result[20]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_re[5] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_re_i5.REGSET = "RESET";
    defparam result_re_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_re_i6 (.D(sub_result[21]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_re[6] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_re_i6.REGSET = "RESET";
    defparam result_re_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_re_i7 (.D(sub_result[22]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_re[7] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_re_i7.REGSET = "RESET";
    defparam result_re_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_re_i8 (.D(sub_result[23]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_re[8] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_re_i8.REGSET = "RESET";
    defparam result_re_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_re_i9 (.D(sub_result[24]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_re[9] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_re_i9.REGSET = "RESET";
    defparam result_re_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_re_i10 (.D(sub_result[25]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_re[10] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_re_i10.REGSET = "RESET";
    defparam result_re_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_re_i11 (.D(sub_result[26]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_re[11] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_re_i11.REGSET = "RESET";
    defparam result_re_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_re_i12 (.D(sub_result[27]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_re[12] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_re_i12.REGSET = "RESET";
    defparam result_re_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_re_i13 (.D(sub_result[28]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_re[13] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_re_i13.REGSET = "RESET";
    defparam result_re_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_re_i14 (.D(sub_result[29]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\fram_wdata_re[14] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_re_i14.REGSET = "RESET";
    defparam result_re_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_re_i15 (.D(sub_result[30]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\cmul_result_re[15] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_re_i15.REGSET = "RESET";
    defparam result_re_i15.SRMODE = "ASYNC";
    \dft_sub(DATA_W=33,DATA_SIGNED="on",PIPELINE_STAGES=4,PIPE_4BIT=1'b1)  sub_im (.\mul_re0_res[14] (mul_re0_res[14]), 
            .ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .\mul_re1_res[7] (mul_re1_res[7]), .\sub_result[15] (sub_result[15]), 
            .\mul_re0_res[7] (mul_re0_res[7]), .maxfan_replicated_net_517(maxfan_replicated_net_517), 
            .\mul_re0_res[15] (mul_re0_res[15]), .\mul_re0_res[16] (mul_re0_res[16]), 
            .\mul_re0_res[17] (mul_re0_res[17]), .\mul_re0_res[18] (mul_re0_res[18]), 
            .\mul_re0_res[19] (mul_re0_res[19]), .\mul_re0_res[20] (mul_re0_res[20]), 
            .\mul_re0_res[21] (mul_re0_res[21]), .\mul_re0_res[22] (mul_re0_res[22]), 
            .\mul_re0_res[23] (mul_re0_res[23]), .\mul_re0_res[24] (mul_re0_res[24]), 
            .\mul_re0_res[25] (mul_re0_res[25]), .\mul_re0_res[26] (mul_re0_res[26]), 
            .\mul_re0_res[27] (mul_re0_res[27]), .\mul_re0_res[28] (mul_re0_res[28]), 
            .\mul_re0_res[29] (mul_re0_res[29]), .\mul_re0_res[30] (mul_re0_res[30]), 
            .\mul_re1_res[8] (mul_re1_res[8]), .\mul_re1_res[9] (mul_re1_res[9]), 
            .\mul_re1_res[10] (mul_re1_res[10]), .\mul_re1_res[11] (mul_re1_res[11]), 
            .\mul_re1_res[12] (mul_re1_res[12]), .\mul_re1_res[13] (mul_re1_res[13]), 
            .\mul_re1_res[14] (mul_re1_res[14]), .\mul_re1_res[15] (mul_re1_res[15]), 
            .\mul_re1_res[16] (mul_re1_res[16]), .\mul_re1_res[17] (mul_re1_res[17]), 
            .\mul_re1_res[18] (mul_re1_res[18]), .\mul_re1_res[19] (mul_re1_res[19]), 
            .\mul_re1_res[20] (mul_re1_res[20]), .\mul_re1_res[21] (mul_re1_res[21]), 
            .\mul_re1_res[22] (mul_re1_res[22]), .\mul_re1_res[23] (mul_re1_res[23]), 
            .\mul_re1_res[24] (mul_re1_res[24]), .\mul_re1_res[25] (mul_re1_res[25]), 
            .\mul_re1_res[26] (mul_re1_res[26]), .\mul_re1_res[27] (mul_re1_res[27]), 
            .\mul_re1_res[28] (mul_re1_res[28]), .\mul_re1_res[29] (mul_re1_res[29]), 
            .\mul_re1_res[30] (mul_re1_res[30]), .\sub_result[16] (sub_result[16]), 
            .\sub_result[17] (sub_result[17]), .\sub_result[18] (sub_result[18]), 
            .\sub_result[19] (sub_result[19]), .\sub_result[20] (sub_result[20]), 
            .\sub_result[21] (sub_result[21]), .\sub_result[22] (sub_result[22]), 
            .\sub_result[23] (sub_result[23]), .\sub_result[24] (sub_result[24]), 
            .\sub_result[25] (sub_result[25]), .\sub_result[26] (sub_result[26]), 
            .\sub_result[27] (sub_result[27]), .\sub_result[28] (sub_result[28]), 
            .\sub_result[29] (sub_result[29]), .\sub_result[30] (sub_result[30]), 
            .\mul_re0_res[6] (mul_re0_res[6]), .\mul_re1_res[6] (mul_re1_res[6]), 
            .\mul_re0_res[5] (mul_re0_res[5]), .\mul_re1_res[5] (mul_re1_res[5]), 
            .\mul_re0_res[4] (mul_re0_res[4]), .\mul_re1_res[4] (mul_re1_res[4]), 
            .\mul_re0_res[8] (mul_re0_res[8]), .\mul_re0_res[3] (mul_re0_res[3]), 
            .\mul_re1_res[3] (mul_re1_res[3]), .\mul_re0_res[2] (mul_re0_res[2]), 
            .\mul_re1_res[2] (mul_re1_res[2]), .\mul_re0_res[9] (mul_re0_res[9]), 
            .\mul_re0_res[10] (mul_re0_res[10]), .\mul_re0_res[11] (mul_re0_res[11]), 
            .\mul_re0_res[12] (mul_re0_res[12]), .\mul_re0_res[13] (mul_re0_res[13]), 
            .\mul_re0_res[0] (mul_re0_res[0]), .\mul_re1_res[0] (mul_re1_res[0]), 
            .\mul_re1_res[1] (mul_re1_res[1]), .\mul_re0_res[1] (mul_re0_res[1]));   /* synthesis lineinfo="@10(88[3],97[2])"*/
    \dft_mul(INPUT_REG="on")_U11  mul_re1 (.n34({n34}), .cmul_twiddle_im({cmul_twiddle_im}), 
            .\mul_re1_res[0] (mul_re1_res[0]), .\mul_re1_res[1] (mul_re1_res[1]), 
            .\mul_re1_res[2] (mul_re1_res[2]), .\mul_re1_res[3] (mul_re1_res[3]), 
            .\mul_re1_res[4] (mul_re1_res[4]), .\mul_re1_res[5] (mul_re1_res[5]), 
            .\mul_re1_res[6] (mul_re1_res[6]), .\mul_re1_res[7] (mul_re1_res[7]), 
            .\mul_re1_res[8] (mul_re1_res[8]), .\mul_re1_res[9] (mul_re1_res[9]), 
            .\mul_re1_res[10] (mul_re1_res[10]), .\mul_re1_res[11] (mul_re1_res[11]), 
            .\mul_re1_res[12] (mul_re1_res[12]), .\mul_re1_res[13] (mul_re1_res[13]), 
            .\mul_re1_res[14] (mul_re1_res[14]), .\mul_re1_res[15] (mul_re1_res[15]), 
            .\mul_re1_res[16] (mul_re1_res[16]), .\mul_re1_res[17] (mul_re1_res[17]), 
            .\mul_re1_res[18] (mul_re1_res[18]), .\mul_re1_res[19] (mul_re1_res[19]), 
            .\mul_re1_res[20] (mul_re1_res[20]), .\mul_re1_res[21] (mul_re1_res[21]), 
            .\mul_re1_res[22] (mul_re1_res[22]), .\mul_re1_res[23] (mul_re1_res[23]), 
            .\mul_re1_res[24] (mul_re1_res[24]), .\mul_re1_res[25] (mul_re1_res[25]), 
            .\mul_re1_res[26] (mul_re1_res[26]), .\mul_re1_res[27] (mul_re1_res[27]), 
            .\mul_re1_res[28] (mul_re1_res[28]), .\mul_re1_res[29] (mul_re1_res[29]), 
            .\mul_re1_res[30] (mul_re1_res[30]), .ADC_DCLK_c(ADC_DCLK_c), 
            .GND_net(GND_net), .VCC_net(VCC_net), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57));   /* synthesis lineinfo="@10(69[3],78[2])"*/
    \dft_mul(INPUT_REG="on")_U12  mul_re0 (.cmul_data_re({cmul_data_re}), 
            .cmul_twiddle_re({cmul_twiddle_re}), .\mul_re0_res[0] (mul_re0_res[0]), 
            .\mul_re0_res[1] (mul_re0_res[1]), .\mul_re0_res[2] (mul_re0_res[2]), 
            .\mul_re0_res[3] (mul_re0_res[3]), .\mul_re0_res[4] (mul_re0_res[4]), 
            .\mul_re0_res[5] (mul_re0_res[5]), .\mul_re0_res[6] (mul_re0_res[6]), 
            .\mul_re0_res[7] (mul_re0_res[7]), .\mul_re0_res[8] (mul_re0_res[8]), 
            .\mul_re0_res[9] (mul_re0_res[9]), .\mul_re0_res[10] (mul_re0_res[10]), 
            .\mul_re0_res[11] (mul_re0_res[11]), .\mul_re0_res[12] (mul_re0_res[12]), 
            .\mul_re0_res[13] (mul_re0_res[13]), .\mul_re0_res[14] (mul_re0_res[14]), 
            .\mul_re0_res[15] (mul_re0_res[15]), .\mul_re0_res[16] (mul_re0_res[16]), 
            .\mul_re0_res[17] (mul_re0_res[17]), .\mul_re0_res[18] (mul_re0_res[18]), 
            .\mul_re0_res[19] (mul_re0_res[19]), .\mul_re0_res[20] (mul_re0_res[20]), 
            .\mul_re0_res[21] (mul_re0_res[21]), .\mul_re0_res[22] (mul_re0_res[22]), 
            .\mul_re0_res[23] (mul_re0_res[23]), .\mul_re0_res[24] (mul_re0_res[24]), 
            .\mul_re0_res[25] (mul_re0_res[25]), .\mul_re0_res[26] (mul_re0_res[26]), 
            .\mul_re0_res[27] (mul_re0_res[27]), .\mul_re0_res[28] (mul_re0_res[28]), 
            .\mul_re0_res[29] (mul_re0_res[29]), .\mul_re0_res[30] (mul_re0_res[30]), 
            .GND_net(GND_net), .ADC_DCLK_c(ADC_DCLK_c), .VCC_net(VCC_net), 
            .maxfan_replicated_net_517(maxfan_replicated_net_517));   /* synthesis lineinfo="@10(50[3],59[2])"*/
    \dft_mul(INPUT_REG="on")_U13  mul_im1 (.n34({n34}), .cmul_twiddle_re({cmul_twiddle_re}), 
            .\mul_im1_res[0] (mul_im1_res[0]), .\mul_im1_res[1] (mul_im1_res[1]), 
            .\mul_im1_res[2] (mul_im1_res[2]), .\mul_im1_res[3] (mul_im1_res[3]), 
            .\mul_im1_res[4] (mul_im1_res[4]), .\mul_im1_res[5] (mul_im1_res[5]), 
            .\mul_im1_res[6] (mul_im1_res[6]), .\mul_im1_res[7] (mul_im1_res[7]), 
            .\mul_im1_res[8] (mul_im1_res[8]), .\mul_im1_res[9] (mul_im1_res[9]), 
            .\mul_im1_res[10] (mul_im1_res[10]), .\mul_im1_res[11] (mul_im1_res[11]), 
            .\mul_im1_res[12] (mul_im1_res[12]), .\mul_im1_res[13] (mul_im1_res[13]), 
            .\mul_im1_res[14] (mul_im1_res[14]), .\mul_im1_res[15] (mul_im1_res[15]), 
            .\mul_im1_res[16] (mul_im1_res[16]), .\mul_im1_res[17] (mul_im1_res[17]), 
            .\mul_im1_res[18] (mul_im1_res[18]), .\mul_im1_res[19] (mul_im1_res[19]), 
            .\mul_im1_res[20] (mul_im1_res[20]), .\mul_im1_res[21] (mul_im1_res[21]), 
            .\mul_im1_res[22] (mul_im1_res[22]), .\mul_im1_res[23] (mul_im1_res[23]), 
            .\mul_im1_res[24] (mul_im1_res[24]), .\mul_im1_res[25] (mul_im1_res[25]), 
            .\mul_im1_res[26] (mul_im1_res[26]), .\mul_im1_res[27] (mul_im1_res[27]), 
            .\mul_im1_res[28] (mul_im1_res[28]), .\mul_im1_res[29] (mul_im1_res[29]), 
            .\mul_im1_res[30] (mul_im1_res[30]), .GND_net(GND_net), .ADC_DCLK_c(ADC_DCLK_c), 
            .VCC_net(VCC_net), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57));   /* synthesis lineinfo="@10(129[3],138[2])"*/
    \dft_mul(INPUT_REG="on")_U14  mul_im0 (.cmul_data_re({cmul_data_re}), 
            .cmul_twiddle_im({cmul_twiddle_im}), .\mul_im0_res[0] (mul_im0_res[0]), 
            .\mul_im0_res[1] (mul_im0_res[1]), .\mul_im0_res[2] (mul_im0_res[2]), 
            .\mul_im0_res[3] (mul_im0_res[3]), .\mul_im0_res[4] (mul_im0_res[4]), 
            .\mul_im0_res[5] (mul_im0_res[5]), .\mul_im0_res[6] (mul_im0_res[6]), 
            .\mul_im0_res[7] (mul_im0_res[7]), .\mul_im0_res[8] (mul_im0_res[8]), 
            .\mul_im0_res[9] (mul_im0_res[9]), .\mul_im0_res[10] (mul_im0_res[10]), 
            .\mul_im0_res[11] (mul_im0_res[11]), .\mul_im0_res[12] (mul_im0_res[12]), 
            .\mul_im0_res[13] (mul_im0_res[13]), .\mul_im0_res[14] (mul_im0_res[14]), 
            .\mul_im0_res[15] (mul_im0_res[15]), .\mul_im0_res[16] (mul_im0_res[16]), 
            .\mul_im0_res[17] (mul_im0_res[17]), .\mul_im0_res[18] (mul_im0_res[18]), 
            .\mul_im0_res[19] (mul_im0_res[19]), .\mul_im0_res[20] (mul_im0_res[20]), 
            .\mul_im0_res[21] (mul_im0_res[21]), .\mul_im0_res[22] (mul_im0_res[22]), 
            .\mul_im0_res[23] (mul_im0_res[23]), .\mul_im0_res[24] (mul_im0_res[24]), 
            .\mul_im0_res[25] (mul_im0_res[25]), .\mul_im0_res[26] (mul_im0_res[26]), 
            .\mul_im0_res[27] (mul_im0_res[27]), .\mul_im0_res[28] (mul_im0_res[28]), 
            .\mul_im0_res[29] (mul_im0_res[29]), .\mul_im0_res[30] (mul_im0_res[30]), 
            .GND_net(GND_net), .ADC_DCLK_c(ADC_DCLK_c), .VCC_net(VCC_net), 
            .maxfan_replicated_net_517(maxfan_replicated_net_517));   /* synthesis lineinfo="@10(110[3],119[2])"*/
    \dft_add(DATA_W=33,DATA_SIGNED="on",PIPELINE_STAGES=4)  add_im (.\mul_im0_res[7] (mul_im0_res[7]), 
            .ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .\mul_im1_res[7] (mul_im1_res[7]), .\add_result[15] (add_result[15]), 
            .maxfan_replicated_net_517(maxfan_replicated_net_517), .\mul_im0_res[8] (mul_im0_res[8]), 
            .\mul_im0_res[9] (mul_im0_res[9]), .\mul_im0_res[10] (mul_im0_res[10]), 
            .\mul_im0_res[11] (mul_im0_res[11]), .\mul_im0_res[12] (mul_im0_res[12]), 
            .\mul_im0_res[13] (mul_im0_res[13]), .\mul_im0_res[14] (mul_im0_res[14]), 
            .\mul_im0_res[15] (mul_im0_res[15]), .\mul_im0_res[16] (mul_im0_res[16]), 
            .\mul_im0_res[17] (mul_im0_res[17]), .\mul_im0_res[18] (mul_im0_res[18]), 
            .\mul_im0_res[19] (mul_im0_res[19]), .\mul_im0_res[20] (mul_im0_res[20]), 
            .\mul_im0_res[21] (mul_im0_res[21]), .\mul_im0_res[22] (mul_im0_res[22]), 
            .\mul_im0_res[23] (mul_im0_res[23]), .\mul_im0_res[24] (mul_im0_res[24]), 
            .\mul_im0_res[25] (mul_im0_res[25]), .\mul_im0_res[26] (mul_im0_res[26]), 
            .\mul_im0_res[27] (mul_im0_res[27]), .\mul_im0_res[28] (mul_im0_res[28]), 
            .\mul_im0_res[29] (mul_im0_res[29]), .\mul_im0_res[30] (mul_im0_res[30]), 
            .\mul_im1_res[8] (mul_im1_res[8]), .\mul_im1_res[9] (mul_im1_res[9]), 
            .\mul_im1_res[10] (mul_im1_res[10]), .\mul_im1_res[11] (mul_im1_res[11]), 
            .\mul_im1_res[12] (mul_im1_res[12]), .\mul_im1_res[13] (mul_im1_res[13]), 
            .\mul_im1_res[14] (mul_im1_res[14]), .\mul_im1_res[15] (mul_im1_res[15]), 
            .\mul_im1_res[16] (mul_im1_res[16]), .\mul_im1_res[17] (mul_im1_res[17]), 
            .\mul_im1_res[18] (mul_im1_res[18]), .\mul_im1_res[19] (mul_im1_res[19]), 
            .\mul_im1_res[20] (mul_im1_res[20]), .\mul_im1_res[21] (mul_im1_res[21]), 
            .\mul_im1_res[22] (mul_im1_res[22]), .\mul_im1_res[23] (mul_im1_res[23]), 
            .\mul_im1_res[24] (mul_im1_res[24]), .\mul_im1_res[25] (mul_im1_res[25]), 
            .\mul_im1_res[26] (mul_im1_res[26]), .\mul_im1_res[27] (mul_im1_res[27]), 
            .\mul_im1_res[28] (mul_im1_res[28]), .\mul_im1_res[29] (mul_im1_res[29]), 
            .\mul_im1_res[30] (mul_im1_res[30]), .\add_result[16] (add_result[16]), 
            .\add_result[17] (add_result[17]), .\add_result[18] (add_result[18]), 
            .\add_result[19] (add_result[19]), .\add_result[20] (add_result[20]), 
            .\add_result[21] (add_result[21]), .\add_result[22] (add_result[22]), 
            .\add_result[23] (add_result[23]), .\add_result[24] (add_result[24]), 
            .\add_result[25] (add_result[25]), .\add_result[26] (add_result[26]), 
            .\add_result[27] (add_result[27]), .\add_result[28] (add_result[28]), 
            .\add_result[29] (add_result[29]), .\add_result[30] (add_result[30]), 
            .\mul_im0_res[6] (mul_im0_res[6]), .\mul_im1_res[6] (mul_im1_res[6]), 
            .\mul_im0_res[5] (mul_im0_res[5]), .\mul_im1_res[5] (mul_im1_res[5]), 
            .\mul_im0_res[4] (mul_im0_res[4]), .\mul_im1_res[4] (mul_im1_res[4]), 
            .\mul_im0_res[3] (mul_im0_res[3]), .\mul_im1_res[3] (mul_im1_res[3]), 
            .\mul_im0_res[2] (mul_im0_res[2]), .\mul_im1_res[2] (mul_im1_res[2]), 
            .\mul_im0_res[0] (mul_im0_res[0]), .\mul_im1_res[0] (mul_im1_res[0]), 
            .\mul_im1_res[1] (mul_im1_res[1]), .\mul_im0_res[1] (mul_im0_res[1]));   /* synthesis lineinfo="@10(147[3],156[2])"*/
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=258, LSE_RLINE=270 *) FD1P3XZ result_im_i0 (.D(add_result[15]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\fram_wdata_im[0] ));   /* synthesis lineinfo="@10(160[5],167[8])"*/
    defparam result_im_i0.REGSET = "RESET";
    defparam result_im_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module \dft_sub(DATA_W=33,DATA_SIGNED="on",PIPELINE_STAGES=4,PIPE_4BIT=1'b1) 
//

module \dft_sub(DATA_W=33,DATA_SIGNED="on",PIPELINE_STAGES=4,PIPE_4BIT=1'b1)  (input \mul_re0_res[14] , 
            input ADC_DCLK_c, input m_axil_rdata_31__N_57, input \mul_re1_res[7] , 
            output \sub_result[15] , input \mul_re0_res[7] , input maxfan_replicated_net_517, 
            input \mul_re0_res[15] , input \mul_re0_res[16] , input \mul_re0_res[17] , 
            input \mul_re0_res[18] , input \mul_re0_res[19] , input \mul_re0_res[20] , 
            input \mul_re0_res[21] , input \mul_re0_res[22] , input \mul_re0_res[23] , 
            input \mul_re0_res[24] , input \mul_re0_res[25] , input \mul_re0_res[26] , 
            input \mul_re0_res[27] , input \mul_re0_res[28] , input \mul_re0_res[29] , 
            input \mul_re0_res[30] , input \mul_re1_res[8] , input \mul_re1_res[9] , 
            input \mul_re1_res[10] , input \mul_re1_res[11] , input \mul_re1_res[12] , 
            input \mul_re1_res[13] , input \mul_re1_res[14] , input \mul_re1_res[15] , 
            input \mul_re1_res[16] , input \mul_re1_res[17] , input \mul_re1_res[18] , 
            input \mul_re1_res[19] , input \mul_re1_res[20] , input \mul_re1_res[21] , 
            input \mul_re1_res[22] , input \mul_re1_res[23] , input \mul_re1_res[24] , 
            input \mul_re1_res[25] , input \mul_re1_res[26] , input \mul_re1_res[27] , 
            input \mul_re1_res[28] , input \mul_re1_res[29] , input \mul_re1_res[30] , 
            output \sub_result[16] , output \sub_result[17] , output \sub_result[18] , 
            output \sub_result[19] , output \sub_result[20] , output \sub_result[21] , 
            output \sub_result[22] , output \sub_result[23] , output \sub_result[24] , 
            output \sub_result[25] , output \sub_result[26] , output \sub_result[27] , 
            output \sub_result[28] , output \sub_result[29] , output \sub_result[30] , 
            input \mul_re0_res[6] , input \mul_re1_res[6] , input \mul_re0_res[5] , 
            input \mul_re1_res[5] , input \mul_re0_res[4] , input \mul_re1_res[4] , 
            input \mul_re0_res[8] , input \mul_re0_res[3] , input \mul_re1_res[3] , 
            input \mul_re0_res[2] , input \mul_re1_res[2] , input \mul_re0_res[9] , 
            input \mul_re0_res[10] , input \mul_re0_res[11] , input \mul_re0_res[12] , 
            input \mul_re0_res[13] , input \mul_re0_res[0] , input \mul_re1_res[0] , 
            input \mul_re1_res[1] , input \mul_re0_res[1] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \lscc_subtractor(D_WIDTH=33,SIGNED="on",USE_OREG="on",PIPELINES=4,PIPE_4BIT=1'b1)  lscc_subtractor (.\mul_re0_res[14] (\mul_re0_res[14] ), 
            .ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .\mul_re1_res[7] (\mul_re1_res[7] ), .\sub_result[15] (\sub_result[15] ), 
            .\mul_re0_res[7] (\mul_re0_res[7] ), .maxfan_replicated_net_517(maxfan_replicated_net_517), 
            .\mul_re0_res[15] (\mul_re0_res[15] ), .\mul_re0_res[16] (\mul_re0_res[16] ), 
            .\mul_re0_res[17] (\mul_re0_res[17] ), .\mul_re0_res[18] (\mul_re0_res[18] ), 
            .\mul_re0_res[19] (\mul_re0_res[19] ), .\mul_re0_res[20] (\mul_re0_res[20] ), 
            .\mul_re0_res[21] (\mul_re0_res[21] ), .\mul_re0_res[22] (\mul_re0_res[22] ), 
            .\mul_re0_res[23] (\mul_re0_res[23] ), .\mul_re0_res[24] (\mul_re0_res[24] ), 
            .\mul_re0_res[25] (\mul_re0_res[25] ), .\mul_re0_res[26] (\mul_re0_res[26] ), 
            .\mul_re0_res[27] (\mul_re0_res[27] ), .\mul_re0_res[28] (\mul_re0_res[28] ), 
            .\mul_re0_res[29] (\mul_re0_res[29] ), .\mul_re0_res[30] (\mul_re0_res[30] ), 
            .\mul_re1_res[8] (\mul_re1_res[8] ), .\mul_re1_res[9] (\mul_re1_res[9] ), 
            .\mul_re1_res[10] (\mul_re1_res[10] ), .\mul_re1_res[11] (\mul_re1_res[11] ), 
            .\mul_re1_res[12] (\mul_re1_res[12] ), .\mul_re1_res[13] (\mul_re1_res[13] ), 
            .\mul_re1_res[14] (\mul_re1_res[14] ), .\mul_re1_res[15] (\mul_re1_res[15] ), 
            .\mul_re1_res[16] (\mul_re1_res[16] ), .\mul_re1_res[17] (\mul_re1_res[17] ), 
            .\mul_re1_res[18] (\mul_re1_res[18] ), .\mul_re1_res[19] (\mul_re1_res[19] ), 
            .\mul_re1_res[20] (\mul_re1_res[20] ), .\mul_re1_res[21] (\mul_re1_res[21] ), 
            .\mul_re1_res[22] (\mul_re1_res[22] ), .\mul_re1_res[23] (\mul_re1_res[23] ), 
            .\mul_re1_res[24] (\mul_re1_res[24] ), .\mul_re1_res[25] (\mul_re1_res[25] ), 
            .\mul_re1_res[26] (\mul_re1_res[26] ), .\mul_re1_res[27] (\mul_re1_res[27] ), 
            .\mul_re1_res[28] (\mul_re1_res[28] ), .\mul_re1_res[29] (\mul_re1_res[29] ), 
            .\mul_re1_res[30] (\mul_re1_res[30] ), .\sub_result[16] (\sub_result[16] ), 
            .\sub_result[17] (\sub_result[17] ), .\sub_result[18] (\sub_result[18] ), 
            .\sub_result[19] (\sub_result[19] ), .\sub_result[20] (\sub_result[20] ), 
            .\sub_result[21] (\sub_result[21] ), .\sub_result[22] (\sub_result[22] ), 
            .\sub_result[23] (\sub_result[23] ), .\sub_result[24] (\sub_result[24] ), 
            .\sub_result[25] (\sub_result[25] ), .\sub_result[26] (\sub_result[26] ), 
            .\sub_result[27] (\sub_result[27] ), .\sub_result[28] (\sub_result[28] ), 
            .\sub_result[29] (\sub_result[29] ), .\sub_result[30] (\sub_result[30] ), 
            .\mul_re0_res[6] (\mul_re0_res[6] ), .\mul_re1_res[6] (\mul_re1_res[6] ), 
            .\mul_re0_res[5] (\mul_re0_res[5] ), .\mul_re1_res[5] (\mul_re1_res[5] ), 
            .\mul_re0_res[4] (\mul_re0_res[4] ), .\mul_re1_res[4] (\mul_re1_res[4] ), 
            .\mul_re0_res[8] (\mul_re0_res[8] ), .\mul_re0_res[3] (\mul_re0_res[3] ), 
            .\mul_re1_res[3] (\mul_re1_res[3] ), .\mul_re0_res[2] (\mul_re0_res[2] ), 
            .\mul_re1_res[2] (\mul_re1_res[2] ), .\mul_re0_res[9] (\mul_re0_res[9] ), 
            .\mul_re0_res[10] (\mul_re0_res[10] ), .\mul_re0_res[11] (\mul_re0_res[11] ), 
            .\mul_re0_res[12] (\mul_re0_res[12] ), .\mul_re0_res[13] (\mul_re0_res[13] ), 
            .\mul_re0_res[0] (\mul_re0_res[0] ), .\mul_re1_res[0] (\mul_re1_res[0] ), 
            .\mul_re1_res[1] (\mul_re1_res[1] ), .\mul_re0_res[1] (\mul_re0_res[1] ));   /* synthesis lineinfo="@20(38[3],53[2])"*/
    
endmodule

//
// Verilog Description of module \lscc_subtractor(D_WIDTH=33,SIGNED="on",USE_OREG="on",PIPELINES=4,PIPE_4BIT=1'b1) 
//

module \lscc_subtractor(D_WIDTH=33,SIGNED="on",USE_OREG="on",PIPELINES=4,PIPE_4BIT=1'b1)  (input \mul_re0_res[14] , 
            input ADC_DCLK_c, input m_axil_rdata_31__N_57, input \mul_re1_res[7] , 
            output \sub_result[15] , input \mul_re0_res[7] , input maxfan_replicated_net_517, 
            input \mul_re0_res[15] , input \mul_re0_res[16] , input \mul_re0_res[17] , 
            input \mul_re0_res[18] , input \mul_re0_res[19] , input \mul_re0_res[20] , 
            input \mul_re0_res[21] , input \mul_re0_res[22] , input \mul_re0_res[23] , 
            input \mul_re0_res[24] , input \mul_re0_res[25] , input \mul_re0_res[26] , 
            input \mul_re0_res[27] , input \mul_re0_res[28] , input \mul_re0_res[29] , 
            input \mul_re0_res[30] , input \mul_re1_res[8] , input \mul_re1_res[9] , 
            input \mul_re1_res[10] , input \mul_re1_res[11] , input \mul_re1_res[12] , 
            input \mul_re1_res[13] , input \mul_re1_res[14] , input \mul_re1_res[15] , 
            input \mul_re1_res[16] , input \mul_re1_res[17] , input \mul_re1_res[18] , 
            input \mul_re1_res[19] , input \mul_re1_res[20] , input \mul_re1_res[21] , 
            input \mul_re1_res[22] , input \mul_re1_res[23] , input \mul_re1_res[24] , 
            input \mul_re1_res[25] , input \mul_re1_res[26] , input \mul_re1_res[27] , 
            input \mul_re1_res[28] , input \mul_re1_res[29] , input \mul_re1_res[30] , 
            output \sub_result[16] , output \sub_result[17] , output \sub_result[18] , 
            output \sub_result[19] , output \sub_result[20] , output \sub_result[21] , 
            output \sub_result[22] , output \sub_result[23] , output \sub_result[24] , 
            output \sub_result[25] , output \sub_result[26] , output \sub_result[27] , 
            output \sub_result[28] , output \sub_result[29] , output \sub_result[30] , 
            input \mul_re0_res[6] , input \mul_re1_res[6] , input \mul_re0_res[5] , 
            input \mul_re1_res[5] , input \mul_re0_res[4] , input \mul_re1_res[4] , 
            input \mul_re0_res[8] , input \mul_re0_res[3] , input \mul_re1_res[3] , 
            input \mul_re0_res[2] , input \mul_re1_res[2] , input \mul_re0_res[9] , 
            input \mul_re0_res[10] , input \mul_re0_res[11] , input \mul_re0_res[12] , 
            input \mul_re0_res[13] , input \mul_re0_res[0] , input \mul_re1_res[0] , 
            input \mul_re1_res[1] , input \mul_re0_res[1] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [8:0]n6439;
    
    wire n36190, n31105, n44648, n36122;
    wire [32:0]\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3222 ;
    
    wire n44577;
    wire [32:0]\U_PIPELINES_GT_0.A_Re_pipe[0] ;   /* synthesis lineinfo="@38(921[23],921[32])"*/
    wire [32:0]\U_PIPELINES_GT_0.B_Re_pipe[0] ;   /* synthesis lineinfo="@38(922[23],922[32])"*/
    wire [32:0]\U_PIPELINES_GT_0.AmB_Re_pipe[2] ;   /* synthesis lineinfo="@38(925[23],925[34])"*/
    wire [32:0]\U_PIPELINES_GT_0.AmB_Re_pipe[3] ;   /* synthesis lineinfo="@38(925[23],925[34])"*/
    wire [8:0]n6445;
    wire [32:0]\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3255 ;
    wire [7:0]\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3453 ;
    wire [8:0]n6419;
    wire [9:0]n7333;
    wire [6:0]n7335;
    
    wire n12, n44454, n36344, n44493, n36114;
    wire [32:0]\U_PIPELINES_GT_0.B_Re_pipe[1] ;   /* synthesis lineinfo="@38(922[23],922[32])"*/
    
    wire n12_adj_5369, n44456, n44455, n5, n10, n8;
    wire [32:0]\U_PIPELINES_GT_0.A_Re_pipe[1] ;   /* synthesis lineinfo="@38(921[23],921[32])"*/
    wire [32:0]\U_PIPELINES_GT_0.A_Re_pipe[2] ;   /* synthesis lineinfo="@38(921[23],921[32])"*/
    wire [32:0]\U_PIPELINES_GT_0.B_Re_pipe[2] ;   /* synthesis lineinfo="@38(922[23],922[32])"*/
    wire [32:0]\U_PIPELINES_GT_0.B_Re_pipe[3] ;   /* synthesis lineinfo="@38(922[23],922[32])"*/
    wire [32:0]\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3189 ;
    wire [32:0]AmB_Re;   /* synthesis lineinfo="@38(821[30],821[36])"*/
    
    wire n6, n4, n36172, n36178, n10_adj_5370, n8_adj_5371, n6_adj_5372, 
        n12_adj_5373, n44440, n4_adj_5374, n36220, n44469, n36328, 
        n40651, n40746, n40737, n40719, n40614, n12_adj_5375, n10_adj_5376, 
        n8_adj_5377, n6_adj_5378, n4_adj_5379, n44811, n19504, n44815, 
        n36118, n44611, n36342, n44509, n44441, n44528, n44453, 
        n44529, n4_adj_5380, n36170, n6_adj_5381, n36160, n8_adj_5382, 
        n10_adj_5383, n41725, n44695, n41723, n44810, n44550, n44699, 
        VCC_net;
    
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i24525_3_lut_rep_1331 (.A(n6439[8]), 
            .B(n36190), .C(n31105), .Z(n44648));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i24525_3_lut_rep_1331.INIT = "0xb2b2";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (D))+!A (B (D)+!B !(C (D)+!C !(D)))))" *) LUT4 i1_3_lut_4_lut (.A(n6439[8]), 
            .B(n36190), .C(n31105), .D(n36122), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3222 [16]));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i1_3_lut_4_lut.INIT = "0x18e7";
    (* lut_function="(A ((C+!(D))+!B)+!A !(B+((D)+!C)))" *) LUT4 i24533_3_lut_rep_1260_4_lut (.A(n6439[8]), 
            .B(n36190), .C(n31105), .D(n36122), .Z(n44577));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i24533_3_lut_rep_1260_4_lut.INIT = "0xa2ba";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i1  (.D(\mul_re1_res[7] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [7]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i1  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe[2] [15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [15]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i1 (.D(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\sub_result[15] ));   /* synthesis lineinfo="@38(1016[7],1027[10])"*/
    defparam result_re_o_i1.REGSET = "RESET";
    defparam result_re_o_i1.SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_res21__i1  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3222 [21]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6445[0]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_res21__i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_res21__i1 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res1_res18__i1  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3255 [14]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6439[0]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res1_res18__i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res1_res18__i1 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res4_res16__i1  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3453 [7]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6419[8]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res4_res16__i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res4_res16__i1 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_i1  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3222 [15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[2] [15]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i0  (.D(\mul_re0_res[7] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n7333[0]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i0 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_9_i0  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [14]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n7335[0]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_9_i0 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_9_i0 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i2  (.D(\mul_re0_res[15] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [15]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i2 .SRMODE = "ASYNC";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i26782_3_lut_rep_1137 (.A(n7333[6]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [13]), .C(n12), .Z(n44454));   /* synthesis lineinfo="@38(965[33],967[34])"*/
    defparam i26782_3_lut_rep_1137.INIT = "0xb2b2";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (D))+!A (B (D)+!B !(C (D)+!C !(D)))))" *) LUT4 i1_3_lut_4_lut_adj_38140 (.A(n6439[8]), 
            .B(n36344), .C(n44493), .D(n36114), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3222 [20]));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i1_3_lut_4_lut_adj_38140.INIT = "0x18e7";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i26846_3_lut_rep_1139 (.A(n7335[6]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[1] [20]), .C(n12_adj_5369), .Z(n44456));   /* synthesis lineinfo="@38(965[33],967[34])"*/
    defparam i26846_3_lut_rep_1139.INIT = "0xb2b2";
    (* lut_function="(!(A (B (C (D))+!B (D))+!A (B (D)+!B (C+(D)))))" *) LUT4 i1_4_lut_3_lut_4_lut (.A(n6439[8]), 
            .B(n36114), .C(n44455), .D(n44456), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3222 [22]));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i1_4_lut_3_lut_4_lut.INIT = "0x08ef";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (D))+!A (B (D)+!B !(C (D)+!C !(D)))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(n6439[8]), 
            .B(n36114), .C(n44455), .D(n44456), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3222 [21]));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x18e7";
    (* lut_function="(!(A (B (C (D)+!C !(D)))+!A !(B+!(C (D)+!C !(D)))))" *) LUT4 i1_4_lut_3_lut_4_lut_adj_38141 (.A(n7333[0]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [7]), .C(\U_PIPELINES_GT_0.B_Re_pipe[0] [8]), 
            .D(n7333[1]), .Z(n5));   /* synthesis lineinfo="@38(965[33],967[34])"*/
    defparam i1_4_lut_3_lut_4_lut_adj_38141.INIT = "0x6ff6";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i26838_3_lut (.A(n7335[5]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[1] [19]), .C(n10), .Z(n12_adj_5369));   /* synthesis lineinfo="@38(965[33],967[34])"*/
    defparam i26838_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i26830_3_lut (.A(n7335[4]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[1] [18]), .C(n8), .Z(n10));   /* synthesis lineinfo="@38(965[33],967[34])"*/
    defparam i26830_3_lut.INIT = "0xb2b2";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i3  (.D(\mul_re0_res[16] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [16]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i4  (.D(\mul_re0_res[17] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [17]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i5  (.D(\mul_re0_res[18] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [18]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i6  (.D(\mul_re0_res[19] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [19]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i7  (.D(\mul_re0_res[20] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [20]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i7 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i8  (.D(\mul_re0_res[21] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [21]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i8 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i9  (.D(\mul_re0_res[22] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [22]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i9 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i10  (.D(\mul_re0_res[23] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [23]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i10 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i11  (.D(\mul_re0_res[24] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [24]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i11 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i12  (.D(\mul_re0_res[25] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [25]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i12 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i13  (.D(\mul_re0_res[26] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [26]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i13 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i14  (.D(\mul_re0_res[27] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [27]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i14 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i15  (.D(\mul_re0_res[28] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [28]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i15 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i16  (.D(\mul_re0_res[29] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [29]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i16 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i16 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i17  (.D(\mul_re0_res[30] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [30]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i17 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i17 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i18  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [21]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[1] [21]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i18 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i18 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i19  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [22]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[1] [22]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i19 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i19 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i20  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [23]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[1] [23]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i20 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i20 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i21  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [24]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[1] [24]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i21 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i21 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i22  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [25]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[1] [25]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i22 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i22 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i23  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [26]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[1] [26]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i23 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i23 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i24  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [27]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[1] [27]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i24 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i24 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i25  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [28]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[1] [28]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i25 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i25 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i26  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [29]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[1] [29]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i26 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i26 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i27  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [30]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[1] [30]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i27 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i27 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i28  (.D(\U_PIPELINES_GT_0.A_Re_pipe[1] [21]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[2] [21]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i28 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i28 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i29  (.D(\U_PIPELINES_GT_0.A_Re_pipe[1] [22]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[2] [22]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i29 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i29 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i30  (.D(\U_PIPELINES_GT_0.A_Re_pipe[1] [23]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[2] [23]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i30 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i30 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i31  (.D(\U_PIPELINES_GT_0.A_Re_pipe[1] [24]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[2] [24]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i31 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i31 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i32  (.D(\U_PIPELINES_GT_0.A_Re_pipe[1] [25]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[2] [25]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i32 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i32 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i33  (.D(\U_PIPELINES_GT_0.A_Re_pipe[1] [26]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[2] [26]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i33 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i33 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i34  (.D(\U_PIPELINES_GT_0.A_Re_pipe[1] [27]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[2] [27]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i34 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i34 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i35  (.D(\U_PIPELINES_GT_0.A_Re_pipe[1] [28]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[2] [28]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i35 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i35 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i36  (.D(\U_PIPELINES_GT_0.A_Re_pipe[1] [29]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[2] [29]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i36 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i36 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i37  (.D(\U_PIPELINES_GT_0.A_Re_pipe[1] [30]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[2] [30]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i37 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i37 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i2  (.D(\mul_re1_res[8] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [8]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i3  (.D(\mul_re1_res[9] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [9]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i4  (.D(\mul_re1_res[10] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [10]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i5  (.D(\mul_re1_res[11] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [11]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i6  (.D(\mul_re1_res[12] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [12]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i7  (.D(\mul_re1_res[13] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [13]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i7 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i8  (.D(\mul_re1_res[14] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [14]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i8 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i9  (.D(\mul_re1_res[15] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [15]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i9 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i10  (.D(\mul_re1_res[16] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [16]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i10 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i11  (.D(\mul_re1_res[17] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [17]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i11 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i12  (.D(\mul_re1_res[18] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [18]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i12 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i13  (.D(\mul_re1_res[19] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [19]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i13 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i14  (.D(\mul_re1_res[20] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [20]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i14 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i15  (.D(\mul_re1_res[21] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [21]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i15 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i16  (.D(\mul_re1_res[22] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [22]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i16 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i16 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i17  (.D(\mul_re1_res[23] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [23]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i17 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i17 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i18  (.D(\mul_re1_res[24] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [24]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i18 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i18 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i19  (.D(\mul_re1_res[25] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [25]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i19 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i19 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i20  (.D(\mul_re1_res[26] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [26]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i20 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i20 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i21  (.D(\mul_re1_res[27] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [27]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i21 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i21 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i22  (.D(\mul_re1_res[28] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [28]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i22 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i22 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i23  (.D(\mul_re1_res[29] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [29]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i23 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i23 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i24  (.D(\mul_re1_res[30] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [30]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i24 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i24 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i25  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [14]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [14]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i25 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i25 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i26  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [15]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i26 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i26 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i27  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [16]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [16]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i27 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i27 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i28  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [17]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [17]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i28 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i28 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i29  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [18]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [18]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i29 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i29 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i30  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [19]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [19]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i30 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i30 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i31  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [20]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [20]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i31 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i31 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i32  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [21]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [21]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i32 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i32 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i33  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [22]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [22]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i33 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i33 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i34  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [23]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [23]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i34 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i34 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i35  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [24]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [24]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i35 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i35 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i36  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [25]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [25]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i36 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i36 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i37  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [26]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [26]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i37 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i37 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i38  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [27]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [27]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i38 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i38 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i39  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [28]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [28]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i39 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i39 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i40  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [29]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [29]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i40 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i40 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i41  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [30]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [30]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i41 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i41 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i42  (.D(\U_PIPELINES_GT_0.B_Re_pipe[1] [21]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[2] [21]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i42 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i42 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i43  (.D(\U_PIPELINES_GT_0.B_Re_pipe[1] [22]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[2] [22]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i43 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i43 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i44  (.D(\U_PIPELINES_GT_0.B_Re_pipe[1] [23]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[2] [23]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i44 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i44 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i45  (.D(\U_PIPELINES_GT_0.B_Re_pipe[1] [24]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[2] [24]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i45 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i45 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i46  (.D(\U_PIPELINES_GT_0.B_Re_pipe[1] [25]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[2] [25]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i46 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i46 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i47  (.D(\U_PIPELINES_GT_0.B_Re_pipe[1] [26]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[2] [26]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i47 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i47 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i48  (.D(\U_PIPELINES_GT_0.B_Re_pipe[1] [27]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[2] [27]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i48 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i48 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i49  (.D(\U_PIPELINES_GT_0.B_Re_pipe[1] [28]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[2] [28]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i49 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i49 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i50  (.D(\U_PIPELINES_GT_0.B_Re_pipe[1] [29]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[2] [29]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i50 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i50 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i51  (.D(\U_PIPELINES_GT_0.B_Re_pipe[1] [30]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[2] [30]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i51 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i51 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i52  (.D(\U_PIPELINES_GT_0.B_Re_pipe[2] [28]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[3] [28]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i52 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i52 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i53  (.D(\U_PIPELINES_GT_0.B_Re_pipe[2] [29]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[3] [29]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i53 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i53 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i54  (.D(\U_PIPELINES_GT_0.B_Re_pipe[2] [30]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[3] [30]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i54 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i54 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i2  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe[2] [16]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [16]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i3  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe[2] [17]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [17]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i4  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe[2] [18]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [18]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i5  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe[2] [19]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [19]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i6  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe[2] [20]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [20]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i7  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3189 [21]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [21]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i7 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i8  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3189 [22]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [22]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i8 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i9  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3189 [23]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [23]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i9 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i10  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3189 [24]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [24]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i10 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i11  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3189 [25]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [25]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i11 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i12  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3189 [26]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [26]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i12 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i13  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3189 [27]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [27]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i13 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i14  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3189 [28]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [28]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i14 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i15  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3189 [29]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [30]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i15 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i2 (.D(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [16]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\sub_result[16] ));   /* synthesis lineinfo="@38(1016[7],1027[10])"*/
    defparam result_re_o_i2.REGSET = "RESET";
    defparam result_re_o_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i3 (.D(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [17]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\sub_result[17] ));   /* synthesis lineinfo="@38(1016[7],1027[10])"*/
    defparam result_re_o_i3.REGSET = "RESET";
    defparam result_re_o_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i4 (.D(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [18]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\sub_result[18] ));   /* synthesis lineinfo="@38(1016[7],1027[10])"*/
    defparam result_re_o_i4.REGSET = "RESET";
    defparam result_re_o_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i5 (.D(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [19]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\sub_result[19] ));   /* synthesis lineinfo="@38(1016[7],1027[10])"*/
    defparam result_re_o_i5.REGSET = "RESET";
    defparam result_re_o_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i6 (.D(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [20]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\sub_result[20] ));   /* synthesis lineinfo="@38(1016[7],1027[10])"*/
    defparam result_re_o_i6.REGSET = "RESET";
    defparam result_re_o_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i7 (.D(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [21]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\sub_result[21] ));   /* synthesis lineinfo="@38(1016[7],1027[10])"*/
    defparam result_re_o_i7.REGSET = "RESET";
    defparam result_re_o_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i8 (.D(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [22]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\sub_result[22] ));   /* synthesis lineinfo="@38(1016[7],1027[10])"*/
    defparam result_re_o_i8.REGSET = "RESET";
    defparam result_re_o_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i9 (.D(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [23]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\sub_result[23] ));   /* synthesis lineinfo="@38(1016[7],1027[10])"*/
    defparam result_re_o_i9.REGSET = "RESET";
    defparam result_re_o_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i10 (.D(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [24]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\sub_result[24] ));   /* synthesis lineinfo="@38(1016[7],1027[10])"*/
    defparam result_re_o_i10.REGSET = "RESET";
    defparam result_re_o_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i11 (.D(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [25]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\sub_result[25] ));   /* synthesis lineinfo="@38(1016[7],1027[10])"*/
    defparam result_re_o_i11.REGSET = "RESET";
    defparam result_re_o_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i12 (.D(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [26]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\sub_result[26] ));   /* synthesis lineinfo="@38(1016[7],1027[10])"*/
    defparam result_re_o_i12.REGSET = "RESET";
    defparam result_re_o_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i13 (.D(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [27]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\sub_result[27] ));   /* synthesis lineinfo="@38(1016[7],1027[10])"*/
    defparam result_re_o_i13.REGSET = "RESET";
    defparam result_re_o_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i14 (.D(AmB_Re[28]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\sub_result[28] ));   /* synthesis lineinfo="@38(1016[7],1027[10])"*/
    defparam result_re_o_i14.REGSET = "RESET";
    defparam result_re_o_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i15 (.D(AmB_Re[29]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\sub_result[29] ));   /* synthesis lineinfo="@38(1016[7],1027[10])"*/
    defparam result_re_o_i15.REGSET = "RESET";
    defparam result_re_o_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i16 (.D(AmB_Re[30]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\sub_result[30] ));   /* synthesis lineinfo="@38(1016[7],1027[10])"*/
    defparam result_re_o_i16.REGSET = "RESET";
    defparam result_re_o_i16.SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_res21__i2  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3222 [22]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n6445[8]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_res21__i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_res21__i2 .SRMODE = "ASYNC";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i26822_3_lut (.A(n7335[3]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[1] [17]), .C(n6), .Z(n8));   /* synthesis lineinfo="@38(965[33],967[34])"*/
    defparam i26822_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i26814_3_lut (.A(n7335[2]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[1] [16]), .C(n4), .Z(n6));   /* synthesis lineinfo="@38(965[33],967[34])"*/
    defparam i26814_3_lut.INIT = "0xb2b2";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut (.A(\U_PIPELINES_GT_0.B_Re_pipe[1] [20]), 
            .B(n12_adj_5369), .C(n7335[6]), .Z(n36114));
    defparam i1_3_lut.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38142 (.A(\U_PIPELINES_GT_0.B_Re_pipe[1] [19]), 
            .B(n10), .C(n7335[5]), .Z(n36344));
    defparam i1_3_lut_adj_38142.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38143 (.A(\U_PIPELINES_GT_0.B_Re_pipe[1] [18]), 
            .B(n8), .C(n7335[4]), .Z(n36172));
    defparam i1_3_lut_adj_38143.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38144 (.A(\U_PIPELINES_GT_0.B_Re_pipe[1] [17]), 
            .B(n6), .C(n7335[3]), .Z(n36178));
    defparam i1_3_lut_adj_38144.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38145 (.A(\U_PIPELINES_GT_0.B_Re_pipe[1] [16]), 
            .B(n4), .C(n7335[2]), .Z(n36122));
    defparam i1_3_lut_adj_38145.INIT = "0x9696";
    (* lut_function="(!((B (C)+!B !(C))+!A))" *) LUT4 i24514_3_lut (.A(n6439[0]), 
            .B(n7335[0]), .C(\U_PIPELINES_GT_0.B_Re_pipe[1] [14]), .Z(n31105));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i24514_3_lut.INIT = "0x2828";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i26774_3_lut (.A(n7333[5]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [12]), .C(n10_adj_5370), .Z(n12));   /* synthesis lineinfo="@38(965[33],967[34])"*/
    defparam i26774_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i26766_3_lut (.A(n7333[4]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [11]), .C(n8_adj_5371), .Z(n10_adj_5370));   /* synthesis lineinfo="@38(965[33],967[34])"*/
    defparam i26766_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i26758_3_lut (.A(n7333[3]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [10]), .C(n6_adj_5372), .Z(n8_adj_5371));   /* synthesis lineinfo="@38(965[33],967[34])"*/
    defparam i26758_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27095_3_lut_rep_1123 (.A(\U_PIPELINES_GT_0.A_Re_pipe[2] [27]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[2] [27]), .C(n12_adj_5373), .Z(n44440));   /* synthesis lineinfo="@38(965[33],967[34])"*/
    defparam i27095_3_lut_rep_1123.INIT = "0xb2b2";
    FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res1_res18__i2  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3255 [15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6439[8]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res1_res18__i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res1_res18__i2 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_i2  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3222 [16]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[2] [16]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_i2 .SRMODE = "ASYNC";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i26750_3_lut (.A(n7333[2]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [9]), .C(n4_adj_5374), .Z(n6_adj_5372));   /* synthesis lineinfo="@38(965[33],967[34])"*/
    defparam i26750_3_lut.INIT = "0xb2b2";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (D))+!A (B (D)+!B !(C (D)+!C !(D)))))" *) LUT4 i1_3_lut_4_lut_adj_38146 (.A(n6445[8]), 
            .B(n36220), .C(n44469), .D(n36328), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3189 [27]));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i1_3_lut_4_lut_adj_38146.INIT = "0x18e7";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38147 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [13]), 
            .B(n12), .C(n7333[6]), .Z(n40651));
    defparam i1_3_lut_adj_38147.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38148 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [12]), 
            .B(n10_adj_5370), .C(n7333[5]), .Z(n40746));
    defparam i1_3_lut_adj_38148.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38149 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [11]), 
            .B(n8_adj_5371), .C(n7333[4]), .Z(n40737));
    defparam i1_3_lut_adj_38149.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38150 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [10]), 
            .B(n6_adj_5372), .C(n7333[3]), .Z(n40719));
    defparam i1_3_lut_adj_38150.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38151 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [9]), 
            .B(n4_adj_5374), .C(n7333[2]), .Z(n40614));
    defparam i1_3_lut_adj_38151.INIT = "0x9696";
    (* lut_function="(!(A ((C)+!B)+!A !(B+!(C))))" *) LUT4 i36313_3_lut (.A(\mul_re0_res[6] ), 
            .B(\mul_re1_res[6] ), .C(n12_adj_5375), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3453 [7]));   /* synthesis lineinfo="@38(956[33],957[50])"*/
    defparam i36313_3_lut.INIT = "0x4d4d";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i26653_3_lut (.A(\mul_re0_res[5] ), 
            .B(\mul_re1_res[5] ), .C(n10_adj_5376), .Z(n12_adj_5375));   /* synthesis lineinfo="@38(956[33],957[50])"*/
    defparam i26653_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i26645_3_lut (.A(\mul_re0_res[4] ), 
            .B(\mul_re1_res[4] ), .C(n8_adj_5377), .Z(n10_adj_5376));   /* synthesis lineinfo="@38(956[33],957[50])"*/
    defparam i26645_3_lut.INIT = "0xb2b2";
    FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_i3  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3222 [17]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[2] [17]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_i3 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_i4  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3222 [18]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[2] [18]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_i4 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_i5  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3222 [19]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[2] [19]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_i5 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_i6  (.D(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3222 [20]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.AmB_Re_pipe[2] [20]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.AmB_Re_pipe[0]_res2_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i1  (.D(\mul_re0_res[8] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n7333[1]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i2  (.D(\mul_re0_res[9] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n7333[2]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i2 .SRMODE = "ASYNC";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i26637_3_lut (.A(\mul_re0_res[3] ), 
            .B(\mul_re1_res[3] ), .C(n6_adj_5378), .Z(n8_adj_5377));   /* synthesis lineinfo="@38(956[33],957[50])"*/
    defparam i26637_3_lut.INIT = "0xb2b2";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i26629_3_lut (.A(\mul_re0_res[2] ), 
            .B(\mul_re1_res[2] ), .C(n4_adj_5379), .Z(n6_adj_5378));   /* synthesis lineinfo="@38(956[33],957[50])"*/
    defparam i26629_3_lut.INIT = "0xb2b2";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i3  (.D(\mul_re0_res[10] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n7333[3]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i4  (.D(\mul_re0_res[11] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n7333[4]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i5  (.D(\mul_re0_res[12] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n7333[5]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i6  (.D(\mul_re0_res[13] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n7333[6]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i7  (.D(\U_PIPELINES_GT_0.A_Re_pipe[2] [28]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n7333[7]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i7 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i8  (.D(\U_PIPELINES_GT_0.A_Re_pipe[2] [29]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n7333[8]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i8 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i9  (.D(\U_PIPELINES_GT_0.A_Re_pipe[2] [30]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n7333[9]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i9 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_10_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_9_i1  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n7335[1]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_9_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_9_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_9_i2  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [16]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n7335[2]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_9_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_9_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_9_i3  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [17]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n7335[3]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_9_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_9_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_9_i4  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [18]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n7335[4]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_9_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_9_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_9_i5  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [19]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n7335[5]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_9_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_9_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_9_i6  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [20]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n7335[6]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_9_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_rep_9_i6 .SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D))))" *) LUT4 i1_3_lut_4_lut_adj_38152 (.A(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [28]), 
            .B(n44811), .C(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [30]), .D(n19504), 
            .Z(AmB_Re[29]));   /* synthesis lineinfo="@38(984[24],987[39])"*/
    defparam i1_3_lut_4_lut_adj_38152.INIT = "0x7887";
    (* lut_function="(A (B ((D)+!C)+!B !(C+!(D)))+!A !(C+!(D)))" *) LUT4 i23957_3_lut_rep_1294_4_lut (.A(n6445[0]), 
            .B(n44815), .C(n36118), .D(n6445[8]), .Z(n44611));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i23957_3_lut_rep_1294_4_lut.INIT = "0x8f08";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D))))" *) LUT4 i1_3_lut_4_lut_adj_38153 (.A(n6445[0]), 
            .B(n44815), .C(n6445[8]), .D(n36118), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3189 [22]));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i1_3_lut_4_lut_adj_38153.INIT = "0x7887";
    (* lut_function="(A ((C+!(D))+!B)+!A !(B+((D)+!C)))" *) LUT4 i23989_3_lut_rep_1124_4_lut (.A(n6445[8]), 
            .B(n36342), .C(n44509), .D(n36220), .Z(n44441));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i23989_3_lut_rep_1124_4_lut.INIT = "0xa2ba";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (D))+!A (B (D)+!B !(C (D)+!C !(D)))))" *) LUT4 i1_3_lut_4_lut_adj_38154 (.A(n6445[8]), 
            .B(n36342), .C(n44509), .D(n36220), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3189 [26]));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i1_3_lut_4_lut_adj_38154.INIT = "0x18e7";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(B (C)+!B !(C))))" *) LUT4 i1_3_lut_adj_38155 (.A(n31105), 
            .B(n36190), .C(n6439[8]), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3222 [15]));
    defparam i1_3_lut_adj_38155.INIT = "0x6969";
    (* lut_function="(A ((C+!(D))+!B)+!A !(B+((D)+!C)))" *) LUT4 i23918_3_lut_rep_1136_4_lut (.A(n6419[8]), 
            .B(n40737), .C(n44528), .D(n40746), .Z(n44453));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i23918_3_lut_rep_1136_4_lut.INIT = "0xa2ba";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (D))+!A (B (D)+!B !(C (D)+!C !(D)))))" *) LUT4 i1_3_lut_4_lut_adj_38156 (.A(n6439[8]), 
            .B(n36172), .C(n44529), .D(n36344), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3222 [19]));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i1_3_lut_4_lut_adj_38156.INIT = "0x18e7";
    (* lut_function="(A ((C+!(D))+!B)+!A !(B+((D)+!C)))" *) LUT4 i24557_3_lut_rep_1138_4_lut (.A(n6439[8]), 
            .B(n36172), .C(n44529), .D(n36344), .Z(n44455));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i24557_3_lut_rep_1138_4_lut.INIT = "0xa2ba";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38157 (.A(\U_PIPELINES_GT_0.B_Re_pipe[2] [23]), 
            .B(n4_adj_5380), .C(\U_PIPELINES_GT_0.A_Re_pipe[2] [23]), .Z(n36170));
    defparam i1_3_lut_adj_38157.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38158 (.A(\U_PIPELINES_GT_0.B_Re_pipe[2] [24]), 
            .B(n6_adj_5381), .C(\U_PIPELINES_GT_0.A_Re_pipe[2] [24]), .Z(n36160));
    defparam i1_3_lut_adj_38158.INIT = "0x9696";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27063_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[2] [23]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[2] [23]), .C(n4_adj_5380), .Z(n6_adj_5381));   /* synthesis lineinfo="@38(965[33],967[34])"*/
    defparam i27063_3_lut.INIT = "0xb2b2";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38159 (.A(\U_PIPELINES_GT_0.B_Re_pipe[2] [25]), 
            .B(n8_adj_5382), .C(\U_PIPELINES_GT_0.A_Re_pipe[2] [25]), .Z(n36342));
    defparam i1_3_lut_adj_38159.INIT = "0x9696";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27071_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[2] [24]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[2] [24]), .C(n6_adj_5381), .Z(n8_adj_5382));   /* synthesis lineinfo="@38(965[33],967[34])"*/
    defparam i27071_3_lut.INIT = "0xb2b2";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38160 (.A(\U_PIPELINES_GT_0.B_Re_pipe[2] [26]), 
            .B(n10_adj_5383), .C(\U_PIPELINES_GT_0.A_Re_pipe[2] [26]), .Z(n36220));
    defparam i1_3_lut_adj_38160.INIT = "0x9696";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27079_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[2] [25]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[2] [25]), .C(n8_adj_5382), .Z(n10_adj_5383));   /* synthesis lineinfo="@38(965[33],967[34])"*/
    defparam i27079_3_lut.INIT = "0xb2b2";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38161 (.A(\U_PIPELINES_GT_0.B_Re_pipe[2] [27]), 
            .B(n12_adj_5373), .C(\U_PIPELINES_GT_0.A_Re_pipe[2] [27]), .Z(n36328));
    defparam i1_3_lut_adj_38161.INIT = "0x9696";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i27087_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[2] [26]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[2] [26]), .C(n10_adj_5383), .Z(n12_adj_5373));   /* synthesis lineinfo="@38(965[33],967[34])"*/
    defparam i27087_3_lut.INIT = "0xb2b2";
    (* lut_function="(A (B ((D)+!C)+!B !(C+!(D)))+!A !(B ((D)+!C)+!B !(C+!(D))))" *) LUT4 i1_4_lut (.A(n41725), 
            .B(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [30]), .C(n19504), .D(n44695), 
            .Z(AmB_Re[30]));
    defparam i1_4_lut.INIT = "0x9a59";
    (* lut_function="(!(A (B ((D)+!C)+!B !((D)+!C))+!A !(B (C+!(D))+!B !(C+!(D)))))" *) LUT4 i1_4_lut_adj_38162 (.A(n7333[8]), 
            .B(n41723), .C(\U_PIPELINES_GT_0.B_Re_pipe[3] [29]), .D(n44810), 
            .Z(n41725));
    defparam i1_4_lut_adj_38162.INIT = "0x63c6";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38163 (.A(n7333[9]), 
            .B(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [30]), .C(\U_PIPELINES_GT_0.B_Re_pipe[3] [30]), 
            .Z(n41723));
    defparam i1_3_lut_adj_38163.INIT = "0x9696";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (D))+!A (B (D)+!B !(C (D)+!C !(D)))))" *) LUT4 i1_3_lut_4_lut_adj_38164 (.A(n6445[8]), 
            .B(n36160), .C(n44550), .D(n36342), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3189 [25]));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i1_3_lut_4_lut_adj_38164.INIT = "0x18e7";
    (* lut_function="(A ((C+!(D))+!B)+!A !(B+((D)+!C)))" *) LUT4 i23981_3_lut_rep_1152_4_lut (.A(n6445[8]), 
            .B(n36160), .C(n44550), .D(n36342), .Z(n44469));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i23981_3_lut_rep_1152_4_lut.INIT = "0xa2ba";
    (* lut_function="(A+!(B))" *) LUT4 i1724_2_lut_rep_1493 (.A(n7333[7]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[3] [28]), .Z(n44810));   /* synthesis lineinfo="@38(985[25],987[26])"*/
    defparam i1724_2_lut_rep_1493.INIT = "0xbbbb";
    (* lut_function="(A (C (D)+!C !(D))+!A !(B (C (D)+!C !(D))+!B !(C (D)+!C !(D))))" *) LUT4 i1_3_lut_4_lut_adj_38165 (.A(n7333[7]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[3] [28]), .C(\U_PIPELINES_GT_0.B_Re_pipe[3] [29]), 
            .D(n7333[8]), .Z(n19504));   /* synthesis lineinfo="@38(985[25],987[26])"*/
    defparam i1_3_lut_4_lut_adj_38165.INIT = "0xb44b";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_rep_1494 (.A(n7333[7]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[3] [28]), .Z(n44811));
    defparam i1_2_lut_rep_1494.INIT = "0x6666";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1497_2_lut_rep_1378_3_lut (.A(n7333[7]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[3] [28]), .C(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [28]), 
            .Z(n44695));
    defparam i1497_2_lut_rep_1378_3_lut.INIT = "0x6060";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_2_lut_3_lut (.A(n7333[7]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[3] [28]), .C(\U_PIPELINES_GT_0.AmB_Re_pipe[3] [28]), 
            .Z(AmB_Re[28]));
    defparam i1_2_lut_3_lut.INIT = "0x9696";
    (* lut_function="(A ((D)+!C)+!A !(B (C+!(D))+!B !((D)+!C)))" *) LUT4 i27055_3_lut_4_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[2] [21]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[2] [21]), .C(\U_PIPELINES_GT_0.B_Re_pipe[2] [22]), 
            .D(\U_PIPELINES_GT_0.A_Re_pipe[2] [22]), .Z(n4_adj_5380));   /* synthesis lineinfo="@38(965[33],967[34])"*/
    defparam i27055_3_lut_4_lut.INIT = "0xbf0b";
    (* lut_function="(A (C (D)+!C !(D))+!A !(B (C (D)+!C !(D))+!B !(C (D)+!C !(D))))" *) LUT4 i1_3_lut_4_lut_adj_38166 (.A(\U_PIPELINES_GT_0.A_Re_pipe[2] [21]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[2] [21]), .C(\U_PIPELINES_GT_0.A_Re_pipe[2] [22]), 
            .D(\U_PIPELINES_GT_0.B_Re_pipe[2] [22]), .Z(n36118));   /* synthesis lineinfo="@38(965[33],967[34])"*/
    defparam i1_3_lut_4_lut_adj_38166.INIT = "0xb44b";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_rep_1498 (.A(\U_PIPELINES_GT_0.A_Re_pipe[2] [21]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[2] [21]), .Z(n44815));
    defparam i1_2_lut_rep_1498.INIT = "0x6666";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i23946_2_lut_rep_1382_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[2] [21]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[2] [21]), .C(n6445[0]), .Z(n44699));
    defparam i23946_2_lut_rep_1382_3_lut.INIT = "0x6060";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_2_lut_3_lut_adj_38167 (.A(\U_PIPELINES_GT_0.A_Re_pipe[2] [21]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[2] [21]), .C(n6445[0]), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3189 [21]));
    defparam i1_2_lut_3_lut_adj_38167.INIT = "0x9696";
    (* lut_function="(A ((D)+!C)+!A !(B (C+!(D))+!B !((D)+!C)))" *) LUT4 i26621_3_lut_4_lut (.A(\mul_re0_res[0] ), 
            .B(\mul_re1_res[0] ), .C(\mul_re1_res[1] ), .D(\mul_re0_res[1] ), 
            .Z(n4_adj_5379));   /* synthesis lineinfo="@38(956[33],957[50])"*/
    defparam i26621_3_lut_4_lut.INIT = "0xbf0b";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (D))+!A (B (D)+!B !(C (D)+!C !(D)))))" *) LUT4 i1_3_lut_4_lut_adj_38168 (.A(n6439[8]), 
            .B(n36178), .C(n44577), .D(n36172), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3222 [18]));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i1_3_lut_4_lut_adj_38168.INIT = "0x18e7";
    (* lut_function="(A ((C+!(D))+!B)+!A !(B+((D)+!C)))" *) LUT4 i24549_3_lut_rep_1176_4_lut (.A(n6439[8]), 
            .B(n36178), .C(n44577), .D(n36172), .Z(n44493));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i24549_3_lut_rep_1176_4_lut.INIT = "0xa2ba";
    (* lut_function="(A ((C+!(D))+!B)+!A !(B+((D)+!C)))" *) LUT4 i23973_3_lut_rep_1192_4_lut (.A(n6445[8]), 
            .B(n36170), .C(n44611), .D(n36160), .Z(n44509));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i23973_3_lut_rep_1192_4_lut.INIT = "0xa2ba";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (D))+!A (B (D)+!B !(C (D)+!C !(D)))))" *) LUT4 i1_3_lut_4_lut_adj_38169 (.A(n6445[8]), 
            .B(n36170), .C(n44611), .D(n36160), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3189 [24]));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i1_3_lut_4_lut_adj_38169.INIT = "0x18e7";
    (* lut_function="(A ((D)+!C)+!A !(B (C+!(D))+!B !((D)+!C)))" *) LUT4 i26742_3_lut_4_lut (.A(n7333[0]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [7]), .C(\U_PIPELINES_GT_0.B_Re_pipe[0] [8]), 
            .D(n7333[1]), .Z(n4_adj_5374));   /* synthesis lineinfo="@38(965[33],967[34])"*/
    defparam i26742_3_lut_4_lut.INIT = "0xbf0b";
    (* lut_function="(A (C (D)+!C !(D))+!A !(B (C (D)+!C !(D))+!B !(C (D)+!C !(D))))" *) LUT4 i1_3_lut_4_lut_adj_38170 (.A(n7335[0]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[1] [14]), .C(n7335[1]), .D(\U_PIPELINES_GT_0.B_Re_pipe[1] [15]), 
            .Z(n36190));   /* synthesis lineinfo="@38(965[33],967[34])"*/
    defparam i1_3_lut_4_lut_adj_38170.INIT = "0xb44b";
    (* lut_function="(A ((D)+!C)+!A !(B (C+!(D))+!B !((D)+!C)))" *) LUT4 i26806_3_lut_4_lut (.A(n7335[0]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[1] [14]), .C(\U_PIPELINES_GT_0.B_Re_pipe[1] [15]), 
            .D(n7335[1]), .Z(n4));   /* synthesis lineinfo="@38(965[33],967[34])"*/
    defparam i26806_3_lut_4_lut.INIT = "0xbf0b";
    (* lut_function="(A (B+!(C (D))))" *) LUT4 i23902_3_lut_rep_1211_4_lut (.A(n6419[8]), 
            .B(n5), .C(n40614), .D(n40719), .Z(n44528));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i23902_3_lut_rep_1211_4_lut.INIT = "0x8aaa";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (D))+!A (B (D)+!B !(C (D)+!C !(D)))))" *) LUT4 i1_3_lut_4_lut_adj_38171 (.A(n6439[8]), 
            .B(n36122), .C(n44648), .D(n36178), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3222 [17]));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i1_3_lut_4_lut_adj_38171.INIT = "0x18e7";
    (* lut_function="(A ((C+!(D))+!B)+!A !(B+((D)+!C)))" *) LUT4 i24541_3_lut_rep_1212_4_lut (.A(n6439[8]), 
            .B(n36122), .C(n44648), .D(n36178), .Z(n44529));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i24541_3_lut_rep_1212_4_lut.INIT = "0xa2ba";
    (* lut_function="(!(A (B (C (D))+!B (D))+!A (B (D)+!B (C+(D)))))" *) LUT4 i1_4_lut_3_lut_4_lut_adj_38172 (.A(n6445[8]), 
            .B(n36328), .C(n44441), .D(n44440), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3189 [29]));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i1_4_lut_3_lut_4_lut_adj_38172.INIT = "0x08ef";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (D))+!A (B (D)+!B !(C (D)+!C !(D)))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_38173 (.A(n6445[8]), 
            .B(n36328), .C(n44441), .D(n44440), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3189 [28]));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_38173.INIT = "0x18e7";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (D))+!A (B (D)+!B !(C (D)+!C !(D)))))" *) LUT4 i1_3_lut_4_lut_adj_38174 (.A(n6445[8]), 
            .B(n36118), .C(n44699), .D(n36170), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3189 [23]));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i1_3_lut_4_lut_adj_38174.INIT = "0x18e7";
    (* lut_function="(A ((C+!(D))+!B)+!A !(B+((D)+!C)))" *) LUT4 i23965_3_lut_rep_1233_4_lut (.A(n6445[8]), 
            .B(n36118), .C(n44699), .D(n36170), .Z(n44550));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i23965_3_lut_rep_1233_4_lut.INIT = "0xa2ba";
    (* lut_function="(!(A (B (C (D))+!B (D))+!A (B (D)+!B (C+(D)))))" *) LUT4 i1_4_lut_3_lut_4_lut_adj_38175 (.A(n6419[8]), 
            .B(n40651), .C(n44453), .D(n44454), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3255 [15]));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i1_4_lut_3_lut_4_lut_adj_38175.INIT = "0x08ef";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B (D))+!A (B (D)+!B !(C (D)+!C !(D)))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_38176 (.A(n6419[8]), 
            .B(n40651), .C(n44453), .D(n44454), .Z(\U_PIPELINES_GT_0.AmB_Re_pipe_3__32__N_3255 [14]));   /* synthesis lineinfo="@38(964[32],967[50])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_38176.INIT = "0x18e7";
    (* LSE_LINE_FILE_ID=85, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i1  (.D(\mul_re0_res[14] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [14]));   /* synthesis lineinfo="@38(930[7],976[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i1 .SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module \dft_mul(INPUT_REG="on")_U11 
//

module \dft_mul(INPUT_REG="on")_U11  (input [15:0]n34, input [15:0]cmul_twiddle_im, 
            output \mul_re1_res[0] , output \mul_re1_res[1] , output \mul_re1_res[2] , 
            output \mul_re1_res[3] , output \mul_re1_res[4] , output \mul_re1_res[5] , 
            output \mul_re1_res[6] , output \mul_re1_res[7] , output \mul_re1_res[8] , 
            output \mul_re1_res[9] , output \mul_re1_res[10] , output \mul_re1_res[11] , 
            output \mul_re1_res[12] , output \mul_re1_res[13] , output \mul_re1_res[14] , 
            output \mul_re1_res[15] , output \mul_re1_res[16] , output \mul_re1_res[17] , 
            output \mul_re1_res[18] , output \mul_re1_res[19] , output \mul_re1_res[20] , 
            output \mul_re1_res[21] , output \mul_re1_res[22] , output \mul_re1_res[23] , 
            output \mul_re1_res[24] , output \mul_re1_res[25] , output \mul_re1_res[26] , 
            output \mul_re1_res[27] , output \mul_re1_res[28] , output \mul_re1_res[29] , 
            output \mul_re1_res[30] , input ADC_DCLK_c, input GND_net, 
            input VCC_net, input m_axil_rdata_31__N_57);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \lscc_multiplier(A_WIDTH=16,B_WIDTH=16,PIPELINES=0,IMPL="DSP")_U7  lscc_multiplier (.n34({n34}), 
            .cmul_twiddle_im({cmul_twiddle_im}), .\mul_re1_res[0] (\mul_re1_res[0] ), 
            .\mul_re1_res[1] (\mul_re1_res[1] ), .\mul_re1_res[2] (\mul_re1_res[2] ), 
            .\mul_re1_res[3] (\mul_re1_res[3] ), .\mul_re1_res[4] (\mul_re1_res[4] ), 
            .\mul_re1_res[5] (\mul_re1_res[5] ), .\mul_re1_res[6] (\mul_re1_res[6] ), 
            .\mul_re1_res[7] (\mul_re1_res[7] ), .\mul_re1_res[8] (\mul_re1_res[8] ), 
            .\mul_re1_res[9] (\mul_re1_res[9] ), .\mul_re1_res[10] (\mul_re1_res[10] ), 
            .\mul_re1_res[11] (\mul_re1_res[11] ), .\mul_re1_res[12] (\mul_re1_res[12] ), 
            .\mul_re1_res[13] (\mul_re1_res[13] ), .\mul_re1_res[14] (\mul_re1_res[14] ), 
            .\mul_re1_res[15] (\mul_re1_res[15] ), .\mul_re1_res[16] (\mul_re1_res[16] ), 
            .\mul_re1_res[17] (\mul_re1_res[17] ), .\mul_re1_res[18] (\mul_re1_res[18] ), 
            .\mul_re1_res[19] (\mul_re1_res[19] ), .\mul_re1_res[20] (\mul_re1_res[20] ), 
            .\mul_re1_res[21] (\mul_re1_res[21] ), .\mul_re1_res[22] (\mul_re1_res[22] ), 
            .\mul_re1_res[23] (\mul_re1_res[23] ), .\mul_re1_res[24] (\mul_re1_res[24] ), 
            .\mul_re1_res[25] (\mul_re1_res[25] ), .\mul_re1_res[26] (\mul_re1_res[26] ), 
            .\mul_re1_res[27] (\mul_re1_res[27] ), .\mul_re1_res[28] (\mul_re1_res[28] ), 
            .\mul_re1_res[29] (\mul_re1_res[29] ), .\mul_re1_res[30] (\mul_re1_res[30] ), 
            .ADC_DCLK_c(ADC_DCLK_c), .GND_net(GND_net), .VCC_net(VCC_net), 
            .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57));   /* synthesis lineinfo="@15(38[3],45[2])"*/
    
endmodule

//
// Verilog Description of module \lscc_multiplier(A_WIDTH=16,B_WIDTH=16,PIPELINES=0,IMPL="DSP")_U7 
//

module \lscc_multiplier(A_WIDTH=16,B_WIDTH=16,PIPELINES=0,IMPL="DSP")_U7  (input [15:0]n34, 
            input [15:0]cmul_twiddle_im, output \mul_re1_res[0] , output \mul_re1_res[1] , 
            output \mul_re1_res[2] , output \mul_re1_res[3] , output \mul_re1_res[4] , 
            output \mul_re1_res[5] , output \mul_re1_res[6] , output \mul_re1_res[7] , 
            output \mul_re1_res[8] , output \mul_re1_res[9] , output \mul_re1_res[10] , 
            output \mul_re1_res[11] , output \mul_re1_res[12] , output \mul_re1_res[13] , 
            output \mul_re1_res[14] , output \mul_re1_res[15] , output \mul_re1_res[16] , 
            output \mul_re1_res[17] , output \mul_re1_res[18] , output \mul_re1_res[19] , 
            output \mul_re1_res[20] , output \mul_re1_res[21] , output \mul_re1_res[22] , 
            output \mul_re1_res[23] , output \mul_re1_res[24] , output \mul_re1_res[25] , 
            output \mul_re1_res[26] , output \mul_re1_res[27] , output \mul_re1_res[28] , 
            output \mul_re1_res[29] , output \mul_re1_res[30] , input ADC_DCLK_c, 
            input GND_net, input VCC_net, input m_axil_rdata_31__N_57);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,PIPELINES=0)_U2  \genblk1.u_lscc_multiplier_dsp  (.n34({n34}), 
            .cmul_twiddle_im({cmul_twiddle_im}), .\mul_re1_res[0] (\mul_re1_res[0] ), 
            .\mul_re1_res[1] (\mul_re1_res[1] ), .\mul_re1_res[2] (\mul_re1_res[2] ), 
            .\mul_re1_res[3] (\mul_re1_res[3] ), .\mul_re1_res[4] (\mul_re1_res[4] ), 
            .\mul_re1_res[5] (\mul_re1_res[5] ), .\mul_re1_res[6] (\mul_re1_res[6] ), 
            .\mul_re1_res[7] (\mul_re1_res[7] ), .\mul_re1_res[8] (\mul_re1_res[8] ), 
            .\mul_re1_res[9] (\mul_re1_res[9] ), .\mul_re1_res[10] (\mul_re1_res[10] ), 
            .\mul_re1_res[11] (\mul_re1_res[11] ), .\mul_re1_res[12] (\mul_re1_res[12] ), 
            .\mul_re1_res[13] (\mul_re1_res[13] ), .\mul_re1_res[14] (\mul_re1_res[14] ), 
            .\mul_re1_res[15] (\mul_re1_res[15] ), .\mul_re1_res[16] (\mul_re1_res[16] ), 
            .\mul_re1_res[17] (\mul_re1_res[17] ), .\mul_re1_res[18] (\mul_re1_res[18] ), 
            .\mul_re1_res[19] (\mul_re1_res[19] ), .\mul_re1_res[20] (\mul_re1_res[20] ), 
            .\mul_re1_res[21] (\mul_re1_res[21] ), .\mul_re1_res[22] (\mul_re1_res[22] ), 
            .\mul_re1_res[23] (\mul_re1_res[23] ), .\mul_re1_res[24] (\mul_re1_res[24] ), 
            .\mul_re1_res[25] (\mul_re1_res[25] ), .\mul_re1_res[26] (\mul_re1_res[26] ), 
            .\mul_re1_res[27] (\mul_re1_res[27] ), .\mul_re1_res[28] (\mul_re1_res[28] ), 
            .\mul_re1_res[29] (\mul_re1_res[29] ), .\mul_re1_res[30] (\mul_re1_res[30] ), 
            .ADC_DCLK_c(ADC_DCLK_c), .GND_net(GND_net), .VCC_net(VCC_net), 
            .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57));   /* synthesis lineinfo="@39(476[5],483[6])"*/
    
endmodule

//
// Verilog Description of module \lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,PIPELINES=0)_U2 
//

module \lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,PIPELINES=0)_U2  (input [15:0]n34, 
            input [15:0]cmul_twiddle_im, output \mul_re1_res[0] , output \mul_re1_res[1] , 
            output \mul_re1_res[2] , output \mul_re1_res[3] , output \mul_re1_res[4] , 
            output \mul_re1_res[5] , output \mul_re1_res[6] , output \mul_re1_res[7] , 
            output \mul_re1_res[8] , output \mul_re1_res[9] , output \mul_re1_res[10] , 
            output \mul_re1_res[11] , output \mul_re1_res[12] , output \mul_re1_res[13] , 
            output \mul_re1_res[14] , output \mul_re1_res[15] , output \mul_re1_res[16] , 
            output \mul_re1_res[17] , output \mul_re1_res[18] , output \mul_re1_res[19] , 
            output \mul_re1_res[20] , output \mul_re1_res[21] , output \mul_re1_res[22] , 
            output \mul_re1_res[23] , output \mul_re1_res[24] , output \mul_re1_res[25] , 
            output \mul_re1_res[26] , output \mul_re1_res[27] , output \mul_re1_res[28] , 
            output \mul_re1_res[29] , output \mul_re1_res[30] , input ADC_DCLK_c, 
            input GND_net, input VCC_net, input m_axil_rdata_31__N_57);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    MAC16 result_o (.CLK(ADC_DCLK_c), .CE(VCC_net), .C15(GND_net), .C14(GND_net), 
          .C13(GND_net), .C12(GND_net), .C11(GND_net), .C10(GND_net), 
          .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), .C5(GND_net), 
          .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), .C0(GND_net), 
          .A15(n34[15]), .A14(n34[14]), .A13(n34[13]), .A12(n34[12]), 
          .A11(n34[11]), .A10(n34[10]), .A9(n34[9]), .A8(n34[8]), .A7(n34[7]), 
          .A6(n34[6]), .A5(n34[5]), .A4(n34[4]), .A3(n34[3]), .A2(n34[2]), 
          .A1(n34[1]), .A0(n34[0]), .B15(cmul_twiddle_im[15]), .B14(cmul_twiddle_im[14]), 
          .B13(cmul_twiddle_im[13]), .B12(cmul_twiddle_im[12]), .B11(cmul_twiddle_im[11]), 
          .B10(cmul_twiddle_im[10]), .B9(cmul_twiddle_im[9]), .B8(cmul_twiddle_im[8]), 
          .B7(cmul_twiddle_im[7]), .B6(cmul_twiddle_im[6]), .B5(cmul_twiddle_im[5]), 
          .B4(cmul_twiddle_im[4]), .B3(cmul_twiddle_im[3]), .B2(cmul_twiddle_im[2]), 
          .B1(cmul_twiddle_im[1]), .B0(cmul_twiddle_im[0]), .D15(GND_net), 
          .D14(GND_net), .D13(GND_net), .D12(GND_net), .D11(GND_net), 
          .D10(GND_net), .D9(GND_net), .D8(GND_net), .D7(GND_net), .D6(GND_net), 
          .D5(GND_net), .D4(GND_net), .D3(GND_net), .D2(GND_net), .D1(GND_net), 
          .D0(GND_net), .AHOLD(GND_net), .BHOLD(GND_net), .CHOLD(GND_net), 
          .DHOLD(GND_net), .IRSTTOP(m_axil_rdata_31__N_57), .IRSTBOT(m_axil_rdata_31__N_57), 
          .ORSTTOP(m_axil_rdata_31__N_57), .ORSTBOT(m_axil_rdata_31__N_57), 
          .OLOADTOP(GND_net), .OLOADBOT(GND_net), .ADDSUBTOP(GND_net), 
          .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), .OHOLDBOT(GND_net), 
          .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), .O30(\mul_re1_res[30] ), 
          .O29(\mul_re1_res[29] ), .O28(\mul_re1_res[28] ), .O27(\mul_re1_res[27] ), 
          .O26(\mul_re1_res[26] ), .O25(\mul_re1_res[25] ), .O24(\mul_re1_res[24] ), 
          .O23(\mul_re1_res[23] ), .O22(\mul_re1_res[22] ), .O21(\mul_re1_res[21] ), 
          .O20(\mul_re1_res[20] ), .O19(\mul_re1_res[19] ), .O18(\mul_re1_res[18] ), 
          .O17(\mul_re1_res[17] ), .O16(\mul_re1_res[16] ), .O15(\mul_re1_res[15] ), 
          .O14(\mul_re1_res[14] ), .O13(\mul_re1_res[13] ), .O12(\mul_re1_res[12] ), 
          .O11(\mul_re1_res[11] ), .O10(\mul_re1_res[10] ), .O9(\mul_re1_res[9] ), 
          .O8(\mul_re1_res[8] ), .O7(\mul_re1_res[7] ), .O6(\mul_re1_res[6] ), 
          .O5(\mul_re1_res[5] ), .O4(\mul_re1_res[4] ), .O3(\mul_re1_res[3] ), 
          .O2(\mul_re1_res[2] ), .O1(\mul_re1_res[1] ), .O0(\mul_re1_res[0] ));   /* synthesis lineinfo="@39(927[20],927[33])"*/
    defparam result_o.NEG_TRIGGER = "0b0";
    defparam result_o.A_REG = "0b1";
    defparam result_o.B_REG = "0b1";
    defparam result_o.C_REG = "0b0";
    defparam result_o.D_REG = "0b0";
    defparam result_o.TOP_8x8_MULT_REG = "0b0";
    defparam result_o.BOT_8x8_MULT_REG = "0b0";
    defparam result_o.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam result_o.PIPELINE_16x16_MULT_REG2 = "0b1";
    defparam result_o.TOPOUTPUT_SELECT = "0b11";
    defparam result_o.TOPADDSUB_LOWERINPUT = "0b00";
    defparam result_o.TOPADDSUB_UPPERINPUT = "0b0";
    defparam result_o.TOPADDSUB_CARRYSELECT = "0b00";
    defparam result_o.BOTOUTPUT_SELECT = "0b11";
    defparam result_o.BOTADDSUB_LOWERINPUT = "0b00";
    defparam result_o.BOTADDSUB_UPPERINPUT = "0b0";
    defparam result_o.BOTADDSUB_CARRYSELECT = "0b00";
    defparam result_o.MODE_8x8 = "0b0";
    defparam result_o.A_SIGNED = "0b1";
    defparam result_o.B_SIGNED = "0b1";
    
endmodule

//
// Verilog Description of module \dft_mul(INPUT_REG="on")_U12 
//

module \dft_mul(INPUT_REG="on")_U12  (input [15:0]cmul_data_re, input [15:0]cmul_twiddle_re, 
            output \mul_re0_res[0] , output \mul_re0_res[1] , output \mul_re0_res[2] , 
            output \mul_re0_res[3] , output \mul_re0_res[4] , output \mul_re0_res[5] , 
            output \mul_re0_res[6] , output \mul_re0_res[7] , output \mul_re0_res[8] , 
            output \mul_re0_res[9] , output \mul_re0_res[10] , output \mul_re0_res[11] , 
            output \mul_re0_res[12] , output \mul_re0_res[13] , output \mul_re0_res[14] , 
            output \mul_re0_res[15] , output \mul_re0_res[16] , output \mul_re0_res[17] , 
            output \mul_re0_res[18] , output \mul_re0_res[19] , output \mul_re0_res[20] , 
            output \mul_re0_res[21] , output \mul_re0_res[22] , output \mul_re0_res[23] , 
            output \mul_re0_res[24] , output \mul_re0_res[25] , output \mul_re0_res[26] , 
            output \mul_re0_res[27] , output \mul_re0_res[28] , output \mul_re0_res[29] , 
            output \mul_re0_res[30] , input GND_net, input ADC_DCLK_c, 
            input VCC_net, input maxfan_replicated_net_517);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \lscc_multiplier(A_WIDTH=16,B_WIDTH=16,PIPELINES=0,IMPL="DSP")_U8  lscc_multiplier (.cmul_data_re({cmul_data_re}), 
            .cmul_twiddle_re({cmul_twiddle_re}), .\mul_re0_res[0] (\mul_re0_res[0] ), 
            .\mul_re0_res[1] (\mul_re0_res[1] ), .\mul_re0_res[2] (\mul_re0_res[2] ), 
            .\mul_re0_res[3] (\mul_re0_res[3] ), .\mul_re0_res[4] (\mul_re0_res[4] ), 
            .\mul_re0_res[5] (\mul_re0_res[5] ), .\mul_re0_res[6] (\mul_re0_res[6] ), 
            .\mul_re0_res[7] (\mul_re0_res[7] ), .\mul_re0_res[8] (\mul_re0_res[8] ), 
            .\mul_re0_res[9] (\mul_re0_res[9] ), .\mul_re0_res[10] (\mul_re0_res[10] ), 
            .\mul_re0_res[11] (\mul_re0_res[11] ), .\mul_re0_res[12] (\mul_re0_res[12] ), 
            .\mul_re0_res[13] (\mul_re0_res[13] ), .\mul_re0_res[14] (\mul_re0_res[14] ), 
            .\mul_re0_res[15] (\mul_re0_res[15] ), .\mul_re0_res[16] (\mul_re0_res[16] ), 
            .\mul_re0_res[17] (\mul_re0_res[17] ), .\mul_re0_res[18] (\mul_re0_res[18] ), 
            .\mul_re0_res[19] (\mul_re0_res[19] ), .\mul_re0_res[20] (\mul_re0_res[20] ), 
            .\mul_re0_res[21] (\mul_re0_res[21] ), .\mul_re0_res[22] (\mul_re0_res[22] ), 
            .\mul_re0_res[23] (\mul_re0_res[23] ), .\mul_re0_res[24] (\mul_re0_res[24] ), 
            .\mul_re0_res[25] (\mul_re0_res[25] ), .\mul_re0_res[26] (\mul_re0_res[26] ), 
            .\mul_re0_res[27] (\mul_re0_res[27] ), .\mul_re0_res[28] (\mul_re0_res[28] ), 
            .\mul_re0_res[29] (\mul_re0_res[29] ), .\mul_re0_res[30] (\mul_re0_res[30] ), 
            .GND_net(GND_net), .ADC_DCLK_c(ADC_DCLK_c), .VCC_net(VCC_net), 
            .maxfan_replicated_net_517(maxfan_replicated_net_517));   /* synthesis lineinfo="@15(38[3],45[2])"*/
    
endmodule

//
// Verilog Description of module \lscc_multiplier(A_WIDTH=16,B_WIDTH=16,PIPELINES=0,IMPL="DSP")_U8 
//

module \lscc_multiplier(A_WIDTH=16,B_WIDTH=16,PIPELINES=0,IMPL="DSP")_U8  (input [15:0]cmul_data_re, 
            input [15:0]cmul_twiddle_re, output \mul_re0_res[0] , output \mul_re0_res[1] , 
            output \mul_re0_res[2] , output \mul_re0_res[3] , output \mul_re0_res[4] , 
            output \mul_re0_res[5] , output \mul_re0_res[6] , output \mul_re0_res[7] , 
            output \mul_re0_res[8] , output \mul_re0_res[9] , output \mul_re0_res[10] , 
            output \mul_re0_res[11] , output \mul_re0_res[12] , output \mul_re0_res[13] , 
            output \mul_re0_res[14] , output \mul_re0_res[15] , output \mul_re0_res[16] , 
            output \mul_re0_res[17] , output \mul_re0_res[18] , output \mul_re0_res[19] , 
            output \mul_re0_res[20] , output \mul_re0_res[21] , output \mul_re0_res[22] , 
            output \mul_re0_res[23] , output \mul_re0_res[24] , output \mul_re0_res[25] , 
            output \mul_re0_res[26] , output \mul_re0_res[27] , output \mul_re0_res[28] , 
            output \mul_re0_res[29] , output \mul_re0_res[30] , input GND_net, 
            input ADC_DCLK_c, input VCC_net, input maxfan_replicated_net_517);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,PIPELINES=0)_U3  \genblk1.u_lscc_multiplier_dsp  (.cmul_data_re({cmul_data_re}), 
            .cmul_twiddle_re({cmul_twiddle_re}), .\mul_re0_res[0] (\mul_re0_res[0] ), 
            .\mul_re0_res[1] (\mul_re0_res[1] ), .\mul_re0_res[2] (\mul_re0_res[2] ), 
            .\mul_re0_res[3] (\mul_re0_res[3] ), .\mul_re0_res[4] (\mul_re0_res[4] ), 
            .\mul_re0_res[5] (\mul_re0_res[5] ), .\mul_re0_res[6] (\mul_re0_res[6] ), 
            .\mul_re0_res[7] (\mul_re0_res[7] ), .\mul_re0_res[8] (\mul_re0_res[8] ), 
            .\mul_re0_res[9] (\mul_re0_res[9] ), .\mul_re0_res[10] (\mul_re0_res[10] ), 
            .\mul_re0_res[11] (\mul_re0_res[11] ), .\mul_re0_res[12] (\mul_re0_res[12] ), 
            .\mul_re0_res[13] (\mul_re0_res[13] ), .\mul_re0_res[14] (\mul_re0_res[14] ), 
            .\mul_re0_res[15] (\mul_re0_res[15] ), .\mul_re0_res[16] (\mul_re0_res[16] ), 
            .\mul_re0_res[17] (\mul_re0_res[17] ), .\mul_re0_res[18] (\mul_re0_res[18] ), 
            .\mul_re0_res[19] (\mul_re0_res[19] ), .\mul_re0_res[20] (\mul_re0_res[20] ), 
            .\mul_re0_res[21] (\mul_re0_res[21] ), .\mul_re0_res[22] (\mul_re0_res[22] ), 
            .\mul_re0_res[23] (\mul_re0_res[23] ), .\mul_re0_res[24] (\mul_re0_res[24] ), 
            .\mul_re0_res[25] (\mul_re0_res[25] ), .\mul_re0_res[26] (\mul_re0_res[26] ), 
            .\mul_re0_res[27] (\mul_re0_res[27] ), .\mul_re0_res[28] (\mul_re0_res[28] ), 
            .\mul_re0_res[29] (\mul_re0_res[29] ), .\mul_re0_res[30] (\mul_re0_res[30] ), 
            .GND_net(GND_net), .ADC_DCLK_c(ADC_DCLK_c), .VCC_net(VCC_net), 
            .maxfan_replicated_net_517(maxfan_replicated_net_517));   /* synthesis lineinfo="@39(476[5],483[6])"*/
    
endmodule

//
// Verilog Description of module \lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,PIPELINES=0)_U3 
//

module \lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,PIPELINES=0)_U3  (input [15:0]cmul_data_re, 
            input [15:0]cmul_twiddle_re, output \mul_re0_res[0] , output \mul_re0_res[1] , 
            output \mul_re0_res[2] , output \mul_re0_res[3] , output \mul_re0_res[4] , 
            output \mul_re0_res[5] , output \mul_re0_res[6] , output \mul_re0_res[7] , 
            output \mul_re0_res[8] , output \mul_re0_res[9] , output \mul_re0_res[10] , 
            output \mul_re0_res[11] , output \mul_re0_res[12] , output \mul_re0_res[13] , 
            output \mul_re0_res[14] , output \mul_re0_res[15] , output \mul_re0_res[16] , 
            output \mul_re0_res[17] , output \mul_re0_res[18] , output \mul_re0_res[19] , 
            output \mul_re0_res[20] , output \mul_re0_res[21] , output \mul_re0_res[22] , 
            output \mul_re0_res[23] , output \mul_re0_res[24] , output \mul_re0_res[25] , 
            output \mul_re0_res[26] , output \mul_re0_res[27] , output \mul_re0_res[28] , 
            output \mul_re0_res[29] , output \mul_re0_res[30] , input GND_net, 
            input ADC_DCLK_c, input VCC_net, input maxfan_replicated_net_517);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    MAC16 result_o_res5 (.CLK(ADC_DCLK_c), .CE(VCC_net), .C15(GND_net), 
          .C14(GND_net), .C13(GND_net), .C12(GND_net), .C11(GND_net), 
          .C10(GND_net), .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), 
          .C5(GND_net), .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), 
          .C0(GND_net), .A15(cmul_data_re[15]), .A14(cmul_data_re[14]), 
          .A13(cmul_data_re[13]), .A12(cmul_data_re[12]), .A11(cmul_data_re[11]), 
          .A10(cmul_data_re[10]), .A9(cmul_data_re[9]), .A8(cmul_data_re[8]), 
          .A7(cmul_data_re[7]), .A6(cmul_data_re[6]), .A5(cmul_data_re[5]), 
          .A4(cmul_data_re[4]), .A3(cmul_data_re[3]), .A2(cmul_data_re[2]), 
          .A1(cmul_data_re[1]), .A0(cmul_data_re[0]), .B15(cmul_twiddle_re[15]), 
          .B14(cmul_twiddle_re[14]), .B13(cmul_twiddle_re[13]), .B12(cmul_twiddle_re[12]), 
          .B11(cmul_twiddle_re[11]), .B10(cmul_twiddle_re[10]), .B9(cmul_twiddle_re[9]), 
          .B8(cmul_twiddle_re[8]), .B7(cmul_twiddle_re[7]), .B6(cmul_twiddle_re[6]), 
          .B5(cmul_twiddle_re[5]), .B4(cmul_twiddle_re[4]), .B3(cmul_twiddle_re[3]), 
          .B2(cmul_twiddle_re[2]), .B1(cmul_twiddle_re[1]), .B0(cmul_twiddle_re[0]), 
          .D15(GND_net), .D14(GND_net), .D13(GND_net), .D12(GND_net), 
          .D11(GND_net), .D10(GND_net), .D9(GND_net), .D8(GND_net), 
          .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), .D3(GND_net), 
          .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(maxfan_replicated_net_517), 
          .IRSTBOT(maxfan_replicated_net_517), .ORSTTOP(maxfan_replicated_net_517), 
          .ORSTBOT(maxfan_replicated_net_517), .OLOADTOP(GND_net), .OLOADBOT(GND_net), 
          .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), 
          .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), 
          .O30(\mul_re0_res[30] ), .O29(\mul_re0_res[29] ), .O28(\mul_re0_res[28] ), 
          .O27(\mul_re0_res[27] ), .O26(\mul_re0_res[26] ), .O25(\mul_re0_res[25] ), 
          .O24(\mul_re0_res[24] ), .O23(\mul_re0_res[23] ), .O22(\mul_re0_res[22] ), 
          .O21(\mul_re0_res[21] ), .O20(\mul_re0_res[20] ), .O19(\mul_re0_res[19] ), 
          .O18(\mul_re0_res[18] ), .O17(\mul_re0_res[17] ), .O16(\mul_re0_res[16] ), 
          .O15(\mul_re0_res[15] ), .O14(\mul_re0_res[14] ), .O13(\mul_re0_res[13] ), 
          .O12(\mul_re0_res[12] ), .O11(\mul_re0_res[11] ), .O10(\mul_re0_res[10] ), 
          .O9(\mul_re0_res[9] ), .O8(\mul_re0_res[8] ), .O7(\mul_re0_res[7] ), 
          .O6(\mul_re0_res[6] ), .O5(\mul_re0_res[5] ), .O4(\mul_re0_res[4] ), 
          .O3(\mul_re0_res[3] ), .O2(\mul_re0_res[2] ), .O1(\mul_re0_res[1] ), 
          .O0(\mul_re0_res[0] ));   /* synthesis lineinfo="@39(927[20],927[33])"*/
    defparam result_o_res5.NEG_TRIGGER = "0b0";
    defparam result_o_res5.A_REG = "0b1";
    defparam result_o_res5.B_REG = "0b1";
    defparam result_o_res5.C_REG = "0b0";
    defparam result_o_res5.D_REG = "0b0";
    defparam result_o_res5.TOP_8x8_MULT_REG = "0b0";
    defparam result_o_res5.BOT_8x8_MULT_REG = "0b0";
    defparam result_o_res5.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam result_o_res5.PIPELINE_16x16_MULT_REG2 = "0b1";
    defparam result_o_res5.TOPOUTPUT_SELECT = "0b11";
    defparam result_o_res5.TOPADDSUB_LOWERINPUT = "0b00";
    defparam result_o_res5.TOPADDSUB_UPPERINPUT = "0b0";
    defparam result_o_res5.TOPADDSUB_CARRYSELECT = "0b00";
    defparam result_o_res5.BOTOUTPUT_SELECT = "0b11";
    defparam result_o_res5.BOTADDSUB_LOWERINPUT = "0b00";
    defparam result_o_res5.BOTADDSUB_UPPERINPUT = "0b0";
    defparam result_o_res5.BOTADDSUB_CARRYSELECT = "0b00";
    defparam result_o_res5.MODE_8x8 = "0b0";
    defparam result_o_res5.A_SIGNED = "0b1";
    defparam result_o_res5.B_SIGNED = "0b1";
    
endmodule

//
// Verilog Description of module \dft_mul(INPUT_REG="on")_U13 
//

module \dft_mul(INPUT_REG="on")_U13  (input [15:0]n34, input [15:0]cmul_twiddle_re, 
            output \mul_im1_res[0] , output \mul_im1_res[1] , output \mul_im1_res[2] , 
            output \mul_im1_res[3] , output \mul_im1_res[4] , output \mul_im1_res[5] , 
            output \mul_im1_res[6] , output \mul_im1_res[7] , output \mul_im1_res[8] , 
            output \mul_im1_res[9] , output \mul_im1_res[10] , output \mul_im1_res[11] , 
            output \mul_im1_res[12] , output \mul_im1_res[13] , output \mul_im1_res[14] , 
            output \mul_im1_res[15] , output \mul_im1_res[16] , output \mul_im1_res[17] , 
            output \mul_im1_res[18] , output \mul_im1_res[19] , output \mul_im1_res[20] , 
            output \mul_im1_res[21] , output \mul_im1_res[22] , output \mul_im1_res[23] , 
            output \mul_im1_res[24] , output \mul_im1_res[25] , output \mul_im1_res[26] , 
            output \mul_im1_res[27] , output \mul_im1_res[28] , output \mul_im1_res[29] , 
            output \mul_im1_res[30] , input GND_net, input ADC_DCLK_c, 
            input VCC_net, input m_axil_rdata_31__N_57);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \lscc_multiplier(A_WIDTH=16,B_WIDTH=16,PIPELINES=0,IMPL="DSP")_U9  lscc_multiplier (.n34({n34}), 
            .cmul_twiddle_re({cmul_twiddle_re}), .\mul_im1_res[0] (\mul_im1_res[0] ), 
            .\mul_im1_res[1] (\mul_im1_res[1] ), .\mul_im1_res[2] (\mul_im1_res[2] ), 
            .\mul_im1_res[3] (\mul_im1_res[3] ), .\mul_im1_res[4] (\mul_im1_res[4] ), 
            .\mul_im1_res[5] (\mul_im1_res[5] ), .\mul_im1_res[6] (\mul_im1_res[6] ), 
            .\mul_im1_res[7] (\mul_im1_res[7] ), .\mul_im1_res[8] (\mul_im1_res[8] ), 
            .\mul_im1_res[9] (\mul_im1_res[9] ), .\mul_im1_res[10] (\mul_im1_res[10] ), 
            .\mul_im1_res[11] (\mul_im1_res[11] ), .\mul_im1_res[12] (\mul_im1_res[12] ), 
            .\mul_im1_res[13] (\mul_im1_res[13] ), .\mul_im1_res[14] (\mul_im1_res[14] ), 
            .\mul_im1_res[15] (\mul_im1_res[15] ), .\mul_im1_res[16] (\mul_im1_res[16] ), 
            .\mul_im1_res[17] (\mul_im1_res[17] ), .\mul_im1_res[18] (\mul_im1_res[18] ), 
            .\mul_im1_res[19] (\mul_im1_res[19] ), .\mul_im1_res[20] (\mul_im1_res[20] ), 
            .\mul_im1_res[21] (\mul_im1_res[21] ), .\mul_im1_res[22] (\mul_im1_res[22] ), 
            .\mul_im1_res[23] (\mul_im1_res[23] ), .\mul_im1_res[24] (\mul_im1_res[24] ), 
            .\mul_im1_res[25] (\mul_im1_res[25] ), .\mul_im1_res[26] (\mul_im1_res[26] ), 
            .\mul_im1_res[27] (\mul_im1_res[27] ), .\mul_im1_res[28] (\mul_im1_res[28] ), 
            .\mul_im1_res[29] (\mul_im1_res[29] ), .\mul_im1_res[30] (\mul_im1_res[30] ), 
            .GND_net(GND_net), .ADC_DCLK_c(ADC_DCLK_c), .VCC_net(VCC_net), 
            .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57));   /* synthesis lineinfo="@15(38[3],45[2])"*/
    
endmodule

//
// Verilog Description of module \lscc_multiplier(A_WIDTH=16,B_WIDTH=16,PIPELINES=0,IMPL="DSP")_U9 
//

module \lscc_multiplier(A_WIDTH=16,B_WIDTH=16,PIPELINES=0,IMPL="DSP")_U9  (input [15:0]n34, 
            input [15:0]cmul_twiddle_re, output \mul_im1_res[0] , output \mul_im1_res[1] , 
            output \mul_im1_res[2] , output \mul_im1_res[3] , output \mul_im1_res[4] , 
            output \mul_im1_res[5] , output \mul_im1_res[6] , output \mul_im1_res[7] , 
            output \mul_im1_res[8] , output \mul_im1_res[9] , output \mul_im1_res[10] , 
            output \mul_im1_res[11] , output \mul_im1_res[12] , output \mul_im1_res[13] , 
            output \mul_im1_res[14] , output \mul_im1_res[15] , output \mul_im1_res[16] , 
            output \mul_im1_res[17] , output \mul_im1_res[18] , output \mul_im1_res[19] , 
            output \mul_im1_res[20] , output \mul_im1_res[21] , output \mul_im1_res[22] , 
            output \mul_im1_res[23] , output \mul_im1_res[24] , output \mul_im1_res[25] , 
            output \mul_im1_res[26] , output \mul_im1_res[27] , output \mul_im1_res[28] , 
            output \mul_im1_res[29] , output \mul_im1_res[30] , input GND_net, 
            input ADC_DCLK_c, input VCC_net, input m_axil_rdata_31__N_57);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,PIPELINES=0)_U4  \genblk1.u_lscc_multiplier_dsp  (.n34({n34}), 
            .cmul_twiddle_re({cmul_twiddle_re}), .\mul_im1_res[0] (\mul_im1_res[0] ), 
            .\mul_im1_res[1] (\mul_im1_res[1] ), .\mul_im1_res[2] (\mul_im1_res[2] ), 
            .\mul_im1_res[3] (\mul_im1_res[3] ), .\mul_im1_res[4] (\mul_im1_res[4] ), 
            .\mul_im1_res[5] (\mul_im1_res[5] ), .\mul_im1_res[6] (\mul_im1_res[6] ), 
            .\mul_im1_res[7] (\mul_im1_res[7] ), .\mul_im1_res[8] (\mul_im1_res[8] ), 
            .\mul_im1_res[9] (\mul_im1_res[9] ), .\mul_im1_res[10] (\mul_im1_res[10] ), 
            .\mul_im1_res[11] (\mul_im1_res[11] ), .\mul_im1_res[12] (\mul_im1_res[12] ), 
            .\mul_im1_res[13] (\mul_im1_res[13] ), .\mul_im1_res[14] (\mul_im1_res[14] ), 
            .\mul_im1_res[15] (\mul_im1_res[15] ), .\mul_im1_res[16] (\mul_im1_res[16] ), 
            .\mul_im1_res[17] (\mul_im1_res[17] ), .\mul_im1_res[18] (\mul_im1_res[18] ), 
            .\mul_im1_res[19] (\mul_im1_res[19] ), .\mul_im1_res[20] (\mul_im1_res[20] ), 
            .\mul_im1_res[21] (\mul_im1_res[21] ), .\mul_im1_res[22] (\mul_im1_res[22] ), 
            .\mul_im1_res[23] (\mul_im1_res[23] ), .\mul_im1_res[24] (\mul_im1_res[24] ), 
            .\mul_im1_res[25] (\mul_im1_res[25] ), .\mul_im1_res[26] (\mul_im1_res[26] ), 
            .\mul_im1_res[27] (\mul_im1_res[27] ), .\mul_im1_res[28] (\mul_im1_res[28] ), 
            .\mul_im1_res[29] (\mul_im1_res[29] ), .\mul_im1_res[30] (\mul_im1_res[30] ), 
            .GND_net(GND_net), .ADC_DCLK_c(ADC_DCLK_c), .VCC_net(VCC_net), 
            .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57));   /* synthesis lineinfo="@39(476[5],483[6])"*/
    
endmodule

//
// Verilog Description of module \lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,PIPELINES=0)_U4 
//

module \lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,PIPELINES=0)_U4  (input [15:0]n34, 
            input [15:0]cmul_twiddle_re, output \mul_im1_res[0] , output \mul_im1_res[1] , 
            output \mul_im1_res[2] , output \mul_im1_res[3] , output \mul_im1_res[4] , 
            output \mul_im1_res[5] , output \mul_im1_res[6] , output \mul_im1_res[7] , 
            output \mul_im1_res[8] , output \mul_im1_res[9] , output \mul_im1_res[10] , 
            output \mul_im1_res[11] , output \mul_im1_res[12] , output \mul_im1_res[13] , 
            output \mul_im1_res[14] , output \mul_im1_res[15] , output \mul_im1_res[16] , 
            output \mul_im1_res[17] , output \mul_im1_res[18] , output \mul_im1_res[19] , 
            output \mul_im1_res[20] , output \mul_im1_res[21] , output \mul_im1_res[22] , 
            output \mul_im1_res[23] , output \mul_im1_res[24] , output \mul_im1_res[25] , 
            output \mul_im1_res[26] , output \mul_im1_res[27] , output \mul_im1_res[28] , 
            output \mul_im1_res[29] , output \mul_im1_res[30] , input GND_net, 
            input ADC_DCLK_c, input VCC_net, input m_axil_rdata_31__N_57);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    MAC16 result_o_res7 (.CLK(ADC_DCLK_c), .CE(VCC_net), .C15(GND_net), 
          .C14(GND_net), .C13(GND_net), .C12(GND_net), .C11(GND_net), 
          .C10(GND_net), .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), 
          .C5(GND_net), .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), 
          .C0(GND_net), .A15(n34[15]), .A14(n34[14]), .A13(n34[13]), 
          .A12(n34[12]), .A11(n34[11]), .A10(n34[10]), .A9(n34[9]), 
          .A8(n34[8]), .A7(n34[7]), .A6(n34[6]), .A5(n34[5]), .A4(n34[4]), 
          .A3(n34[3]), .A2(n34[2]), .A1(n34[1]), .A0(n34[0]), .B15(cmul_twiddle_re[15]), 
          .B14(cmul_twiddle_re[14]), .B13(cmul_twiddle_re[13]), .B12(cmul_twiddle_re[12]), 
          .B11(cmul_twiddle_re[11]), .B10(cmul_twiddle_re[10]), .B9(cmul_twiddle_re[9]), 
          .B8(cmul_twiddle_re[8]), .B7(cmul_twiddle_re[7]), .B6(cmul_twiddle_re[6]), 
          .B5(cmul_twiddle_re[5]), .B4(cmul_twiddle_re[4]), .B3(cmul_twiddle_re[3]), 
          .B2(cmul_twiddle_re[2]), .B1(cmul_twiddle_re[1]), .B0(cmul_twiddle_re[0]), 
          .D15(GND_net), .D14(GND_net), .D13(GND_net), .D12(GND_net), 
          .D11(GND_net), .D10(GND_net), .D9(GND_net), .D8(GND_net), 
          .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), .D3(GND_net), 
          .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(m_axil_rdata_31__N_57), 
          .IRSTBOT(m_axil_rdata_31__N_57), .ORSTTOP(m_axil_rdata_31__N_57), 
          .ORSTBOT(m_axil_rdata_31__N_57), .OLOADTOP(GND_net), .OLOADBOT(GND_net), 
          .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), 
          .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), 
          .O30(\mul_im1_res[30] ), .O29(\mul_im1_res[29] ), .O28(\mul_im1_res[28] ), 
          .O27(\mul_im1_res[27] ), .O26(\mul_im1_res[26] ), .O25(\mul_im1_res[25] ), 
          .O24(\mul_im1_res[24] ), .O23(\mul_im1_res[23] ), .O22(\mul_im1_res[22] ), 
          .O21(\mul_im1_res[21] ), .O20(\mul_im1_res[20] ), .O19(\mul_im1_res[19] ), 
          .O18(\mul_im1_res[18] ), .O17(\mul_im1_res[17] ), .O16(\mul_im1_res[16] ), 
          .O15(\mul_im1_res[15] ), .O14(\mul_im1_res[14] ), .O13(\mul_im1_res[13] ), 
          .O12(\mul_im1_res[12] ), .O11(\mul_im1_res[11] ), .O10(\mul_im1_res[10] ), 
          .O9(\mul_im1_res[9] ), .O8(\mul_im1_res[8] ), .O7(\mul_im1_res[7] ), 
          .O6(\mul_im1_res[6] ), .O5(\mul_im1_res[5] ), .O4(\mul_im1_res[4] ), 
          .O3(\mul_im1_res[3] ), .O2(\mul_im1_res[2] ), .O1(\mul_im1_res[1] ), 
          .O0(\mul_im1_res[0] ));   /* synthesis lineinfo="@39(927[20],927[33])"*/
    defparam result_o_res7.NEG_TRIGGER = "0b0";
    defparam result_o_res7.A_REG = "0b1";
    defparam result_o_res7.B_REG = "0b1";
    defparam result_o_res7.C_REG = "0b0";
    defparam result_o_res7.D_REG = "0b0";
    defparam result_o_res7.TOP_8x8_MULT_REG = "0b0";
    defparam result_o_res7.BOT_8x8_MULT_REG = "0b0";
    defparam result_o_res7.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam result_o_res7.PIPELINE_16x16_MULT_REG2 = "0b1";
    defparam result_o_res7.TOPOUTPUT_SELECT = "0b11";
    defparam result_o_res7.TOPADDSUB_LOWERINPUT = "0b00";
    defparam result_o_res7.TOPADDSUB_UPPERINPUT = "0b0";
    defparam result_o_res7.TOPADDSUB_CARRYSELECT = "0b00";
    defparam result_o_res7.BOTOUTPUT_SELECT = "0b11";
    defparam result_o_res7.BOTADDSUB_LOWERINPUT = "0b00";
    defparam result_o_res7.BOTADDSUB_UPPERINPUT = "0b0";
    defparam result_o_res7.BOTADDSUB_CARRYSELECT = "0b00";
    defparam result_o_res7.MODE_8x8 = "0b0";
    defparam result_o_res7.A_SIGNED = "0b1";
    defparam result_o_res7.B_SIGNED = "0b1";
    
endmodule

//
// Verilog Description of module \dft_mul(INPUT_REG="on")_U14 
//

module \dft_mul(INPUT_REG="on")_U14  (input [15:0]cmul_data_re, input [15:0]cmul_twiddle_im, 
            output \mul_im0_res[0] , output \mul_im0_res[1] , output \mul_im0_res[2] , 
            output \mul_im0_res[3] , output \mul_im0_res[4] , output \mul_im0_res[5] , 
            output \mul_im0_res[6] , output \mul_im0_res[7] , output \mul_im0_res[8] , 
            output \mul_im0_res[9] , output \mul_im0_res[10] , output \mul_im0_res[11] , 
            output \mul_im0_res[12] , output \mul_im0_res[13] , output \mul_im0_res[14] , 
            output \mul_im0_res[15] , output \mul_im0_res[16] , output \mul_im0_res[17] , 
            output \mul_im0_res[18] , output \mul_im0_res[19] , output \mul_im0_res[20] , 
            output \mul_im0_res[21] , output \mul_im0_res[22] , output \mul_im0_res[23] , 
            output \mul_im0_res[24] , output \mul_im0_res[25] , output \mul_im0_res[26] , 
            output \mul_im0_res[27] , output \mul_im0_res[28] , output \mul_im0_res[29] , 
            output \mul_im0_res[30] , input GND_net, input ADC_DCLK_c, 
            input VCC_net, input maxfan_replicated_net_517);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \lscc_multiplier(A_WIDTH=16,B_WIDTH=16,PIPELINES=0,IMPL="DSP")_U10  lscc_multiplier (.cmul_data_re({cmul_data_re}), 
            .cmul_twiddle_im({cmul_twiddle_im}), .\mul_im0_res[0] (\mul_im0_res[0] ), 
            .\mul_im0_res[1] (\mul_im0_res[1] ), .\mul_im0_res[2] (\mul_im0_res[2] ), 
            .\mul_im0_res[3] (\mul_im0_res[3] ), .\mul_im0_res[4] (\mul_im0_res[4] ), 
            .\mul_im0_res[5] (\mul_im0_res[5] ), .\mul_im0_res[6] (\mul_im0_res[6] ), 
            .\mul_im0_res[7] (\mul_im0_res[7] ), .\mul_im0_res[8] (\mul_im0_res[8] ), 
            .\mul_im0_res[9] (\mul_im0_res[9] ), .\mul_im0_res[10] (\mul_im0_res[10] ), 
            .\mul_im0_res[11] (\mul_im0_res[11] ), .\mul_im0_res[12] (\mul_im0_res[12] ), 
            .\mul_im0_res[13] (\mul_im0_res[13] ), .\mul_im0_res[14] (\mul_im0_res[14] ), 
            .\mul_im0_res[15] (\mul_im0_res[15] ), .\mul_im0_res[16] (\mul_im0_res[16] ), 
            .\mul_im0_res[17] (\mul_im0_res[17] ), .\mul_im0_res[18] (\mul_im0_res[18] ), 
            .\mul_im0_res[19] (\mul_im0_res[19] ), .\mul_im0_res[20] (\mul_im0_res[20] ), 
            .\mul_im0_res[21] (\mul_im0_res[21] ), .\mul_im0_res[22] (\mul_im0_res[22] ), 
            .\mul_im0_res[23] (\mul_im0_res[23] ), .\mul_im0_res[24] (\mul_im0_res[24] ), 
            .\mul_im0_res[25] (\mul_im0_res[25] ), .\mul_im0_res[26] (\mul_im0_res[26] ), 
            .\mul_im0_res[27] (\mul_im0_res[27] ), .\mul_im0_res[28] (\mul_im0_res[28] ), 
            .\mul_im0_res[29] (\mul_im0_res[29] ), .\mul_im0_res[30] (\mul_im0_res[30] ), 
            .GND_net(GND_net), .ADC_DCLK_c(ADC_DCLK_c), .VCC_net(VCC_net), 
            .maxfan_replicated_net_517(maxfan_replicated_net_517));   /* synthesis lineinfo="@15(38[3],45[2])"*/
    
endmodule

//
// Verilog Description of module \lscc_multiplier(A_WIDTH=16,B_WIDTH=16,PIPELINES=0,IMPL="DSP")_U10 
//

module \lscc_multiplier(A_WIDTH=16,B_WIDTH=16,PIPELINES=0,IMPL="DSP")_U10  (input [15:0]cmul_data_re, 
            input [15:0]cmul_twiddle_im, output \mul_im0_res[0] , output \mul_im0_res[1] , 
            output \mul_im0_res[2] , output \mul_im0_res[3] , output \mul_im0_res[4] , 
            output \mul_im0_res[5] , output \mul_im0_res[6] , output \mul_im0_res[7] , 
            output \mul_im0_res[8] , output \mul_im0_res[9] , output \mul_im0_res[10] , 
            output \mul_im0_res[11] , output \mul_im0_res[12] , output \mul_im0_res[13] , 
            output \mul_im0_res[14] , output \mul_im0_res[15] , output \mul_im0_res[16] , 
            output \mul_im0_res[17] , output \mul_im0_res[18] , output \mul_im0_res[19] , 
            output \mul_im0_res[20] , output \mul_im0_res[21] , output \mul_im0_res[22] , 
            output \mul_im0_res[23] , output \mul_im0_res[24] , output \mul_im0_res[25] , 
            output \mul_im0_res[26] , output \mul_im0_res[27] , output \mul_im0_res[28] , 
            output \mul_im0_res[29] , output \mul_im0_res[30] , input GND_net, 
            input ADC_DCLK_c, input VCC_net, input maxfan_replicated_net_517);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,PIPELINES=0)_U5  \genblk1.u_lscc_multiplier_dsp  (.cmul_data_re({cmul_data_re}), 
            .cmul_twiddle_im({cmul_twiddle_im}), .\mul_im0_res[0] (\mul_im0_res[0] ), 
            .\mul_im0_res[1] (\mul_im0_res[1] ), .\mul_im0_res[2] (\mul_im0_res[2] ), 
            .\mul_im0_res[3] (\mul_im0_res[3] ), .\mul_im0_res[4] (\mul_im0_res[4] ), 
            .\mul_im0_res[5] (\mul_im0_res[5] ), .\mul_im0_res[6] (\mul_im0_res[6] ), 
            .\mul_im0_res[7] (\mul_im0_res[7] ), .\mul_im0_res[8] (\mul_im0_res[8] ), 
            .\mul_im0_res[9] (\mul_im0_res[9] ), .\mul_im0_res[10] (\mul_im0_res[10] ), 
            .\mul_im0_res[11] (\mul_im0_res[11] ), .\mul_im0_res[12] (\mul_im0_res[12] ), 
            .\mul_im0_res[13] (\mul_im0_res[13] ), .\mul_im0_res[14] (\mul_im0_res[14] ), 
            .\mul_im0_res[15] (\mul_im0_res[15] ), .\mul_im0_res[16] (\mul_im0_res[16] ), 
            .\mul_im0_res[17] (\mul_im0_res[17] ), .\mul_im0_res[18] (\mul_im0_res[18] ), 
            .\mul_im0_res[19] (\mul_im0_res[19] ), .\mul_im0_res[20] (\mul_im0_res[20] ), 
            .\mul_im0_res[21] (\mul_im0_res[21] ), .\mul_im0_res[22] (\mul_im0_res[22] ), 
            .\mul_im0_res[23] (\mul_im0_res[23] ), .\mul_im0_res[24] (\mul_im0_res[24] ), 
            .\mul_im0_res[25] (\mul_im0_res[25] ), .\mul_im0_res[26] (\mul_im0_res[26] ), 
            .\mul_im0_res[27] (\mul_im0_res[27] ), .\mul_im0_res[28] (\mul_im0_res[28] ), 
            .\mul_im0_res[29] (\mul_im0_res[29] ), .\mul_im0_res[30] (\mul_im0_res[30] ), 
            .GND_net(GND_net), .ADC_DCLK_c(ADC_DCLK_c), .VCC_net(VCC_net), 
            .maxfan_replicated_net_517(maxfan_replicated_net_517));   /* synthesis lineinfo="@39(476[5],483[6])"*/
    
endmodule

//
// Verilog Description of module \lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,PIPELINES=0)_U5 
//

module \lscc_multiplier_dsp(USE_COEFF=0,A_WIDTH=16,B_WIDTH=16,PIPELINES=0)_U5  (input [15:0]cmul_data_re, 
            input [15:0]cmul_twiddle_im, output \mul_im0_res[0] , output \mul_im0_res[1] , 
            output \mul_im0_res[2] , output \mul_im0_res[3] , output \mul_im0_res[4] , 
            output \mul_im0_res[5] , output \mul_im0_res[6] , output \mul_im0_res[7] , 
            output \mul_im0_res[8] , output \mul_im0_res[9] , output \mul_im0_res[10] , 
            output \mul_im0_res[11] , output \mul_im0_res[12] , output \mul_im0_res[13] , 
            output \mul_im0_res[14] , output \mul_im0_res[15] , output \mul_im0_res[16] , 
            output \mul_im0_res[17] , output \mul_im0_res[18] , output \mul_im0_res[19] , 
            output \mul_im0_res[20] , output \mul_im0_res[21] , output \mul_im0_res[22] , 
            output \mul_im0_res[23] , output \mul_im0_res[24] , output \mul_im0_res[25] , 
            output \mul_im0_res[26] , output \mul_im0_res[27] , output \mul_im0_res[28] , 
            output \mul_im0_res[29] , output \mul_im0_res[30] , input GND_net, 
            input ADC_DCLK_c, input VCC_net, input maxfan_replicated_net_517);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    MAC16 result_o_res6 (.CLK(ADC_DCLK_c), .CE(VCC_net), .C15(GND_net), 
          .C14(GND_net), .C13(GND_net), .C12(GND_net), .C11(GND_net), 
          .C10(GND_net), .C9(GND_net), .C8(GND_net), .C7(GND_net), .C6(GND_net), 
          .C5(GND_net), .C4(GND_net), .C3(GND_net), .C2(GND_net), .C1(GND_net), 
          .C0(GND_net), .A15(cmul_data_re[15]), .A14(cmul_data_re[14]), 
          .A13(cmul_data_re[13]), .A12(cmul_data_re[12]), .A11(cmul_data_re[11]), 
          .A10(cmul_data_re[10]), .A9(cmul_data_re[9]), .A8(cmul_data_re[8]), 
          .A7(cmul_data_re[7]), .A6(cmul_data_re[6]), .A5(cmul_data_re[5]), 
          .A4(cmul_data_re[4]), .A3(cmul_data_re[3]), .A2(cmul_data_re[2]), 
          .A1(cmul_data_re[1]), .A0(cmul_data_re[0]), .B15(cmul_twiddle_im[15]), 
          .B14(cmul_twiddle_im[14]), .B13(cmul_twiddle_im[13]), .B12(cmul_twiddle_im[12]), 
          .B11(cmul_twiddle_im[11]), .B10(cmul_twiddle_im[10]), .B9(cmul_twiddle_im[9]), 
          .B8(cmul_twiddle_im[8]), .B7(cmul_twiddle_im[7]), .B6(cmul_twiddle_im[6]), 
          .B5(cmul_twiddle_im[5]), .B4(cmul_twiddle_im[4]), .B3(cmul_twiddle_im[3]), 
          .B2(cmul_twiddle_im[2]), .B1(cmul_twiddle_im[1]), .B0(cmul_twiddle_im[0]), 
          .D15(GND_net), .D14(GND_net), .D13(GND_net), .D12(GND_net), 
          .D11(GND_net), .D10(GND_net), .D9(GND_net), .D8(GND_net), 
          .D7(GND_net), .D6(GND_net), .D5(GND_net), .D4(GND_net), .D3(GND_net), 
          .D2(GND_net), .D1(GND_net), .D0(GND_net), .AHOLD(GND_net), 
          .BHOLD(GND_net), .CHOLD(GND_net), .DHOLD(GND_net), .IRSTTOP(maxfan_replicated_net_517), 
          .IRSTBOT(maxfan_replicated_net_517), .ORSTTOP(maxfan_replicated_net_517), 
          .ORSTBOT(maxfan_replicated_net_517), .OLOADTOP(GND_net), .OLOADBOT(GND_net), 
          .ADDSUBTOP(GND_net), .ADDSUBBOT(GND_net), .OHOLDTOP(GND_net), 
          .OHOLDBOT(GND_net), .CI(GND_net), .ACCUMCI(GND_net), .SIGNEXTIN(GND_net), 
          .O30(\mul_im0_res[30] ), .O29(\mul_im0_res[29] ), .O28(\mul_im0_res[28] ), 
          .O27(\mul_im0_res[27] ), .O26(\mul_im0_res[26] ), .O25(\mul_im0_res[25] ), 
          .O24(\mul_im0_res[24] ), .O23(\mul_im0_res[23] ), .O22(\mul_im0_res[22] ), 
          .O21(\mul_im0_res[21] ), .O20(\mul_im0_res[20] ), .O19(\mul_im0_res[19] ), 
          .O18(\mul_im0_res[18] ), .O17(\mul_im0_res[17] ), .O16(\mul_im0_res[16] ), 
          .O15(\mul_im0_res[15] ), .O14(\mul_im0_res[14] ), .O13(\mul_im0_res[13] ), 
          .O12(\mul_im0_res[12] ), .O11(\mul_im0_res[11] ), .O10(\mul_im0_res[10] ), 
          .O9(\mul_im0_res[9] ), .O8(\mul_im0_res[8] ), .O7(\mul_im0_res[7] ), 
          .O6(\mul_im0_res[6] ), .O5(\mul_im0_res[5] ), .O4(\mul_im0_res[4] ), 
          .O3(\mul_im0_res[3] ), .O2(\mul_im0_res[2] ), .O1(\mul_im0_res[1] ), 
          .O0(\mul_im0_res[0] ));   /* synthesis lineinfo="@39(927[20],927[33])"*/
    defparam result_o_res6.NEG_TRIGGER = "0b0";
    defparam result_o_res6.A_REG = "0b1";
    defparam result_o_res6.B_REG = "0b1";
    defparam result_o_res6.C_REG = "0b0";
    defparam result_o_res6.D_REG = "0b0";
    defparam result_o_res6.TOP_8x8_MULT_REG = "0b0";
    defparam result_o_res6.BOT_8x8_MULT_REG = "0b0";
    defparam result_o_res6.PIPELINE_16x16_MULT_REG1 = "0b0";
    defparam result_o_res6.PIPELINE_16x16_MULT_REG2 = "0b1";
    defparam result_o_res6.TOPOUTPUT_SELECT = "0b11";
    defparam result_o_res6.TOPADDSUB_LOWERINPUT = "0b00";
    defparam result_o_res6.TOPADDSUB_UPPERINPUT = "0b0";
    defparam result_o_res6.TOPADDSUB_CARRYSELECT = "0b00";
    defparam result_o_res6.BOTOUTPUT_SELECT = "0b11";
    defparam result_o_res6.BOTADDSUB_LOWERINPUT = "0b00";
    defparam result_o_res6.BOTADDSUB_UPPERINPUT = "0b0";
    defparam result_o_res6.BOTADDSUB_CARRYSELECT = "0b00";
    defparam result_o_res6.MODE_8x8 = "0b0";
    defparam result_o_res6.A_SIGNED = "0b1";
    defparam result_o_res6.B_SIGNED = "0b1";
    
endmodule

//
// Verilog Description of module \dft_add(DATA_W=33,DATA_SIGNED="on",PIPELINE_STAGES=4) 
//

module \dft_add(DATA_W=33,DATA_SIGNED="on",PIPELINE_STAGES=4)  (input \mul_im0_res[7] , 
            input ADC_DCLK_c, input m_axil_rdata_31__N_57, input \mul_im1_res[7] , 
            output \add_result[15] , input maxfan_replicated_net_517, input \mul_im0_res[8] , 
            input \mul_im0_res[9] , input \mul_im0_res[10] , input \mul_im0_res[11] , 
            input \mul_im0_res[12] , input \mul_im0_res[13] , input \mul_im0_res[14] , 
            input \mul_im0_res[15] , input \mul_im0_res[16] , input \mul_im0_res[17] , 
            input \mul_im0_res[18] , input \mul_im0_res[19] , input \mul_im0_res[20] , 
            input \mul_im0_res[21] , input \mul_im0_res[22] , input \mul_im0_res[23] , 
            input \mul_im0_res[24] , input \mul_im0_res[25] , input \mul_im0_res[26] , 
            input \mul_im0_res[27] , input \mul_im0_res[28] , input \mul_im0_res[29] , 
            input \mul_im0_res[30] , input \mul_im1_res[8] , input \mul_im1_res[9] , 
            input \mul_im1_res[10] , input \mul_im1_res[11] , input \mul_im1_res[12] , 
            input \mul_im1_res[13] , input \mul_im1_res[14] , input \mul_im1_res[15] , 
            input \mul_im1_res[16] , input \mul_im1_res[17] , input \mul_im1_res[18] , 
            input \mul_im1_res[19] , input \mul_im1_res[20] , input \mul_im1_res[21] , 
            input \mul_im1_res[22] , input \mul_im1_res[23] , input \mul_im1_res[24] , 
            input \mul_im1_res[25] , input \mul_im1_res[26] , input \mul_im1_res[27] , 
            input \mul_im1_res[28] , input \mul_im1_res[29] , input \mul_im1_res[30] , 
            output \add_result[16] , output \add_result[17] , output \add_result[18] , 
            output \add_result[19] , output \add_result[20] , output \add_result[21] , 
            output \add_result[22] , output \add_result[23] , output \add_result[24] , 
            output \add_result[25] , output \add_result[26] , output \add_result[27] , 
            output \add_result[28] , output \add_result[29] , output \add_result[30] , 
            input \mul_im0_res[6] , input \mul_im1_res[6] , input \mul_im0_res[5] , 
            input \mul_im1_res[5] , input \mul_im0_res[4] , input \mul_im1_res[4] , 
            input \mul_im0_res[3] , input \mul_im1_res[3] , input \mul_im0_res[2] , 
            input \mul_im1_res[2] , input \mul_im0_res[0] , input \mul_im1_res[0] , 
            input \mul_im1_res[1] , input \mul_im0_res[1] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \lscc_adder(D_WIDTH=33,SIGNED="on",USE_OREG="on",PIPELINES=4)  lscc_adder (.\mul_im0_res[7] (\mul_im0_res[7] ), 
            .ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .\mul_im1_res[7] (\mul_im1_res[7] ), .\add_result[15] (\add_result[15] ), 
            .maxfan_replicated_net_517(maxfan_replicated_net_517), .\mul_im0_res[8] (\mul_im0_res[8] ), 
            .\mul_im0_res[9] (\mul_im0_res[9] ), .\mul_im0_res[10] (\mul_im0_res[10] ), 
            .\mul_im0_res[11] (\mul_im0_res[11] ), .\mul_im0_res[12] (\mul_im0_res[12] ), 
            .\mul_im0_res[13] (\mul_im0_res[13] ), .\mul_im0_res[14] (\mul_im0_res[14] ), 
            .\mul_im0_res[15] (\mul_im0_res[15] ), .\mul_im0_res[16] (\mul_im0_res[16] ), 
            .\mul_im0_res[17] (\mul_im0_res[17] ), .\mul_im0_res[18] (\mul_im0_res[18] ), 
            .\mul_im0_res[19] (\mul_im0_res[19] ), .\mul_im0_res[20] (\mul_im0_res[20] ), 
            .\mul_im0_res[21] (\mul_im0_res[21] ), .\mul_im0_res[22] (\mul_im0_res[22] ), 
            .\mul_im0_res[23] (\mul_im0_res[23] ), .\mul_im0_res[24] (\mul_im0_res[24] ), 
            .\mul_im0_res[25] (\mul_im0_res[25] ), .\mul_im0_res[26] (\mul_im0_res[26] ), 
            .\mul_im0_res[27] (\mul_im0_res[27] ), .\mul_im0_res[28] (\mul_im0_res[28] ), 
            .\mul_im0_res[29] (\mul_im0_res[29] ), .\mul_im0_res[30] (\mul_im0_res[30] ), 
            .\mul_im1_res[8] (\mul_im1_res[8] ), .\mul_im1_res[9] (\mul_im1_res[9] ), 
            .\mul_im1_res[10] (\mul_im1_res[10] ), .\mul_im1_res[11] (\mul_im1_res[11] ), 
            .\mul_im1_res[12] (\mul_im1_res[12] ), .\mul_im1_res[13] (\mul_im1_res[13] ), 
            .\mul_im1_res[14] (\mul_im1_res[14] ), .\mul_im1_res[15] (\mul_im1_res[15] ), 
            .\mul_im1_res[16] (\mul_im1_res[16] ), .\mul_im1_res[17] (\mul_im1_res[17] ), 
            .\mul_im1_res[18] (\mul_im1_res[18] ), .\mul_im1_res[19] (\mul_im1_res[19] ), 
            .\mul_im1_res[20] (\mul_im1_res[20] ), .\mul_im1_res[21] (\mul_im1_res[21] ), 
            .\mul_im1_res[22] (\mul_im1_res[22] ), .\mul_im1_res[23] (\mul_im1_res[23] ), 
            .\mul_im1_res[24] (\mul_im1_res[24] ), .\mul_im1_res[25] (\mul_im1_res[25] ), 
            .\mul_im1_res[26] (\mul_im1_res[26] ), .\mul_im1_res[27] (\mul_im1_res[27] ), 
            .\mul_im1_res[28] (\mul_im1_res[28] ), .\mul_im1_res[29] (\mul_im1_res[29] ), 
            .\mul_im1_res[30] (\mul_im1_res[30] ), .\add_result[16] (\add_result[16] ), 
            .\add_result[17] (\add_result[17] ), .\add_result[18] (\add_result[18] ), 
            .\add_result[19] (\add_result[19] ), .\add_result[20] (\add_result[20] ), 
            .\add_result[21] (\add_result[21] ), .\add_result[22] (\add_result[22] ), 
            .\add_result[23] (\add_result[23] ), .\add_result[24] (\add_result[24] ), 
            .\add_result[25] (\add_result[25] ), .\add_result[26] (\add_result[26] ), 
            .\add_result[27] (\add_result[27] ), .\add_result[28] (\add_result[28] ), 
            .\add_result[29] (\add_result[29] ), .\add_result[30] (\add_result[30] ), 
            .\mul_im0_res[6] (\mul_im0_res[6] ), .\mul_im1_res[6] (\mul_im1_res[6] ), 
            .\mul_im0_res[5] (\mul_im0_res[5] ), .\mul_im1_res[5] (\mul_im1_res[5] ), 
            .\mul_im0_res[4] (\mul_im0_res[4] ), .\mul_im1_res[4] (\mul_im1_res[4] ), 
            .\mul_im0_res[3] (\mul_im0_res[3] ), .\mul_im1_res[3] (\mul_im1_res[3] ), 
            .\mul_im0_res[2] (\mul_im0_res[2] ), .\mul_im1_res[2] (\mul_im1_res[2] ), 
            .\mul_im0_res[0] (\mul_im0_res[0] ), .\mul_im1_res[0] (\mul_im1_res[0] ), 
            .\mul_im1_res[1] (\mul_im1_res[1] ), .\mul_im0_res[1] (\mul_im0_res[1] ));   /* synthesis lineinfo="@7(38[3],53[2])"*/
    
endmodule

//
// Verilog Description of module \lscc_adder(D_WIDTH=33,SIGNED="on",USE_OREG="on",PIPELINES=4) 
//

module \lscc_adder(D_WIDTH=33,SIGNED="on",USE_OREG="on",PIPELINES=4)  (input \mul_im0_res[7] , 
            input ADC_DCLK_c, input m_axil_rdata_31__N_57, input \mul_im1_res[7] , 
            output \add_result[15] , input maxfan_replicated_net_517, input \mul_im0_res[8] , 
            input \mul_im0_res[9] , input \mul_im0_res[10] , input \mul_im0_res[11] , 
            input \mul_im0_res[12] , input \mul_im0_res[13] , input \mul_im0_res[14] , 
            input \mul_im0_res[15] , input \mul_im0_res[16] , input \mul_im0_res[17] , 
            input \mul_im0_res[18] , input \mul_im0_res[19] , input \mul_im0_res[20] , 
            input \mul_im0_res[21] , input \mul_im0_res[22] , input \mul_im0_res[23] , 
            input \mul_im0_res[24] , input \mul_im0_res[25] , input \mul_im0_res[26] , 
            input \mul_im0_res[27] , input \mul_im0_res[28] , input \mul_im0_res[29] , 
            input \mul_im0_res[30] , input \mul_im1_res[8] , input \mul_im1_res[9] , 
            input \mul_im1_res[10] , input \mul_im1_res[11] , input \mul_im1_res[12] , 
            input \mul_im1_res[13] , input \mul_im1_res[14] , input \mul_im1_res[15] , 
            input \mul_im1_res[16] , input \mul_im1_res[17] , input \mul_im1_res[18] , 
            input \mul_im1_res[19] , input \mul_im1_res[20] , input \mul_im1_res[21] , 
            input \mul_im1_res[22] , input \mul_im1_res[23] , input \mul_im1_res[24] , 
            input \mul_im1_res[25] , input \mul_im1_res[26] , input \mul_im1_res[27] , 
            input \mul_im1_res[28] , input \mul_im1_res[29] , input \mul_im1_res[30] , 
            output \add_result[16] , output \add_result[17] , output \add_result[18] , 
            output \add_result[19] , output \add_result[20] , output \add_result[21] , 
            output \add_result[22] , output \add_result[23] , output \add_result[24] , 
            output \add_result[25] , output \add_result[26] , output \add_result[27] , 
            output \add_result[28] , output \add_result[29] , output \add_result[30] , 
            input \mul_im0_res[6] , input \mul_im1_res[6] , input \mul_im0_res[5] , 
            input \mul_im1_res[5] , input \mul_im0_res[4] , input \mul_im1_res[4] , 
            input \mul_im0_res[3] , input \mul_im1_res[3] , input \mul_im0_res[2] , 
            input \mul_im1_res[2] , input \mul_im0_res[0] , input \mul_im1_res[0] , 
            input \mul_im1_res[1] , input \mul_im0_res[1] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [32:0]\U_PIPELINES_GT_0.A_Re_pipe[0] ;   /* synthesis lineinfo="@38(567[23],567[32])"*/
    wire [32:0]\U_PIPELINES_GT_0.B_Re_pipe[0] ;   /* synthesis lineinfo="@38(568[23],568[32])"*/
    wire [32:0]\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3628 ;
    wire [32:0]\U_PIPELINES_GT_0.ApB_Re_pipe[2] ;   /* synthesis lineinfo="@38(571[23],571[34])"*/
    wire [32:0]\U_PIPELINES_GT_0.ApB_Re_pipe[3] ;   /* synthesis lineinfo="@38(571[23],571[34])"*/
    wire [7:0]n6477;
    wire [32:0]\U_PIPELINES_GT_0.B_Re_pipe[1] ;   /* synthesis lineinfo="@38(568[23],568[32])"*/
    wire [6:0]n6449;
    wire [32:0]\U_PIPELINES_GT_0.A_Re_pipe[1] ;   /* synthesis lineinfo="@38(567[23],567[32])"*/
    wire [6:0]n6448;
    wire [6:0]n6443;
    wire [6:0]n6442;
    wire [32:0]\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3694 ;
    wire [7:0]n6429;
    wire [32:0]\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3661 ;
    wire [7:0]n6401;
    
    wire n12, n34862;
    wire [6:0]n2;
    
    wire n44494, n44457, n1;
    wire [32:0]\U_PIPELINES_GT_0.A_Re_pipe[2] ;   /* synthesis lineinfo="@38(567[23],567[32])"*/
    wire [32:0]\U_PIPELINES_GT_0.A_Re_pipe[3] ;   /* synthesis lineinfo="@38(567[23],567[32])"*/
    wire [32:0]\U_PIPELINES_GT_0.B_Re_pipe[2] ;   /* synthesis lineinfo="@38(568[23],568[32])"*/
    wire [32:0]\U_PIPELINES_GT_0.B_Re_pipe[3] ;   /* synthesis lineinfo="@38(568[23],568[32])"*/
    wire [32:0]\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3595 ;
    wire [32:0]ApB_Re;   /* synthesis lineinfo="@38(467[30],467[36])"*/
    wire [6:0]n2_adj_5368;
    
    wire n44468, n1_adj_5344, n12_adj_5346, n10, n8, n6, n4_adj_5347, 
        n41443, n40714, n41347, n10_adj_5348, n44805;
    wire [32:0]ApB_Re_31__N_3585;
    
    wire n40574, n41643, n41343, n6_adj_5349, n44808, n8_adj_5351, 
        n40703, n41339, n42129, n43989, n44609, n4_adj_5352, n44508, 
        n4_adj_5354, n44530, n44549, n4_adj_5358, n6_adj_5359, n8_adj_5360, 
        n10_adj_5361, n12_adj_5362, n42093, n44689, n42091, n44804, 
        n44692, n44578, n35181, n12_adj_5364, n10_adj_5365, n8_adj_5366, 
        n6_adj_5367, VCC_net;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i1  (.D(\mul_im1_res[7] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [7]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3628 [15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[2] [15]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i1 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\add_result[15] ));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i1.REGSET = "RESET";
    defparam result_re_o_i1.SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res25__i1  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3628 [21]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n6477[0]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res25__i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res25__i1 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_res23_i0_i0  (.D(\U_PIPELINES_GT_0.B_Re_pipe[1] [21]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n6449[0]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res23_i0_i0 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res23_i0_i0 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res22_i0_i0  (.D(\U_PIPELINES_GT_0.A_Re_pipe[1] [21]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6448[0]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res22_i0_i0 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res22_i0_i0 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_res20_i0_i0  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [14]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6443[0]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res20_i0_i0 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res20_i0_i0 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res19_i0_i0  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [14]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n6442[0]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res19_i0_i0 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res19_i0_i0 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res17__i1  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3694 [7]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6429[0]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res17__i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res17__i1 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res12__i1  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3661 [14]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6401[0]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res12__i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res12__i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i2  (.D(\mul_im0_res[8] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [8]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i2 .SRMODE = "ASYNC";
    (* lut_function="(!(A (B (D)+!B (C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i28086_2_lut_4_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [13]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [13]), .C(n12), .D(n34862), 
            .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3661 [14]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28086_2_lut_4_lut.INIT = "0x17e8";
    (* lut_function="(A (B (D)+!B (C (D)))+!A (B (C (D))))" *) LUT4 i28088_2_lut_4_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [13]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [13]), .C(n12), .D(n34862), 
            .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3661 [15]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28088_2_lut_4_lut.INIT = "0xe800";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28431_2_lut_3_lut_4_lut (.A(n2[4]), 
            .B(n44494), .C(n2[6]), .D(n2[5]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3628 [20]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28431_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i28440_2_lut_3_lut_4_lut (.A(n2[5]), 
            .B(n44457), .C(n1), .D(n2[6]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3628 [22]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28440_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28438_2_lut_3_lut_4_lut (.A(n2[5]), 
            .B(n44457), .C(n1), .D(n2[6]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3628 [21]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28438_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i3  (.D(\mul_im0_res[9] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [9]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i4  (.D(\mul_im0_res[10] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [10]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i5  (.D(\mul_im0_res[11] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [11]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i6  (.D(\mul_im0_res[12] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [12]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i7  (.D(\mul_im0_res[13] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [13]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i7 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i8  (.D(\mul_im0_res[14] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [14]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i8 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i9  (.D(\mul_im0_res[15] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [15]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i9 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i10  (.D(\mul_im0_res[16] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [16]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i10 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i11  (.D(\mul_im0_res[17] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [17]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i11 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i12  (.D(\mul_im0_res[18] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [18]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i12 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i13  (.D(\mul_im0_res[19] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [19]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i13 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i14  (.D(\mul_im0_res[20] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [20]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i14 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i15  (.D(\mul_im0_res[21] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [21]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i15 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i16  (.D(\mul_im0_res[22] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [22]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i16 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i16 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i17  (.D(\mul_im0_res[23] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [23]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i17 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i17 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i18  (.D(\mul_im0_res[24] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [24]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i18 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i18 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i19  (.D(\mul_im0_res[25] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [25]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i19 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i19 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i20  (.D(\mul_im0_res[26] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [26]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i20 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i20 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i21  (.D(\mul_im0_res[27] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [27]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i21 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i21 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i22  (.D(\mul_im0_res[28] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [28]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i22 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i22 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i23  (.D(\mul_im0_res[29] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [29]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i23 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i23 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i24  (.D(\mul_im0_res[30] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [30]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i24 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i24 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i25  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [21]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[1] [21]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i25 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i25 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i26  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [22]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[1] [22]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i26 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i26 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i27  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [23]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[1] [23]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i27 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i27 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i28  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [24]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[1] [24]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i28 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i28 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i29  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [25]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[1] [25]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i29 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i29 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i30  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [26]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[1] [26]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i30 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i30 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i31  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [27]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[1] [27]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i31 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i31 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i32  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [28]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[1] [28]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i32 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i32 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i33  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [29]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[1] [29]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i33 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i33 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i34  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [30]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[1] [30]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i34 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i34 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i35  (.D(\U_PIPELINES_GT_0.A_Re_pipe[1] [28]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[2] [28]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i35 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i35 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i36  (.D(\U_PIPELINES_GT_0.A_Re_pipe[1] [29]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[2] [29]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i36 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i36 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i37  (.D(\U_PIPELINES_GT_0.A_Re_pipe[1] [30]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[2] [30]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i37 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i37 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i38  (.D(\U_PIPELINES_GT_0.A_Re_pipe[2] [28]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[3] [28]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i38 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i38 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i39  (.D(\U_PIPELINES_GT_0.A_Re_pipe[2] [29]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[3] [29]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i39 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i39 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i40  (.D(\U_PIPELINES_GT_0.A_Re_pipe[2] [30]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[3] [30]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i40 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i40 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i2  (.D(\mul_im1_res[8] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [8]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i3  (.D(\mul_im1_res[9] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [9]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i4  (.D(\mul_im1_res[10] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [10]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i5  (.D(\mul_im1_res[11] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [11]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i6  (.D(\mul_im1_res[12] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [12]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i7  (.D(\mul_im1_res[13] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [13]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i7 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i8  (.D(\mul_im1_res[14] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [14]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i8 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i9  (.D(\mul_im1_res[15] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [15]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i9 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i10  (.D(\mul_im1_res[16] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [16]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i10 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i11  (.D(\mul_im1_res[17] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [17]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i11 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i12  (.D(\mul_im1_res[18] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [18]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i12 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i13  (.D(\mul_im1_res[19] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [19]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i13 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i14  (.D(\mul_im1_res[20] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [20]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i14 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i15  (.D(\mul_im1_res[21] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [21]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i15 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i16  (.D(\mul_im1_res[22] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [22]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i16 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i16 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i17  (.D(\mul_im1_res[23] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [23]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i17 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i17 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i18  (.D(\mul_im1_res[24] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [24]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i18 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i18 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i19  (.D(\mul_im1_res[25] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [25]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i19 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i19 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i20  (.D(\mul_im1_res[26] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [26]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i20 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i20 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i21  (.D(\mul_im1_res[27] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [27]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i21 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i21 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i22  (.D(\mul_im1_res[28] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [28]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i22 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i22 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i23  (.D(\mul_im1_res[29] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [29]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i23 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i23 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i24  (.D(\mul_im1_res[30] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [30]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i24 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i24 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i25  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [21]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [21]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i25 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i25 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i26  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [22]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [22]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i26 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i26 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i27  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [23]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [23]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i27 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i27 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i28  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [24]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [24]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i28 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i28 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i29  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [25]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [25]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i29 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i29 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i30  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [26]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [26]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i30 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i30 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i31  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [27]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [27]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i31 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i31 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i32  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [28]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [28]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i32 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i32 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i33  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [29]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [29]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i33 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i33 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i34  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [30]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [30]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i34 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i34 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i35  (.D(\U_PIPELINES_GT_0.B_Re_pipe[1] [28]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[2] [28]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i35 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i35 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i36  (.D(\U_PIPELINES_GT_0.B_Re_pipe[1] [29]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[2] [29]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i36 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i36 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i37  (.D(\U_PIPELINES_GT_0.B_Re_pipe[1] [30]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[2] [30]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i37 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i37 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i38  (.D(\U_PIPELINES_GT_0.B_Re_pipe[2] [28]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[3] [28]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i38 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i38 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i39  (.D(\U_PIPELINES_GT_0.B_Re_pipe[2] [29]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[3] [29]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i39 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i39 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i40  (.D(\U_PIPELINES_GT_0.B_Re_pipe[2] [30]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[3] [30]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i40 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i40 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i2  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3628 [16]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[2] [16]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i3  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3628 [17]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[2] [17]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i4  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3628 [18]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[2] [18]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i5  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3628 [19]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[2] [19]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i6  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3628 [20]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[2] [20]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i7  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[2] [15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [15]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i7 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i8  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[2] [16]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [16]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i8 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i9  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[2] [17]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [17]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i9 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i10  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[2] [18]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [18]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i10 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i11  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[2] [19]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [19]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i11 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i12  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[2] [20]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [20]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i12 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i13  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3595 [21]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [21]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i13 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i14  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3595 [22]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [22]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i14 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i15  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3595 [23]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [23]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i15 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i16  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3595 [24]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [24]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i16 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i16 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i17  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3595 [25]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [25]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i17 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i17 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i18  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3595 [26]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [26]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i18 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i18 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i19  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3595 [27]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [27]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i19 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i19 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i20  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3595 [28]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [28]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i20 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i20 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i21  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3595 [29]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [29]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i21 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i21 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i2 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [16]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\add_result[16] ));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i2.REGSET = "RESET";
    defparam result_re_o_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i3 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [17]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\add_result[17] ));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i3.REGSET = "RESET";
    defparam result_re_o_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i4 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [18]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\add_result[18] ));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i4.REGSET = "RESET";
    defparam result_re_o_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i5 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [19]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\add_result[19] ));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i5.REGSET = "RESET";
    defparam result_re_o_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i6 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [20]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\add_result[20] ));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i6.REGSET = "RESET";
    defparam result_re_o_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i7 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [21]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\add_result[21] ));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i7.REGSET = "RESET";
    defparam result_re_o_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i8 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [22]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\add_result[22] ));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i8.REGSET = "RESET";
    defparam result_re_o_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i9 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [23]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\add_result[23] ));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i9.REGSET = "RESET";
    defparam result_re_o_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i10 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [24]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\add_result[24] ));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i10.REGSET = "RESET";
    defparam result_re_o_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i11 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [25]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\add_result[25] ));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i11.REGSET = "RESET";
    defparam result_re_o_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i12 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [26]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\add_result[26] ));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i12.REGSET = "RESET";
    defparam result_re_o_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i13 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [27]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\add_result[27] ));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i13.REGSET = "RESET";
    defparam result_re_o_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i14 (.D(ApB_Re[28]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\add_result[28] ));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i14.REGSET = "RESET";
    defparam result_re_o_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i15 (.D(ApB_Re[29]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\add_result[29] ));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i15.REGSET = "RESET";
    defparam result_re_o_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i16 (.D(ApB_Re[30]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\add_result[30] ));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i16.REGSET = "RESET";
    defparam result_re_o_i16.SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res25__i2  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3628 [22]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n6477[1]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res25__i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res25__i2 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_res23_i0_i1  (.D(\U_PIPELINES_GT_0.B_Re_pipe[1] [22]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6449[1]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res23_i0_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res23_i0_i1 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_res23_i0_i2  (.D(\U_PIPELINES_GT_0.B_Re_pipe[1] [23]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n6449[2]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res23_i0_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res23_i0_i2 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_res23_i0_i3  (.D(\U_PIPELINES_GT_0.B_Re_pipe[1] [24]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6449[3]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res23_i0_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res23_i0_i3 .SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D))))" *) LUT4 i27977_2_lut_3_lut_4_lut (.A(n2_adj_5368[5]), 
            .B(n44468), .C(n1_adj_5344), .D(n2_adj_5368[6]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3595 [29]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27977_2_lut_3_lut_4_lut.INIT = "0x8000";
    FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_res23_i0_i4  (.D(\U_PIPELINES_GT_0.B_Re_pipe[1] [25]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6449[4]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res23_i0_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res23_i0_i4 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_res23_i0_i5  (.D(\U_PIPELINES_GT_0.B_Re_pipe[1] [26]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6449[5]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res23_i0_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res23_i0_i5 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_res23_i0_i6  (.D(\U_PIPELINES_GT_0.B_Re_pipe[1] [27]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6449[6]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res23_i0_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res23_i0_i6 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res22_i0_i1  (.D(\U_PIPELINES_GT_0.A_Re_pipe[1] [22]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6448[1]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res22_i0_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res22_i0_i1 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res22_i0_i2  (.D(\U_PIPELINES_GT_0.A_Re_pipe[1] [23]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6448[2]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res22_i0_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res22_i0_i2 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res22_i0_i3  (.D(\U_PIPELINES_GT_0.A_Re_pipe[1] [24]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n6448[3]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res22_i0_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res22_i0_i3 .SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i27975_2_lut_3_lut_4_lut (.A(n2_adj_5368[5]), 
            .B(n44468), .C(n1_adj_5344), .D(n2_adj_5368[6]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3595 [28]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27975_2_lut_3_lut_4_lut.INIT = "0x78f0";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res22_i0_i4  (.D(\U_PIPELINES_GT_0.A_Re_pipe[1] [25]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n6448[4]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res22_i0_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res22_i0_i4 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res22_i0_i5  (.D(\U_PIPELINES_GT_0.A_Re_pipe[1] [26]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n6448[5]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res22_i0_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res22_i0_i5 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res22_i0_i6  (.D(\U_PIPELINES_GT_0.A_Re_pipe[1] [27]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n6448[6]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res22_i0_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res22_i0_i6 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_res20_i0_i1  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n6443[1]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res20_i0_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res20_i0_i1 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_res20_i0_i2  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [16]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n6443[2]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res20_i0_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res20_i0_i2 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_res20_i0_i3  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [17]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6443[3]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res20_i0_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res20_i0_i3 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_res20_i0_i4  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [18]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6443[4]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res20_i0_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res20_i0_i4 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_res20_i0_i5  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [19]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6443[5]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res20_i0_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res20_i0_i5 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_res20_i0_i6  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [20]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6443[6]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res20_i0_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_res20_i0_i6 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res19_i0_i1  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6442[1]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res19_i0_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res19_i0_i1 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res19_i0_i2  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [16]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6442[2]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res19_i0_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res19_i0_i2 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res19_i0_i3  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [17]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6442[3]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res19_i0_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res19_i0_i3 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res19_i0_i4  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [18]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6442[4]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res19_i0_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res19_i0_i4 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res19_i0_i5  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [19]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6442[5]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res19_i0_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res19_i0_i5 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_res19_i0_i6  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [20]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6442[6]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res19_i0_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_res19_i0_i6 .SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res12__i2  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3661 [15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(n6401[1]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res12__i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res12__i2 .SRMODE = "ASYNC";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i25387_3_lut (.A(\mul_im0_res[6] ), 
            .B(\mul_im1_res[6] ), .C(n12_adj_5346), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3694 [7]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i25387_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i25379_3_lut (.A(\mul_im0_res[5] ), 
            .B(\mul_im1_res[5] ), .C(n10), .Z(n12_adj_5346));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i25379_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i25371_3_lut (.A(\mul_im0_res[4] ), 
            .B(\mul_im1_res[4] ), .C(n8), .Z(n10));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i25371_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i25363_3_lut (.A(\mul_im0_res[3] ), 
            .B(\mul_im1_res[3] ), .C(n6), .Z(n8));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i25363_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i25355_3_lut (.A(\mul_im0_res[2] ), 
            .B(\mul_im1_res[2] ), .C(n4_adj_5347), .Z(n6));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i25355_3_lut.INIT = "0xe8e8";
    (* lut_function="(!(A (((D)+!C)+!B)+!A !(B (C (D)))))" *) LUT4 i1_4_lut (.A(n41443), 
            .B(n40714), .C(n41347), .D(n10_adj_5348), .Z(n34862));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_4_lut.INIT = "0x4080";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [12]), 
            .B(\U_PIPELINES_GT_0.A_Re_pipe[0] [12]), .Z(n41443));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i2_3_lut_4_lut (.A(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [28]), 
            .B(n44805), .C(ApB_Re_31__N_3585[1]), .D(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [29]), 
            .Z(ApB_Re[29]));   /* synthesis lineinfo="@38(630[24],633[39])"*/
    defparam i2_3_lut_4_lut.INIT = "0x8778";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [13]), 
            .B(n12), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [13]), .Z(n40714));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut.INIT = "0x9696";
    (* lut_function="(!((B ((D)+!C)+!B !(C (D)))+!A))" *) LUT4 i1_4_lut_adj_38117 (.A(n40574), 
            .B(n41643), .C(n41343), .D(n6_adj_5349), .Z(n41347));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_4_lut_adj_38117.INIT = "0x2080";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i2_3_lut_4_lut_adj_38118 (.A(n44808), 
            .B(n6477[0]), .C(n2_adj_5368[1]), .D(n6477[1]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3595 [22]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i2_3_lut_4_lut_adj_38118.INIT = "0x8778";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38119 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [11]), 
            .B(n8_adj_5351), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [11]), .Z(n40574));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38119.INIT = "0x9696";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38120 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [10]), 
            .B(\U_PIPELINES_GT_0.A_Re_pipe[0] [10]), .Z(n41643));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_2_lut_adj_38120.INIT = "0x6666";
    (* lut_function="(!(((C (D)+!C !(D))+!B)+!A))" *) LUT4 i1_4_lut_adj_38121 (.A(n40703), 
            .B(n41339), .C(n42129), .D(n43989), .Z(n41343));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_4_lut_adj_38121.INIT = "0x0880";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i27937_3_lut_rep_1292_4_lut (.A(n44808), 
            .B(n6477[0]), .C(n6477[1]), .D(n2_adj_5368[1]), .Z(n44609));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27937_3_lut_rep_1292_4_lut.INIT = "0xf880";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38122 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [9]), 
            .B(n4_adj_5352), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [9]), .Z(n40703));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38122.INIT = "0x9696";
    (* lut_function="(!(A ((C)+!B)+!A !(B (C))))" *) LUT4 i1_3_lut_adj_38123 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [7]), 
            .B(n6429[0]), .C(\U_PIPELINES_GT_0.B_Re_pipe[0] [7]), .Z(n41339));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38123.INIT = "0x4848";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38124 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [8]), 
            .B(\U_PIPELINES_GT_0.A_Re_pipe[0] [8]), .Z(n42129));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_2_lut_adj_38124.INIT = "0x6666";
    (* lut_function="(A (B))" *) LUT4 i28094_rep_675_2_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [7]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [7]), .Z(n43989));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28094_rep_675_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28121_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [10]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [10]), .C(n6_adj_5349), .Z(n8_adj_5351));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28121_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28113_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [9]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [9]), .C(n4_adj_5352), .Z(n6_adj_5349));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28113_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28137_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [12]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [12]), .C(n10_adj_5348), .Z(n12));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28137_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28129_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [11]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [11]), .C(n8_adj_5351), .Z(n10_adj_5348));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28129_3_lut.INIT = "0xe8e8";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i27968_2_lut_3_lut_4_lut (.A(n2_adj_5368[4]), 
            .B(n44508), .C(n2_adj_5368[6]), .D(n2_adj_5368[5]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3595 [27]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27968_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i28457_3_lut_4_lut (.A(n6442[0]), 
            .B(n6443[0]), .C(n6443[1]), .D(n6442[1]), .Z(n4_adj_5354));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28457_3_lut_4_lut.INIT = "0xf880";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i1_3_lut_4_lut (.A(n6442[0]), 
            .B(n6443[0]), .C(n6442[1]), .D(n6443[1]), .Z(n2[1]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_4_lut.INIT = "0x8778";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28424_2_lut_3_lut_4_lut (.A(n2[3]), 
            .B(n44530), .C(n2[5]), .D(n2[4]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3628 [19]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28424_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i27961_2_lut_3_lut_4_lut (.A(n2_adj_5368[3]), 
            .B(n44549), .C(n2_adj_5368[5]), .D(n2_adj_5368[4]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3595 [26]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27961_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38125 (.A(n6449[2]), 
            .B(n4_adj_5358), .C(n6448[2]), .Z(n2_adj_5368[2]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38125.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38126 (.A(n6449[3]), 
            .B(n6_adj_5359), .C(n6448[3]), .Z(n2_adj_5368[3]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38126.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28002_3_lut (.A(n6448[2]), 
            .B(n6449[2]), .C(n4_adj_5358), .Z(n6_adj_5359));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28002_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38127 (.A(n6449[4]), 
            .B(n8_adj_5360), .C(n6448[4]), .Z(n2_adj_5368[4]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38127.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28010_3_lut (.A(n6448[3]), 
            .B(n6449[3]), .C(n6_adj_5359), .Z(n8_adj_5360));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28010_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38128 (.A(n6449[5]), 
            .B(n10_adj_5361), .C(n6448[5]), .Z(n2_adj_5368[5]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38128.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28018_3_lut (.A(n6448[4]), 
            .B(n6449[4]), .C(n8_adj_5360), .Z(n10_adj_5361));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28018_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38129 (.A(n6449[6]), 
            .B(n12_adj_5362), .C(n6448[6]), .Z(n2_adj_5368[6]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38129.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28026_3_lut (.A(n6448[5]), 
            .B(n6449[5]), .C(n10_adj_5361), .Z(n12_adj_5362));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28026_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28034_3_lut (.A(n6448[6]), 
            .B(n6449[6]), .C(n12_adj_5362), .Z(n1_adj_5344));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28034_3_lut.INIT = "0xe8e8";
    (* lut_function="(!(A (B (C+(D))+!B (C (D)))+!A !(B (C+(D))+!B (C (D)))))" *) LUT4 i1_4_lut_adj_38130 (.A(n42093), 
            .B(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [29]), .C(ApB_Re_31__N_3585[1]), 
            .D(n44689), .Z(ApB_Re[30]));   /* synthesis lineinfo="@38(630[24],633[39])"*/
    defparam i1_4_lut_adj_38130.INIT = "0x566a";
    (* lut_function="(!(A (B (C+(D))+!B !(C+(D)))+!A (B (C (D))+!B !(C (D)))))" *) LUT4 i1_4_lut_adj_38131 (.A(\U_PIPELINES_GT_0.A_Re_pipe[3] [29]), 
            .B(n42091), .C(\U_PIPELINES_GT_0.B_Re_pipe[3] [29]), .D(n44804), 
            .Z(n42093));   /* synthesis lineinfo="@38(630[24],633[39])"*/
    defparam i1_4_lut_adj_38131.INIT = "0x366c";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38132 (.A(\U_PIPELINES_GT_0.B_Re_pipe[3] [30]), 
            .B(\U_PIPELINES_GT_0.A_Re_pipe[3] [30]), .Z(n42091));   /* synthesis lineinfo="@38(630[24],633[39])"*/
    defparam i1_2_lut_adj_38132.INIT = "0x6666";
    (* lut_function="(A (B))" *) LUT4 i1539_2_lut_rep_1487 (.A(\U_PIPELINES_GT_0.A_Re_pipe[3] [28]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[3] [28]), .Z(n44804));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1539_2_lut_rep_1487.INIT = "0x8888";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i1_3_lut_4_lut_adj_38133 (.A(\U_PIPELINES_GT_0.A_Re_pipe[3] [28]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[3] [28]), .C(\U_PIPELINES_GT_0.B_Re_pipe[3] [29]), 
            .D(\U_PIPELINES_GT_0.A_Re_pipe[3] [29]), .Z(ApB_Re_31__N_3585[1]));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1_3_lut_4_lut_adj_38133.INIT = "0x8778";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1537_2_lut_rep_1488 (.A(\U_PIPELINES_GT_0.A_Re_pipe[3] [28]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[3] [28]), .Z(n44805));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1537_2_lut_rep_1488.INIT = "0x6666";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1516_2_lut_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[3] [28]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[3] [28]), .C(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [28]), 
            .Z(ApB_Re[28]));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1516_2_lut_3_lut.INIT = "0x9696";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1518_2_lut_rep_1372_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[3] [28]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[3] [28]), .C(\U_PIPELINES_GT_0.ApB_Re_pipe[3] [28]), 
            .Z(n44689));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1518_2_lut_rep_1372_3_lut.INIT = "0x6060";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i27994_3_lut_4_lut (.A(n6448[0]), 
            .B(n6449[0]), .C(n6449[1]), .D(n6448[1]), .Z(n4_adj_5358));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27994_3_lut_4_lut.INIT = "0xf880";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i1_3_lut_4_lut_adj_38134 (.A(n6448[0]), 
            .B(n6449[0]), .C(n6448[1]), .D(n6449[1]), .Z(n2_adj_5368[1]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_4_lut_adj_38134.INIT = "0x8778";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i27981_2_lut_rep_1491 (.A(n6448[0]), 
            .B(n6449[0]), .Z(n44808));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27981_2_lut_rep_1491.INIT = "0x6666";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i27924_2_lut_3_lut (.A(n6448[0]), 
            .B(n6449[0]), .C(n6477[0]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3595 [21]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27924_2_lut_3_lut.INIT = "0x9696";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i27926_2_lut_rep_1375_3_lut (.A(n6448[0]), 
            .B(n6449[0]), .C(n6477[0]), .Z(n44692));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27926_2_lut_rep_1375_3_lut.INIT = "0x6060";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i25347_3_lut_4_lut (.A(\mul_im0_res[0] ), 
            .B(\mul_im1_res[0] ), .C(\mul_im1_res[1] ), .D(\mul_im0_res[1] ), 
            .Z(n4_adj_5347));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i25347_3_lut_4_lut.INIT = "0xf880";
    (* lut_function="(A (B (C)))" *) LUT4 i28412_2_lut_rep_1177_3_lut (.A(n2[2]), 
            .B(n44578), .C(n2[3]), .Z(n44494));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28412_2_lut_rep_1177_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i28410_2_lut_3_lut (.A(n2[2]), 
            .B(n44578), .C(n2[3]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3628 [17]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28410_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (B (C (D))))" *) LUT4 i28419_2_lut_rep_1140_3_lut_4_lut (.A(n2[2]), 
            .B(n44578), .C(n2[4]), .D(n2[3]), .Z(n44457));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28419_2_lut_rep_1140_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28417_2_lut_3_lut_4_lut (.A(n2[2]), 
            .B(n44578), .C(n2[4]), .D(n2[3]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3628 [18]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28417_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i27947_2_lut_3_lut (.A(n2_adj_5368[2]), 
            .B(n44609), .C(n2_adj_5368[3]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3595 [24]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27947_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i28105_3_lut_4_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [7]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [7]), .C(\U_PIPELINES_GT_0.B_Re_pipe[0] [8]), 
            .D(\U_PIPELINES_GT_0.A_Re_pipe[0] [8]), .Z(n4_adj_5352));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28105_3_lut_4_lut.INIT = "0xf880";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i27954_2_lut_3_lut_4_lut (.A(n2_adj_5368[2]), 
            .B(n44609), .C(n2_adj_5368[4]), .D(n2_adj_5368[3]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3595 [25]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27954_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C)))" *) LUT4 i27949_2_lut_rep_1191_3_lut (.A(n2_adj_5368[2]), 
            .B(n44609), .C(n2_adj_5368[3]), .Z(n44508));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27949_2_lut_rep_1191_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i27956_2_lut_rep_1151_3_lut_4_lut (.A(n2_adj_5368[2]), 
            .B(n44609), .C(n2_adj_5368[4]), .D(n2_adj_5368[3]), .Z(n44468));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27956_2_lut_rep_1151_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28400_3_lut_rep_1261 (.A(n2[1]), 
            .B(n6401[1]), .C(n35181), .Z(n44578));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28400_3_lut_rep_1261.INIT = "0xe8e8";
    (* lut_function="(A (B (D)+!B (C (D)))+!A (B (C (D))))" *) LUT4 i28405_2_lut_rep_1213_4_lut (.A(n2[1]), 
            .B(n6401[1]), .C(n35181), .D(n2[2]), .Z(n44530));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28405_2_lut_rep_1213_4_lut.INIT = "0xe800";
    (* lut_function="(!(A (B (D)+!B (C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i28403_2_lut_4_lut (.A(n2[1]), 
            .B(n6401[1]), .C(n35181), .D(n2[2]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3628 [16]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28403_2_lut_4_lut.INIT = "0x17e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i2_3_lut (.A(n35181), 
            .B(n6401[1]), .C(n2[1]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3628 [15]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i2_3_lut.INIT = "0x9696";
    (* lut_function="(!(A ((C)+!B)+!A !(B (C))))" *) LUT4 i28389_3_lut (.A(n6442[0]), 
            .B(n6401[0]), .C(n6443[0]), .Z(n35181));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28389_3_lut.INIT = "0x4848";
    (* lut_function="(!(A (B (D)+!B (C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i27940_2_lut_4_lut (.A(n2_adj_5368[1]), 
            .B(n6477[1]), .C(n44692), .D(n2_adj_5368[2]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_3__32__N_3595 [23]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27940_2_lut_4_lut.INIT = "0x17e8";
    (* lut_function="(A (B (D)+!B (C (D)))+!A (B (C (D))))" *) LUT4 i27942_2_lut_rep_1232_4_lut (.A(n2_adj_5368[1]), 
            .B(n6477[1]), .C(n44692), .D(n2_adj_5368[2]), .Z(n44549));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27942_2_lut_rep_1232_4_lut.INIT = "0xe800";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28497_3_lut (.A(n6442[6]), 
            .B(n6443[6]), .C(n12_adj_5364), .Z(n1));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28497_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38135 (.A(n6443[6]), 
            .B(n12_adj_5364), .C(n6442[6]), .Z(n2[6]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38135.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38136 (.A(n6443[5]), 
            .B(n10_adj_5365), .C(n6442[5]), .Z(n2[5]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38136.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38137 (.A(n6443[4]), 
            .B(n8_adj_5366), .C(n6442[4]), .Z(n2[4]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38137.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28473_3_lut (.A(n6442[3]), 
            .B(n6443[3]), .C(n6_adj_5367), .Z(n8_adj_5366));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28473_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38138 (.A(n6443[3]), 
            .B(n6_adj_5367), .C(n6442[3]), .Z(n2[3]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38138.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28465_3_lut (.A(n6442[2]), 
            .B(n6443[2]), .C(n4_adj_5354), .Z(n6_adj_5367));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28465_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38139 (.A(n6443[2]), 
            .B(n4_adj_5354), .C(n6442[2]), .Z(n2[2]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38139.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28481_3_lut (.A(n6442[4]), 
            .B(n6443[4]), .C(n8_adj_5366), .Z(n10_adj_5365));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28481_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i28489_3_lut (.A(n6442[5]), 
            .B(n6443[5]), .C(n10_adj_5365), .Z(n12_adj_5364));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i28489_3_lut.INIT = "0xe8e8";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i1  (.D(\mul_im0_res[7] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [7]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i1 .SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module dft_dline_U16
//

module dft_dline_U16 (input twrom_rd, output cmul_valid, input ADC_DCLK_c, 
            input m_axil_rdata_31__N_57);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    wire VCC_net;
    
    (* LSE_LINE_FILE_ID=77, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=243, LSE_RLINE=248 *) FD1P3XZ \dline_genblk.dline_1_genblk.dline[0]  (.D(twrom_rd), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(cmul_valid));   /* synthesis lineinfo="@12(33[13],36[30])"*/
    defparam \dline_genblk.dline_1_genblk.dline[0] .REGSET = "RESET";
    defparam \dline_genblk.dline_1_genblk.dline[0] .SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module \dft_add(DATA_W=16,PIPELINE_STAGES=2,PIPE_4BIT=1'b1) 
//

module \dft_add(DATA_W=16,PIPELINE_STAGES=2,PIPE_4BIT=1'b1)  (input \fifo_rdata[6] , 
            input ADC_DCLK_c, input m_axil_rdata_31__N_57, input \add_data_b[6] , 
            input \U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[0] , output [15:0]cmul_data_re, 
            input \U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[6] , input maxfan_replicated_net_517, 
            input \fifo_rdata[7] , input \fifo_rdata[8] , input \fifo_rdata[9] , 
            input \fifo_rdata[10] , input \fifo_rdata[11] , input \add_data_b[7] , 
            input \add_data_b[8] , input \add_data_b[9] , input \add_data_b[10] , 
            input \add_data_b[11] , input \add_data_b[12] , input \add_data_b[13] , 
            input \add_data_b[14] , input \add_data_b[15] , input \U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[2] , 
            input \U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[3] , input \U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[4] , 
            input \U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[5] , input \fifo_rdata[0] , 
            input n44538, input \add_data_b[1] , input \fifo_rdata[1] , 
            output n4);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \lscc_adder(USE_OREG="on",PIPELINES=2,PIPE_4BIT=1'b1)  lscc_adder (.\fifo_rdata[6] (\fifo_rdata[6] ), 
            .ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .\add_data_b[6] (\add_data_b[6] ), .\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[0] (\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[0] ), 
            .cmul_data_re({cmul_data_re}), .\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[6] (\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[6] ), 
            .maxfan_replicated_net_517(maxfan_replicated_net_517), .\fifo_rdata[7] (\fifo_rdata[7] ), 
            .\fifo_rdata[8] (\fifo_rdata[8] ), .\fifo_rdata[9] (\fifo_rdata[9] ), 
            .\fifo_rdata[10] (\fifo_rdata[10] ), .\fifo_rdata[11] (\fifo_rdata[11] ), 
            .\add_data_b[7] (\add_data_b[7] ), .\add_data_b[8] (\add_data_b[8] ), 
            .\add_data_b[9] (\add_data_b[9] ), .\add_data_b[10] (\add_data_b[10] ), 
            .\add_data_b[11] (\add_data_b[11] ), .\add_data_b[12] (\add_data_b[12] ), 
            .\add_data_b[13] (\add_data_b[13] ), .\add_data_b[14] (\add_data_b[14] ), 
            .\add_data_b[15] (\add_data_b[15] ), .\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[2] (\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[2] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[3] (\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[3] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[4] (\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[4] ), 
            .\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[5] (\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[5] ), 
            .\fifo_rdata[0] (\fifo_rdata[0] ), .n44538(n44538), .\add_data_b[1] (\add_data_b[1] ), 
            .\fifo_rdata[1] (\fifo_rdata[1] ), .n4(n4));   /* synthesis lineinfo="@7(38[3],53[2])"*/
    
endmodule

//
// Verilog Description of module \lscc_adder(USE_OREG="on",PIPELINES=2,PIPE_4BIT=1'b1) 
//

module \lscc_adder(USE_OREG="on",PIPELINES=2,PIPE_4BIT=1'b1)  (input \fifo_rdata[6] , 
            input ADC_DCLK_c, input m_axil_rdata_31__N_57, input \add_data_b[6] , 
            input \U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[0] , output [15:0]cmul_data_re, 
            input \U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[6] , input maxfan_replicated_net_517, 
            input \fifo_rdata[7] , input \fifo_rdata[8] , input \fifo_rdata[9] , 
            input \fifo_rdata[10] , input \fifo_rdata[11] , input \add_data_b[7] , 
            input \add_data_b[8] , input \add_data_b[9] , input \add_data_b[10] , 
            input \add_data_b[11] , input \add_data_b[12] , input \add_data_b[13] , 
            input \add_data_b[14] , input \add_data_b[15] , input \U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[2] , 
            input \U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[3] , input \U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[4] , 
            input \U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[5] , input \fifo_rdata[0] , 
            input n44538, input \add_data_b[1] , input \fifo_rdata[1] , 
            output n4);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [15:0]\U_PIPELINES_GT_0.A_Re_pipe[0] ;   /* synthesis lineinfo="@38(567[23],567[32])"*/
    wire [15:0]\U_PIPELINES_GT_0.B_Re_pipe[0] ;   /* synthesis lineinfo="@38(568[23],568[32])"*/
    wire [15:0]\U_PIPELINES_GT_0.ApB_Re_pipe[0] ;   /* synthesis lineinfo="@38(571[23],571[34])"*/
    wire [15:0]\U_PIPELINES_GT_0.ApB_Re_pipe[1] ;   /* synthesis lineinfo="@38(571[23],571[34])"*/
    wire [6:0]n6383;
    wire [5:0]n2;
    
    wire n44704, n44511, A_Re_msb;
    wire [15:0]\U_PIPELINES_GT_0.B_Re_pipe[1] ;   /* synthesis lineinfo="@38(568[23],568[32])"*/
    
    wire B_Re_msb;
    wire [15:0]\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947 ;
    wire [15:0]\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2931 ;
    wire [15:0]ApB_Re;   /* synthesis lineinfo="@38(467[30],467[36])"*/
    
    wire n44823;
    wire [15:0]ApB_Re_15__N_2923;
    
    wire n44824, n44553, n1, n4_adj_5340, n6_adj_5341, n8, n10, 
        n42243, n5594, n44822, n44701, n44618, VCC_net;
    
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i1  (.D(\add_data_b[6] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [6]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[0] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [0]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i0 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(cmul_data_re[0]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i0.REGSET = "RESET";
    defparam result_re_o_i0.SRMODE = "ASYNC";
    FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res10__i1  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[6] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(n6383[0]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res10__i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_res10__i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i2  (.D(\fifo_rdata[7] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [7]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i2 .SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D))))" *) LUT4 i27852_2_lut_rep_1194_3_lut_4_lut (.A(n2[1]), 
            .B(n44704), .C(n2[3]), .D(n2[2]), .Z(n44511));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27852_2_lut_rep_1194_3_lut_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i3  (.D(\fifo_rdata[8] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [8]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i4  (.D(\fifo_rdata[9] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [9]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i5  (.D(\fifo_rdata[10] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [10]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i6  (.D(\fifo_rdata[11] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [15]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i7  (.D(\U_PIPELINES_GT_0.A_Re_pipe[0] [15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(A_Re_msb));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i7 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i2  (.D(\add_data_b[7] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [7]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i3  (.D(\add_data_b[8] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [8]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i4  (.D(\add_data_b[9] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [9]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i5  (.D(\add_data_b[10] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [10]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i6  (.D(\add_data_b[11] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [11]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i7  (.D(\add_data_b[12] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [12]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i7 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i8  (.D(\add_data_b[13] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [13]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i8 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i9  (.D(\add_data_b[14] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [14]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i9 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i10  (.D(\add_data_b[15] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[0] [15]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i10 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i11  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [12]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [12]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i11 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i12  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [13]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [13]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i12 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i13  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [14]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.B_Re_pipe[1] [14]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i13 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.B_Re_pipe[0]_i14  (.D(\U_PIPELINES_GT_0.B_Re_pipe[0] [15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(B_Re_msb));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i14 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.B_Re_pipe[0]_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i2  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947 [1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [1]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i2 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i3  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[2] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [2]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i3 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i4  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[3] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [3]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i4 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i5  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[4] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [4]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i5 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i6  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[5] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [5]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i6 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i7  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [0]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i7 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i8  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [1]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i8 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i9  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [2]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i9 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i10  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [3]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [3]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i10 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i11  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [4]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [4]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i11 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i12  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[0] [5]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [5]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i12 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i13  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2931 [6]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [6]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i13 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i14  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2931 [7]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [7]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i14 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i15  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2931 [8]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [8]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i15 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i16  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2931 [9]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [9]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i16 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i16 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i17  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2931 [10]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [10]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i17 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i17 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i18  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2931 [11]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [11]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i18 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i18 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i19  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2931 [12]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [12]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i19 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i19 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i20  (.D(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2931 [13]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [13]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i20 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.ApB_Re_pipe[0]_i20 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i1 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(cmul_data_re[1]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i1.REGSET = "RESET";
    defparam result_re_o_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i2 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(cmul_data_re[2]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i2.REGSET = "RESET";
    defparam result_re_o_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i3 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [3]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(cmul_data_re[3]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i3.REGSET = "RESET";
    defparam result_re_o_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i4 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [4]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(cmul_data_re[4]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i4.REGSET = "RESET";
    defparam result_re_o_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i5 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [5]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(cmul_data_re[5]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i5.REGSET = "RESET";
    defparam result_re_o_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i6 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [6]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(cmul_data_re[6]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i6.REGSET = "RESET";
    defparam result_re_o_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i7 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [7]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(cmul_data_re[7]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i7.REGSET = "RESET";
    defparam result_re_o_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i8 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [8]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(cmul_data_re[8]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i8.REGSET = "RESET";
    defparam result_re_o_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i9 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [9]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(cmul_data_re[9]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i9.REGSET = "RESET";
    defparam result_re_o_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i10 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [10]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(cmul_data_re[10]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i10.REGSET = "RESET";
    defparam result_re_o_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i11 (.D(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [11]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(cmul_data_re[11]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i11.REGSET = "RESET";
    defparam result_re_o_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i12 (.D(ApB_Re[12]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(cmul_data_re[12]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i12.REGSET = "RESET";
    defparam result_re_o_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i13 (.D(ApB_Re[13]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(cmul_data_re[13]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i13.REGSET = "RESET";
    defparam result_re_o_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i14 (.D(ApB_Re[14]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(cmul_data_re[14]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i14.REGSET = "RESET";
    defparam result_re_o_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ result_re_o_i15 (.D(ApB_Re[15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(cmul_data_re[15]));   /* synthesis lineinfo="@38(662[7],673[10])"*/
    defparam result_re_o_i15.REGSET = "RESET";
    defparam result_re_o_i15.SRMODE = "ASYNC";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i1_3_lut_4_lut (.A(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [12]), 
            .B(n44823), .C(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [13]), .D(ApB_Re_15__N_2923[1]), 
            .Z(ApB_Re[13]));   /* synthesis lineinfo="@38(630[24],633[39])"*/
    defparam i1_3_lut_4_lut.INIT = "0x8778";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i27843_2_lut_3_lut_4_lut (.A(n44824), 
            .B(n6383[0]), .C(n2[2]), .D(n2[1]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2931 [8]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27843_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i27845_2_lut_rep_1236_3_lut_4_lut (.A(n44824), 
            .B(n6383[0]), .C(n2[2]), .D(n2[1]), .Z(n44553));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27845_2_lut_rep_1236_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i27873_2_lut_3_lut_4_lut (.A(n2[4]), 
            .B(n44511), .C(n1), .D(n2[5]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2931 [13]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27873_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i27871_2_lut_3_lut_4_lut (.A(n2[4]), 
            .B(n44511), .C(n1), .D(n2[5]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2931 [12]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27871_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [8]), 
            .B(n4_adj_5340), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [8]), .Z(n2[2]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38112 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [9]), 
            .B(n6_adj_5341), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [9]), .Z(n2[3]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38112.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i27898_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [8]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [8]), .C(n4_adj_5340), .Z(n6_adj_5341));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27898_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38113 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [10]), 
            .B(n8), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [10]), .Z(n2[4]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38113.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i27906_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [9]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [9]), .C(n6_adj_5341), .Z(n8));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27906_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38114 (.A(\U_PIPELINES_GT_0.B_Re_pipe[0] [11]), 
            .B(n10), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [15]), .Z(n2[5]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_adj_38114.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i27914_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [10]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [10]), .C(n8), .Z(n10));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27914_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i27922_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [15]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [11]), .C(n10), .Z(n1));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27922_3_lut.INIT = "0xe8e8";
    (* lut_function="(A ((C)+!B)+!A !((C)+!B))" *) LUT4 i1418_3_lut (.A(\U_PIPELINES_GT_0.B_Re_pipe[1] [13]), 
            .B(A_Re_msb), .C(\U_PIPELINES_GT_0.B_Re_pipe[1] [12]), .Z(ApB_Re_15__N_2923[1]));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1418_3_lut.INIT = "0xa6a6";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A (B (C)+!B !(C))))" *) LUT4 i1_4_lut (.A(n42243), 
            .B(n5594), .C(B_Re_msb), .D(n44822), .Z(ApB_Re[15]));   /* synthesis lineinfo="@38(630[24],633[39])"*/
    defparam i1_4_lut.INIT = "0x3c96";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut (.A(\U_PIPELINES_GT_0.B_Re_pipe[1] [14]), 
            .B(A_Re_msb), .Z(n42243));
    defparam i1_2_lut.INIT = "0x4444";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i27864_2_lut_3_lut_4_lut (.A(n2[3]), 
            .B(n44553), .C(n2[5]), .D(n2[4]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2931 [11]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27864_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i26445_3_lut_4_lut (.A(\fifo_rdata[0] ), 
            .B(n44538), .C(\add_data_b[1] ), .D(\fifo_rdata[1] ), .Z(n4));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i26445_3_lut_4_lut.INIT = "0xf880";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i1_3_lut_4_lut_adj_38115 (.A(\fifo_rdata[0] ), 
            .B(n44538), .C(\fifo_rdata[1] ), .D(\add_data_b[1] ), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947 [1]));   /* synthesis lineinfo="@38(602[33],603[50])"*/
    defparam i1_3_lut_4_lut_adj_38115.INIT = "0x8778";
    (* lut_function="(A+(B))" *) LUT4 i1422_2_lut_rep_1505 (.A(\U_PIPELINES_GT_0.B_Re_pipe[1] [13]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[1] [12]), .Z(n44822));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1422_2_lut_rep_1505.INIT = "0xeeee";
    (* lut_function="(A (D)+!A (B (D)+!B !(C (D)+!C !(D))))" *) LUT4 i1425_3_lut_4_lut (.A(\U_PIPELINES_GT_0.B_Re_pipe[1] [13]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[1] [12]), .C(A_Re_msb), .D(\U_PIPELINES_GT_0.B_Re_pipe[1] [14]), 
            .Z(ApB_Re_15__N_2923[2]));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1425_3_lut_4_lut.INIT = "0xef10";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1410_2_lut_rep_1506 (.A(A_Re_msb), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[1] [12]), .Z(n44823));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1410_2_lut_rep_1506.INIT = "0x6666";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i1440_2_lut_rep_1384_3_lut (.A(A_Re_msb), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[1] [12]), .C(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [12]), 
            .Z(n44701));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1440_2_lut_rep_1384_3_lut.INIT = "0x6060";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1438_2_lut_3_lut (.A(A_Re_msb), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[1] [12]), .C(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [12]), 
            .Z(ApB_Re[12]));   /* synthesis lineinfo="@38(631[25],633[26])"*/
    defparam i1438_2_lut_3_lut.INIT = "0x9696";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i1_3_lut_4_lut_adj_38116 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [6]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [6]), .C(\U_PIPELINES_GT_0.A_Re_pipe[0] [7]), 
            .D(\U_PIPELINES_GT_0.B_Re_pipe[0] [7]), .Z(n2[1]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i1_3_lut_4_lut_adj_38116.INIT = "0x8778";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i27890_3_lut_4_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [6]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [6]), .C(\U_PIPELINES_GT_0.B_Re_pipe[0] [7]), 
            .D(\U_PIPELINES_GT_0.A_Re_pipe[0] [7]), .Z(n4_adj_5340));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27890_3_lut_4_lut.INIT = "0xf880";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i27877_2_lut_rep_1507 (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [6]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [6]), .Z(n44824));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27877_2_lut_rep_1507.INIT = "0x6666";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i27828_2_lut_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [6]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [6]), .C(n6383[0]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2931 [6]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27828_2_lut_3_lut.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C (D)+!C !(D)))+!A !(B (C (D)+!C !(D))+!B !(C)))" *) LUT4 i27836_2_lut_3_lut_4_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [6]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [6]), .C(n2[1]), .D(n6383[0]), 
            .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2931 [7]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27836_2_lut_3_lut_4_lut.INIT = "0x96f0";
    (* lut_function="(!(A (B+!(C))+!A !(B (C))))" *) LUT4 i27830_2_lut_rep_1387_3_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [6]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [6]), .C(n6383[0]), .Z(n44704));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27830_2_lut_rep_1387_3_lut.INIT = "0x6060";
    (* lut_function="(!(A (B+!(C (D)))+!A !(B (C (D)))))" *) LUT4 i27838_2_lut_rep_1301_3_lut_4_lut (.A(\U_PIPELINES_GT_0.A_Re_pipe[0] [6]), 
            .B(\U_PIPELINES_GT_0.B_Re_pipe[0] [6]), .C(n2[1]), .D(n6383[0]), 
            .Z(n44618));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27838_2_lut_rep_1301_3_lut_4_lut.INIT = "0x6000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i27857_2_lut_3_lut_4_lut (.A(n2[2]), 
            .B(n44618), .C(n2[4]), .D(n2[3]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2931 [10]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27857_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (B (D)+!B (C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1453_2_lut_4_lut (.A(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [13]), 
            .B(ApB_Re_15__N_2923[1]), .C(n44701), .D(ApB_Re_15__N_2923[2]), 
            .Z(ApB_Re[14]));   /* synthesis lineinfo="@38(630[24],633[39])"*/
    defparam i1453_2_lut_4_lut.INIT = "0x17e8";
    (* lut_function="(A (B (D)+!B (C (D)))+!A (B (C (D))))" *) LUT4 i1456_2_lut_4_lut (.A(\U_PIPELINES_GT_0.ApB_Re_pipe[1] [13]), 
            .B(ApB_Re_15__N_2923[1]), .C(n44701), .D(ApB_Re_15__N_2923[2]), 
            .Z(n5594));   /* synthesis lineinfo="@38(630[24],633[39])"*/
    defparam i1456_2_lut_4_lut.INIT = "0xe800";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i27850_2_lut_3_lut_4_lut (.A(n2[1]), 
            .B(n44704), .C(n2[3]), .D(n2[2]), .Z(\U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2931 [9]));   /* synthesis lineinfo="@38(611[33],613[34])"*/
    defparam i27850_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=3, LSE_RCOL=2, LSE_LLINE=38, LSE_RLINE=53 *) FD1P3XZ \U_PIPELINES_GT_0.A_Re_pipe[0]_i1  (.D(\fifo_rdata[6] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\U_PIPELINES_GT_0.A_Re_pipe[0] [6]));   /* synthesis lineinfo="@38(576[7],622[10])"*/
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i1 .REGSET = "RESET";
    defparam \U_PIPELINES_GT_0.A_Re_pipe[0]_i1 .SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module alaw_coder
//

module alaw_coder (output \from_fft_to_mem_data[0] , input ADC_DCLK_c, input m_axil_rdata_31__N_57, 
            input maxfan_replicated_net_517, output from_fft_to_mem_wr, 
            output \from_fft_to_mem_data[1] , output \from_fft_to_mem_data[2] , 
            output \from_fft_to_mem_data[3] , output \from_fft_to_mem_data[4] , 
            output \from_fft_to_mem_data[5] , output \from_fft_to_mem_data[6] , 
            output \from_fft_to_mem_data[7] , input from_fft_valid, input [14:0]from_fft, 
            output n21160);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [14:0]data_shifter;   /* synthesis lineinfo="@4(48[23],48[35])"*/
    
    wire pre_valid_out;
    wire [2:0]shift_cnt_2__N_5065;
    
    wire n20669;
    wire [2:0]shift_cnt;   /* synthesis lineinfo="@4(49[23],49[32])"*/
    
    wire pre_valid_out_N_5096, busy_N_5099, busy, n44778, n44591;
    wire [14:0]data_shifter_14__N_5050;
    
    wire n20663, n21144, n44681, VCC_net;
    
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ shift_cnt_i0 (.D(shift_cnt_2__N_5065[0]), 
            .SP(n20669), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(shift_cnt[0]));   /* synthesis lineinfo="@4(80[5],85[36])"*/
    defparam shift_cnt_i0.REGSET = "SET";
    defparam shift_cnt_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ pre_valid_out_c (.D(pre_valid_out_N_5096), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pre_valid_out));   /* synthesis lineinfo="@4(101[5],108[31])"*/
    defparam pre_valid_out_c.REGSET = "RESET";
    defparam pre_valid_out_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ valid_out (.D(pre_valid_out), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(from_fft_to_mem_wr));   /* synthesis lineinfo="@4(113[5],116[36])"*/
    defparam valid_out.REGSET = "RESET";
    defparam valid_out.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ busy_c (.D(busy_N_5099), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(busy));   /* synthesis lineinfo="@4(60[5],65[22])"*/
    defparam busy_c.REGSET = "RESET";
    defparam busy_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_out__i2 (.D(data_shifter[10]), 
            .SP(pre_valid_out), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_to_mem_data[1] ));   /* synthesis lineinfo="@4(90[5],93[68])"*/
    defparam data_out__i2.REGSET = "RESET";
    defparam data_out__i2.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B (D)+!B (C (D)))))" *) LUT4 busy_I_37839_2_lut_rep_1275_4_lut (.A(data_shifter[14]), 
            .B(shift_cnt[0]), .C(n44778), .D(busy), .Z(n44591));   /* synthesis lineinfo="@4(56[15],56[60])"*/
    defparam busy_I_37839_2_lut_rep_1275_4_lut.INIT = "0x5400";
    (* lut_function="(A+!(B (C)))" *) LUT4 i36281_2_lut_3_lut_3_lut (.A(data_shifter[14]), 
            .B(shift_cnt[0]), .C(busy), .Z(shift_cnt_2__N_5065[0]));   /* synthesis lineinfo="@4(56[15],56[60])"*/
    defparam i36281_2_lut_3_lut_3_lut.INIT = "0xbfbf";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_out__i3 (.D(data_shifter[11]), 
            .SP(pre_valid_out), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_to_mem_data[2] ));   /* synthesis lineinfo="@4(90[5],93[68])"*/
    defparam data_out__i3.REGSET = "RESET";
    defparam data_out__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_out__i4 (.D(data_shifter[12]), 
            .SP(pre_valid_out), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_to_mem_data[3] ));   /* synthesis lineinfo="@4(90[5],93[68])"*/
    defparam data_out__i4.REGSET = "RESET";
    defparam data_out__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_out__i5 (.D(data_shifter[13]), 
            .SP(pre_valid_out), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_to_mem_data[4] ));   /* synthesis lineinfo="@4(90[5],93[68])"*/
    defparam data_out__i5.REGSET = "RESET";
    defparam data_out__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_out__i6 (.D(shift_cnt[0]), 
            .SP(pre_valid_out), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_to_mem_data[5] ));   /* synthesis lineinfo="@4(90[5],93[68])"*/
    defparam data_out__i6.REGSET = "RESET";
    defparam data_out__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_out__i7 (.D(shift_cnt[1]), 
            .SP(pre_valid_out), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_to_mem_data[6] ));   /* synthesis lineinfo="@4(90[5],93[68])"*/
    defparam data_out__i7.REGSET = "RESET";
    defparam data_out__i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_out__i8 (.D(shift_cnt[2]), 
            .SP(pre_valid_out), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_to_mem_data[7] ));   /* synthesis lineinfo="@4(90[5],93[68])"*/
    defparam data_out__i8.REGSET = "RESET";
    defparam data_out__i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_shifter_i1 (.D(data_shifter_14__N_5050[1]), 
            .SP(n20663), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(data_shifter[1]));   /* synthesis lineinfo="@4(70[5],75[33])"*/
    defparam data_shifter_i1.REGSET = "RESET";
    defparam data_shifter_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_shifter_i2 (.D(data_shifter_14__N_5050[2]), 
            .SP(n20663), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(data_shifter[2]));   /* synthesis lineinfo="@4(70[5],75[33])"*/
    defparam data_shifter_i2.REGSET = "RESET";
    defparam data_shifter_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_shifter_i3 (.D(data_shifter_14__N_5050[3]), 
            .SP(n20663), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(data_shifter[3]));   /* synthesis lineinfo="@4(70[5],75[33])"*/
    defparam data_shifter_i3.REGSET = "RESET";
    defparam data_shifter_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_shifter_i4 (.D(data_shifter_14__N_5050[4]), 
            .SP(n20663), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(data_shifter[4]));   /* synthesis lineinfo="@4(70[5],75[33])"*/
    defparam data_shifter_i4.REGSET = "RESET";
    defparam data_shifter_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_shifter_i5 (.D(data_shifter_14__N_5050[5]), 
            .SP(n20663), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(data_shifter[5]));   /* synthesis lineinfo="@4(70[5],75[33])"*/
    defparam data_shifter_i5.REGSET = "RESET";
    defparam data_shifter_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_shifter_i6 (.D(data_shifter_14__N_5050[6]), 
            .SP(n20663), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(data_shifter[6]));   /* synthesis lineinfo="@4(70[5],75[33])"*/
    defparam data_shifter_i6.REGSET = "RESET";
    defparam data_shifter_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_shifter_i7 (.D(data_shifter_14__N_5050[7]), 
            .SP(n20663), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(data_shifter[7]));   /* synthesis lineinfo="@4(70[5],75[33])"*/
    defparam data_shifter_i7.REGSET = "RESET";
    defparam data_shifter_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_shifter_i8 (.D(data_shifter_14__N_5050[8]), 
            .SP(n20663), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(data_shifter[8]));   /* synthesis lineinfo="@4(70[5],75[33])"*/
    defparam data_shifter_i8.REGSET = "RESET";
    defparam data_shifter_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_shifter_i9 (.D(data_shifter_14__N_5050[9]), 
            .SP(n20663), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(data_shifter[9]));   /* synthesis lineinfo="@4(70[5],75[33])"*/
    defparam data_shifter_i9.REGSET = "RESET";
    defparam data_shifter_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_shifter_i10 (.D(data_shifter_14__N_5050[10]), 
            .SP(n20663), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(data_shifter[10]));   /* synthesis lineinfo="@4(70[5],75[33])"*/
    defparam data_shifter_i10.REGSET = "RESET";
    defparam data_shifter_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_shifter_i11 (.D(data_shifter_14__N_5050[11]), 
            .SP(n20663), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(data_shifter[11]));   /* synthesis lineinfo="@4(70[5],75[33])"*/
    defparam data_shifter_i11.REGSET = "RESET";
    defparam data_shifter_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_shifter_i12 (.D(data_shifter_14__N_5050[12]), 
            .SP(n20663), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(data_shifter[12]));   /* synthesis lineinfo="@4(70[5],75[33])"*/
    defparam data_shifter_i12.REGSET = "RESET";
    defparam data_shifter_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_shifter_i13 (.D(data_shifter_14__N_5050[13]), 
            .SP(n20663), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(data_shifter[13]));   /* synthesis lineinfo="@4(70[5],75[33])"*/
    defparam data_shifter_i13.REGSET = "RESET";
    defparam data_shifter_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_shifter_i14 (.D(data_shifter_14__N_5050[14]), 
            .SP(n20663), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(data_shifter[14]));   /* synthesis lineinfo="@4(70[5],75[33])"*/
    defparam data_shifter_i14.REGSET = "RESET";
    defparam data_shifter_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ shift_cnt_i1 (.D(shift_cnt_2__N_5065[1]), 
            .SP(n20669), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(shift_cnt[1]));   /* synthesis lineinfo="@4(80[5],85[36])"*/
    defparam shift_cnt_i1.REGSET = "SET";
    defparam shift_cnt_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ shift_cnt_i2 (.D(shift_cnt_2__N_5065[2]), 
            .SP(n20669), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(shift_cnt[2]));   /* synthesis lineinfo="@4(80[5],85[36])"*/
    defparam shift_cnt_i2.REGSET = "SET";
    defparam shift_cnt_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_shifter_i0 (.D(n21144), 
            .SP(n20663), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(data_shifter[0]));   /* synthesis lineinfo="@4(70[5],75[33])"*/
    defparam data_shifter_i0.REGSET = "RESET";
    defparam data_shifter_i0.SRMODE = "ASYNC";
    (* lut_function="(A ((C+(D))+!B)+!A !(B (C+(D))))" *) LUT4 i36241_4_lut (.A(shift_cnt[2]), 
            .B(n44591), .C(shift_cnt[1]), .D(shift_cnt[0]), .Z(shift_cnt_2__N_5065[2]));
    defparam i36241_4_lut.INIT = "0xbbb7";
    (* lut_function="(A+(B))" *) LUT4 i1138_2_lut_rep_1461 (.A(shift_cnt[1]), 
            .B(shift_cnt[2]), .Z(n44778));   /* synthesis lineinfo="@4(56[44],56[60])"*/
    defparam i1138_2_lut_rep_1461.INIT = "0xeeee";
    (* lut_function="(A (D)+!A (B (D)+!B ((D)+!C)))" *) LUT4 data_shifter_14__I_0_3_lut_rep_1364_4_lut (.A(shift_cnt[1]), 
            .B(shift_cnt[2]), .C(shift_cnt[0]), .D(data_shifter[14]), 
            .Z(n44681));   /* synthesis lineinfo="@4(56[44],56[60])"*/
    defparam data_shifter_14__I_0_3_lut_rep_1364_4_lut.INIT = "0xff01";
    (* lut_function="(A (B (C+(D))+!B (C))+!A (B (D)))" *) LUT4 i18329_4_lut (.A(from_fft_valid), 
            .B(busy), .C(from_fft[14]), .D(n44681), .Z(pre_valid_out_N_5096));   /* synthesis lineinfo="@4(103[10],108[31])"*/
    defparam i18329_4_lut.INIT = "0xeca0";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 data_shifter_14__I_0_359_i2_3_lut_4_lut (.A(n44778), 
            .B(n44591), .C(data_shifter[0]), .D(from_fft[1]), .Z(data_shifter_14__N_5050[1]));   /* synthesis lineinfo="@4(72[14],72[46])"*/
    defparam data_shifter_14__I_0_359_i2_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 data_shifter_14__I_0_359_i3_3_lut_4_lut (.A(n44778), 
            .B(n44591), .C(data_shifter[1]), .D(from_fft[2]), .Z(data_shifter_14__N_5050[2]));   /* synthesis lineinfo="@4(72[14],72[46])"*/
    defparam data_shifter_14__I_0_359_i3_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 data_shifter_14__I_0_359_i4_3_lut_4_lut (.A(n44778), 
            .B(n44591), .C(data_shifter[2]), .D(from_fft[3]), .Z(data_shifter_14__N_5050[3]));   /* synthesis lineinfo="@4(72[14],72[46])"*/
    defparam data_shifter_14__I_0_359_i4_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 data_shifter_14__I_0_359_i5_3_lut_4_lut (.A(n44778), 
            .B(n44591), .C(data_shifter[3]), .D(from_fft[4]), .Z(data_shifter_14__N_5050[4]));   /* synthesis lineinfo="@4(72[14],72[46])"*/
    defparam data_shifter_14__I_0_359_i5_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 data_shifter_14__I_0_359_i6_3_lut_4_lut (.A(n44778), 
            .B(n44591), .C(data_shifter[4]), .D(from_fft[5]), .Z(data_shifter_14__N_5050[5]));   /* synthesis lineinfo="@4(72[14],72[46])"*/
    defparam data_shifter_14__I_0_359_i6_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 data_shifter_14__I_0_359_i7_3_lut_4_lut (.A(n44778), 
            .B(n44591), .C(data_shifter[5]), .D(from_fft[6]), .Z(data_shifter_14__N_5050[6]));   /* synthesis lineinfo="@4(72[14],72[46])"*/
    defparam data_shifter_14__I_0_359_i7_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(!(A))" *) LUT4 i14648_1_lut (.A(from_fft_to_mem_wr), 
            .Z(n21160));   /* synthesis lineinfo="@4(113[5],116[36])"*/
    defparam i14648_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 data_shifter_14__I_0_359_i8_3_lut_4_lut (.A(n44778), 
            .B(n44591), .C(data_shifter[6]), .D(from_fft[7]), .Z(data_shifter_14__N_5050[7]));   /* synthesis lineinfo="@4(72[14],72[46])"*/
    defparam data_shifter_14__I_0_359_i8_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 data_shifter_14__I_0_359_i9_3_lut_4_lut (.A(n44778), 
            .B(n44591), .C(data_shifter[7]), .D(from_fft[8]), .Z(data_shifter_14__N_5050[8]));   /* synthesis lineinfo="@4(72[14],72[46])"*/
    defparam data_shifter_14__I_0_359_i9_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 data_shifter_14__I_0_359_i10_3_lut_4_lut (.A(n44778), 
            .B(n44591), .C(data_shifter[8]), .D(from_fft[9]), .Z(data_shifter_14__N_5050[9]));   /* synthesis lineinfo="@4(72[14],72[46])"*/
    defparam data_shifter_14__I_0_359_i10_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 data_shifter_14__I_0_359_i11_3_lut_4_lut (.A(n44778), 
            .B(n44591), .C(data_shifter[9]), .D(from_fft[10]), .Z(data_shifter_14__N_5050[10]));   /* synthesis lineinfo="@4(72[14],72[46])"*/
    defparam data_shifter_14__I_0_359_i11_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 data_shifter_14__I_0_359_i12_3_lut_4_lut (.A(n44778), 
            .B(n44591), .C(data_shifter[10]), .D(from_fft[11]), .Z(data_shifter_14__N_5050[11]));   /* synthesis lineinfo="@4(72[14],72[46])"*/
    defparam data_shifter_14__I_0_359_i12_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 data_shifter_14__I_0_359_i13_3_lut_4_lut (.A(n44778), 
            .B(n44591), .C(data_shifter[11]), .D(from_fft[12]), .Z(data_shifter_14__N_5050[12]));   /* synthesis lineinfo="@4(72[14],72[46])"*/
    defparam data_shifter_14__I_0_359_i13_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 data_shifter_14__I_0_359_i14_3_lut_4_lut (.A(n44778), 
            .B(n44591), .C(data_shifter[12]), .D(from_fft[13]), .Z(data_shifter_14__N_5050[13]));   /* synthesis lineinfo="@4(72[14],72[46])"*/
    defparam data_shifter_14__I_0_359_i14_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 data_shifter_14__I_0_359_i15_3_lut_4_lut (.A(n44778), 
            .B(n44591), .C(data_shifter[13]), .D(from_fft[14]), .Z(data_shifter_14__N_5050[14]));   /* synthesis lineinfo="@4(72[14],72[46])"*/
    defparam data_shifter_14__I_0_359_i15_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(!(A (B)+!A ((D)+!C)))" *) LUT4 i18326_4_lut_4_lut (.A(busy), 
            .B(n44681), .C(from_fft_valid), .D(from_fft[14]), .Z(busy_N_5099));   /* synthesis lineinfo="@4(72[14],72[46])"*/
    defparam i18326_4_lut_4_lut.INIT = "0x2272";
    (* lut_function="(A (B (C)+!B (C+(D)))+!A (C))" *) LUT4 i14633_2_lut_3_lut_4_lut (.A(busy), 
            .B(n44681), .C(from_fft_valid), .D(n44778), .Z(n20663));   /* synthesis lineinfo="@4(72[14],72[46])"*/
    defparam i14633_2_lut_3_lut_4_lut.INIT = "0xf2f0";
    (* lut_function="(A (B (C)+!B !((D)+!C))+!A (C))" *) LUT4 i18325_2_lut_3_lut_4_lut (.A(busy), 
            .B(n44681), .C(from_fft[0]), .D(n44778), .Z(n21144));   /* synthesis lineinfo="@4(72[14],72[46])"*/
    defparam i18325_2_lut_3_lut_4_lut.INIT = "0xd0f0";
    (* lut_function="(A ((C)+!B)+!A (C))" *) LUT4 i1_2_lut_3_lut (.A(busy), 
            .B(n44681), .C(pre_valid_out), .Z(n20669));   /* synthesis lineinfo="@4(82[14],82[27])"*/
    defparam i1_2_lut_3_lut.INIT = "0xf2f2";
    (* lut_function="((B+(C (D)+!C !(D)))+!A)" *) LUT4 i36238_3_lut_4_lut (.A(busy), 
            .B(n44681), .C(shift_cnt[0]), .D(shift_cnt[1]), .Z(shift_cnt_2__N_5065[1]));   /* synthesis lineinfo="@4(82[14],82[27])"*/
    defparam i36238_3_lut_4_lut.INIT = "0xfddf";
    (* LSE_LINE_FILE_ID=71, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=194, LSE_RLINE=204 *) FD1P3XZ data_out__i1 (.D(data_shifter[9]), 
            .SP(pre_valid_out), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_to_mem_data[0] ));   /* synthesis lineinfo="@4(90[5],93[68])"*/
    defparam data_out__i1.REGSET = "RESET";
    defparam data_out__i1.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module adc_receiver
//

module adc_receiver (input ADC_D_int_c_0, input n44761, input ADC_DCLK_c, 
            output [11:0]from_ADC, output [13:0]adc_ram_addr, input top_turn2_filter, 
            input m_axil_rdata_31__N_57, output adc_recv_cnt_ov, output finish_adc_receiving, 
            output adc_receiving, output HV_EN_c, input n25400, input n4742, 
            input ADC_D_int_c_1, input ADC_D_int_c_2, input ADC_D_int_c_3, 
            input ADC_D_int_c_4, input ADC_D_int_c_5, input ADC_D_int_c_6, 
            input ADC_D_int_c_7, input ADC_D_int_c_8, input ADC_D_int_c_9, 
            input ADC_D_int_c_10, input ADC_D_int_c_11, output n44812);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [11:0]tmp;   /* synthesis lineinfo="@3(17[17],17[20])"*/
    wire [15:0]adc_recv_cnt;   /* synthesis lineinfo="@3(16[17],16[29])"*/
    
    wire start_z, start_zz, n35596, n41883, n41877, n41871, n5072, 
        n41863, n41865;
    wire [13:0]DOUT_11__N_2107;
    wire [15:0]n78;
    
    wire n44397, n44696, n44372, n44707, n44514, n44376, n44830, 
        n44481, n44411, n44557, n44427, n44385, n44445, n44628, 
        GND_net, VCC_net;
    
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ DOUT_i0_i0 (.D(tmp[0]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(from_ADC[0]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam DOUT_i0_i0.REGSET = "RESET";
    defparam DOUT_i0_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ sample_num_i0_i0 (.D(adc_recv_cnt[0]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(adc_ram_addr[0]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam sample_num_i0_i0.REGSET = "RESET";
    defparam sample_num_i0_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ start_z_c (.D(top_turn2_filter), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(start_z));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam start_z_c.REGSET = "RESET";
    defparam start_z_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ start_zz_c (.D(start_z), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(start_zz));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam start_zz_c.REGSET = "RESET";
    defparam start_zz_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ finish (.D(adc_recv_cnt_ov), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(finish_adc_receiving));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam finish.REGSET = "RESET";
    defparam finish.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ DOUT_vld (.D(adc_receiving), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(HV_EN_c));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam DOUT_vld.REGSET = "RESET";
    defparam DOUT_vld.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ adc_recv_cnt__i0 (.D(n35596), 
            .SP(n25400), .CK(ADC_DCLK_c), .SR(n4742), .Q(adc_recv_cnt[0]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam adc_recv_cnt__i0.REGSET = "RESET";
    defparam adc_recv_cnt__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ adc_receiving_c (.D(n5072), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(adc_receiving));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam adc_receiving_c.REGSET = "RESET";
    defparam adc_receiving_c.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_4_lut (.A(adc_recv_cnt[15]), 
            .B(adc_recv_cnt[13]), .C(n41883), .D(adc_recv_cnt[10]), .Z(adc_recv_cnt_ov));
    defparam i1_4_lut.INIT = "0x1000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_38109 (.A(adc_recv_cnt[0]), 
            .B(n41877), .C(adc_recv_cnt[2]), .D(adc_recv_cnt[9]), .Z(n41883));
    defparam i1_4_lut_adj_38109.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_4_lut_adj_38110 (.A(adc_recv_cnt[1]), 
            .B(n41871), .C(adc_recv_cnt[12]), .D(adc_recv_cnt[3]), .Z(n41877));
    defparam i1_4_lut_adj_38110.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ tmp_i0_i1 (.D(ADC_D_int_c_1), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(tmp[1]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam tmp_i0_i1.REGSET = "RESET";
    defparam tmp_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i1_4_lut_adj_38111 (.A(adc_recv_cnt[6]), 
            .B(n41863), .C(n41865), .D(adc_recv_cnt[14]), .Z(n41871));
    defparam i1_4_lut_adj_38111.INIT = "0x0080";
    (* lut_function="(A (B (C)))" *) LUT4 i1_3_lut (.A(adc_recv_cnt[7]), .B(adc_recv_cnt[5]), 
            .C(adc_recv_cnt[11]), .Z(n41863));
    defparam i1_3_lut.INIT = "0x8080";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(adc_recv_cnt[8]), .B(adc_recv_cnt[4]), 
            .Z(n41865));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(!(A))" *) LUT4 i1329_1_lut (.A(tmp[11]), .Z(DOUT_11__N_2107[11]));   /* synthesis lineinfo="@34(690[18],699[6])"*/
    defparam i1329_1_lut.INIT = "0x5555";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ tmp_i0_i2 (.D(ADC_D_int_c_2), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(tmp[2]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam tmp_i0_i2.REGSET = "RESET";
    defparam tmp_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ tmp_i0_i3 (.D(ADC_D_int_c_3), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(tmp[3]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam tmp_i0_i3.REGSET = "RESET";
    defparam tmp_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ tmp_i0_i4 (.D(ADC_D_int_c_4), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(tmp[4]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam tmp_i0_i4.REGSET = "RESET";
    defparam tmp_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ tmp_i0_i5 (.D(ADC_D_int_c_5), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(tmp[5]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam tmp_i0_i5.REGSET = "RESET";
    defparam tmp_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ tmp_i0_i6 (.D(ADC_D_int_c_6), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(tmp[6]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam tmp_i0_i6.REGSET = "RESET";
    defparam tmp_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ tmp_i0_i7 (.D(ADC_D_int_c_7), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(tmp[7]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam tmp_i0_i7.REGSET = "RESET";
    defparam tmp_i0_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ tmp_i0_i8 (.D(ADC_D_int_c_8), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(tmp[8]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam tmp_i0_i8.REGSET = "RESET";
    defparam tmp_i0_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ tmp_i0_i9 (.D(ADC_D_int_c_9), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(tmp[9]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam tmp_i0_i9.REGSET = "RESET";
    defparam tmp_i0_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ tmp_i0_i10 (.D(ADC_D_int_c_10), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(tmp[10]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam tmp_i0_i10.REGSET = "RESET";
    defparam tmp_i0_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ tmp_i0_i11 (.D(ADC_D_int_c_11), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(tmp[11]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam tmp_i0_i11.REGSET = "RESET";
    defparam tmp_i0_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ DOUT_i0_i1 (.D(tmp[1]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(from_ADC[1]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam DOUT_i0_i1.REGSET = "RESET";
    defparam DOUT_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ DOUT_i0_i2 (.D(tmp[2]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(from_ADC[2]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam DOUT_i0_i2.REGSET = "RESET";
    defparam DOUT_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ DOUT_i0_i3 (.D(tmp[3]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(from_ADC[3]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam DOUT_i0_i3.REGSET = "RESET";
    defparam DOUT_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ DOUT_i0_i4 (.D(tmp[4]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(from_ADC[4]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam DOUT_i0_i4.REGSET = "RESET";
    defparam DOUT_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ DOUT_i0_i5 (.D(tmp[5]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(from_ADC[5]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam DOUT_i0_i5.REGSET = "RESET";
    defparam DOUT_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ DOUT_i0_i6 (.D(tmp[6]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(from_ADC[6]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam DOUT_i0_i6.REGSET = "RESET";
    defparam DOUT_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ DOUT_i0_i7 (.D(tmp[7]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(from_ADC[7]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam DOUT_i0_i7.REGSET = "RESET";
    defparam DOUT_i0_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ DOUT_i0_i8 (.D(tmp[8]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(from_ADC[8]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam DOUT_i0_i8.REGSET = "RESET";
    defparam DOUT_i0_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ DOUT_i0_i9 (.D(tmp[9]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(from_ADC[9]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam DOUT_i0_i9.REGSET = "RESET";
    defparam DOUT_i0_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ DOUT_i0_i10 (.D(tmp[10]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(from_ADC[10]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam DOUT_i0_i10.REGSET = "RESET";
    defparam DOUT_i0_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ DOUT_i0_i11 (.D(DOUT_11__N_2107[11]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(from_ADC[11]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam DOUT_i0_i11.REGSET = "RESET";
    defparam DOUT_i0_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ sample_num_i0_i1 (.D(adc_recv_cnt[1]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(adc_ram_addr[1]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam sample_num_i0_i1.REGSET = "RESET";
    defparam sample_num_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ sample_num_i0_i2 (.D(adc_recv_cnt[2]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(adc_ram_addr[2]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam sample_num_i0_i2.REGSET = "RESET";
    defparam sample_num_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ sample_num_i0_i3 (.D(adc_recv_cnt[3]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(adc_ram_addr[3]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam sample_num_i0_i3.REGSET = "RESET";
    defparam sample_num_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ sample_num_i0_i4 (.D(adc_recv_cnt[4]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(adc_ram_addr[4]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam sample_num_i0_i4.REGSET = "RESET";
    defparam sample_num_i0_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ sample_num_i0_i5 (.D(adc_recv_cnt[5]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(adc_ram_addr[5]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam sample_num_i0_i5.REGSET = "RESET";
    defparam sample_num_i0_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ sample_num_i0_i6 (.D(adc_recv_cnt[6]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(adc_ram_addr[6]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam sample_num_i0_i6.REGSET = "RESET";
    defparam sample_num_i0_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ sample_num_i0_i7 (.D(adc_recv_cnt[7]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(adc_ram_addr[7]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam sample_num_i0_i7.REGSET = "RESET";
    defparam sample_num_i0_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ sample_num_i0_i8 (.D(adc_recv_cnt[8]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(adc_ram_addr[8]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam sample_num_i0_i8.REGSET = "RESET";
    defparam sample_num_i0_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ sample_num_i0_i9 (.D(adc_recv_cnt[9]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(adc_ram_addr[9]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam sample_num_i0_i9.REGSET = "RESET";
    defparam sample_num_i0_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ sample_num_i0_i10 (.D(adc_recv_cnt[10]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(adc_ram_addr[10]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam sample_num_i0_i10.REGSET = "RESET";
    defparam sample_num_i0_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ sample_num_i0_i11 (.D(adc_recv_cnt[11]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(adc_ram_addr[11]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam sample_num_i0_i11.REGSET = "RESET";
    defparam sample_num_i0_i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ sample_num_i0_i12 (.D(adc_recv_cnt[12]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(adc_ram_addr[12]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam sample_num_i0_i12.REGSET = "RESET";
    defparam sample_num_i0_i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ sample_num_i0_i13 (.D(adc_recv_cnt[13]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(adc_ram_addr[13]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam sample_num_i0_i13.REGSET = "RESET";
    defparam sample_num_i0_i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ adc_recv_cnt__i1 (.D(n78[1]), 
            .SP(n25400), .CK(ADC_DCLK_c), .SR(n4742), .Q(adc_recv_cnt[1]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam adc_recv_cnt__i1.REGSET = "RESET";
    defparam adc_recv_cnt__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ adc_recv_cnt__i2 (.D(n78[2]), 
            .SP(n25400), .CK(ADC_DCLK_c), .SR(n4742), .Q(adc_recv_cnt[2]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam adc_recv_cnt__i2.REGSET = "RESET";
    defparam adc_recv_cnt__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ adc_recv_cnt__i3 (.D(n78[3]), 
            .SP(n25400), .CK(ADC_DCLK_c), .SR(n4742), .Q(adc_recv_cnt[3]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam adc_recv_cnt__i3.REGSET = "RESET";
    defparam adc_recv_cnt__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ adc_recv_cnt__i4 (.D(n78[4]), 
            .SP(n25400), .CK(ADC_DCLK_c), .SR(n4742), .Q(adc_recv_cnt[4]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam adc_recv_cnt__i4.REGSET = "RESET";
    defparam adc_recv_cnt__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ adc_recv_cnt__i5 (.D(n78[5]), 
            .SP(n25400), .CK(ADC_DCLK_c), .SR(n4742), .Q(adc_recv_cnt[5]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam adc_recv_cnt__i5.REGSET = "RESET";
    defparam adc_recv_cnt__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ adc_recv_cnt__i6 (.D(n78[6]), 
            .SP(n25400), .CK(ADC_DCLK_c), .SR(n4742), .Q(adc_recv_cnt[6]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam adc_recv_cnt__i6.REGSET = "RESET";
    defparam adc_recv_cnt__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ adc_recv_cnt__i7 (.D(n78[7]), 
            .SP(n25400), .CK(ADC_DCLK_c), .SR(n4742), .Q(adc_recv_cnt[7]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam adc_recv_cnt__i7.REGSET = "RESET";
    defparam adc_recv_cnt__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ adc_recv_cnt__i8 (.D(n78[8]), 
            .SP(n25400), .CK(ADC_DCLK_c), .SR(n4742), .Q(adc_recv_cnt[8]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam adc_recv_cnt__i8.REGSET = "RESET";
    defparam adc_recv_cnt__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ adc_recv_cnt__i9 (.D(n78[9]), 
            .SP(n25400), .CK(ADC_DCLK_c), .SR(n4742), .Q(adc_recv_cnt[9]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam adc_recv_cnt__i9.REGSET = "RESET";
    defparam adc_recv_cnt__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ adc_recv_cnt__i10 (.D(n78[10]), 
            .SP(n25400), .CK(ADC_DCLK_c), .SR(n4742), .Q(adc_recv_cnt[10]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam adc_recv_cnt__i10.REGSET = "RESET";
    defparam adc_recv_cnt__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ adc_recv_cnt__i11 (.D(n78[11]), 
            .SP(n25400), .CK(ADC_DCLK_c), .SR(n4742), .Q(adc_recv_cnt[11]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam adc_recv_cnt__i11.REGSET = "RESET";
    defparam adc_recv_cnt__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ adc_recv_cnt__i12 (.D(n78[12]), 
            .SP(n25400), .CK(ADC_DCLK_c), .SR(n4742), .Q(adc_recv_cnt[12]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam adc_recv_cnt__i12.REGSET = "RESET";
    defparam adc_recv_cnt__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ adc_recv_cnt__i13 (.D(n78[13]), 
            .SP(n25400), .CK(ADC_DCLK_c), .SR(n4742), .Q(adc_recv_cnt[13]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam adc_recv_cnt__i13.REGSET = "RESET";
    defparam adc_recv_cnt__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ adc_recv_cnt__i14 (.D(n78[14]), 
            .SP(n25400), .CK(ADC_DCLK_c), .SR(n4742), .Q(adc_recv_cnt[14]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam adc_recv_cnt__i14.REGSET = "RESET";
    defparam adc_recv_cnt__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ adc_recv_cnt__i15 (.D(n78[15]), 
            .SP(n25400), .CK(ADC_DCLK_c), .SR(n4742), .Q(adc_recv_cnt[15]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam adc_recv_cnt__i15.REGSET = "RESET";
    defparam adc_recv_cnt__i15.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18558_3_lut_4_lut (.A(adc_recv_cnt[11]), 
            .B(n44397), .C(n44696), .D(adc_recv_cnt[12]), .Z(n78[12]));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i18558_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i27023_2_lut_rep_1055_3_lut_4_lut (.A(adc_recv_cnt[11]), 
            .B(n44397), .C(adc_recv_cnt[13]), .D(adc_recv_cnt[12]), .Z(n44372));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i27023_2_lut_rep_1055_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18550_3_lut_4_lut (.A(adc_recv_cnt[3]), 
            .B(n44707), .C(n44696), .D(adc_recv_cnt[4]), .Z(n78[4]));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i18550_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26967_2_lut_rep_1197_3_lut_4_lut (.A(adc_recv_cnt[3]), 
            .B(n44707), .C(adc_recv_cnt[5]), .D(adc_recv_cnt[4]), .Z(n44514));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i26967_2_lut_rep_1197_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18560_3_lut_4_lut (.A(adc_recv_cnt[13]), 
            .B(n44376), .C(n44696), .D(adc_recv_cnt[14]), .Z(n78[14]));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i18560_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(!(A (C (D)+!C !(D))+!A (B+(C (D)+!C !(D)))))" *) LUT4 i18549_3_lut_4_lut (.A(adc_receiving), 
            .B(n44812), .C(n44707), .D(adc_recv_cnt[3]), .Z(n78[3]));
    defparam i18549_3_lut_4_lut.INIT = "0x0bb0";
    (* lut_function="(!(A (C (D)+!C !(D))+!A (B+(C (D)+!C !(D)))))" *) LUT4 i18548_3_lut_4_lut (.A(adc_receiving), 
            .B(n44812), .C(n44830), .D(adc_recv_cnt[2]), .Z(n78[2]));
    defparam i18548_3_lut_4_lut.INIT = "0x0bb0";
    (* lut_function="(!(A (C (D)+!C !(D))+!A (B+(C (D)+!C !(D)))))" *) LUT4 i18547_3_lut_4_lut (.A(adc_receiving), 
            .B(n44812), .C(adc_recv_cnt[0]), .D(adc_recv_cnt[1]), .Z(n78[1]));
    defparam i18547_3_lut_4_lut.INIT = "0x0bb0";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18554_3_lut_4_lut (.A(adc_recv_cnt[7]), 
            .B(n44481), .C(n44696), .D(adc_recv_cnt[8]), .Z(n78[8]));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i18554_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26995_2_lut_rep_1094_3_lut_4_lut (.A(adc_recv_cnt[7]), 
            .B(n44481), .C(adc_recv_cnt[9]), .D(adc_recv_cnt[8]), .Z(n44411));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i26995_2_lut_rep_1094_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26960_2_lut_rep_1240_3_lut_4_lut (.A(adc_recv_cnt[2]), 
            .B(n44830), .C(adc_recv_cnt[4]), .D(adc_recv_cnt[3]), .Z(n44557));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i26960_2_lut_rep_1240_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18557_3_lut_4_lut (.A(adc_recv_cnt[10]), 
            .B(n44411), .C(n44696), .D(adc_recv_cnt[11]), .Z(n78[11]));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i18557_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18553_3_lut_4_lut (.A(adc_recv_cnt[6]), 
            .B(n44514), .C(n44696), .D(adc_recv_cnt[7]), .Z(n78[7]));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i18553_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26988_2_lut_rep_1110_3_lut_4_lut (.A(adc_recv_cnt[6]), 
            .B(n44514), .C(adc_recv_cnt[8]), .D(adc_recv_cnt[7]), .Z(n44427));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i26988_2_lut_rep_1110_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i27016_2_lut_rep_1059_3_lut_4_lut (.A(adc_recv_cnt[10]), 
            .B(n44411), .C(adc_recv_cnt[12]), .D(adc_recv_cnt[11]), .Z(n44376));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i27016_2_lut_rep_1059_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B+(C (D)))+!A (B+!(C (D)))))" *) LUT4 i18561_4_lut (.A(adc_recv_cnt[15]), 
            .B(n44696), .C(adc_recv_cnt[14]), .D(n44372), .Z(n78[15]));   /* synthesis lineinfo="@3(46[22],51[16])"*/
    defparam i18561_4_lut.INIT = "0x1222";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18559_3_lut_4_lut (.A(adc_recv_cnt[12]), 
            .B(n44385), .C(n44696), .D(adc_recv_cnt[13]), .Z(n78[13]));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i18559_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18552_3_lut_4_lut (.A(adc_recv_cnt[5]), 
            .B(n44557), .C(n44696), .D(adc_recv_cnt[6]), .Z(n78[6]));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i18552_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26981_2_lut_rep_1128_3_lut_4_lut (.A(adc_recv_cnt[5]), 
            .B(n44557), .C(adc_recv_cnt[7]), .D(adc_recv_cnt[6]), .Z(n44445));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i26981_2_lut_rep_1128_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_rep_1495 (.A(start_z), 
            .B(start_zz), .Z(n44812));
    defparam i1_2_lut_rep_1495.INIT = "0x2222";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_2_lut_rep_1379_3_lut (.A(start_z), 
            .B(start_zz), .C(adc_receiving), .Z(n44696));
    defparam i1_2_lut_rep_1379_3_lut.INIT = "0x0202";
    (* lut_function="(!(A (B (C)+!B (C+!(D)))+!A (C)))" *) LUT4 i36294_2_lut_3_lut_4_lut (.A(start_z), 
            .B(start_zz), .C(adc_recv_cnt[0]), .D(adc_receiving), .Z(n35596));
    defparam i36294_2_lut_3_lut_4_lut.INIT = "0x0f0d";
    (* lut_function="(!(A (B (C+!(D))+!B (C))+!A (C+!(D))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(start_z), 
            .B(start_zz), .C(adc_recv_cnt_ov), .D(adc_receiving), .Z(n5072));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x0f02";
    (* lut_function="(A (B))" *) LUT4 i26939_2_lut_rep_1513 (.A(adc_recv_cnt[1]), 
            .B(adc_recv_cnt[0]), .Z(n44830));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i26939_2_lut_rep_1513.INIT = "0x8888";
    (* lut_function="(A (B (C)))" *) LUT4 i26946_2_lut_rep_1390_3_lut (.A(adc_recv_cnt[1]), 
            .B(adc_recv_cnt[0]), .C(adc_recv_cnt[2]), .Z(n44707));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i26946_2_lut_rep_1390_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26953_2_lut_rep_1311_3_lut_4_lut (.A(adc_recv_cnt[1]), 
            .B(adc_recv_cnt[0]), .C(adc_recv_cnt[3]), .D(adc_recv_cnt[2]), 
            .Z(n44628));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i26953_2_lut_rep_1311_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18556_3_lut_4_lut (.A(adc_recv_cnt[9]), 
            .B(n44427), .C(n44696), .D(adc_recv_cnt[10]), .Z(n78[10]));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i18556_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i27009_2_lut_rep_1068_3_lut_4_lut (.A(adc_recv_cnt[9]), 
            .B(n44427), .C(adc_recv_cnt[11]), .D(adc_recv_cnt[10]), .Z(n44385));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i27009_2_lut_rep_1068_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18551_3_lut_4_lut (.A(adc_recv_cnt[4]), 
            .B(n44628), .C(n44696), .D(adc_recv_cnt[5]), .Z(n78[5]));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i18551_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26974_2_lut_rep_1164_3_lut_4_lut (.A(adc_recv_cnt[4]), 
            .B(n44628), .C(adc_recv_cnt[6]), .D(adc_recv_cnt[5]), .Z(n44481));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i26974_2_lut_rep_1164_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18555_3_lut_4_lut (.A(adc_recv_cnt[8]), 
            .B(n44445), .C(n44696), .D(adc_recv_cnt[9]), .Z(n78[9]));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i18555_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i27002_2_lut_rep_1080_3_lut_4_lut (.A(adc_recv_cnt[8]), 
            .B(n44445), .C(adc_recv_cnt[10]), .D(adc_recv_cnt[9]), .Z(n44397));   /* synthesis lineinfo="@3(50[36],50[52])"*/
    defparam i27002_2_lut_rep_1080_3_lut_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=18, LSE_RCOL=6, LSE_LLINE=690, LSE_RLINE=699 *) FD1P3XZ tmp_i0_i0 (.D(ADC_D_int_c_0), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(tmp[0]));   /* synthesis lineinfo="@3(27[9],53[12])"*/
    defparam tmp_i0_i0.REGSET = "RESET";
    defparam tmp_i0_i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module spi_slave
//

module spi_slave (input rpi_mosi_int, output [7:0]from_spi, input RPI_SCLK_c_derived_20, 
            input m_axil_rdata_31__N_57, input n44842, output [7:0]treg, 
            input treg_7__N_941, input RPI_CSn_c, output spi_strb, input maxfan_replicated_net_517, 
            input [7:0]to_spi, output n7, input spi_data_byte, input n42448, 
            input n42445, input n42442, input n42451, input n42331, 
            input n42454, input n42406);
    
    (* is_clock=1 *) wire RPI_SCLK_c_derived_20;   /* synthesis lineinfo="@34(38[15],38[23])"*/
    (* is_clock=1 *) wire treg_7__N_941;   /* synthesis lineinfo="@32(53[13],53[17])"*/
    
    wire n44662;
    wire [7:0]rreg_7__N_954;
    wire [7:0]treg_7__N_976;
    wire [3:0]n14;
    wire [3:0]nb;   /* synthesis lineinfo="@32(54[13],54[15])"*/
    
    wire done_N_986, n44750, n39115, n21266, n39109, VCC_net;
    
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ rreg__i1 (.D(rpi_mosi_int), 
            .SP(n44842), .CK(RPI_SCLK_c_derived_20), .SR(m_axil_rdata_31__N_57), 
            .Q(rreg_7__N_954[1]));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam rreg__i1.REGSET = "RESET";
    defparam rreg__i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ treg_i0_i0 (.D(treg_7__N_976[0]), 
            .SP(n44842), .CK(treg_7__N_941), .SR(m_axil_rdata_31__N_57), 
            .Q(treg[0]));   /* synthesis lineinfo="@32(81[2],93[6])"*/
    defparam treg_i0_i0.REGSET = "SET";
    defparam treg_i0_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ nb__i0 (.D(n14[0]), 
            .SP(VCC_net), .CK(RPI_SCLK_c_derived_20), .SR(m_axil_rdata_31__N_57), 
            .Q(nb[0]));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam nb__i0.REGSET = "RESET";
    defparam nb__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ done (.D(done_N_986), 
            .SP(n44842), .CK(RPI_SCLK_c_derived_20), .SR(m_axil_rdata_31__N_57), 
            .Q(spi_strb));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam done.REGSET = "RESET";
    defparam done.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B)))" *) LUT4 i36320_2_lut_rep_1345 (.A(RPI_CSn_c), 
            .B(done_N_986), .Z(n44662));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam i36320_2_lut_rep_1345.INIT = "0x4444";
    (* lut_function="(A (C)+!A !(B+(C)))" *) LUT4 i18272_3_lut_3_lut (.A(RPI_CSn_c), 
            .B(done_N_986), .C(nb[0]), .Z(n14[0]));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam i18272_3_lut_3_lut.INIT = "0xa1a1";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ treg_i0_i7 (.D(treg_7__N_976[7]), 
            .SP(n44842), .CK(treg_7__N_941), .SR(maxfan_replicated_net_517), 
            .Q(treg[7]));   /* synthesis lineinfo="@32(81[2],93[6])"*/
    defparam treg_i0_i7.REGSET = "SET";
    defparam treg_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ treg_i0_i6 (.D(treg_7__N_976[6]), 
            .SP(n44842), .CK(treg_7__N_941), .SR(m_axil_rdata_31__N_57), 
            .Q(treg[6]));   /* synthesis lineinfo="@32(81[2],93[6])"*/
    defparam treg_i0_i6.REGSET = "SET";
    defparam treg_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ treg_i0_i5 (.D(treg_7__N_976[5]), 
            .SP(n44842), .CK(treg_7__N_941), .SR(maxfan_replicated_net_517), 
            .Q(treg[5]));   /* synthesis lineinfo="@32(81[2],93[6])"*/
    defparam treg_i0_i5.REGSET = "SET";
    defparam treg_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ treg_i0_i4 (.D(treg_7__N_976[4]), 
            .SP(n44842), .CK(treg_7__N_941), .SR(maxfan_replicated_net_517), 
            .Q(treg[4]));   /* synthesis lineinfo="@32(81[2],93[6])"*/
    defparam treg_i0_i4.REGSET = "SET";
    defparam treg_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ treg_i0_i3 (.D(treg_7__N_976[3]), 
            .SP(n44842), .CK(treg_7__N_941), .SR(maxfan_replicated_net_517), 
            .Q(treg[3]));   /* synthesis lineinfo="@32(81[2],93[6])"*/
    defparam treg_i0_i3.REGSET = "SET";
    defparam treg_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ treg_i0_i2 (.D(treg_7__N_976[2]), 
            .SP(n44842), .CK(treg_7__N_941), .SR(maxfan_replicated_net_517), 
            .Q(treg[2]));   /* synthesis lineinfo="@32(81[2],93[6])"*/
    defparam treg_i0_i2.REGSET = "SET";
    defparam treg_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ treg_i0_i1 (.D(treg_7__N_976[1]), 
            .SP(n44842), .CK(treg_7__N_941), .SR(maxfan_replicated_net_517), 
            .Q(treg[1]));   /* synthesis lineinfo="@32(81[2],93[6])"*/
    defparam treg_i0_i1.REGSET = "SET";
    defparam treg_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ rreg__i7 (.D(rreg_7__N_954[6]), 
            .SP(n44842), .CK(RPI_SCLK_c_derived_20), .SR(maxfan_replicated_net_517), 
            .Q(rreg_7__N_954[7]));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam rreg__i7.REGSET = "RESET";
    defparam rreg__i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ rreg__i6 (.D(rreg_7__N_954[5]), 
            .SP(n44842), .CK(RPI_SCLK_c_derived_20), .SR(maxfan_replicated_net_517), 
            .Q(rreg_7__N_954[6]));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam rreg__i6.REGSET = "RESET";
    defparam rreg__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ rreg__i5 (.D(rreg_7__N_954[4]), 
            .SP(n44842), .CK(RPI_SCLK_c_derived_20), .SR(m_axil_rdata_31__N_57), 
            .Q(rreg_7__N_954[5]));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam rreg__i5.REGSET = "RESET";
    defparam rreg__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ rreg__i4 (.D(rreg_7__N_954[3]), 
            .SP(n44842), .CK(RPI_SCLK_c_derived_20), .SR(m_axil_rdata_31__N_57), 
            .Q(rreg_7__N_954[4]));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam rreg__i4.REGSET = "RESET";
    defparam rreg__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ rreg__i3 (.D(rreg_7__N_954[2]), 
            .SP(n44842), .CK(RPI_SCLK_c_derived_20), .SR(m_axil_rdata_31__N_57), 
            .Q(rreg_7__N_954[3]));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam rreg__i3.REGSET = "RESET";
    defparam rreg__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ rreg__i2 (.D(rreg_7__N_954[1]), 
            .SP(n44842), .CK(RPI_SCLK_c_derived_20), .SR(maxfan_replicated_net_517), 
            .Q(rreg_7__N_954[2]));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam rreg__i2.REGSET = "RESET";
    defparam rreg__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ rdata_i0_i7 (.D(rreg_7__N_954[7]), 
            .SP(n44662), .CK(RPI_SCLK_c_derived_20), .SR(maxfan_replicated_net_517), 
            .Q(from_spi[7]));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam rdata_i0_i7.REGSET = "RESET";
    defparam rdata_i0_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ rdata_i0_i6 (.D(rreg_7__N_954[6]), 
            .SP(n44662), .CK(RPI_SCLK_c_derived_20), .SR(maxfan_replicated_net_517), 
            .Q(from_spi[6]));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam rdata_i0_i6.REGSET = "RESET";
    defparam rdata_i0_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ rdata_i0_i5 (.D(rreg_7__N_954[5]), 
            .SP(n44662), .CK(RPI_SCLK_c_derived_20), .SR(m_axil_rdata_31__N_57), 
            .Q(from_spi[5]));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam rdata_i0_i5.REGSET = "RESET";
    defparam rdata_i0_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ rdata_i0_i4 (.D(rreg_7__N_954[4]), 
            .SP(n44662), .CK(RPI_SCLK_c_derived_20), .SR(m_axil_rdata_31__N_57), 
            .Q(from_spi[4]));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam rdata_i0_i4.REGSET = "RESET";
    defparam rdata_i0_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ rdata_i0_i3 (.D(rreg_7__N_954[3]), 
            .SP(n44662), .CK(RPI_SCLK_c_derived_20), .SR(m_axil_rdata_31__N_57), 
            .Q(from_spi[3]));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam rdata_i0_i3.REGSET = "RESET";
    defparam rdata_i0_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ rdata_i0_i2 (.D(rreg_7__N_954[2]), 
            .SP(n44662), .CK(RPI_SCLK_c_derived_20), .SR(m_axil_rdata_31__N_57), 
            .Q(from_spi[2]));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam rdata_i0_i2.REGSET = "RESET";
    defparam rdata_i0_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ rdata_i0_i1 (.D(rreg_7__N_954[1]), 
            .SP(n44662), .CK(RPI_SCLK_c_derived_20), .SR(m_axil_rdata_31__N_57), 
            .Q(from_spi[1]));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam rdata_i0_i1.REGSET = "RESET";
    defparam rdata_i0_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ nb__i3 (.D(n21266), 
            .SP(n44842), .CK(RPI_SCLK_c_derived_20), .SR(m_axil_rdata_31__N_57), 
            .Q(nb[3]));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam nb__i3.REGSET = "RESET";
    defparam nb__i3.SRMODE = "ASYNC";
    (* lut_function="(A+(B))" *) LUT4 i18255_2_lut (.A(to_spi[0]), .B(n7), 
            .Z(treg_7__N_976[0]));   /* synthesis lineinfo="@32(85[4],91[7])"*/
    defparam i18255_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut (.A(nb[0]), .B(nb[3]), 
            .C(nb[2]), .D(nb[1]), .Z(n7));   /* synthesis lineinfo="@32(85[7],85[12])"*/
    defparam i3_4_lut.INIT = "0xfffe";
    (* lut_function="(A (C)+!A (B (C)+!B (D)))" *) LUT4 mux_35_i6_3_lut_4_lut (.A(n7), 
            .B(spi_data_byte), .C(to_spi[5]), .D(n42448), .Z(treg_7__N_976[5]));   /* synthesis lineinfo="@32(85[4],91[7])"*/
    defparam mux_35_i6_3_lut_4_lut.INIT = "0xf1e0";
    (* lut_function="(A (C)+!A (B (C)+!B (D)))" *) LUT4 mux_35_i7_3_lut_4_lut (.A(n7), 
            .B(spi_data_byte), .C(to_spi[6]), .D(n42445), .Z(treg_7__N_976[6]));   /* synthesis lineinfo="@32(85[4],91[7])"*/
    defparam mux_35_i7_3_lut_4_lut.INIT = "0xf1e0";
    (* lut_function="(A (C)+!A (B (C)+!B (D)))" *) LUT4 mux_35_i8_3_lut_4_lut (.A(n7), 
            .B(spi_data_byte), .C(to_spi[7]), .D(n42442), .Z(treg_7__N_976[7]));   /* synthesis lineinfo="@32(85[4],91[7])"*/
    defparam mux_35_i8_3_lut_4_lut.INIT = "0xf1e0";
    (* lut_function="(A (C)+!A (B (C)+!B (D)))" *) LUT4 mux_35_i5_3_lut_4_lut (.A(n7), 
            .B(spi_data_byte), .C(to_spi[4]), .D(n42451), .Z(treg_7__N_976[4]));   /* synthesis lineinfo="@32(85[4],91[7])"*/
    defparam mux_35_i5_3_lut_4_lut.INIT = "0xf1e0";
    (* lut_function="(A (C)+!A (B (C)+!B (D)))" *) LUT4 mux_35_i4_3_lut_4_lut (.A(n7), 
            .B(spi_data_byte), .C(to_spi[3]), .D(n42331), .Z(treg_7__N_976[3]));   /* synthesis lineinfo="@32(85[4],91[7])"*/
    defparam mux_35_i4_3_lut_4_lut.INIT = "0xf1e0";
    (* lut_function="(A (C)+!A (B (C)+!B (D)))" *) LUT4 mux_35_i3_3_lut_4_lut (.A(n7), 
            .B(spi_data_byte), .C(to_spi[2]), .D(n42454), .Z(treg_7__N_976[2]));   /* synthesis lineinfo="@32(85[4],91[7])"*/
    defparam mux_35_i3_3_lut_4_lut.INIT = "0xf1e0";
    (* lut_function="(A (C)+!A (B (C)+!B (D)))" *) LUT4 mux_35_i2_3_lut_4_lut (.A(n7), 
            .B(spi_data_byte), .C(to_spi[1]), .D(n42406), .Z(treg_7__N_976[1]));   /* synthesis lineinfo="@32(85[4],91[7])"*/
    defparam mux_35_i2_3_lut_4_lut.INIT = "0xf1e0";
    (* lut_function="(A (B))" *) LUT4 i1268_2_lut_rep_1433 (.A(nb[1]), .B(nb[0]), 
            .Z(n44750));   /* synthesis lineinfo="@32(72[7],72[11])"*/
    defparam i1268_2_lut_rep_1433.INIT = "0x8888";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i15_2_lut_3_lut (.A(nb[1]), 
            .B(nb[0]), .C(nb[2]), .Z(n39115));   /* synthesis lineinfo="@32(72[7],72[11])"*/
    defparam i15_2_lut_3_lut.INIT = "0x7878";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ nb__i2 (.D(n39115), 
            .SP(n44842), .CK(RPI_SCLK_c_derived_20), .SR(m_axil_rdata_31__N_57), 
            .Q(nb[2]));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam nb__i2.REGSET = "RESET";
    defparam nb__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ nb__i1 (.D(n39109), 
            .SP(n44842), .CK(RPI_SCLK_c_derived_20), .SR(m_axil_rdata_31__N_57), 
            .Q(nb[1]));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam nb__i1.REGSET = "RESET";
    defparam nb__i1.SRMODE = "ASYNC";
    (* lut_function="(!(A (B+(C (D)))+!A (B+!(C (D)))))" *) LUT4 i18620_4_lut (.A(nb[3]), 
            .B(n44662), .C(nb[2]), .D(n44750), .Z(n21266));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam i18620_4_lut.INIT = "0x1222";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i15_2_lut (.A(nb[0]), .B(nb[1]), 
            .Z(n39109));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam i15_2_lut.INIT = "0x6666";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i1_4_lut (.A(nb[1]), .B(nb[3]), 
            .C(nb[0]), .D(nb[2]), .Z(done_N_986));
    defparam i1_4_lut.INIT = "0x2000";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=15, LSE_RCOL=6, LSE_LLINE=322, LSE_RLINE=333 *) FD1P3XZ rdata_i0_i0 (.D(rpi_mosi_int), 
            .SP(n44662), .CK(RPI_SCLK_c_derived_20), .SR(m_axil_rdata_31__N_57), 
            .Q(from_spi[0]));   /* synthesis lineinfo="@32(64[5],75[6])"*/
    defparam rdata_i0_i0.REGSET = "RESET";
    defparam rdata_i0_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module main_fsm
//

module main_fsm (input [15:0]pdelay, input ADC_DCLK_c, input m_axil_rdata_31__N_57, 
            output rgb_r, output rgb_g, output rgb_b, output PHV_c, 
            output PnHV_c, output PDamp_c, output top_turn2_filter, output fft_start, 
            output autorestart_mode, input \regs[2][4] , output start_dac_count, 
            input [15:0]PDamp_time, input [15:0]PnHV_time, input [15:0]PHV_time, 
            input fft_finish, input fft_work, output n5103, input almost_empty_i2s, 
            input \regs[2][3] , input control_reg_wr_z, input \regs[2][0] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    wire n44484, n44413, n25662, n44753;
    wire [15:0]timer;   /* synthesis lineinfo="@27(42[16],42[21])"*/
    
    wire n40073;
    wire [15:0]phv_end;   /* synthesis lineinfo="@27(54[16],54[23])"*/
    
    wire n44485;
    wire [31:0]pnhv_start_15__N_1859;
    
    wire n44414, n7, was_control_reg_wr, rgb_r_N_2015, rgb_g_N_2017, 
        rgb_b_N_2027, PHV_N_2029, PnHV_N_2032, PDamp_N_2035, start_sampling_N_2009, 
        start_fft_N_2013;
    wire [31:0]pdamp_start_15__N_1827;
    wire [15:0]pdamp_start;   /* synthesis lineinfo="@27(49[16],49[27])"*/
    
    wire autorestart_mode_N_2038, autorestart_mode_int, start_dac_count_N_2011;
    wire [15:0]pdamp_end_15__N_1843;
    wire [15:0]pdamp_end;   /* synthesis lineinfo="@27(50[16],50[25])"*/
    wire [15:0]pnhv_start;   /* synthesis lineinfo="@27(51[16],51[26])"*/
    wire [15:0]pnhv_end_15__N_1875;
    wire [15:0]pnhv_end;   /* synthesis lineinfo="@27(52[16],52[24])"*/
    wire [31:0]phv_start_15__N_1891;
    wire [15:0]phv_start;   /* synthesis lineinfo="@27(53[16],53[25])"*/
    wire [15:0]phv_end_15__N_1907;
    wire [5:0]state_5__N_1804;
    wire [5:0]state;   /* synthesis lineinfo="@27(39[15],39[20])"*/
    wire [15:0]timer_15__N_1811;
    
    wire n44486, n44415, n39925, n44571, n4, n6, n8, n10, n12, 
        n14, n16, n18, n20, n22, n24, n26, n28, n41163, n44781, 
        n44782, n44601, n4_adj_5220, n6_adj_5221, n8_adj_5222, n10_adj_5223, 
        n12_adj_5224, n14_adj_5225, n16_adj_5226, n18_adj_5227, n20_adj_5228, 
        n22_adj_5229, n24_adj_5230, n26_adj_5231, n28_adj_5232, n41159, 
        n44399, n4_adj_5233, n6_adj_5234, n44722, n18_adj_5235, n8_adj_5236, 
        n10_adj_5237, n44400, n19999, n12_adj_5238, n14_adj_5239, 
        n16_adj_5240, n18_adj_5241, n20_adj_5242, n22_adj_5243, n40750, 
        n24_adj_5244, n44401, n26_adj_5245, n28_adj_5246, n44709, 
        n44518, n41161, n38, n40506, n28_adj_5247, n44683, n25, 
        n44377, n44685, n40631, n44711, n44519, n44712, n20154, 
        n44520, n44860, n30, n14_adj_5248, n40124, n44646, n5, 
        n40832, n40185, n44723, n44713, n44521, n44378, n35782, 
        n44756, n41923, n41009, n20152, n44633, n44561, n44483, 
        n44412, n20_adj_5249, n25_adj_5250, n44446, n44428, n44398, 
        n44386, n34059, n44843, n41461, n36396, n44562, n44846, 
        n44564, n44848, n44565, n14_adj_5251, n16_adj_5252;
    wire [5:0]state_5__N_1979;
    
    wire n44779, n44728, n44729, n44730, n42574, n8_adj_5253, n39919, 
        n44429, n44430, n44431, n44379, n44680, n44754, PHV_N_2030, 
        n24_adj_5254, n30_adj_5255, n42812, n24_adj_5256, n30_adj_5257, 
        n44791, n42871, n16_adj_5258, n22_adj_5259, n43430, n42792, 
        n12_adj_5260, n28_adj_5261, n43442, n42814, n43445, n43465, 
        n42797, n16_adj_5262, n22_adj_5263, n44799, n42856, n12_adj_5264, 
        n28_adj_5265, n42878, n44793, n44792, n42854, n6_adj_5266, 
        n20_adj_5267, n42858, n44801, n44800, n44794, n42844, n8_adj_5268, 
        n6_adj_5269, n20_adj_5270, n42794, n43433, n43475, n43467, 
        n42780, n18_adj_5271, n10_adj_5272, n4_adj_5273, n26_adj_5274, 
        n42816, n43460, n42767, n14_adj_5275, n42778, n43469, n42765, 
        n4_adj_5276, n26_adj_5277, n42880, n44796, n42831, n44762, 
        n14_adj_5278, n26_adj_5279, n44763, n42839, n44803, n44795, 
        n42826, n44764, n44797, n44802, n44798, n5_adj_5280, n42752, 
        n44765, n10_adj_5281, n12_adj_5282, n44766, n44767, n8_adj_5283, 
        n16_adj_5284, n44768, n42703, n44770, n18_adj_5285, n20_adj_5286, 
        n43458, n43456, n43462, n42756, n44773, n44774, n42730, 
        n44775, n44776, n42716, n44777, n6_adj_5287, n14_adj_5288, 
        n8_adj_5289, n10_adj_5290, n18_adj_5291, n44447, n44448, n44387, 
        n44450, n44388, PnHV_N_2033, n24_adj_5292, n30_adj_5293, n42670, 
        n24_adj_5294, n30_adj_5295, n42743, n16_adj_5296, n22_adj_5297, 
        n43532, n42650, n12_adj_5298, n28_adj_5299, n43544, n42672, 
        n43547, n43567, n42655, n22_adj_5300, n42728, n28_adj_5301, 
        n42750, n42726, n8_adj_5302, n6_adj_5303, n20_adj_5304, n42652, 
        n43535, n43577, n43569, n42638, n44634, n18_adj_5305, n44635, 
        n10_adj_5306, n4_adj_5307, n26_adj_5308, n42674, n43562, n42625, 
        n14_adj_5309, n42636, n44636, n43571, n42623, n4_adj_5310, 
        n41029, n41008, n42711, n42698, n5_adj_5311, n44389, n43560, 
        n43558, n43564, n42614, n44862, n44863, n14_adj_5312, n26_adj_5313, 
        n44864, n16_adj_5314, n44865, n42610, n44866, n10_adj_5315, 
        n12_adj_5316, n44867, n42561, n44868, n18_adj_5317, n20_adj_5318, 
        n44869, n44870, n42588, n44871, n6_adj_5319, n41587, n25624, 
        n20134, PDamp_N_2036, n24_adj_5320, n30_adj_5321, n42542, 
        n24_adj_5322, n30_adj_5323, n42601, n16_adj_5324, n22_adj_5325, 
        n43633, n42522, n12_adj_5326, n28_adj_5327, n43645, n42544, 
        n43649, n43669, n42527, n22_adj_5328, n42586, n28_adj_5329, 
        n42608, n42584, n8_adj_5330, n6_adj_5331, n20_adj_5332, n42524, 
        n43637, n43679, n43671, n42510, n18_adj_5333, n10_adj_5334, 
        n4_adj_5335, n26_adj_5336, n42546, n43664, n42497, n14_adj_5337, 
        n42508, n43673, n42495, n4_adj_5338, n42569, n42556, n5_adj_5339, 
        n43662, n43660, n43666, n42486, VCC_net;
    
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C (D)))" *) LUT4 i25128_2_lut_rep_1096_3_lut_4_lut (.A(pdelay[7]), 
            .B(n44484), .C(pdelay[9]), .D(pdelay[8]), .Z(n44413));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25128_2_lut_rep_1096_3_lut_4_lut.INIT = "0xf080";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i1_4_lut (.A(n25662), 
            .B(n44753), .C(timer[4]), .D(timer[3]), .Z(n40073));
    defparam i1_4_lut.INIT = "0xc8c0";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i26285_2_lut_3_lut_4_lut (.A(phv_end[7]), 
            .B(n44485), .C(phv_end[9]), .D(phv_end[8]), .Z(pnhv_start_15__N_1859[9]));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26285_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26287_2_lut_rep_1097_3_lut_4_lut (.A(phv_end[7]), 
            .B(n44485), .C(phv_end[9]), .D(phv_end[8]), .Z(n44414));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26287_2_lut_rep_1097_3_lut_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ rgb_r_c (.D(rgb_r_N_2015), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(rgb_r));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam rgb_r_c.REGSET = "RESET";
    defparam rgb_r_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ rgb_g_c (.D(rgb_g_N_2017), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(rgb_g));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam rgb_g_c.REGSET = "RESET";
    defparam rgb_g_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ rgb_b_c (.D(rgb_b_N_2027), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(rgb_b));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam rgb_b_c.REGSET = "RESET";
    defparam rgb_b_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ PHV (.D(PHV_N_2029), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(PHV_c));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam PHV.REGSET = "RESET";
    defparam PHV.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ PnHV (.D(PnHV_N_2032), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(PnHV_c));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam PnHV.REGSET = "RESET";
    defparam PnHV.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ PDamp (.D(PDamp_N_2035), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(PDamp_c));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam PDamp.REGSET = "RESET";
    defparam PDamp.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ start_sampling (.D(start_sampling_N_2009), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(top_turn2_filter));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam start_sampling.REGSET = "RESET";
    defparam start_sampling.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ start_fft (.D(start_fft_N_2013), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(fft_start));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam start_fft.REGSET = "RESET";
    defparam start_fft.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_start_i0 (.D(pdamp_start_15__N_1827[0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_start[0]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_start_i0.REGSET = "RESET";
    defparam pdamp_start_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ autorestart_mode_c (.D(autorestart_mode_N_2038), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(autorestart_mode));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam autorestart_mode_c.REGSET = "RESET";
    defparam autorestart_mode_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ autorestart_mode_int_c (.D(\regs[2][4] ), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(autorestart_mode_int));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam autorestart_mode_int_c.REGSET = "RESET";
    defparam autorestart_mode_int_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ start_dac_count_c (.D(start_dac_count_N_2011), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(start_dac_count));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam start_dac_count_c.REGSET = "RESET";
    defparam start_dac_count_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_end_i0 (.D(pdamp_end_15__N_1843[0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_end[0]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_end_i0.REGSET = "RESET";
    defparam pdamp_end_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_start_i0 (.D(pnhv_start_15__N_1859[0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_start[0]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_start_i0.REGSET = "RESET";
    defparam pnhv_start_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_end_i0 (.D(pnhv_end_15__N_1875[0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_end[0]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_end_i0.REGSET = "RESET";
    defparam pnhv_end_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_start_i0 (.D(phv_start_15__N_1891[0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_start[0]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_start_i0.REGSET = "RESET";
    defparam phv_start_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_end_i0 (.D(phv_end_15__N_1907[0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_end[0]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_end_i0.REGSET = "RESET";
    defparam phv_end_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ state_i0 (.D(state_5__N_1804[0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(state[0]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam state_i0.REGSET = "RESET";
    defparam state_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ timer_i0 (.D(timer_15__N_1811[0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(timer[0]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam timer_i0.REGSET = "SET";
    defparam timer_i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_start_i1 (.D(pdamp_start_15__N_1827[1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_start[1]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_start_i1.REGSET = "RESET";
    defparam pdamp_start_i1.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25710_2_lut_3_lut_4_lut (.A(pnhv_end[7]), 
            .B(n44486), .C(pnhv_end[9]), .D(pnhv_end[8]), .Z(pdamp_start_15__N_1827[9]));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25710_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25712_2_lut_rep_1098_3_lut_4_lut (.A(pnhv_end[7]), 
            .B(n44486), .C(pnhv_end[9]), .D(pnhv_end[8]), .Z(n44415));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25712_2_lut_rep_1098_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i25654_2_lut (.A(pnhv_end[1]), 
            .B(pnhv_end[0]), .Z(pdamp_start_15__N_1827[1]));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25654_2_lut.INIT = "0x6666";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_start_i2 (.D(pdamp_start_15__N_1827[2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_start[2]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_start_i2.REGSET = "RESET";
    defparam pdamp_start_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_start_i3 (.D(pdamp_start_15__N_1827[3]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_start[3]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_start_i3.REGSET = "RESET";
    defparam pdamp_start_i3.SRMODE = "ASYNC";
    (* lut_function="((((D)+!C)+!B)+!A)" *) LUT4 i1_2_lut_rep_1254_4_lut (.A(timer[3]), 
            .B(n44753), .C(timer[8]), .D(n39925), .Z(n44571));
    defparam i1_2_lut_rep_1254_4_lut.INIT = "0xff7f";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut (.A(PDamp_time[2]), 
            .B(n4), .C(pdamp_start[2]), .Z(pdamp_end_15__N_1843[2]));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i1_3_lut.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38026 (.A(PDamp_time[3]), 
            .B(n6), .C(pdamp_start[3]), .Z(pdamp_end_15__N_1843[3]));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i1_3_lut_adj_38026.INIT = "0x9696";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_start_i4 (.D(pdamp_start_15__N_1827[4]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_start[4]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_start_i4.REGSET = "RESET";
    defparam pdamp_start_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_start_i5 (.D(pdamp_start_15__N_1827[5]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_start[5]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_start_i5.REGSET = "RESET";
    defparam pdamp_start_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_start_i6 (.D(pdamp_start_15__N_1827[6]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_start[6]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_start_i6.REGSET = "RESET";
    defparam pdamp_start_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_start_i7 (.D(pdamp_start_15__N_1827[7]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_start[7]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_start_i7.REGSET = "RESET";
    defparam pdamp_start_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_start_i8 (.D(pdamp_start_15__N_1827[8]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_start[8]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_start_i8.REGSET = "RESET";
    defparam pdamp_start_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_start_i9 (.D(pdamp_start_15__N_1827[9]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_start[9]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_start_i9.REGSET = "RESET";
    defparam pdamp_start_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_start_i10 (.D(pdamp_start_15__N_1827[10]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_start[10]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_start_i10.REGSET = "RESET";
    defparam pdamp_start_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_start_i11 (.D(pdamp_start_15__N_1827[11]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_start[11]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_start_i11.REGSET = "RESET";
    defparam pdamp_start_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_start_i12 (.D(pdamp_start_15__N_1827[12]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_start[12]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_start_i12.REGSET = "RESET";
    defparam pdamp_start_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_start_i13 (.D(pdamp_start_15__N_1827[13]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_start[13]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_start_i13.REGSET = "RESET";
    defparam pdamp_start_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_start_i14 (.D(pdamp_start_15__N_1827[14]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_start[14]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_start_i14.REGSET = "RESET";
    defparam pdamp_start_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_start_i15 (.D(pdamp_start_15__N_1827[15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_start[15]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_start_i15.REGSET = "RESET";
    defparam pdamp_start_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_end_i1 (.D(pdamp_end_15__N_1843[1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_end[1]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_end_i1.REGSET = "RESET";
    defparam pdamp_end_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_end_i2 (.D(pdamp_end_15__N_1843[2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_end[2]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_end_i2.REGSET = "RESET";
    defparam pdamp_end_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_end_i3 (.D(pdamp_end_15__N_1843[3]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_end[3]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_end_i3.REGSET = "RESET";
    defparam pdamp_end_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_end_i4 (.D(pdamp_end_15__N_1843[4]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_end[4]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_end_i4.REGSET = "RESET";
    defparam pdamp_end_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_end_i5 (.D(pdamp_end_15__N_1843[5]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_end[5]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_end_i5.REGSET = "RESET";
    defparam pdamp_end_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_end_i6 (.D(pdamp_end_15__N_1843[6]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_end[6]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_end_i6.REGSET = "RESET";
    defparam pdamp_end_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_end_i7 (.D(pdamp_end_15__N_1843[7]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_end[7]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_end_i7.REGSET = "RESET";
    defparam pdamp_end_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_end_i8 (.D(pdamp_end_15__N_1843[8]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_end[8]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_end_i8.REGSET = "RESET";
    defparam pdamp_end_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_end_i9 (.D(pdamp_end_15__N_1843[9]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_end[9]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_end_i9.REGSET = "RESET";
    defparam pdamp_end_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_end_i10 (.D(pdamp_end_15__N_1843[10]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_end[10]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_end_i10.REGSET = "RESET";
    defparam pdamp_end_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_end_i11 (.D(pdamp_end_15__N_1843[11]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_end[11]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_end_i11.REGSET = "RESET";
    defparam pdamp_end_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_end_i12 (.D(pdamp_end_15__N_1843[12]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_end[12]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_end_i12.REGSET = "RESET";
    defparam pdamp_end_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_end_i13 (.D(pdamp_end_15__N_1843[13]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_end[13]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_end_i13.REGSET = "RESET";
    defparam pdamp_end_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_end_i14 (.D(pdamp_end_15__N_1843[14]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_end[14]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_end_i14.REGSET = "RESET";
    defparam pdamp_end_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pdamp_end_i15 (.D(pdamp_end_15__N_1843[15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pdamp_end[15]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pdamp_end_i15.REGSET = "RESET";
    defparam pdamp_end_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_start_i1 (.D(pnhv_start_15__N_1859[1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_start[1]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_start_i1.REGSET = "RESET";
    defparam pnhv_start_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_start_i2 (.D(pnhv_start_15__N_1859[2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_start[2]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_start_i2.REGSET = "RESET";
    defparam pnhv_start_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_start_i3 (.D(pnhv_start_15__N_1859[3]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_start[3]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_start_i3.REGSET = "RESET";
    defparam pnhv_start_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_start_i4 (.D(pnhv_start_15__N_1859[4]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_start[4]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_start_i4.REGSET = "RESET";
    defparam pnhv_start_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_start_i5 (.D(pnhv_start_15__N_1859[5]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_start[5]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_start_i5.REGSET = "RESET";
    defparam pnhv_start_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_start_i6 (.D(pnhv_start_15__N_1859[6]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_start[6]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_start_i6.REGSET = "RESET";
    defparam pnhv_start_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_start_i7 (.D(pnhv_start_15__N_1859[7]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_start[7]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_start_i7.REGSET = "RESET";
    defparam pnhv_start_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_start_i8 (.D(pnhv_start_15__N_1859[8]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_start[8]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_start_i8.REGSET = "RESET";
    defparam pnhv_start_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_start_i9 (.D(pnhv_start_15__N_1859[9]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_start[9]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_start_i9.REGSET = "RESET";
    defparam pnhv_start_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_start_i10 (.D(pnhv_start_15__N_1859[10]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_start[10]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_start_i10.REGSET = "RESET";
    defparam pnhv_start_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_start_i11 (.D(pnhv_start_15__N_1859[11]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_start[11]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_start_i11.REGSET = "RESET";
    defparam pnhv_start_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_start_i12 (.D(pnhv_start_15__N_1859[12]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_start[12]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_start_i12.REGSET = "RESET";
    defparam pnhv_start_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_start_i13 (.D(pnhv_start_15__N_1859[13]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_start[13]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_start_i13.REGSET = "RESET";
    defparam pnhv_start_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_start_i14 (.D(pnhv_start_15__N_1859[14]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_start[14]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_start_i14.REGSET = "RESET";
    defparam pnhv_start_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_start_i15 (.D(pnhv_start_15__N_1859[15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_start[15]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_start_i15.REGSET = "RESET";
    defparam pnhv_start_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_end_i1 (.D(pnhv_end_15__N_1875[1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_end[1]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_end_i1.REGSET = "RESET";
    defparam pnhv_end_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_end_i2 (.D(pnhv_end_15__N_1875[2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_end[2]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_end_i2.REGSET = "RESET";
    defparam pnhv_end_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_end_i3 (.D(pnhv_end_15__N_1875[3]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_end[3]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_end_i3.REGSET = "RESET";
    defparam pnhv_end_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_end_i4 (.D(pnhv_end_15__N_1875[4]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_end[4]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_end_i4.REGSET = "RESET";
    defparam pnhv_end_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_end_i5 (.D(pnhv_end_15__N_1875[5]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_end[5]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_end_i5.REGSET = "RESET";
    defparam pnhv_end_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_end_i6 (.D(pnhv_end_15__N_1875[6]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_end[6]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_end_i6.REGSET = "RESET";
    defparam pnhv_end_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_end_i7 (.D(pnhv_end_15__N_1875[7]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_end[7]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_end_i7.REGSET = "RESET";
    defparam pnhv_end_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_end_i8 (.D(pnhv_end_15__N_1875[8]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_end[8]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_end_i8.REGSET = "RESET";
    defparam pnhv_end_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_end_i9 (.D(pnhv_end_15__N_1875[9]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_end[9]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_end_i9.REGSET = "RESET";
    defparam pnhv_end_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_end_i10 (.D(pnhv_end_15__N_1875[10]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_end[10]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_end_i10.REGSET = "RESET";
    defparam pnhv_end_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_end_i11 (.D(pnhv_end_15__N_1875[11]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_end[11]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_end_i11.REGSET = "RESET";
    defparam pnhv_end_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_end_i12 (.D(pnhv_end_15__N_1875[12]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_end[12]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_end_i12.REGSET = "RESET";
    defparam pnhv_end_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_end_i13 (.D(pnhv_end_15__N_1875[13]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_end[13]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_end_i13.REGSET = "RESET";
    defparam pnhv_end_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_end_i14 (.D(pnhv_end_15__N_1875[14]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_end[14]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_end_i14.REGSET = "RESET";
    defparam pnhv_end_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ pnhv_end_i15 (.D(pnhv_end_15__N_1875[15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(pnhv_end[15]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam pnhv_end_i15.REGSET = "RESET";
    defparam pnhv_end_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_start_i1 (.D(phv_start_15__N_1891[1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_start[1]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_start_i1.REGSET = "RESET";
    defparam phv_start_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_start_i2 (.D(phv_start_15__N_1891[2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_start[2]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_start_i2.REGSET = "RESET";
    defparam phv_start_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_start_i3 (.D(phv_start_15__N_1891[3]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_start[3]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_start_i3.REGSET = "RESET";
    defparam phv_start_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_start_i4 (.D(phv_start_15__N_1891[4]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_start[4]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_start_i4.REGSET = "RESET";
    defparam phv_start_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_start_i5 (.D(phv_start_15__N_1891[5]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_start[5]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_start_i5.REGSET = "RESET";
    defparam phv_start_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_start_i6 (.D(phv_start_15__N_1891[6]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_start[6]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_start_i6.REGSET = "RESET";
    defparam phv_start_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_start_i7 (.D(phv_start_15__N_1891[7]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_start[7]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_start_i7.REGSET = "RESET";
    defparam phv_start_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_start_i8 (.D(phv_start_15__N_1891[8]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_start[8]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_start_i8.REGSET = "RESET";
    defparam phv_start_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_start_i9 (.D(phv_start_15__N_1891[9]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_start[9]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_start_i9.REGSET = "RESET";
    defparam phv_start_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_start_i10 (.D(phv_start_15__N_1891[10]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_start[10]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_start_i10.REGSET = "RESET";
    defparam phv_start_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_start_i11 (.D(phv_start_15__N_1891[11]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_start[11]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_start_i11.REGSET = "RESET";
    defparam phv_start_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_start_i12 (.D(phv_start_15__N_1891[12]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_start[12]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_start_i12.REGSET = "RESET";
    defparam phv_start_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_start_i13 (.D(phv_start_15__N_1891[13]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_start[13]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_start_i13.REGSET = "RESET";
    defparam phv_start_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_start_i14 (.D(phv_start_15__N_1891[14]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_start[14]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_start_i14.REGSET = "RESET";
    defparam phv_start_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_start_i15 (.D(phv_start_15__N_1891[15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_start[15]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_start_i15.REGSET = "RESET";
    defparam phv_start_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_end_i1 (.D(phv_end_15__N_1907[1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_end[1]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_end_i1.REGSET = "RESET";
    defparam phv_end_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_end_i2 (.D(phv_end_15__N_1907[2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_end[2]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_end_i2.REGSET = "RESET";
    defparam phv_end_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_end_i3 (.D(phv_end_15__N_1907[3]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_end[3]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_end_i3.REGSET = "RESET";
    defparam phv_end_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_end_i4 (.D(phv_end_15__N_1907[4]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_end[4]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_end_i4.REGSET = "RESET";
    defparam phv_end_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_end_i5 (.D(phv_end_15__N_1907[5]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_end[5]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_end_i5.REGSET = "RESET";
    defparam phv_end_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_end_i6 (.D(phv_end_15__N_1907[6]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_end[6]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_end_i6.REGSET = "RESET";
    defparam phv_end_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_end_i7 (.D(phv_end_15__N_1907[7]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_end[7]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_end_i7.REGSET = "RESET";
    defparam phv_end_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_end_i8 (.D(phv_end_15__N_1907[8]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_end[8]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_end_i8.REGSET = "RESET";
    defparam phv_end_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_end_i9 (.D(phv_end_15__N_1907[9]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_end[9]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_end_i9.REGSET = "RESET";
    defparam phv_end_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_end_i10 (.D(phv_end_15__N_1907[10]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_end[10]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_end_i10.REGSET = "RESET";
    defparam phv_end_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_end_i11 (.D(phv_end_15__N_1907[11]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_end[11]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_end_i11.REGSET = "RESET";
    defparam phv_end_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_end_i12 (.D(phv_end_15__N_1907[12]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_end[12]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_end_i12.REGSET = "RESET";
    defparam phv_end_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_end_i13 (.D(phv_end_15__N_1907[13]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_end[13]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_end_i13.REGSET = "RESET";
    defparam phv_end_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_end_i14 (.D(phv_end_15__N_1907[14]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_end[14]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_end_i14.REGSET = "RESET";
    defparam phv_end_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ phv_end_i15 (.D(phv_end_15__N_1907[15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(phv_end[15]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam phv_end_i15.REGSET = "RESET";
    defparam phv_end_i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ state_i1 (.D(state_5__N_1804[1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(state[1]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam state_i1.REGSET = "RESET";
    defparam state_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ state_i2 (.D(state_5__N_1804[2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(state[2]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam state_i2.REGSET = "RESET";
    defparam state_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ state_i3 (.D(state[3]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(state[3]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam state_i3.REGSET = "RESET";
    defparam state_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ state_i4 (.D(state[4]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(state[4]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam state_i4.REGSET = "RESET";
    defparam state_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ state_i5 (.D(state[5]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(state[5]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam state_i5.REGSET = "RESET";
    defparam state_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ timer_i1 (.D(timer_15__N_1811[1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(timer[1]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam timer_i1.REGSET = "SET";
    defparam timer_i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ timer_i2 (.D(timer_15__N_1811[2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(timer[2]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam timer_i2.REGSET = "SET";
    defparam timer_i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ timer_i3 (.D(timer_15__N_1811[3]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(timer[3]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam timer_i3.REGSET = "SET";
    defparam timer_i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ timer_i4 (.D(timer_15__N_1811[4]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(timer[4]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam timer_i4.REGSET = "SET";
    defparam timer_i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ timer_i5 (.D(timer_15__N_1811[5]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(timer[5]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam timer_i5.REGSET = "SET";
    defparam timer_i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ timer_i6 (.D(timer_15__N_1811[6]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(timer[6]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam timer_i6.REGSET = "SET";
    defparam timer_i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ timer_i7 (.D(timer_15__N_1811[7]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(timer[7]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam timer_i7.REGSET = "SET";
    defparam timer_i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ timer_i8 (.D(timer_15__N_1811[8]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(timer[8]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam timer_i8.REGSET = "SET";
    defparam timer_i8.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ timer_i9 (.D(timer_15__N_1811[9]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(timer[9]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam timer_i9.REGSET = "SET";
    defparam timer_i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ timer_i10 (.D(timer_15__N_1811[10]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(timer[10]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam timer_i10.REGSET = "SET";
    defparam timer_i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ timer_i11 (.D(timer_15__N_1811[11]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(timer[11]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam timer_i11.REGSET = "SET";
    defparam timer_i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ timer_i12 (.D(timer_15__N_1811[12]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(timer[12]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam timer_i12.REGSET = "SET";
    defparam timer_i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ timer_i13 (.D(timer_15__N_1811[13]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(timer[13]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam timer_i13.REGSET = "SET";
    defparam timer_i13.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ timer_i14 (.D(timer_15__N_1811[14]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(timer[14]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam timer_i14.REGSET = "SET";
    defparam timer_i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ timer_i15 (.D(timer_15__N_1811[15]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(timer[15]));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam timer_i15.REGSET = "SET";
    defparam timer_i15.SRMODE = "ASYNC";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i27607_3_lut (.A(pdamp_start[2]), 
            .B(PDamp_time[2]), .C(n4), .Z(n6));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i27607_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38027 (.A(PDamp_time[4]), 
            .B(n8), .C(pdamp_start[4]), .Z(pdamp_end_15__N_1843[4]));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i1_3_lut_adj_38027.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i27615_3_lut (.A(pdamp_start[3]), 
            .B(PDamp_time[3]), .C(n6), .Z(n8));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i27615_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38028 (.A(PDamp_time[5]), 
            .B(n10), .C(pdamp_start[5]), .Z(pdamp_end_15__N_1843[5]));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i1_3_lut_adj_38028.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i27623_3_lut (.A(pdamp_start[4]), 
            .B(PDamp_time[4]), .C(n8), .Z(n10));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i27623_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38029 (.A(PDamp_time[6]), 
            .B(n12), .C(pdamp_start[6]), .Z(pdamp_end_15__N_1843[6]));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i1_3_lut_adj_38029.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i27631_3_lut (.A(pdamp_start[5]), 
            .B(PDamp_time[5]), .C(n10), .Z(n12));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i27631_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38030 (.A(PDamp_time[7]), 
            .B(n14), .C(pdamp_start[7]), .Z(pdamp_end_15__N_1843[7]));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i1_3_lut_adj_38030.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i27639_3_lut (.A(pdamp_start[6]), 
            .B(PDamp_time[6]), .C(n12), .Z(n14));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i27639_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38031 (.A(PDamp_time[8]), 
            .B(n16), .C(pdamp_start[8]), .Z(pdamp_end_15__N_1843[8]));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i1_3_lut_adj_38031.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i27647_3_lut (.A(pdamp_start[7]), 
            .B(PDamp_time[7]), .C(n14), .Z(n16));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i27647_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38032 (.A(PDamp_time[9]), 
            .B(n18), .C(pdamp_start[9]), .Z(pdamp_end_15__N_1843[9]));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i1_3_lut_adj_38032.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i27655_3_lut (.A(pdamp_start[8]), 
            .B(PDamp_time[8]), .C(n16), .Z(n18));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i27655_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38033 (.A(PDamp_time[10]), 
            .B(n20), .C(pdamp_start[10]), .Z(pdamp_end_15__N_1843[10]));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i1_3_lut_adj_38033.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i27663_3_lut (.A(pdamp_start[9]), 
            .B(PDamp_time[9]), .C(n18), .Z(n20));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i27663_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38034 (.A(PDamp_time[11]), 
            .B(n22), .C(pdamp_start[11]), .Z(pdamp_end_15__N_1843[11]));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i1_3_lut_adj_38034.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i27671_3_lut (.A(pdamp_start[10]), 
            .B(PDamp_time[10]), .C(n20), .Z(n22));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i27671_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38035 (.A(PDamp_time[12]), 
            .B(n24), .C(pdamp_start[12]), .Z(pdamp_end_15__N_1843[12]));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i1_3_lut_adj_38035.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i27679_3_lut (.A(pdamp_start[11]), 
            .B(PDamp_time[11]), .C(n22), .Z(n24));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i27679_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38036 (.A(PDamp_time[13]), 
            .B(n26), .C(pdamp_start[13]), .Z(pdamp_end_15__N_1843[13]));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i1_3_lut_adj_38036.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i27687_3_lut (.A(pdamp_start[12]), 
            .B(PDamp_time[12]), .C(n24), .Z(n26));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i27687_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38037 (.A(PDamp_time[14]), 
            .B(n28), .C(pdamp_start[14]), .Z(pdamp_end_15__N_1843[14]));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i1_3_lut_adj_38037.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i27695_3_lut (.A(pdamp_start[13]), 
            .B(PDamp_time[13]), .C(n26), .Z(n28));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i27695_3_lut.INIT = "0xe8e8";
    (* lut_function="(!(A (B (C+(D))+!B (C (D)))+!A !(B (C+(D))+!B (C (D)))))" *) LUT4 i1_4_lut_adj_38038 (.A(n41163), 
            .B(pdamp_start[14]), .C(PDamp_time[14]), .D(n28), .Z(pdamp_end_15__N_1843[15]));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i1_4_lut_adj_38038.INIT = "0x566a";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut (.A(PDamp_time[15]), 
            .B(pdamp_start[15]), .Z(n41163));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i1_2_lut.INIT = "0x6666";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_2_lut_rep_1284_4_lut (.A(state[2]), 
            .B(n44781), .C(state[3]), .D(n44782), .Z(n44601));
    defparam i1_2_lut_rep_1284_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i26229_2_lut (.A(phv_end[1]), 
            .B(phv_end[0]), .Z(pnhv_start_15__N_1859[1]));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26229_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38039 (.A(PnHV_time[2]), 
            .B(n4_adj_5220), .C(pnhv_start[2]), .Z(pnhv_end_15__N_1875[2]));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i1_3_lut_adj_38039.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38040 (.A(PnHV_time[3]), 
            .B(n6_adj_5221), .C(pnhv_start[3]), .Z(pnhv_end_15__N_1875[3]));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i1_3_lut_adj_38040.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24257_3_lut (.A(pnhv_start[2]), 
            .B(PnHV_time[2]), .C(n4_adj_5220), .Z(n6_adj_5221));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i24257_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38041 (.A(PnHV_time[4]), 
            .B(n8_adj_5222), .C(pnhv_start[4]), .Z(pnhv_end_15__N_1875[4]));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i1_3_lut_adj_38041.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24265_3_lut (.A(pnhv_start[3]), 
            .B(PnHV_time[3]), .C(n6_adj_5221), .Z(n8_adj_5222));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i24265_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38042 (.A(PnHV_time[5]), 
            .B(n10_adj_5223), .C(pnhv_start[5]), .Z(pnhv_end_15__N_1875[5]));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i1_3_lut_adj_38042.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24273_3_lut (.A(pnhv_start[4]), 
            .B(PnHV_time[4]), .C(n8_adj_5222), .Z(n10_adj_5223));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i24273_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38043 (.A(PnHV_time[6]), 
            .B(n12_adj_5224), .C(pnhv_start[6]), .Z(pnhv_end_15__N_1875[6]));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i1_3_lut_adj_38043.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24281_3_lut (.A(pnhv_start[5]), 
            .B(PnHV_time[5]), .C(n10_adj_5223), .Z(n12_adj_5224));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i24281_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38044 (.A(PnHV_time[7]), 
            .B(n14_adj_5225), .C(pnhv_start[7]), .Z(pnhv_end_15__N_1875[7]));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i1_3_lut_adj_38044.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24289_3_lut (.A(pnhv_start[6]), 
            .B(PnHV_time[6]), .C(n12_adj_5224), .Z(n14_adj_5225));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i24289_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38045 (.A(PnHV_time[8]), 
            .B(n16_adj_5226), .C(pnhv_start[8]), .Z(pnhv_end_15__N_1875[8]));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i1_3_lut_adj_38045.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24297_3_lut (.A(pnhv_start[7]), 
            .B(PnHV_time[7]), .C(n14_adj_5225), .Z(n16_adj_5226));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i24297_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38046 (.A(PnHV_time[9]), 
            .B(n18_adj_5227), .C(pnhv_start[9]), .Z(pnhv_end_15__N_1875[9]));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i1_3_lut_adj_38046.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24305_3_lut (.A(pnhv_start[8]), 
            .B(PnHV_time[8]), .C(n16_adj_5226), .Z(n18_adj_5227));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i24305_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38047 (.A(PnHV_time[10]), 
            .B(n20_adj_5228), .C(pnhv_start[10]), .Z(pnhv_end_15__N_1875[10]));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i1_3_lut_adj_38047.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24313_3_lut (.A(pnhv_start[9]), 
            .B(PnHV_time[9]), .C(n18_adj_5227), .Z(n20_adj_5228));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i24313_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38048 (.A(PnHV_time[11]), 
            .B(n22_adj_5229), .C(pnhv_start[11]), .Z(pnhv_end_15__N_1875[11]));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i1_3_lut_adj_38048.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24321_3_lut (.A(pnhv_start[10]), 
            .B(PnHV_time[10]), .C(n20_adj_5228), .Z(n22_adj_5229));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i24321_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38049 (.A(PnHV_time[12]), 
            .B(n24_adj_5230), .C(pnhv_start[12]), .Z(pnhv_end_15__N_1875[12]));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i1_3_lut_adj_38049.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24329_3_lut (.A(pnhv_start[11]), 
            .B(PnHV_time[11]), .C(n22_adj_5229), .Z(n24_adj_5230));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i24329_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38050 (.A(PnHV_time[13]), 
            .B(n26_adj_5231), .C(pnhv_start[13]), .Z(pnhv_end_15__N_1875[13]));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i1_3_lut_adj_38050.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24337_3_lut (.A(pnhv_start[12]), 
            .B(PnHV_time[12]), .C(n24_adj_5230), .Z(n26_adj_5231));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i24337_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38051 (.A(PnHV_time[14]), 
            .B(n28_adj_5232), .C(pnhv_start[14]), .Z(pnhv_end_15__N_1875[14]));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i1_3_lut_adj_38051.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24345_3_lut (.A(pnhv_start[13]), 
            .B(PnHV_time[13]), .C(n26_adj_5231), .Z(n28_adj_5232));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i24345_3_lut.INIT = "0xe8e8";
    (* lut_function="(!(A (B (C+(D))+!B (C (D)))+!A !(B (C+(D))+!B (C (D)))))" *) LUT4 i1_4_lut_adj_38052 (.A(n41159), 
            .B(pnhv_start[14]), .C(PnHV_time[14]), .D(n28_adj_5232), .Z(pnhv_end_15__N_1875[15]));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i1_4_lut_adj_38052.INIT = "0x566a";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38053 (.A(PnHV_time[15]), 
            .B(pnhv_start[15]), .Z(n41159));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i1_2_lut_adj_38053.INIT = "0x6666";
    (* lut_function="(A (B)+!A !(B))" *) LUT4 i1_2_lut_adj_38054 (.A(pdelay[1]), 
            .B(pdelay[0]), .Z(phv_start_15__N_1891[1]));
    defparam i1_2_lut_adj_38054.INIT = "0x9999";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25154_2_lut_3_lut_4_lut (.A(pdelay[11]), 
            .B(n44399), .C(pdelay[13]), .D(pdelay[12]), .Z(phv_start_15__N_1891[13]));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25154_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38055 (.A(PHV_time[2]), 
            .B(n4_adj_5233), .C(phv_start[2]), .Z(phv_end_15__N_1907[2]));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i1_3_lut_adj_38055.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38056 (.A(PHV_time[3]), 
            .B(n6_adj_5234), .C(phv_start[3]), .Z(phv_end_15__N_1907[3]));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i1_3_lut_adj_38056.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i25539_3_lut (.A(phv_start[2]), 
            .B(PHV_time[2]), .C(n4_adj_5233), .Z(n6_adj_5234));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i25539_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (D)+!A (B (D)+!B (C (D))))" *) LUT4 i1_3_lut_4_lut (.A(state[3]), 
            .B(n44781), .C(n44722), .D(state[2]), .Z(n18_adj_5235));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam i1_3_lut_4_lut.INIT = "0xfe00";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38057 (.A(PHV_time[4]), 
            .B(n8_adj_5236), .C(phv_start[4]), .Z(phv_end_15__N_1907[4]));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i1_3_lut_adj_38057.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i25547_3_lut (.A(phv_start[3]), 
            .B(PHV_time[3]), .C(n6_adj_5234), .Z(n8_adj_5236));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i25547_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38058 (.A(PHV_time[5]), 
            .B(n10_adj_5237), .C(phv_start[5]), .Z(phv_end_15__N_1907[5]));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i1_3_lut_adj_38058.INIT = "0x9696";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i26313_2_lut_3_lut_4_lut (.A(phv_end[11]), 
            .B(n44400), .C(phv_end[13]), .D(phv_end[12]), .Z(pnhv_start_15__N_1859[13]));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26313_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i25555_3_lut (.A(phv_start[4]), 
            .B(PHV_time[4]), .C(n8_adj_5236), .Z(n10_adj_5237));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i25555_3_lut.INIT = "0xe8e8";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(state[3]), 
            .B(n44781), .C(state[1]), .D(state[0]), .Z(n19999));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam i1_2_lut_3_lut_4_lut.INIT = "0x1000";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38059 (.A(PHV_time[6]), 
            .B(n12_adj_5238), .C(phv_start[6]), .Z(phv_end_15__N_1907[6]));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i1_3_lut_adj_38059.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i25563_3_lut (.A(phv_start[5]), 
            .B(PHV_time[5]), .C(n10_adj_5237), .Z(n12_adj_5238));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i25563_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38060 (.A(PHV_time[7]), 
            .B(n14_adj_5239), .C(phv_start[7]), .Z(phv_end_15__N_1907[7]));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i1_3_lut_adj_38060.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i25571_3_lut (.A(phv_start[6]), 
            .B(PHV_time[6]), .C(n12_adj_5238), .Z(n14_adj_5239));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i25571_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38061 (.A(PHV_time[8]), 
            .B(n16_adj_5240), .C(phv_start[8]), .Z(phv_end_15__N_1907[8]));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i1_3_lut_adj_38061.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i25579_3_lut (.A(phv_start[7]), 
            .B(PHV_time[7]), .C(n14_adj_5239), .Z(n16_adj_5240));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i25579_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38062 (.A(PHV_time[9]), 
            .B(n18_adj_5241), .C(phv_start[9]), .Z(phv_end_15__N_1907[9]));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i1_3_lut_adj_38062.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i25587_3_lut (.A(phv_start[8]), 
            .B(PHV_time[8]), .C(n16_adj_5240), .Z(n18_adj_5241));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i25587_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38063 (.A(PHV_time[10]), 
            .B(n20_adj_5242), .C(phv_start[10]), .Z(phv_end_15__N_1907[10]));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i1_3_lut_adj_38063.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i25595_3_lut (.A(phv_start[9]), 
            .B(PHV_time[9]), .C(n18_adj_5241), .Z(n20_adj_5242));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i25595_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38064 (.A(PHV_time[11]), 
            .B(n22_adj_5243), .C(phv_start[11]), .Z(phv_end_15__N_1907[11]));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i1_3_lut_adj_38064.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i25603_3_lut (.A(phv_start[10]), 
            .B(PHV_time[10]), .C(n20_adj_5242), .Z(n22_adj_5243));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i25603_3_lut.INIT = "0xe8e8";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i1_3_lut_4_lut_adj_38065 (.A(state[3]), 
            .B(n44781), .C(n44782), .D(state[2]), .Z(n40750));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam i1_3_lut_4_lut_adj_38065.INIT = "0xfeff";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38066 (.A(PHV_time[12]), 
            .B(n24_adj_5244), .C(phv_start[12]), .Z(phv_end_15__N_1907[12]));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i1_3_lut_adj_38066.INIT = "0x9696";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25738_2_lut_3_lut_4_lut (.A(pnhv_end[11]), 
            .B(n44401), .C(pnhv_end[13]), .D(pnhv_end[12]), .Z(pdamp_start_15__N_1827[13]));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25738_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i25611_3_lut (.A(phv_start[11]), 
            .B(PHV_time[11]), .C(n22_adj_5243), .Z(n24_adj_5244));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i25611_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38067 (.A(PHV_time[13]), 
            .B(n26_adj_5245), .C(phv_start[13]), .Z(phv_end_15__N_1907[13]));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i1_3_lut_adj_38067.INIT = "0x9696";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i25619_3_lut (.A(phv_start[12]), 
            .B(PHV_time[12]), .C(n24_adj_5244), .Z(n26_adj_5245));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i25619_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38068 (.A(PHV_time[14]), 
            .B(n28_adj_5246), .C(phv_start[14]), .Z(phv_end_15__N_1907[14]));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i1_3_lut_adj_38068.INIT = "0x9696";
    (* lut_function="(A (B (C (D))))" *) LUT4 i27288_2_lut_rep_1201_3_lut_4_lut (.A(timer[3]), 
            .B(n44709), .C(timer[5]), .D(timer[4]), .Z(n44518));   /* synthesis lineinfo="@27(93[26],93[35])"*/
    defparam i27288_2_lut_rep_1201_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i25627_3_lut (.A(phv_start[13]), 
            .B(PHV_time[13]), .C(n26_adj_5245), .Z(n28_adj_5246));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i25627_3_lut.INIT = "0xe8e8";
    (* lut_function="(!(A (B (C+(D))+!B (C (D)))+!A !(B (C+(D))+!B (C (D)))))" *) LUT4 i1_4_lut_adj_38069 (.A(n41161), 
            .B(phv_start[14]), .C(PHV_time[14]), .D(n28_adj_5246), .Z(phv_end_15__N_1907[15]));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i1_4_lut_adj_38069.INIT = "0x566a";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_38070 (.A(PHV_time[15]), 
            .B(phv_start[15]), .Z(n41161));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i1_2_lut_adj_38070.INIT = "0x6666";
    (* lut_function="(!(A (B+!(C (D)))+!A (B)))" *) LUT4 i36217_4_lut (.A(state[2]), 
            .B(n38), .C(n40506), .D(state[1]), .Z(state_5__N_1804[1]));   /* synthesis lineinfo="@27(120[13],192[20])"*/
    defparam i36217_4_lut.INIT = "0x3111";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(C (D)))))" *) LUT4 i42_4_lut (.A(n28_adj_5247), 
            .B(n44683), .C(state[1]), .D(n25), .Z(n38));   /* synthesis lineinfo="@27(120[13],192[20])"*/
    defparam i42_4_lut.INIT = "0x3a0a";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i25168_3_lut_4_lut (.A(pdelay[13]), 
            .B(n44377), .C(pdelay[14]), .D(pdelay[15]), .Z(phv_start_15__N_1891[15]));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25168_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A+!(B+!(C+!(D))))" *) LUT4 i1_4_lut_adj_38071 (.A(n44685), 
            .B(state[0]), .C(state[2]), .D(n40631), .Z(n28_adj_5247));   /* synthesis lineinfo="@27(120[13],192[20])"*/
    defparam i1_4_lut_adj_38071.INIT = "0xbabb";
    (* lut_function="(A (C (D)+!C !(D))+!A (B (C (D)+!C !(D))+!B !(C)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_38072 (.A(pdelay[3]), 
            .B(n44711), .C(pdelay[5]), .D(pdelay[4]), .Z(phv_start_15__N_1891[5]));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_38072.INIT = "0xe10f";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (C)))" *) LUT4 i25100_2_lut_rep_1202_3_lut_4_lut (.A(pdelay[3]), 
            .B(n44711), .C(pdelay[5]), .D(pdelay[4]), .Z(n44519));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25100_2_lut_rep_1202_3_lut_4_lut.INIT = "0xfef0";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i26257_2_lut_3_lut_4_lut (.A(phv_end[3]), 
            .B(n44712), .C(phv_end[5]), .D(phv_end[4]), .Z(pnhv_start_15__N_1859[5]));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26257_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A+!(B+!(C)))" *) LUT4 i1_3_lut_adj_38073 (.A(state[0]), 
            .B(state[1]), .C(n20154), .Z(n25));   /* synthesis lineinfo="@27(120[13],192[20])"*/
    defparam i1_3_lut_adj_38073.INIT = "0xbaba";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26259_2_lut_rep_1203_3_lut_4_lut (.A(phv_end[3]), 
            .B(n44712), .C(phv_end[5]), .D(phv_end[4]), .Z(n44520));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26259_2_lut_rep_1203_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_38074 (.A(was_control_reg_wr), 
            .B(n44860), .C(autorestart_mode_int), .Z(n40631));
    defparam i1_3_lut_adj_38074.INIT = "0xfefe";
    (* lut_function="(A+(B (C)+!B (C+(D))))" *) LUT4 i1_4_lut_adj_38075 (.A(n30), 
            .B(n44782), .C(n18_adj_5235), .D(n14_adj_5248), .Z(state_5__N_1804[2]));   /* synthesis lineinfo="@27(120[13],192[20])"*/
    defparam i1_4_lut_adj_38075.INIT = "0xfbfa";
    (* lut_function="(A (B (C+(D)))+!A (B+!((D)+!C)))" *) LUT4 i1_4_lut_adj_38076 (.A(state[1]), 
            .B(top_turn2_filter), .C(state[0]), .D(n44683), .Z(start_sampling_N_2009));   /* synthesis lineinfo="@27(120[13],192[20])"*/
    defparam i1_4_lut_adj_38076.INIT = "0xccd4";
    (* lut_function="(A (B (D))+!A (B+(C)))" *) LUT4 i1_4_lut_adj_38077 (.A(state[2]), 
            .B(fft_start), .C(n19999), .D(n40124), .Z(start_fft_N_2013));   /* synthesis lineinfo="@27(120[13],192[20])"*/
    defparam i1_4_lut_adj_38077.INIT = "0xdc54";
    (* lut_function="(A (B+(C (D))))" *) LUT4 i1_4_lut_adj_38078 (.A(state[1]), 
            .B(n44646), .C(state[2]), .D(n44571), .Z(n30));   /* synthesis lineinfo="@27(120[13],192[20])"*/
    defparam i1_4_lut_adj_38078.INIT = "0xa888";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))" *) LUT4 i31_4_lut (.A(n5), 
            .B(n40832), .C(state[2]), .D(n40185), .Z(n14_adj_5248));   /* synthesis lineinfo="@27(120[13],192[20])"*/
    defparam i31_4_lut.INIT = "0xca0a";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C))))" *) LUT4 i1_4_lut_adj_38079 (.A(n44685), 
            .B(state[2]), .C(n44723), .D(was_control_reg_wr), .Z(n5));   /* synthesis lineinfo="@27(120[13],192[20])"*/
    defparam i1_4_lut_adj_38079.INIT = "0x5054";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_adj_38080 (.A(autorestart_mode), 
            .B(fft_finish), .Z(n40185));
    defparam i1_2_lut_adj_38080.INIT = "0xbbbb";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25682_2_lut_3_lut_4_lut (.A(pnhv_end[3]), 
            .B(n44713), .C(pnhv_end[5]), .D(pnhv_end[4]), .Z(pdamp_start_15__N_1827[5]));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25682_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25684_2_lut_rep_1204_3_lut_4_lut (.A(pnhv_end[3]), 
            .B(n44713), .C(pnhv_end[5]), .D(pnhv_end[4]), .Z(n44521));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25684_2_lut_rep_1204_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i26327_3_lut_4_lut (.A(phv_end[13]), 
            .B(n44378), .C(phv_end[14]), .D(phv_end[15]), .Z(pnhv_start_15__N_1859[15]));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26327_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!(A))" *) LUT4 i25652_1_lut (.A(pnhv_end[0]), .Z(pdamp_start_15__N_1827[0]));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25652_1_lut.INIT = "0x5555";
    (* lut_function="(A (B ((D)+!C)+!B !((D)+!C)))" *) LUT4 i19097_4_lut (.A(n44601), 
            .B(timer[1]), .C(timer[0]), .D(n35782), .Z(timer_15__N_1811[1]));
    defparam i19097_4_lut.INIT = "0x8828";
    (* lut_function="(A (B+!(C+(D)))+!A (B (C+(D))))" *) LUT4 autorestart_mode_I_37561_4_lut (.A(autorestart_mode_int), 
            .B(autorestart_mode), .C(state[2]), .D(n40124), .Z(autorestart_mode_N_2038));   /* synthesis lineinfo="@27(120[13],192[20])"*/
    defparam autorestart_mode_I_37561_4_lut.INIT = "0xccca";
    (* lut_function="(A (B ((D)+!C)+!B !((D)+!C)))" *) LUT4 i19101_4_lut (.A(n44601), 
            .B(timer[2]), .C(n44756), .D(n35782), .Z(timer_15__N_1811[2]));
    defparam i19101_4_lut.INIT = "0x8828";
    (* lut_function="(A (B ((D)+!C)+!B !((D)+!C)))" *) LUT4 i19103_4_lut (.A(n44601), 
            .B(timer[3]), .C(n44709), .D(n35782), .Z(timer_15__N_1811[3]));
    defparam i19103_4_lut.INIT = "0x8828";
    (* lut_function="(A (B (C))+!A (B (C+!(D))+!B !(C+(D))))" *) LUT4 start_dac_count_I_37550_4_lut (.A(n41923), 
            .B(start_dac_count), .C(n41009), .D(n39925), .Z(start_dac_count_N_2011));   /* synthesis lineinfo="@27(120[13],192[20])"*/
    defparam start_dac_count_I_37550_4_lut.INIT = "0xc0c5";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_38081 (.A(timer[8]), 
            .B(timer[5]), .C(timer[6]), .D(timer[3]), .Z(n41923));   /* synthesis lineinfo="@27(158[25],158[60])"*/
    defparam i1_4_lut_adj_38081.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_38082 (.A(timer[13]), 
            .B(n20152), .C(timer[0]), .D(timer[1]), .Z(n39925));   /* synthesis lineinfo="@27(158[25],158[60])"*/
    defparam i1_4_lut_adj_38082.INIT = "0xfffe";
    (* lut_function="(A (B ((D)+!C)+!B !((D)+!C)))" *) LUT4 i19105_4_lut (.A(n44601), 
            .B(timer[4]), .C(n44633), .D(n35782), .Z(timer_15__N_1811[4]));
    defparam i19105_4_lut.INIT = "0x8828";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i27586_2_lut (.A(pdamp_start[0]), 
            .B(PDamp_time[0]), .Z(pdamp_end_15__N_1843[0]));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i27586_2_lut.INIT = "0x6666";
    (* lut_function="(!(A))" *) LUT4 i26227_1_lut (.A(phv_end[0]), .Z(pnhv_start_15__N_1859[0]));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26227_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i24236_2_lut (.A(pnhv_start[0]), 
            .B(PnHV_time[0]), .Z(pnhv_end_15__N_1875[0]));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i24236_2_lut.INIT = "0x6666";
    (* lut_function="(A (B ((D)+!C)+!B !((D)+!C)))" *) LUT4 i19107_4_lut (.A(n44601), 
            .B(timer[5]), .C(n44561), .D(n35782), .Z(timer_15__N_1811[5]));
    defparam i19107_4_lut.INIT = "0x8828";
    (* lut_function="(!(A))" *) LUT4 i25063_1_lut (.A(pdelay[0]), .Z(phv_start_15__N_1891[0]));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25063_1_lut.INIT = "0x5555";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i25518_2_lut (.A(phv_start[0]), 
            .B(PHV_time[0]), .Z(phv_end_15__N_1907[0]));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i25518_2_lut.INIT = "0x6666";
    (* lut_function="(A (B ((D)+!C)+!B !((D)+!C)))" *) LUT4 i19109_4_lut (.A(n44601), 
            .B(timer[6]), .C(n44518), .D(n35782), .Z(timer_15__N_1811[6]));
    defparam i19109_4_lut.INIT = "0x8828";
    (* lut_function="(A (B (C (D))))" *) LUT4 i27281_2_lut_rep_1244_3_lut_4_lut (.A(timer[2]), 
            .B(n44756), .C(timer[4]), .D(timer[3]), .Z(n44561));   /* synthesis lineinfo="@27(93[26],93[35])"*/
    defparam i27281_2_lut_rep_1244_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B ((D)+!C)+!B !((D)+!C)))" *) LUT4 i19111_4_lut (.A(n44601), 
            .B(timer[7]), .C(n44483), .D(n35782), .Z(timer_15__N_1811[7]));
    defparam i19111_4_lut.INIT = "0x8828";
    (* lut_function="(A (B (C (D))))" *) LUT4 i27316_2_lut_rep_1095_3_lut_4_lut (.A(timer[7]), 
            .B(n44483), .C(timer[9]), .D(timer[8]), .Z(n44412));   /* synthesis lineinfo="@27(93[26],93[35])"*/
    defparam i27316_2_lut_rep_1095_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+(C+(D)))+!A !(B+!(D)))" *) LUT4 i1_4_lut_adj_38083 (.A(state[0]), 
            .B(n44685), .C(n20_adj_5249), .D(n25_adj_5250), .Z(state_5__N_1804[0]));   /* synthesis lineinfo="@27(120[13],192[20])"*/
    defparam i1_4_lut_adj_38083.INIT = "0xbba8";
    (* lut_function="(A (B ((D)+!C)+!B !((D)+!C)))" *) LUT4 i19113_4_lut (.A(n44601), 
            .B(timer[8]), .C(n44446), .D(n35782), .Z(timer_15__N_1811[8]));
    defparam i19113_4_lut.INIT = "0x8828";
    (* lut_function="(A (B ((D)+!C)+!B !((D)+!C)))" *) LUT4 i19115_4_lut (.A(n44601), 
            .B(timer[9]), .C(n44428), .D(n35782), .Z(timer_15__N_1811[9]));
    defparam i19115_4_lut.INIT = "0x8828";
    (* lut_function="(A (B ((D)+!C)+!B !((D)+!C)))" *) LUT4 i19117_4_lut (.A(n44601), 
            .B(timer[10]), .C(n44412), .D(n35782), .Z(timer_15__N_1811[10]));
    defparam i19117_4_lut.INIT = "0x8828";
    (* lut_function="(A (B ((D)+!C)+!B !((D)+!C)))" *) LUT4 i19119_4_lut (.A(n44601), 
            .B(timer[11]), .C(n44398), .D(n35782), .Z(timer_15__N_1811[11]));
    defparam i19119_4_lut.INIT = "0x8828";
    (* lut_function="(A (B ((D)+!C)+!B !((D)+!C)))" *) LUT4 i19121_4_lut (.A(n44601), 
            .B(timer[12]), .C(n44386), .D(n35782), .Z(timer_15__N_1811[12]));
    defparam i19121_4_lut.INIT = "0x8828";
    (* lut_function="(A (B ((D)+!C)+!B !((D)+!C)))" *) LUT4 i19123_4_lut (.A(n44601), 
            .B(timer[13]), .C(n34059), .D(n35782), .Z(timer_15__N_1811[13]));
    defparam i19123_4_lut.INIT = "0x8828";
    (* lut_function="(!(A (B (C)+!B (C (D)+!C !(D)))+!A (C (D)+!C !(D))))" *) LUT4 i25088_2_lut_3_lut_4_lut (.A(pdelay[2]), 
            .B(n44843), .C(pdelay[4]), .D(pdelay[3]), .Z(phv_start_15__N_1891[4]));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25088_2_lut_3_lut_4_lut.INIT = "0x0f78";
    (* lut_function="(A (B+(C (D))))" *) LUT4 i1_4_lut_adj_38084 (.A(n44601), 
            .B(timer[14]), .C(n41461), .D(n34059), .Z(timer_15__N_1811[14]));
    defparam i1_4_lut_adj_38084.INIT = "0xa888";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_3_lut_adj_38085 (.A(n36396), 
            .B(timer[15]), .C(timer[13]), .Z(n41461));
    defparam i1_3_lut_adj_38085.INIT = "0x1010";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (C (D)))" *) LUT4 i25090_2_lut_rep_1245_3_lut_4_lut (.A(pdelay[2]), 
            .B(n44843), .C(pdelay[4]), .D(pdelay[3]), .Z(n44562));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25090_2_lut_rep_1245_3_lut_4_lut.INIT = "0xf080";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i26250_2_lut_3_lut_4_lut (.A(phv_end[2]), 
            .B(n44846), .C(phv_end[4]), .D(phv_end[3]), .Z(pnhv_start_15__N_1859[4]));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26250_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26252_2_lut_rep_1247_3_lut_4_lut (.A(phv_end[2]), 
            .B(n44846), .C(phv_end[4]), .D(phv_end[3]), .Z(n44564));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26252_2_lut_rep_1247_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25675_2_lut_3_lut_4_lut (.A(pnhv_end[2]), 
            .B(n44848), .C(pnhv_end[4]), .D(pnhv_end[3]), .Z(pdamp_start_15__N_1827[4]));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25675_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25677_2_lut_rep_1248_3_lut_4_lut (.A(pnhv_end[2]), 
            .B(n44848), .C(pnhv_end[4]), .D(pnhv_end[3]), .Z(n44565));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25677_2_lut_rep_1248_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i42_4_lut_adj_38086 (.A(state[0]), 
            .B(n14_adj_5251), .C(state[2]), .D(n16_adj_5252), .Z(n25_adj_5250));   /* synthesis lineinfo="@27(120[13],192[20])"*/
    defparam i42_4_lut_adj_38086.INIT = "0xc5c0";
    (* lut_function="(A (B+!(C (D)))+!A (B (C)+!B !((D)+!C)))" *) LUT4 i41_4_lut (.A(state_5__N_1979[0]), 
            .B(state[0]), .C(state[1]), .D(n20154), .Z(n16_adj_5252));   /* synthesis lineinfo="@27(120[13],192[20])"*/
    defparam i41_4_lut.INIT = "0xcafa";
    (* lut_function="(A (B (C (D))+!B (D))+!A (C (D)))" *) LUT4 i1_3_lut_4_lut_adj_38087 (.A(state[0]), 
            .B(n44779), .C(state[1]), .D(state[2]), .Z(n20_adj_5249));   /* synthesis lineinfo="@27(120[13],192[20])"*/
    defparam i1_3_lut_4_lut_adj_38087.INIT = "0xf200";
    (* lut_function="(!(A+(B+!(C+(D)))))" *) LUT4 i18449_3_lut_4_lut (.A(n44860), 
            .B(autorestart_mode_int), .C(was_control_reg_wr), .D(state[0]), 
            .Z(state_5__N_1979[0]));   /* synthesis lineinfo="@27(126[21],135[24])"*/
    defparam i18449_3_lut_4_lut.INIT = "0x1110";
    (* lut_function="(A (B (C (D))))" *) LUT4 i27309_2_lut_rep_1111_3_lut_4_lut (.A(timer[6]), 
            .B(n44518), .C(timer[8]), .D(timer[7]), .Z(n44428));   /* synthesis lineinfo="@27(93[26],93[35])"*/
    defparam i27309_2_lut_rep_1111_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pdamp_start_15__I_0_i11_2_lut_rep_1411 (.A(pdamp_start[5]), 
            .B(timer[5]), .Z(n44728));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i11_2_lut_rep_1411.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pdamp_start_15__I_0_i9_2_lut_rep_1412 (.A(pdamp_start[4]), 
            .B(timer[4]), .Z(n44729));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i9_2_lut_rep_1412.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pdamp_start_15__I_0_i17_2_lut_rep_1413 (.A(pdamp_start[8]), 
            .B(timer[8]), .Z(n44730));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i17_2_lut_rep_1413.INIT = "0x6666";
    (* lut_function="(A (B (C (D)+!C !(D)))+!A !(B+!(C (D)+!C !(D))))" *) LUT4 i35710_2_lut_3_lut_4_lut (.A(pdamp_start[8]), 
            .B(timer[8]), .C(timer[4]), .D(pdamp_start[4]), .Z(n42574));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam i35710_2_lut_3_lut_4_lut.INIT = "0x9009";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 pdamp_start_15__I_0_i8_3_lut_3_lut (.A(pdamp_start[8]), 
            .B(timer[8]), .C(timer[4]), .Z(n8_adj_5253));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i8_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (C)+!A ((C)+!B)))" *) LUT4 i1_2_lut_3_lut (.A(fft_start), 
            .B(fft_work), .C(fft_finish), .Z(n5103));
    defparam i1_2_lut_3_lut.INIT = "0x0e0e";
    (* lut_function="(A+(B+!(C (D))))" *) LUT4 i1_3_lut_4_lut_adj_38088 (.A(fft_start), 
            .B(fft_work), .C(almost_empty_i2s), .D(autorestart_mode), 
            .Z(n40832));
    defparam i1_3_lut_4_lut_adj_38088.INIT = "0xefff";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i1_4_lut_adj_38089 (.A(n40073), 
            .B(n39919), .C(timer[8]), .D(timer[7]), .Z(n36396));   /* synthesis lineinfo="@27(158[25],158[60])"*/
    defparam i1_4_lut_adj_38089.INIT = "0xfcec";
    (* lut_function="(!(A (B (C)+!B (C (D)+!C !(D)))+!A (C (D)+!C !(D))))" *) LUT4 i25126_2_lut_3_lut_4_lut (.A(pdelay[7]), 
            .B(n44484), .C(pdelay[9]), .D(pdelay[8]), .Z(phv_start_15__N_1891[9]));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25126_2_lut_3_lut_4_lut.INIT = "0x0f78";
    (* lut_function="(A (C (D)+!C !(D))+!A (B (C (D)+!C !(D))+!B !(C)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_38090 (.A(pdelay[6]), 
            .B(n44519), .C(pdelay[8]), .D(pdelay[7]), .Z(phv_start_15__N_1891[8]));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_38090.INIT = "0xe10f";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (C)))" *) LUT4 i25123_2_lut_rep_1112_3_lut_4_lut (.A(pdelay[6]), 
            .B(n44519), .C(pdelay[8]), .D(pdelay[7]), .Z(n44429));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25123_2_lut_rep_1112_3_lut_4_lut.INIT = "0xfef0";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i26278_2_lut_3_lut_4_lut (.A(phv_end[6]), 
            .B(n44520), .C(phv_end[8]), .D(phv_end[7]), .Z(pnhv_start_15__N_1859[8]));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26278_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26280_2_lut_rep_1113_3_lut_4_lut (.A(phv_end[6]), 
            .B(n44520), .C(phv_end[8]), .D(phv_end[7]), .Z(n44430));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26280_2_lut_rep_1113_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25703_2_lut_3_lut_4_lut (.A(pnhv_end[6]), 
            .B(n44521), .C(pnhv_end[8]), .D(pnhv_end[7]), .Z(pdamp_start_15__N_1827[8]));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25703_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25705_2_lut_rep_1114_3_lut_4_lut (.A(pnhv_end[6]), 
            .B(n44521), .C(pnhv_end[8]), .D(pnhv_end[7]), .Z(n44431));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25705_2_lut_rep_1114_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i25752_3_lut_4_lut (.A(pnhv_end[13]), 
            .B(n44379), .C(pnhv_end[14]), .D(pnhv_end[15]), .Z(pdamp_start_15__N_1827[15]));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25752_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A (B (C (D))))" *) LUT4 i27337_2_lut_3_lut_4_lut (.A(timer[10]), 
            .B(n44412), .C(timer[12]), .D(timer[11]), .Z(n34059));   /* synthesis lineinfo="@27(93[26],93[35])"*/
    defparam i27337_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_rep_1436 (.A(timer[6]), .B(timer[5]), 
            .Z(n44753));
    defparam i1_2_lut_rep_1436.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1_3_lut_rep_1363_4_lut (.A(timer[6]), 
            .B(timer[5]), .C(timer[8]), .D(timer[3]), .Z(n44680));
    defparam i1_3_lut_rep_1363_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_rep_1437 (.A(timer[15]), .B(timer[14]), 
            .Z(n44754));
    defparam i1_2_lut_rep_1437.INIT = "0xeeee";
    (* lut_function="(A+(B+(C (D))))" *) LUT4 i1_3_lut_4_lut_adj_38091 (.A(timer[15]), 
            .B(timer[14]), .C(timer[13]), .D(n36396), .Z(n35782));
    defparam i1_3_lut_4_lut_adj_38091.INIT = "0xfeee";
    (* lut_function="(A (B))" *) LUT4 i19133_2_lut_rep_1439 (.A(timer[0]), 
            .B(timer[1]), .Z(n44756));
    defparam i19133_2_lut_rep_1439.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i27274_2_lut_rep_1316_3_lut_4_lut (.A(timer[0]), 
            .B(timer[1]), .C(timer[3]), .D(timer[2]), .Z(n44633));
    defparam i27274_2_lut_rep_1316_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C)))" *) LUT4 i27267_2_lut_rep_1392_3_lut (.A(timer[0]), 
            .B(timer[1]), .C(timer[2]), .Z(n44709));
    defparam i27267_2_lut_rep_1392_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i19165_2_lut_3_lut (.A(timer[0]), 
            .B(timer[1]), .C(timer[2]), .Z(n25662));
    defparam i19165_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25147_2_lut_3_lut_4_lut (.A(pdelay[10]), 
            .B(n44413), .C(pdelay[12]), .D(pdelay[11]), .Z(phv_start_15__N_1891[12]));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25147_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25149_2_lut_rep_1060_3_lut_4_lut (.A(pdelay[10]), 
            .B(n44413), .C(pdelay[12]), .D(pdelay[11]), .Z(n44377));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25149_2_lut_rep_1060_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))" *) LUT4 PHV_I_0_4_lut (.A(PHV_N_2030), 
            .B(n24_adj_5254), .C(n30_adj_5255), .D(n42812), .Z(PHV_N_2029));   /* synthesis lineinfo="@27(111[22],111[63])"*/
    defparam PHV_I_0_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 phv_start_15__I_0_i32_4_lut (.A(n24_adj_5256), 
            .B(n30_adj_5257), .C(n44791), .D(n42871), .Z(PHV_N_2030));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i32_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 timer_15__I_0_288_i24_4_lut (.A(n16_adj_5258), 
            .B(n22_adj_5259), .C(n43430), .D(n42792), .Z(n24_adj_5254));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i24_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 timer_15__I_0_288_i30_4_lut (.A(n12_adj_5260), 
            .B(n28_adj_5261), .C(n43442), .D(n42814), .Z(n30_adj_5255));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i30_4_lut.INIT = "0xcacc";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i35948_4_lut (.A(n43442), 
            .B(n43445), .C(n43465), .D(n42797), .Z(n42812));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam i35948_4_lut.INIT = "0x0001";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 phv_start_15__I_0_i24_4_lut (.A(n16_adj_5262), 
            .B(n22_adj_5263), .C(n44799), .D(n42856), .Z(n24_adj_5256));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i24_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 phv_start_15__I_0_i30_4_lut (.A(n12_adj_5264), 
            .B(n28_adj_5265), .C(n44791), .D(n42878), .Z(n30_adj_5257));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i30_4_lut.INIT = "0xcacc";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i36007_4_lut (.A(n44793), 
            .B(n44792), .C(n44799), .D(n42854), .Z(n42871));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam i36007_4_lut.INIT = "0x1011";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 phv_start_15__I_0_i22_4_lut (.A(n6_adj_5266), 
            .B(n20_adj_5267), .C(n44799), .D(n42858), .Z(n22_adj_5263));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i22_4_lut.INIT = "0xcacc";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i35992_4_lut (.A(n44801), 
            .B(n44800), .C(n44794), .D(n42844), .Z(n42856));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam i35992_4_lut.INIT = "0x1011";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_288_i16_3_lut (.A(n8_adj_5268), 
            .B(phv_end[9]), .C(timer[9]), .Z(n16_adj_5258));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 timer_15__I_0_288_i22_4_lut (.A(n6_adj_5269), 
            .B(n20_adj_5270), .C(n43430), .D(n42794), .Z(n22_adj_5259));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i22_4_lut.INIT = "0xcacc";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i35928_4_lut (.A(n43433), 
            .B(n43475), .C(n43467), .D(n42780), .Z(n42792));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam i35928_4_lut.INIT = "0x1011";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_288_i8_3_lut (.A(phv_end[4]), 
            .B(phv_end[8]), .C(timer[8]), .Z(n8_adj_5268));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_288_i6_3_lut (.A(phv_end[2]), 
            .B(phv_end[3]), .C(timer[3]), .Z(n6_adj_5269));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_288_i20_3_lut (.A(n18_adj_5271), 
            .B(phv_end[12]), .C(timer[12]), .Z(n20_adj_5270));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_288_i25_rep_116_2_lut (.A(timer[12]), 
            .B(phv_end[12]), .Z(n43430));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i25_rep_116_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D))))" *) LUT4 i35930_4_lut (.A(timer[11]), 
            .B(timer[10]), .C(phv_end[11]), .D(phv_end[10]), .Z(n42794));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam i35930_4_lut.INIT = "0x8421";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_288_i12_3_lut (.A(n10_adj_5272), 
            .B(phv_end[7]), .C(timer[7]), .Z(n12_adj_5260));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 timer_15__I_0_288_i28_4_lut (.A(n4_adj_5273), 
            .B(n26_adj_5274), .C(n43442), .D(n42816), .Z(n28_adj_5261));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i28_4_lut.INIT = "0xcacc";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i35950_4_lut (.A(n43445), 
            .B(n43465), .C(n43460), .D(n42767), .Z(n42814));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam i35950_4_lut.INIT = "0x1011";
    (* lut_function="(!(A (B (C (D))+!B (C+(D)))+!A ((C)+!B)))" *) LUT4 timer_15__I_0_288_i4_4_lut (.A(phv_end[0]), 
            .B(phv_end[1]), .C(timer[1]), .D(timer[0]), .Z(n4_adj_5273));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i4_4_lut.INIT = "0x0c8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_288_i26_3_lut (.A(n14_adj_5275), 
            .B(phv_end[15]), .C(timer[15]), .Z(n26_adj_5274));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i26_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_288_i31_rep_128_2_lut (.A(timer[15]), 
            .B(phv_end[15]), .Z(n43442));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i31_rep_128_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D))))" *) LUT4 i35952_4_lut (.A(timer[14]), 
            .B(timer[13]), .C(phv_end[14]), .D(phv_end[13]), .Z(n42816));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam i35952_4_lut.INIT = "0x8421";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_288_i10_3_lut (.A(phv_end[5]), 
            .B(phv_end[6]), .C(timer[6]), .Z(n10_adj_5272));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i35933_4_lut (.A(n43430), 
            .B(n43433), .C(n43475), .D(n42778), .Z(n42797));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam i35933_4_lut.INIT = "0x0100";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i26306_2_lut_3_lut_4_lut (.A(phv_end[10]), 
            .B(n44414), .C(phv_end[12]), .D(phv_end[11]), .Z(pnhv_start_15__N_1859[12]));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26306_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i35914_4_lut (.A(n43467), 
            .B(n43469), .C(n43460), .D(n42765), .Z(n42778));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam i35914_4_lut.INIT = "0x1011";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26308_2_lut_rep_1061_3_lut_4_lut (.A(phv_end[10]), 
            .B(n44414), .C(phv_end[12]), .D(phv_end[11]), .Z(n44378));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26308_2_lut_rep_1061_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 phv_start_15__I_0_i28_4_lut (.A(n4_adj_5276), 
            .B(n26_adj_5277), .C(n44791), .D(n42880), .Z(n28_adj_5265));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i28_4_lut.INIT = "0xcacc";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i36014_4_lut (.A(n44793), 
            .B(n44792), .C(n44796), .D(n42831), .Z(n42878));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam i36014_4_lut.INIT = "0x1011";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pnhv_start_15__I_0_i31_2_lut_rep_1445 (.A(pnhv_start[15]), 
            .B(timer[15]), .Z(n44762));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i31_2_lut_rep_1445.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 pnhv_start_15__I_0_i26_3_lut_3_lut (.A(pnhv_start[15]), 
            .B(timer[15]), .C(n14_adj_5278), .Z(n26_adj_5279));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i26_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 phv_start_15__I_0_i4_4_lut (.A(timer[0]), 
            .B(timer[1]), .C(phv_start[1]), .D(phv_start[0]), .Z(n4_adj_5276));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pnhv_start_15__I_0_i27_2_lut_rep_1446 (.A(pnhv_start[13]), 
            .B(timer[13]), .Z(n44763));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i27_2_lut_rep_1446.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25731_2_lut_3_lut_4_lut (.A(pnhv_end[10]), 
            .B(n44415), .C(pnhv_end[12]), .D(pnhv_end[11]), .Z(pdamp_start_15__N_1827[12]));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25731_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25733_2_lut_rep_1062_3_lut_4_lut (.A(pnhv_end[10]), 
            .B(n44415), .C(pnhv_end[12]), .D(pnhv_end[11]), .Z(n44379));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25733_2_lut_rep_1062_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i35990_4_lut (.A(n44801), 
            .B(n44800), .C(n44794), .D(n42839), .Z(n42854));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam i35990_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+!(B+(C+!(D)))))" *) LUT4 i35975_4_lut (.A(n44803), 
            .B(n44796), .C(n44795), .D(n42826), .Z(n42839));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam i35975_4_lut.INIT = "0x5455";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pnhv_start_15__I_0_i29_2_lut_rep_1447 (.A(pnhv_start[14]), 
            .B(timer[14]), .Z(n44764));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i29_2_lut_rep_1447.INIT = "0x6666";
    (* lut_function="(!(A+!(B+(C+(D)))))" *) LUT4 i35962_4_lut (.A(n44797), 
            .B(n44802), .C(n44798), .D(n5_adj_5280), .Z(n42826));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam i35962_4_lut.INIT = "0x5554";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 phv_start_15__I_0_i5_2_lut (.A(phv_start[2]), 
            .B(timer[2]), .Z(n5_adj_5280));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i5_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C (D)+!C !(D)))+!A !(B+!(C (D)+!C !(D))))" *) LUT4 i35888_2_lut_3_lut_4_lut (.A(pnhv_start[14]), 
            .B(timer[14]), .C(timer[13]), .D(pnhv_start[13]), .Z(n42752));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam i35888_2_lut_3_lut_4_lut.INIT = "0x9009";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 pnhv_start_15__I_0_i14_3_lut_3_lut (.A(pnhv_start[14]), 
            .B(timer[14]), .C(timer[13]), .Z(n14_adj_5278));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i14_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pnhv_start_15__I_0_i15_2_lut_rep_1448 (.A(pnhv_start[7]), 
            .B(timer[7]), .Z(n44765));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i15_2_lut_rep_1448.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 pnhv_start_15__I_0_i12_3_lut_3_lut (.A(pnhv_start[7]), 
            .B(timer[7]), .C(n10_adj_5281), .Z(n12_adj_5282));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i12_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pnhv_start_15__I_0_i13_2_lut_rep_1449 (.A(pnhv_start[6]), 
            .B(timer[6]), .Z(n44766));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i13_2_lut_rep_1449.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 pnhv_start_15__I_0_i10_3_lut_3_lut (.A(pnhv_start[6]), 
            .B(timer[6]), .C(timer[5]), .Z(n10_adj_5281));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i10_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pnhv_start_15__I_0_i19_2_lut_rep_1450 (.A(pnhv_start[9]), 
            .B(timer[9]), .Z(n44767));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i19_2_lut_rep_1450.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_288_i23_rep_119_2_lut (.A(timer[11]), 
            .B(phv_end[11]), .Z(n43433));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i23_rep_119_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 pnhv_start_15__I_0_i16_3_lut_3_lut (.A(pnhv_start[9]), 
            .B(timer[9]), .C(n8_adj_5283), .Z(n16_adj_5284));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i16_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_288_i21_rep_161_2_lut (.A(timer[10]), 
            .B(phv_end[10]), .Z(n43475));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i21_rep_161_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pnhv_start_15__I_0_i11_2_lut_rep_1451 (.A(pnhv_start[5]), 
            .B(timer[5]), .Z(n44768));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i11_2_lut_rep_1451.INIT = "0x6666";
    (* lut_function="(A (B (C (D)+!C !(D)))+!A !(B+!(C (D)+!C !(D))))" *) LUT4 i35839_2_lut_3_lut_4_lut (.A(pnhv_start[5]), 
            .B(timer[5]), .C(timer[6]), .D(pnhv_start[6]), .Z(n42703));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam i35839_2_lut_3_lut_4_lut.INIT = "0x9009";
    (* lut_function="(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D))))" *) LUT4 i35916_4_lut (.A(timer[8]), 
            .B(timer[4]), .C(phv_end[8]), .D(phv_end[4]), .Z(n42780));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam i35916_4_lut.INIT = "0x8421";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_288_i18_3_lut (.A(phv_end[10]), 
            .B(phv_end[11]), .C(timer[11]), .Z(n18_adj_5271));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pnhv_start_15__I_0_i25_2_lut_rep_1453 (.A(pnhv_start[12]), 
            .B(timer[12]), .Z(n44770));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i25_2_lut_rep_1453.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_288_i29_rep_131_2_lut (.A(timer[14]), 
            .B(phv_end[14]), .Z(n43445));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i29_rep_131_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_288_i27_rep_151_2_lut (.A(timer[13]), 
            .B(phv_end[13]), .Z(n43465));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i27_rep_151_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 pnhv_start_15__I_0_i20_3_lut_3_lut (.A(pnhv_start[12]), 
            .B(timer[12]), .C(n18_adj_5285), .Z(n20_adj_5286));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i20_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D))))" *) LUT4 i35903_4_lut (.A(timer[6]), 
            .B(timer[5]), .C(phv_end[6]), .D(phv_end[5]), .Z(n42767));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam i35903_4_lut.INIT = "0x8421";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_288_i14_3_lut (.A(phv_end[13]), 
            .B(phv_end[14]), .C(timer[14]), .Z(n14_adj_5275));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_288_i19_rep_153_2_lut (.A(timer[9]), 
            .B(phv_end[9]), .Z(n43467));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i19_rep_153_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_288_i17_rep_155_2_lut (.A(timer[8]), 
            .B(phv_end[8]), .Z(n43469));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i17_rep_155_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_288_i15_rep_146_2_lut (.A(timer[7]), 
            .B(phv_end[7]), .Z(n43460));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i15_rep_146_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i35901_4_lut (.A(n43458), 
            .B(n43456), .C(n43462), .D(n42756), .Z(n42765));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam i35901_4_lut.INIT = "0x1011";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_288_i13_rep_144_2_lut (.A(timer[6]), 
            .B(phv_end[6]), .Z(n43458));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i13_rep_144_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_288_i11_rep_142_2_lut (.A(timer[5]), 
            .B(phv_end[5]), .Z(n43456));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i11_rep_142_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_288_i9_rep_148_2_lut (.A(timer[4]), 
            .B(phv_end[4]), .Z(n43462));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam timer_15__I_0_288_i9_rep_148_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D))))" *) LUT4 i35892_4_lut (.A(timer[3]), 
            .B(timer[2]), .C(phv_end[3]), .D(phv_end[2]), .Z(n42756));   /* synthesis lineinfo="@27(111[47],111[62])"*/
    defparam i35892_4_lut.INIT = "0x8421";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pnhv_start_15__I_0_i21_2_lut_rep_1456 (.A(pnhv_start[10]), 
            .B(timer[10]), .Z(n44773));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i21_2_lut_rep_1456.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pnhv_start_15__I_0_i23_2_lut_rep_1457 (.A(pnhv_start[11]), 
            .B(timer[11]), .Z(n44774));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i23_2_lut_rep_1457.INIT = "0x6666";
    (* lut_function="(A (B (C (D)+!C !(D)))+!A !(B+!(C (D)+!C !(D))))" *) LUT4 i35866_2_lut_3_lut_4_lut (.A(pnhv_start[11]), 
            .B(timer[11]), .C(timer[10]), .D(pnhv_start[10]), .Z(n42730));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam i35866_2_lut_3_lut_4_lut.INIT = "0x9009";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 pnhv_start_15__I_0_i18_3_lut_3_lut (.A(pnhv_start[11]), 
            .B(timer[11]), .C(timer[10]), .Z(n18_adj_5285));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i18_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pnhv_start_15__I_0_i9_2_lut_rep_1458 (.A(pnhv_start[4]), 
            .B(timer[4]), .Z(n44775));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i9_2_lut_rep_1458.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pnhv_start_15__I_0_i17_2_lut_rep_1459 (.A(pnhv_start[8]), 
            .B(timer[8]), .Z(n44776));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i17_2_lut_rep_1459.INIT = "0x6666";
    (* lut_function="(A (B (C (D)+!C !(D)))+!A !(B+!(C (D)+!C !(D))))" *) LUT4 i35852_2_lut_3_lut_4_lut (.A(pnhv_start[8]), 
            .B(timer[8]), .C(timer[4]), .D(pnhv_start[4]), .Z(n42716));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam i35852_2_lut_3_lut_4_lut.INIT = "0x9009";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 pnhv_start_15__I_0_i8_3_lut_3_lut (.A(pnhv_start[8]), 
            .B(timer[8]), .C(timer[4]), .Z(n8_adj_5283));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i8_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pnhv_start_15__I_0_i7_2_lut_rep_1460 (.A(pnhv_start[3]), 
            .B(timer[3]), .Z(n44777));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i7_2_lut_rep_1460.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 pnhv_start_15__I_0_i6_3_lut_3_lut (.A(pnhv_start[3]), 
            .B(timer[3]), .C(timer[2]), .Z(n6_adj_5287));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i6_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(A+(B))" *) LUT4 rgb_g_I_37556_2_lut_rep_1462 (.A(was_control_reg_wr), 
            .B(\regs[2][3] ), .Z(n44779));   /* synthesis lineinfo="@27(181[25],181[96])"*/
    defparam rgb_g_I_37556_2_lut_rep_1462.INIT = "0xeeee";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_2_lut_rep_1405_3_lut (.A(was_control_reg_wr), 
            .B(\regs[2][3] ), .C(state[0]), .Z(n44722));   /* synthesis lineinfo="@27(181[25],181[96])"*/
    defparam i1_2_lut_rep_1405_3_lut.INIT = "0x1010";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_rep_1464 (.A(state[4]), .B(state[5]), 
            .Z(n44781));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam i1_2_lut_rep_1464.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_3_lut_rep_1366_4_lut (.A(state[4]), 
            .B(state[5]), .C(state[3]), .D(state[2]), .Z(n44683));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam i1_3_lut_rep_1366_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_38092 (.A(state[4]), 
            .B(state[5]), .C(n44782), .D(state[3]), .Z(n40124));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_38092.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_rep_1368_3_lut (.A(state[4]), 
            .B(state[5]), .C(state[3]), .Z(n44685));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam i1_2_lut_rep_1368_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A+(B+((D)+!C))))" *) LUT4 i1_2_lut_rep_1329_3_lut_4_lut (.A(state[4]), 
            .B(state[5]), .C(state[0]), .D(state[3]), .Z(n44646));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam i1_2_lut_rep_1329_3_lut_4_lut.INIT = "0x0010";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_rep_1465 (.A(state[0]), .B(state[1]), 
            .Z(n44782));
    defparam i1_2_lut_rep_1465.INIT = "0xeeee";
    (* lut_function="(A (B (C)+!B (C (D)))+!A (B (C)+!B (C+!(D))))" *) LUT4 i1_4_lut_4_lut_4_lut (.A(state[0]), 
            .B(state[1]), .C(rgb_r), .D(n44683), .Z(rgb_r_N_2015));
    defparam i1_4_lut_4_lut_4_lut.INIT = "0xf0d1";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_38093 (.A(state[0]), 
            .B(state[1]), .C(timer[15]), .D(n44683), .Z(timer_15__N_1811[15]));
    defparam i1_2_lut_3_lut_4_lut_adj_38093.INIT = "0xf0e0";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 phv_start_15__I_0_i31_2_lut_rep_1474 (.A(phv_start[15]), 
            .B(timer[15]), .Z(n44791));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i31_2_lut_rep_1474.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 phv_start_15__I_0_i26_3_lut_3_lut (.A(phv_start[15]), 
            .B(timer[15]), .C(n14_adj_5288), .Z(n26_adj_5277));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i26_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 phv_start_15__I_0_i27_2_lut_rep_1475 (.A(phv_start[13]), 
            .B(timer[13]), .Z(n44792));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i27_2_lut_rep_1475.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 phv_start_15__I_0_i29_2_lut_rep_1476 (.A(phv_start[14]), 
            .B(timer[14]), .Z(n44793));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i29_2_lut_rep_1476.INIT = "0x6666";
    (* lut_function="(A (B (C (D)+!C !(D)))+!A !(B+!(C (D)+!C !(D))))" *) LUT4 i36016_2_lut_3_lut_4_lut (.A(phv_start[14]), 
            .B(timer[14]), .C(timer[13]), .D(phv_start[13]), .Z(n42880));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam i36016_2_lut_3_lut_4_lut.INIT = "0x9009";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 phv_start_15__I_0_i14_3_lut_3_lut (.A(phv_start[14]), 
            .B(timer[14]), .C(timer[13]), .Z(n14_adj_5288));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i14_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 phv_start_15__I_0_i19_2_lut_rep_1477 (.A(phv_start[9]), 
            .B(timer[9]), .Z(n44794));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i19_2_lut_rep_1477.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 phv_start_15__I_0_i16_3_lut_3_lut (.A(phv_start[9]), 
            .B(timer[9]), .C(n8_adj_5289), .Z(n16_adj_5262));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i16_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 phv_start_15__I_0_i13_2_lut_rep_1478 (.A(phv_start[6]), 
            .B(timer[6]), .Z(n44795));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i13_2_lut_rep_1478.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 phv_start_15__I_0_i10_3_lut_3_lut (.A(phv_start[6]), 
            .B(timer[6]), .C(timer[5]), .Z(n10_adj_5290));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i10_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 phv_start_15__I_0_i15_2_lut_rep_1479 (.A(phv_start[7]), 
            .B(timer[7]), .Z(n44796));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i15_2_lut_rep_1479.INIT = "0x6666";
    (* lut_function="(A (B (C (D))))" *) LUT4 i27302_2_lut_rep_1129_3_lut_4_lut (.A(timer[5]), 
            .B(n44561), .C(timer[7]), .D(timer[6]), .Z(n44446));   /* synthesis lineinfo="@27(93[26],93[35])"*/
    defparam i27302_2_lut_rep_1129_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 phv_start_15__I_0_i12_3_lut_3_lut (.A(phv_start[7]), 
            .B(timer[7]), .C(n10_adj_5290), .Z(n12_adj_5264));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i12_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 phv_start_15__I_0_i11_2_lut_rep_1480 (.A(phv_start[5]), 
            .B(timer[5]), .Z(n44797));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i11_2_lut_rep_1480.INIT = "0x6666";
    (* lut_function="(A (B (C (D)+!C !(D)))+!A !(B+!(C (D)+!C !(D))))" *) LUT4 i35967_2_lut_3_lut_4_lut (.A(phv_start[5]), 
            .B(timer[5]), .C(timer[6]), .D(phv_start[6]), .Z(n42831));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam i35967_2_lut_3_lut_4_lut.INIT = "0x9009";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 phv_start_15__I_0_i7_2_lut_rep_1481 (.A(phv_start[3]), 
            .B(timer[3]), .Z(n44798));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i7_2_lut_rep_1481.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 phv_start_15__I_0_i6_3_lut_3_lut (.A(phv_start[3]), 
            .B(timer[3]), .C(timer[2]), .Z(n6_adj_5266));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i6_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 phv_start_15__I_0_i25_2_lut_rep_1482 (.A(phv_start[12]), 
            .B(timer[12]), .Z(n44799));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i25_2_lut_rep_1482.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 phv_start_15__I_0_i20_3_lut_3_lut (.A(phv_start[12]), 
            .B(timer[12]), .C(n18_adj_5291), .Z(n20_adj_5267));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i20_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 phv_start_15__I_0_i21_2_lut_rep_1483 (.A(phv_start[10]), 
            .B(timer[10]), .Z(n44800));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i21_2_lut_rep_1483.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 phv_start_15__I_0_i23_2_lut_rep_1484 (.A(phv_start[11]), 
            .B(timer[11]), .Z(n44801));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i23_2_lut_rep_1484.INIT = "0x6666";
    (* lut_function="(A (B (C (D)+!C !(D)))+!A !(B+!(C (D)+!C !(D))))" *) LUT4 i35994_2_lut_3_lut_4_lut (.A(phv_start[11]), 
            .B(timer[11]), .C(timer[10]), .D(phv_start[10]), .Z(n42858));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam i35994_2_lut_3_lut_4_lut.INIT = "0x9009";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 phv_start_15__I_0_i18_3_lut_3_lut (.A(phv_start[11]), 
            .B(timer[11]), .C(timer[10]), .Z(n18_adj_5291));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i18_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 phv_start_15__I_0_i9_2_lut_rep_1485 (.A(phv_start[4]), 
            .B(timer[4]), .Z(n44802));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i9_2_lut_rep_1485.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 phv_start_15__I_0_i17_2_lut_rep_1486 (.A(phv_start[8]), 
            .B(timer[8]), .Z(n44803));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i17_2_lut_rep_1486.INIT = "0x6666";
    (* lut_function="(A (B (C (D)+!C !(D)))+!A !(B+!(C (D)+!C !(D))))" *) LUT4 i35980_2_lut_3_lut_4_lut (.A(phv_start[8]), 
            .B(timer[8]), .C(timer[4]), .D(phv_start[4]), .Z(n42844));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam i35980_2_lut_3_lut_4_lut.INIT = "0x9009";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 phv_start_15__I_0_i8_3_lut_3_lut (.A(phv_start[8]), 
            .B(timer[8]), .C(timer[4]), .Z(n8_adj_5289));   /* synthesis lineinfo="@27(111[23],111[41])"*/
    defparam phv_start_15__I_0_i8_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (C)+!A (B (C)+!B (C (D)+!C !(D)))))" *) LUT4 i25111_2_lut_3_lut_4_lut (.A(pdelay[5]), 
            .B(n44562), .C(pdelay[7]), .D(pdelay[6]), .Z(phv_start_15__N_1891[7]));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25111_2_lut_3_lut_4_lut.INIT = "0x0f1e";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i25113_2_lut_rep_1130_3_lut_4_lut (.A(pdelay[5]), 
            .B(n44562), .C(pdelay[7]), .D(pdelay[6]), .Z(n44447));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25113_2_lut_rep_1130_3_lut_4_lut.INIT = "0xf0e0";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i26271_2_lut_3_lut_4_lut (.A(phv_end[5]), 
            .B(n44564), .C(phv_end[7]), .D(phv_end[6]), .Z(pnhv_start_15__N_1859[7]));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26271_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26273_2_lut_rep_1131_3_lut_4_lut (.A(phv_end[5]), 
            .B(n44564), .C(phv_end[7]), .D(phv_end[6]), .Z(n44448));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26273_2_lut_rep_1131_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25161_2_lut_3_lut_4_lut (.A(pdelay[12]), 
            .B(n44387), .C(pdelay[14]), .D(pdelay[13]), .Z(phv_start_15__N_1891[14]));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25161_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25696_2_lut_3_lut_4_lut (.A(pnhv_end[5]), 
            .B(n44565), .C(pnhv_end[7]), .D(pnhv_end[6]), .Z(pdamp_start_15__N_1827[7]));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25696_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25698_2_lut_rep_1133_3_lut_4_lut (.A(pnhv_end[5]), 
            .B(n44565), .C(pnhv_end[7]), .D(pnhv_end[6]), .Z(n44450));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25698_2_lut_rep_1133_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 i15_4_lut (.A(control_reg_wr_z), 
            .B(n40750), .C(was_control_reg_wr), .D(\regs[2][0] ), .Z(n7));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam i15_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i26320_2_lut_3_lut_4_lut (.A(phv_end[12]), 
            .B(n44388), .C(phv_end[14]), .D(phv_end[13]), .Z(pnhv_start_15__N_1859[14]));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26320_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))" *) LUT4 PnHV_I_0_4_lut (.A(PnHV_N_2033), 
            .B(n24_adj_5292), .C(n30_adj_5293), .D(n42670), .Z(PnHV_N_2032));   /* synthesis lineinfo="@27(112[22],112[64])"*/
    defparam PnHV_I_0_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 pnhv_start_15__I_0_i32_4_lut (.A(n24_adj_5294), 
            .B(n30_adj_5295), .C(n44762), .D(n42743), .Z(PnHV_N_2033));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i32_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 timer_15__I_0_290_i24_4_lut (.A(n16_adj_5296), 
            .B(n22_adj_5297), .C(n43532), .D(n42650), .Z(n24_adj_5292));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i24_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 timer_15__I_0_290_i30_4_lut (.A(n12_adj_5298), 
            .B(n28_adj_5299), .C(n43544), .D(n42672), .Z(n30_adj_5293));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i30_4_lut.INIT = "0xcacc";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i35806_4_lut (.A(n43544), 
            .B(n43547), .C(n43567), .D(n42655), .Z(n42670));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam i35806_4_lut.INIT = "0x0001";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 pnhv_start_15__I_0_i24_4_lut (.A(n16_adj_5284), 
            .B(n22_adj_5300), .C(n44770), .D(n42728), .Z(n24_adj_5294));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i24_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 pnhv_start_15__I_0_i30_4_lut (.A(n12_adj_5282), 
            .B(n28_adj_5301), .C(n44762), .D(n42750), .Z(n30_adj_5295));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i30_4_lut.INIT = "0xcacc";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i35879_4_lut (.A(n44764), 
            .B(n44763), .C(n44770), .D(n42726), .Z(n42743));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam i35879_4_lut.INIT = "0x1011";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i25531_3_lut_4_lut (.A(phv_start[0]), 
            .B(PHV_time[0]), .C(PHV_time[1]), .D(phv_start[1]), .Z(n4_adj_5233));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i25531_3_lut_4_lut.INIT = "0xf880";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i2_3_lut_4_lut (.A(phv_start[0]), 
            .B(PHV_time[0]), .C(phv_start[1]), .D(PHV_time[1]), .Z(phv_end_15__N_1907[1]));   /* synthesis lineinfo="@27(105[24],105[44])"*/
    defparam i2_3_lut_4_lut.INIT = "0x8778";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 pnhv_start_15__I_0_i22_4_lut (.A(n6_adj_5287), 
            .B(n20_adj_5286), .C(n44770), .D(n42730), .Z(n22_adj_5300));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i22_4_lut.INIT = "0xcacc";
    (* lut_function="(A+(B))" *) LUT4 i25070_2_lut_rep_1526 (.A(pdelay[1]), 
            .B(pdelay[0]), .Z(n44843));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25070_2_lut_rep_1526.INIT = "0xeeee";
    (* lut_function="(!(A (C)+!A (B (C)+!B !(C))))" *) LUT4 i25073_2_lut_3_lut (.A(pdelay[1]), 
            .B(pdelay[0]), .C(pdelay[2]), .Z(phv_start_15__N_1891[2]));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25073_2_lut_3_lut.INIT = "0x1e1e";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i35864_4_lut (.A(n44774), 
            .B(n44773), .C(n44767), .D(n42716), .Z(n42728));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam i35864_4_lut.INIT = "0x1011";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_290_i16_3_lut (.A(n8_adj_5302), 
            .B(pnhv_end[9]), .C(timer[9]), .Z(n16_adj_5296));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (C)+!A (B (C)))" *) LUT4 i25075_2_lut_rep_1394_3_lut (.A(pdelay[1]), 
            .B(pdelay[0]), .C(pdelay[2]), .Z(n44711));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25075_2_lut_rep_1394_3_lut.INIT = "0xe0e0";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 timer_15__I_0_290_i22_4_lut (.A(n6_adj_5303), 
            .B(n20_adj_5304), .C(n43532), .D(n42652), .Z(n22_adj_5297));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i22_4_lut.INIT = "0xcacc";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i35786_4_lut (.A(n43535), 
            .B(n43577), .C(n43569), .D(n42638), .Z(n42650));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam i35786_4_lut.INIT = "0x1011";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_290_i8_3_lut (.A(pnhv_end[4]), 
            .B(pnhv_end[8]), .C(timer[8]), .Z(n8_adj_5302));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (C (D)+!C !(D))+!A (B (C (D)+!C !(D))+!B !(C)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_38094 (.A(pdelay[1]), 
            .B(pdelay[0]), .C(pdelay[3]), .D(pdelay[2]), .Z(phv_start_15__N_1891[3]));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_38094.INIT = "0xe10f";
    (* lut_function="(A (C+(D))+!A (B (C+(D))+!B (C)))" *) LUT4 i25085_2_lut_rep_1317_3_lut_4_lut (.A(pdelay[1]), 
            .B(pdelay[0]), .C(pdelay[3]), .D(pdelay[2]), .Z(n44634));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25085_2_lut_rep_1317_3_lut_4_lut.INIT = "0xfef0";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i24249_3_lut_4_lut (.A(pnhv_start[0]), 
            .B(PnHV_time[0]), .C(PnHV_time[1]), .D(pnhv_start[1]), .Z(n4_adj_5220));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i24249_3_lut_4_lut.INIT = "0xf880";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i2_3_lut_4_lut_adj_38095 (.A(pnhv_start[0]), 
            .B(PnHV_time[0]), .C(pnhv_start[1]), .D(PnHV_time[1]), .Z(pnhv_end_15__N_1875[1]));   /* synthesis lineinfo="@27(107[25],107[47])"*/
    defparam i2_3_lut_4_lut_adj_38095.INIT = "0x8778";
    (* lut_function="(A (B))" *) LUT4 i26231_2_lut_rep_1529 (.A(phv_end[1]), 
            .B(phv_end[0]), .Z(n44846));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26231_2_lut_rep_1529.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_290_i6_3_lut (.A(pnhv_end[2]), 
            .B(pnhv_end[3]), .C(timer[3]), .Z(n6_adj_5303));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i26236_2_lut_3_lut (.A(phv_end[1]), 
            .B(phv_end[0]), .C(phv_end[2]), .Z(pnhv_start_15__N_1859[2]));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26236_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (B (C)))" *) LUT4 i26238_2_lut_rep_1395_3_lut (.A(phv_end[1]), 
            .B(phv_end[0]), .C(phv_end[2]), .Z(n44712));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26238_2_lut_rep_1395_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i26243_2_lut_3_lut_4_lut (.A(phv_end[1]), 
            .B(phv_end[0]), .C(phv_end[3]), .D(phv_end[2]), .Z(pnhv_start_15__N_1859[3]));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26243_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_290_i20_3_lut (.A(n18_adj_5305), 
            .B(pnhv_end[12]), .C(timer[12]), .Z(n20_adj_5304));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26245_2_lut_rep_1318_3_lut_4_lut (.A(phv_end[1]), 
            .B(phv_end[0]), .C(phv_end[3]), .D(phv_end[2]), .Z(n44635));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26245_2_lut_rep_1318_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_290_i25_rep_218_2_lut (.A(timer[12]), 
            .B(pnhv_end[12]), .Z(n43532));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i25_rep_218_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D))))" *) LUT4 i35788_4_lut (.A(timer[11]), 
            .B(timer[10]), .C(pnhv_end[11]), .D(pnhv_end[10]), .Z(n42652));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam i35788_4_lut.INIT = "0x8421";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_290_i12_3_lut (.A(n10_adj_5306), 
            .B(pnhv_end[7]), .C(timer[7]), .Z(n12_adj_5298));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 timer_15__I_0_290_i28_4_lut (.A(n4_adj_5307), 
            .B(n26_adj_5308), .C(n43544), .D(n42674), .Z(n28_adj_5299));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i28_4_lut.INIT = "0xcacc";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i35808_4_lut (.A(n43547), 
            .B(n43567), .C(n43562), .D(n42625), .Z(n42672));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam i35808_4_lut.INIT = "0x1011";
    (* lut_function="(!(A (B (C (D))+!B (C+(D)))+!A ((C)+!B)))" *) LUT4 timer_15__I_0_290_i4_4_lut (.A(pnhv_end[0]), 
            .B(pnhv_end[1]), .C(timer[1]), .D(timer[0]), .Z(n4_adj_5307));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i4_4_lut.INIT = "0x0c8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_290_i26_3_lut (.A(n14_adj_5309), 
            .B(pnhv_end[15]), .C(timer[15]), .Z(n26_adj_5308));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i26_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_290_i31_rep_230_2_lut (.A(timer[15]), 
            .B(pnhv_end[15]), .Z(n43544));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i31_rep_230_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D))))" *) LUT4 i35810_4_lut (.A(timer[14]), 
            .B(timer[13]), .C(pnhv_end[14]), .D(pnhv_end[13]), .Z(n42674));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam i35810_4_lut.INIT = "0x8421";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_290_i10_3_lut (.A(pnhv_end[5]), 
            .B(pnhv_end[6]), .C(timer[6]), .Z(n10_adj_5306));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i35791_4_lut (.A(n43532), 
            .B(n43535), .C(n43577), .D(n42636), .Z(n42655));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam i35791_4_lut.INIT = "0x0100";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i27599_3_lut_4_lut (.A(pdamp_start[0]), 
            .B(PDamp_time[0]), .C(PDamp_time[1]), .D(pdamp_start[1]), 
            .Z(n4));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i27599_3_lut_4_lut.INIT = "0xf880";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i2_3_lut_4_lut_adj_38096 (.A(pdamp_start[0]), 
            .B(PDamp_time[0]), .C(pdamp_start[1]), .D(PDamp_time[1]), 
            .Z(pdamp_end_15__N_1843[1]));   /* synthesis lineinfo="@27(109[26],109[50])"*/
    defparam i2_3_lut_4_lut_adj_38096.INIT = "0x8778";
    (* lut_function="(A (B))" *) LUT4 i25656_2_lut_rep_1531 (.A(pnhv_end[1]), 
            .B(pnhv_end[0]), .Z(n44848));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25656_2_lut_rep_1531.INIT = "0x8888";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i25661_2_lut_3_lut (.A(pnhv_end[1]), 
            .B(pnhv_end[0]), .C(pnhv_end[2]), .Z(pdamp_start_15__N_1827[2]));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25661_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (B (C)))" *) LUT4 i25663_2_lut_rep_1396_3_lut (.A(pnhv_end[1]), 
            .B(pnhv_end[0]), .C(pnhv_end[2]), .Z(n44713));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25663_2_lut_rep_1396_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25668_2_lut_3_lut_4_lut (.A(pnhv_end[1]), 
            .B(pnhv_end[0]), .C(pnhv_end[3]), .D(pnhv_end[2]), .Z(pdamp_start_15__N_1827[3]));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25668_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25670_2_lut_rep_1319_3_lut_4_lut (.A(pnhv_end[1]), 
            .B(pnhv_end[0]), .C(pnhv_end[3]), .D(pnhv_end[2]), .Z(n44636));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25670_2_lut_rep_1319_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i35772_4_lut (.A(n43569), 
            .B(n43571), .C(n43562), .D(n42623), .Z(n42636));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam i35772_4_lut.INIT = "0x1011";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 pnhv_start_15__I_0_i28_4_lut (.A(n4_adj_5310), 
            .B(n26_adj_5279), .C(n44762), .D(n42752), .Z(n28_adj_5301));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i28_4_lut.INIT = "0xcacc";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i35886_4_lut (.A(n44764), 
            .B(n44763), .C(n44765), .D(n42703), .Z(n42750));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam i35886_4_lut.INIT = "0x1011";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 pnhv_start_15__I_0_i4_4_lut (.A(timer[0]), 
            .B(timer[1]), .C(pnhv_start[1]), .D(pnhv_start[0]), .Z(n4_adj_5310));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B (D))+!A (B+(C)))" *) LUT4 i1_4_lut_adj_38097 (.A(state[0]), 
            .B(rgb_g), .C(n41029), .D(n41008), .Z(rgb_g_N_2017));   /* synthesis lineinfo="@27(120[13],192[20])"*/
    defparam i1_4_lut_adj_38097.INIT = "0xdc54";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i35862_4_lut (.A(n44774), 
            .B(n44773), .C(n44767), .D(n42711), .Z(n42726));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam i35862_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+!(B+(C+!(D)))))" *) LUT4 i35847_4_lut (.A(n44776), 
            .B(n44765), .C(n44766), .D(n42698), .Z(n42711));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam i35847_4_lut.INIT = "0x5455";
    (* lut_function="(!(A+!(B+(C+(D)))))" *) LUT4 i35834_4_lut (.A(n44768), 
            .B(n44775), .C(n44777), .D(n5_adj_5311), .Z(n42698));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam i35834_4_lut.INIT = "0x5554";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pnhv_start_15__I_0_i5_2_lut (.A(pnhv_start[2]), 
            .B(timer[2]), .Z(n5_adj_5311));   /* synthesis lineinfo="@27(112[23],112[42])"*/
    defparam pnhv_start_15__I_0_i5_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i1_4_lut_adj_38098 (.A(n44685), 
            .B(n20154), .C(state[2]), .D(state[1]), .Z(n41029));
    defparam i1_4_lut_adj_38098.INIT = "0x0100";
    (* lut_function="((B+!(C (D)))+!A)" *) LUT4 i1_4_lut_adj_38099 (.A(n44680), 
            .B(n20152), .C(n44756), .D(timer[13]), .Z(n20154));
    defparam i1_4_lut_adj_38099.INIT = "0xdfff";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_290_i23_rep_221_2_lut (.A(timer[11]), 
            .B(pnhv_end[11]), .Z(n43535));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i23_rep_221_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_290_i21_rep_263_2_lut (.A(timer[10]), 
            .B(pnhv_end[10]), .Z(n43577));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i21_rep_263_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D))))" *) LUT4 i35774_4_lut (.A(timer[8]), 
            .B(timer[4]), .C(pnhv_end[8]), .D(pnhv_end[4]), .Z(n42638));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam i35774_4_lut.INIT = "0x8421";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_290_i18_3_lut (.A(pnhv_end[10]), 
            .B(pnhv_end[11]), .C(timer[11]), .Z(n18_adj_5305));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_290_i29_rep_233_2_lut (.A(timer[14]), 
            .B(pnhv_end[14]), .Z(n43547));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i29_rep_233_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_290_i27_rep_253_2_lut (.A(timer[13]), 
            .B(pnhv_end[13]), .Z(n43567));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i27_rep_253_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25745_2_lut_3_lut_4_lut (.A(pnhv_end[12]), 
            .B(n44389), .C(pnhv_end[14]), .D(pnhv_end[13]), .Z(pdamp_start_15__N_1827[14]));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25745_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D))))" *) LUT4 i35761_4_lut (.A(timer[6]), 
            .B(timer[5]), .C(pnhv_end[6]), .D(pnhv_end[5]), .Z(n42625));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam i35761_4_lut.INIT = "0x8421";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_290_i14_3_lut (.A(pnhv_end[13]), 
            .B(pnhv_end[14]), .C(timer[14]), .Z(n14_adj_5309));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_290_i19_rep_255_2_lut (.A(timer[9]), 
            .B(pnhv_end[9]), .Z(n43569));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i19_rep_255_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_290_i17_rep_257_2_lut (.A(timer[8]), 
            .B(pnhv_end[8]), .Z(n43571));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i17_rep_257_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_290_i15_rep_248_2_lut (.A(timer[7]), 
            .B(pnhv_end[7]), .Z(n43562));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i15_rep_248_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i35759_4_lut (.A(n43560), 
            .B(n43558), .C(n43564), .D(n42614), .Z(n42623));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam i35759_4_lut.INIT = "0x1011";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_290_i13_rep_246_2_lut (.A(timer[6]), 
            .B(pnhv_end[6]), .Z(n43560));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i13_rep_246_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_290_i11_rep_244_2_lut (.A(timer[5]), 
            .B(pnhv_end[5]), .Z(n43558));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i11_rep_244_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_290_i9_rep_250_2_lut (.A(timer[4]), 
            .B(pnhv_end[4]), .Z(n43564));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam timer_15__I_0_290_i9_rep_250_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D))))" *) LUT4 i35750_4_lut (.A(timer[3]), 
            .B(timer[2]), .C(pnhv_end[3]), .D(pnhv_end[2]), .Z(n42614));   /* synthesis lineinfo="@27(112[47],112[63])"*/
    defparam i35750_4_lut.INIT = "0x8421";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_3_lut_rep_1543 (.A(control_reg_wr_z), 
            .B(\regs[2][0] ), .C(\regs[2][3] ), .Z(n44860));   /* synthesis lineinfo="@27(130[29],130[117])"*/
    defparam i1_3_lut_rep_1543.INIT = "0x2020";
    (* lut_function="(A (B (D)+!B (C+(D)))+!A (D))" *) LUT4 i2328_2_lut_rep_1406_4_lut (.A(control_reg_wr_z), 
            .B(\regs[2][0] ), .C(\regs[2][3] ), .D(autorestart_mode_int), 
            .Z(n44723));   /* synthesis lineinfo="@27(130[29],130[117])"*/
    defparam i2328_2_lut_rep_1406_4_lut.INIT = "0xff20";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pdamp_start_15__I_0_i27_2_lut_rep_1545 (.A(pdamp_start[13]), 
            .B(timer[13]), .Z(n44862));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i27_2_lut_rep_1545.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pdamp_start_15__I_0_i31_2_lut_rep_1546 (.A(pdamp_start[15]), 
            .B(timer[15]), .Z(n44863));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i31_2_lut_rep_1546.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 pdamp_start_15__I_0_i26_3_lut_3_lut (.A(pdamp_start[15]), 
            .B(timer[15]), .C(n14_adj_5312), .Z(n26_adj_5313));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i26_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pdamp_start_15__I_0_i19_2_lut_rep_1547 (.A(pdamp_start[9]), 
            .B(timer[9]), .Z(n44864));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i19_2_lut_rep_1547.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 pdamp_start_15__I_0_i16_3_lut_3_lut (.A(pdamp_start[9]), 
            .B(timer[9]), .C(n8_adj_5253), .Z(n16_adj_5314));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i16_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pdamp_start_15__I_0_i29_2_lut_rep_1548 (.A(pdamp_start[14]), 
            .B(timer[14]), .Z(n44865));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i29_2_lut_rep_1548.INIT = "0x6666";
    (* lut_function="(A (B (C (D)+!C !(D)))+!A !(B+!(C (D)+!C !(D))))" *) LUT4 i35746_2_lut_3_lut_4_lut (.A(pdamp_start[14]), 
            .B(timer[14]), .C(timer[13]), .D(pdamp_start[13]), .Z(n42610));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam i35746_2_lut_3_lut_4_lut.INIT = "0x9009";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 pdamp_start_15__I_0_i14_3_lut_3_lut (.A(pdamp_start[14]), 
            .B(timer[14]), .C(timer[13]), .Z(n14_adj_5312));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i14_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pdamp_start_15__I_0_i15_2_lut_rep_1549 (.A(pdamp_start[7]), 
            .B(timer[7]), .Z(n44866));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i15_2_lut_rep_1549.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 pdamp_start_15__I_0_i12_3_lut_3_lut (.A(pdamp_start[7]), 
            .B(timer[7]), .C(n10_adj_5315), .Z(n12_adj_5316));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i12_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pdamp_start_15__I_0_i13_2_lut_rep_1550 (.A(pdamp_start[6]), 
            .B(timer[6]), .Z(n44867));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i13_2_lut_rep_1550.INIT = "0x6666";
    (* lut_function="(A (B (C (D)+!C !(D)))+!A !(B+!(C (D)+!C !(D))))" *) LUT4 i35697_2_lut_3_lut_4_lut (.A(pdamp_start[6]), 
            .B(timer[6]), .C(timer[5]), .D(pdamp_start[5]), .Z(n42561));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam i35697_2_lut_3_lut_4_lut.INIT = "0x9009";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 pdamp_start_15__I_0_i10_3_lut_3_lut (.A(pdamp_start[6]), 
            .B(timer[6]), .C(timer[5]), .Z(n10_adj_5315));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i10_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pdamp_start_15__I_0_i25_2_lut_rep_1551 (.A(pdamp_start[12]), 
            .B(timer[12]), .Z(n44868));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i25_2_lut_rep_1551.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 pdamp_start_15__I_0_i20_3_lut_3_lut (.A(pdamp_start[12]), 
            .B(timer[12]), .C(n18_adj_5317), .Z(n20_adj_5318));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i20_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pdamp_start_15__I_0_i21_2_lut_rep_1552 (.A(pdamp_start[10]), 
            .B(timer[10]), .Z(n44869));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i21_2_lut_rep_1552.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pdamp_start_15__I_0_i23_2_lut_rep_1553 (.A(pdamp_start[11]), 
            .B(timer[11]), .Z(n44870));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i23_2_lut_rep_1553.INIT = "0x6666";
    (* lut_function="(A (B (C (D)+!C !(D)))+!A !(B+!(C (D)+!C !(D))))" *) LUT4 i35724_2_lut_3_lut_4_lut (.A(pdamp_start[11]), 
            .B(timer[11]), .C(timer[10]), .D(pdamp_start[10]), .Z(n42588));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam i35724_2_lut_3_lut_4_lut.INIT = "0x9009";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 pdamp_start_15__I_0_i18_3_lut_3_lut (.A(pdamp_start[11]), 
            .B(timer[11]), .C(timer[10]), .Z(n18_adj_5317));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i18_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pdamp_start_15__I_0_i7_2_lut_rep_1554 (.A(pdamp_start[3]), 
            .B(timer[3]), .Z(n44871));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i7_2_lut_rep_1554.INIT = "0x6666";
    (* lut_function="(A (B (C))+!A (B+(C)))" *) LUT4 pdamp_start_15__I_0_i6_3_lut_3_lut (.A(pdamp_start[3]), 
            .B(timer[3]), .C(timer[2]), .Z(n6_adj_5319));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i6_3_lut_3_lut.INIT = "0xd4d4";
    (* lut_function="(A (B (C (D))))" *) LUT4 i27330_2_lut_rep_1069_3_lut_4_lut (.A(timer[9]), 
            .B(n44428), .C(timer[11]), .D(timer[10]), .Z(n44386));   /* synthesis lineinfo="@27(93[26],93[35])"*/
    defparam i27330_2_lut_rep_1069_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_38100 (.A(n39919), 
            .B(n44754), .C(n41587), .D(timer[7]), .Z(n20152));   /* synthesis lineinfo="@27(158[25],158[60])"*/
    defparam i1_4_lut_adj_38100.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_38101 (.A(timer[2]), .B(timer[4]), 
            .Z(n41587));   /* synthesis lineinfo="@27(158[25],158[60])"*/
    defparam i1_2_lut_adj_38101.INIT = "0xeeee";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25140_2_lut_3_lut_4_lut (.A(pdelay[9]), 
            .B(n44429), .C(pdelay[11]), .D(pdelay[10]), .Z(phv_start_15__N_1891[11]));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25140_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25142_2_lut_rep_1070_3_lut_4_lut (.A(pdelay[9]), 
            .B(n44429), .C(pdelay[11]), .D(pdelay[10]), .Z(n44387));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25142_2_lut_rep_1070_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i26299_2_lut_3_lut_4_lut (.A(phv_end[9]), 
            .B(n44430), .C(phv_end[11]), .D(phv_end[10]), .Z(pnhv_start_15__N_1859[11]));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26299_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26301_2_lut_rep_1071_3_lut_4_lut (.A(phv_end[9]), 
            .B(n44430), .C(phv_end[11]), .D(phv_end[10]), .Z(n44388));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26301_2_lut_rep_1071_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_38102 (.A(timer[10]), 
            .B(timer[12]), .C(timer[9]), .D(timer[11]), .Z(n39919));   /* synthesis lineinfo="@27(158[25],158[60])"*/
    defparam i1_4_lut_adj_38102.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25724_2_lut_3_lut_4_lut (.A(pnhv_end[9]), 
            .B(n44431), .C(pnhv_end[11]), .D(pnhv_end[10]), .Z(pdamp_start_15__N_1827[11]));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25724_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25726_2_lut_rep_1072_3_lut_4_lut (.A(pnhv_end[9]), 
            .B(n44431), .C(pnhv_end[11]), .D(pnhv_end[10]), .Z(n44389));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25726_2_lut_rep_1072_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i27295_2_lut_rep_1166_3_lut_4_lut (.A(timer[4]), 
            .B(n44633), .C(timer[6]), .D(timer[5]), .Z(n44483));   /* synthesis lineinfo="@27(93[26],93[35])"*/
    defparam i27295_2_lut_rep_1166_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(D))+!A (B (C)+!B !((D)+!C)))" *) LUT4 i36213_4_lut (.A(state[0]), 
            .B(rgb_b), .C(n25624), .D(n20134), .Z(rgb_b_N_2027));   /* synthesis lineinfo="@27(120[13],192[20])"*/
    defparam i36213_4_lut.INIT = "0xc8fa";
    (* lut_function="(A (B (C)+!B (C (D)+!C !(D)))+!A (C (D)+!C !(D)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_38103 (.A(pdelay[4]), 
            .B(n44634), .C(pdelay[6]), .D(pdelay[5]), .Z(phv_start_15__N_1891[6]));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_38103.INIT = "0xf087";
    (* lut_function="(A (B+(C+(D)))+!A (C+(D)))" *) LUT4 i25108_2_lut_rep_1167_3_lut_4_lut (.A(pdelay[4]), 
            .B(n44634), .C(pdelay[6]), .D(pdelay[5]), .Z(n44484));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25108_2_lut_rep_1167_3_lut_4_lut.INIT = "0xfff8";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i26264_2_lut_3_lut_4_lut (.A(phv_end[4]), 
            .B(n44635), .C(phv_end[6]), .D(phv_end[5]), .Z(pnhv_start_15__N_1859[6]));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26264_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26266_2_lut_rep_1168_3_lut_4_lut (.A(phv_end[4]), 
            .B(n44635), .C(phv_end[6]), .D(phv_end[5]), .Z(n44485));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26266_2_lut_rep_1168_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25689_2_lut_3_lut_4_lut (.A(pnhv_end[4]), 
            .B(n44636), .C(pnhv_end[6]), .D(pnhv_end[5]), .Z(pdamp_start_15__N_1827[6]));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25689_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25691_2_lut_rep_1169_3_lut_4_lut (.A(pnhv_end[4]), 
            .B(n44636), .C(pnhv_end[6]), .D(pnhv_end[5]), .Z(n44486));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25691_2_lut_rep_1169_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i1_3_lut_4_lut_adj_38104 (.A(n44680), 
            .B(n39925), .C(state[0]), .D(n44685), .Z(n40506));   /* synthesis lineinfo="@27(158[25],158[60])"*/
    defparam i1_3_lut_4_lut_adj_38104.INIT = "0xfffd";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_3_lut_adj_38105 (.A(n44680), 
            .B(n39925), .C(state[1]), .Z(n14_adj_5251));   /* synthesis lineinfo="@27(158[25],158[60])"*/
    defparam i1_2_lut_3_lut_adj_38105.INIT = "0x2020";
    (* lut_function="(A (B+((D)+!C))+!A (C (D)))" *) LUT4 i41_4_lut_adj_38106 (.A(rgb_b), 
            .B(n20154), .C(state[1]), .D(n44683), .Z(n25624));   /* synthesis lineinfo="@27(120[13],192[20])"*/
    defparam i41_4_lut_adj_38106.INIT = "0xfa8a";
    (* lut_function="(A (B+(C))+!A (B))" *) LUT4 i1_3_lut_adj_38107 (.A(state[1]), 
            .B(n44683), .C(state[0]), .Z(n20134));   /* synthesis lineinfo="@27(120[13],192[20])"*/
    defparam i1_3_lut_adj_38107.INIT = "0xecec";
    (* lut_function="(A (B (C (D))))" *) LUT4 i27323_2_lut_rep_1081_3_lut_4_lut (.A(timer[8]), 
            .B(n44446), .C(timer[10]), .D(timer[9]), .Z(n44398));   /* synthesis lineinfo="@27(93[26],93[35])"*/
    defparam i27323_2_lut_rep_1081_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (C (D)+!C !(D))+!A (B (C (D)+!C !(D))+!B !(C))))" *) LUT4 i25133_2_lut_3_lut_4_lut (.A(pdelay[8]), 
            .B(n44447), .C(pdelay[10]), .D(pdelay[9]), .Z(phv_start_15__N_1891[10]));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25133_2_lut_3_lut_4_lut.INIT = "0x1ef0";
    (* lut_function="(A (B (C+(D))+!B !((D)+!C)))" *) LUT4 PDamp_I_0_4_lut (.A(PDamp_N_2036), 
            .B(n24_adj_5320), .C(n30_adj_5321), .D(n42542), .Z(PDamp_N_2035));   /* synthesis lineinfo="@27(113[22],113[65])"*/
    defparam PDamp_I_0_4_lut.INIT = "0x88a0";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 pdamp_start_15__I_0_i32_4_lut (.A(n24_adj_5322), 
            .B(n30_adj_5323), .C(n44863), .D(n42601), .Z(PDamp_N_2036));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i32_4_lut.INIT = "0xcacc";
    (* lut_function="(A (C (D))+!A (B (C (D))))" *) LUT4 i25135_2_lut_rep_1082_3_lut_4_lut (.A(pdelay[8]), 
            .B(n44447), .C(pdelay[10]), .D(pdelay[9]), .Z(n44399));   /* synthesis lineinfo="@27(104[26],104[45])"*/
    defparam i25135_2_lut_rep_1082_3_lut_4_lut.INIT = "0xe000";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 timer_15__I_0_i24_4_lut (.A(n16_adj_5324), 
            .B(n22_adj_5325), .C(n43633), .D(n42522), .Z(n24_adj_5320));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i24_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 timer_15__I_0_i30_4_lut (.A(n12_adj_5326), 
            .B(n28_adj_5327), .C(n43645), .D(n42544), .Z(n30_adj_5321));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i30_4_lut.INIT = "0xcacc";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i35678_4_lut (.A(n43645), 
            .B(n43649), .C(n43669), .D(n42527), .Z(n42542));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam i35678_4_lut.INIT = "0x0001";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 pdamp_start_15__I_0_i24_4_lut (.A(n16_adj_5314), 
            .B(n22_adj_5328), .C(n44868), .D(n42586), .Z(n24_adj_5322));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i24_4_lut.INIT = "0xcacc";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 pdamp_start_15__I_0_i30_4_lut (.A(n12_adj_5316), 
            .B(n28_adj_5329), .C(n44863), .D(n42608), .Z(n30_adj_5323));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i30_4_lut.INIT = "0xcacc";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i35737_4_lut (.A(n44865), 
            .B(n44862), .C(n44868), .D(n42584), .Z(n42601));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam i35737_4_lut.INIT = "0x1011";
    (* lut_function="(A+((C+!(D))+!B))" *) LUT4 i1_3_lut_4_lut_adj_38108 (.A(n44685), 
            .B(state[2]), .C(state[0]), .D(state[1]), .Z(n41009));   /* synthesis lineinfo="@27(120[13],192[20])"*/
    defparam i1_3_lut_4_lut_adj_38108.INIT = "0xfbff";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 i1_4_lut_4_lut (.A(n44685), 
            .B(state[2]), .C(n44779), .D(state[1]), .Z(n41008));   /* synthesis lineinfo="@27(120[13],192[20])"*/
    defparam i1_4_lut_4_lut.INIT = "0xffbf";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 pdamp_start_15__I_0_i22_4_lut (.A(n6_adj_5319), 
            .B(n20_adj_5318), .C(n44868), .D(n42588), .Z(n22_adj_5328));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i22_4_lut.INIT = "0xcacc";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i35722_4_lut (.A(n44870), 
            .B(n44869), .C(n44864), .D(n42574), .Z(n42586));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam i35722_4_lut.INIT = "0x1011";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i26292_2_lut_3_lut_4_lut (.A(phv_end[8]), 
            .B(n44448), .C(phv_end[10]), .D(phv_end[9]), .Z(pnhv_start_15__N_1859[10]));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26292_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_i16_3_lut (.A(n8_adj_5330), 
            .B(pdamp_end[9]), .C(timer[9]), .Z(n16_adj_5324));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 timer_15__I_0_i22_4_lut (.A(n6_adj_5331), 
            .B(n20_adj_5332), .C(n43633), .D(n42524), .Z(n22_adj_5325));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i22_4_lut.INIT = "0xcacc";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_i25_rep_319_2_lut (.A(timer[12]), 
            .B(pdamp_end[12]), .Z(n43633));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i25_rep_319_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i35658_4_lut (.A(n43637), 
            .B(n43679), .C(n43671), .D(n42510), .Z(n42522));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam i35658_4_lut.INIT = "0x1011";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26294_2_lut_rep_1083_3_lut_4_lut (.A(phv_end[8]), 
            .B(n44448), .C(phv_end[10]), .D(phv_end[9]), .Z(n44400));   /* synthesis lineinfo="@27(106[27],106[38])"*/
    defparam i26294_2_lut_rep_1083_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (C (D)+!C !(D))+!A (B (C (D)+!C !(D))))" *) LUT4 i19146_3_lut_4_lut (.A(n44683), 
            .B(n44782), .C(n35782), .D(timer[0]), .Z(timer_15__N_1811[0]));
    defparam i19146_3_lut_4_lut.INIT = "0xe00e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_i8_3_lut (.A(pdamp_end[4]), 
            .B(pdamp_end[8]), .C(timer[8]), .Z(n8_adj_5330));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_i6_3_lut (.A(pdamp_end[2]), 
            .B(pdamp_end[3]), .C(timer[3]), .Z(n6_adj_5331));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_i20_3_lut (.A(n18_adj_5333), 
            .B(pdamp_end[12]), .C(timer[12]), .Z(n20_adj_5332));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D))))" *) LUT4 i35660_4_lut (.A(timer[11]), 
            .B(timer[10]), .C(pdamp_end[11]), .D(pdamp_end[10]), .Z(n42524));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam i35660_4_lut.INIT = "0x8421";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i25717_2_lut_3_lut_4_lut (.A(pnhv_end[8]), 
            .B(n44450), .C(pnhv_end[10]), .D(pnhv_end[9]), .Z(pdamp_start_15__N_1827[10]));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25717_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_i12_3_lut (.A(n10_adj_5334), 
            .B(pdamp_end[7]), .C(timer[7]), .Z(n12_adj_5326));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 timer_15__I_0_i28_4_lut (.A(n4_adj_5335), 
            .B(n26_adj_5336), .C(n43645), .D(n42546), .Z(n28_adj_5327));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i28_4_lut.INIT = "0xcacc";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_i31_rep_331_2_lut (.A(timer[15]), 
            .B(pdamp_end[15]), .Z(n43645));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i31_rep_331_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i35680_4_lut (.A(n43649), 
            .B(n43669), .C(n43664), .D(n42497), .Z(n42544));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam i35680_4_lut.INIT = "0x1011";
    (* lut_function="(!(A (B (C (D))+!B (C+(D)))+!A ((C)+!B)))" *) LUT4 timer_15__I_0_i4_4_lut (.A(pdamp_end[0]), 
            .B(pdamp_end[1]), .C(timer[1]), .D(timer[0]), .Z(n4_adj_5335));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i4_4_lut.INIT = "0x0c8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_i26_3_lut (.A(n14_adj_5337), 
            .B(pdamp_end[15]), .C(timer[15]), .Z(n26_adj_5336));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i26_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D))))" *) LUT4 i35682_4_lut (.A(timer[14]), 
            .B(timer[13]), .C(pdamp_end[14]), .D(pdamp_end[13]), .Z(n42546));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam i35682_4_lut.INIT = "0x8421";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_i10_3_lut (.A(pdamp_end[5]), 
            .B(pdamp_end[6]), .C(timer[6]), .Z(n10_adj_5334));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B (C (D))))" *) LUT4 i25719_2_lut_rep_1084_3_lut_4_lut (.A(pnhv_end[8]), 
            .B(n44450), .C(pnhv_end[10]), .D(pnhv_end[9]), .Z(n44401));   /* synthesis lineinfo="@27(108[28],108[40])"*/
    defparam i25719_2_lut_rep_1084_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i35663_4_lut (.A(n43633), 
            .B(n43637), .C(n43679), .D(n42508), .Z(n42527));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam i35663_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i35644_4_lut (.A(n43671), 
            .B(n43673), .C(n43664), .D(n42495), .Z(n42508));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam i35644_4_lut.INIT = "0x1011";
    (* lut_function="(A (B+!(C+!(D)))+!A (B (C+!(D))))" *) LUT4 pdamp_start_15__I_0_i28_4_lut (.A(n4_adj_5338), 
            .B(n26_adj_5313), .C(n44863), .D(n42610), .Z(n28_adj_5329));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i28_4_lut.INIT = "0xcacc";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i35744_4_lut (.A(n44865), 
            .B(n44862), .C(n44866), .D(n42561), .Z(n42608));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam i35744_4_lut.INIT = "0x1011";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 pdamp_start_15__I_0_i4_4_lut (.A(timer[0]), 
            .B(timer[1]), .C(pdamp_start[1]), .D(pdamp_start[0]), .Z(n4_adj_5338));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i35720_4_lut (.A(n44870), 
            .B(n44869), .C(n44864), .D(n42569), .Z(n42584));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam i35720_4_lut.INIT = "0x0100";
    (* lut_function="(!(A+!(B+(C+!(D)))))" *) LUT4 i35705_4_lut (.A(n44730), 
            .B(n44866), .C(n44867), .D(n42556), .Z(n42569));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam i35705_4_lut.INIT = "0x5455";
    (* lut_function="(!(A+!(B+(C+(D)))))" *) LUT4 i35692_4_lut (.A(n44728), 
            .B(n44729), .C(n44871), .D(n5_adj_5339), .Z(n42556));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam i35692_4_lut.INIT = "0x5554";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 pdamp_start_15__I_0_i5_2_lut (.A(pdamp_start[2]), 
            .B(timer[2]), .Z(n5_adj_5339));   /* synthesis lineinfo="@27(113[23],113[43])"*/
    defparam pdamp_start_15__I_0_i5_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_i23_rep_323_2_lut (.A(timer[11]), 
            .B(pdamp_end[11]), .Z(n43637));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i23_rep_323_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_i21_rep_365_2_lut (.A(timer[10]), 
            .B(pdamp_end[10]), .Z(n43679));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i21_rep_365_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D))))" *) LUT4 i35646_4_lut (.A(timer[8]), 
            .B(timer[4]), .C(pdamp_end[8]), .D(pdamp_end[4]), .Z(n42510));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam i35646_4_lut.INIT = "0x8421";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_i18_3_lut (.A(pdamp_end[10]), 
            .B(pdamp_end[11]), .C(timer[11]), .Z(n18_adj_5333));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_i29_rep_335_2_lut (.A(timer[14]), 
            .B(pdamp_end[14]), .Z(n43649));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i29_rep_335_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_i27_rep_355_2_lut (.A(timer[13]), 
            .B(pdamp_end[13]), .Z(n43669));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i27_rep_355_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D))))" *) LUT4 i35633_4_lut (.A(timer[6]), 
            .B(timer[5]), .C(pdamp_end[6]), .D(pdamp_end[5]), .Z(n42497));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam i35633_4_lut.INIT = "0x8421";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 timer_15__I_0_i14_3_lut (.A(pdamp_end[13]), 
            .B(pdamp_end[14]), .C(timer[14]), .Z(n14_adj_5337));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_i19_rep_357_2_lut (.A(timer[9]), 
            .B(pdamp_end[9]), .Z(n43671));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i19_rep_357_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_i17_rep_359_2_lut (.A(timer[8]), 
            .B(pdamp_end[8]), .Z(n43673));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i17_rep_359_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_i15_rep_350_2_lut (.A(timer[7]), 
            .B(pdamp_end[7]), .Z(n43664));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i15_rep_350_2_lut.INIT = "0x6666";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i35631_4_lut (.A(n43662), 
            .B(n43660), .C(n43666), .D(n42486), .Z(n42495));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam i35631_4_lut.INIT = "0x1011";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_i13_rep_348_2_lut (.A(timer[6]), 
            .B(pdamp_end[6]), .Z(n43662));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i13_rep_348_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_i11_rep_346_2_lut (.A(timer[5]), 
            .B(pdamp_end[5]), .Z(n43660));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i11_rep_346_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 timer_15__I_0_i9_rep_352_2_lut (.A(timer[4]), 
            .B(pdamp_end[4]), .Z(n43666));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam timer_15__I_0_i9_rep_352_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D))))" *) LUT4 i35622_4_lut (.A(timer[3]), 
            .B(timer[2]), .C(pdamp_end[3]), .D(pdamp_end[2]), .Z(n42486));   /* synthesis lineinfo="@27(113[47],113[64])"*/
    defparam i35622_4_lut.INIT = "0x8421";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=656, LSE_RLINE=684 *) FD1P3XZ was_control_reg_wr_c (.D(n7), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(was_control_reg_wr));   /* synthesis lineinfo="@27(61[9],193[12])"*/
    defparam was_control_reg_wr_c.REGSET = "RESET";
    defparam was_control_reg_wr_c.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module ram_256k
//

module ram_256k (input GND_net, input VCC_net, input [13:0]signal_ram_addr, 
            input [15:0]signal_ram_data, input we_signal, input ADC_DCLK_c, 
            output [15:0]from_signal_ram_to_i2c);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    wire GND_net_c;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=58, LSE_LCOL=14, LSE_RCOL=6, LSE_LLINE=798, LSE_RLINE=806 *) VFB_B SP256K_inst (.ADDRESS13(signal_ram_addr[13]), 
            .ADDRESS12(signal_ram_addr[12]), .ADDRESS11(signal_ram_addr[11]), 
            .ADDRESS10(signal_ram_addr[10]), .ADDRESS9(signal_ram_addr[9]), 
            .ADDRESS8(signal_ram_addr[8]), .ADDRESS7(signal_ram_addr[7]), 
            .ADDRESS6(signal_ram_addr[6]), .ADDRESS5(signal_ram_addr[5]), 
            .ADDRESS4(signal_ram_addr[4]), .ADDRESS3(signal_ram_addr[3]), 
            .ADDRESS2(signal_ram_addr[2]), .ADDRESS1(signal_ram_addr[1]), 
            .ADDRESS0(signal_ram_addr[0]), .DATAIN15(signal_ram_data[15]), 
            .DATAIN14(signal_ram_data[14]), .DATAIN13(signal_ram_data[13]), 
            .DATAIN12(signal_ram_data[12]), .DATAIN11(signal_ram_data[11]), 
            .DATAIN10(signal_ram_data[10]), .DATAIN9(signal_ram_data[9]), 
            .DATAIN8(signal_ram_data[8]), .DATAIN7(signal_ram_data[7]), 
            .DATAIN6(signal_ram_data[6]), .DATAIN5(signal_ram_data[5]), 
            .DATAIN4(signal_ram_data[4]), .DATAIN3(signal_ram_data[3]), 
            .DATAIN2(signal_ram_data[2]), .DATAIN1(signal_ram_data[1]), 
            .DATAIN0(signal_ram_data[0]), .MASKWREN3(VCC_net), .MASKWREN2(VCC_net), 
            .MASKWREN1(VCC_net), .MASKWREN0(VCC_net), .WREN(we_signal), 
            .CHIPSELECT(VCC_net), .CLOCK(ADC_DCLK_c), .RDMARGINEN(GND_net_c), 
            .RDMARGIN3(GND_net_c), .RDMARGIN2(GND_net_c), .RDMARGIN1(GND_net_c), 
            .RDMARGIN0(GND_net_c), .STANDBY(GND_net), .SLEEP(GND_net), 
            .POWEROFF_N(VCC_net), .TEST(GND_net_c), .DATAOUT15(from_signal_ram_to_i2c[15]), 
            .DATAOUT14(from_signal_ram_to_i2c[14]), .DATAOUT13(from_signal_ram_to_i2c[13]), 
            .DATAOUT12(from_signal_ram_to_i2c[12]), .DATAOUT11(from_signal_ram_to_i2c[11]), 
            .DATAOUT10(from_signal_ram_to_i2c[10]), .DATAOUT9(from_signal_ram_to_i2c[9]), 
            .DATAOUT8(from_signal_ram_to_i2c[8]), .DATAOUT7(from_signal_ram_to_i2c[7]), 
            .DATAOUT6(from_signal_ram_to_i2c[6]), .DATAOUT5(from_signal_ram_to_i2c[5]), 
            .DATAOUT4(from_signal_ram_to_i2c[4]), .DATAOUT3(from_signal_ram_to_i2c[3]), 
            .DATAOUT2(from_signal_ram_to_i2c[2]), .DATAOUT1(from_signal_ram_to_i2c[1]), 
            .DATAOUT0(from_signal_ram_to_i2c[0]));   /* synthesis lineinfo="@34(798[14],806[6])"*/
    VLO i1 (.Z(GND_net_c));
    
endmodule

//
// Verilog Description of module \i2s_control(AUDIO_DW=8) 
//

module \i2s_control(AUDIO_DW=8)  (output \data_cnt[11] , output \data_cnt[13] , 
            output \data_cnt[12] , output \data_cnt[8] , input ADC_DCLK_c, 
            input to_i2s_left_7__N_385, output \to_i2s_right[0] , output \to_i2s_left[0] , 
            output \data_cnt[9] , input i2s_lrclk_c, output \data_cnt[10] , 
            output \pack_cnt[3] , output \pack_cnt[2] , output \pack_cnt[1] , 
            output \pack_cnt[0] , output fifo_i2s_rd, output n44408, output n30672, 
            output \to_i2s_right[1] , output \to_i2s_left[1] , output \to_i2s_right[2] , 
            output \to_i2s_left[2] , output \to_i2s_right[3] , output \to_i2s_left[3] , 
            output \to_i2s_right[4] , output \to_i2s_left[4] , output \to_i2s_right[5] , 
            output \to_i2s_left[5] , output \to_i2s_right[6] , output \to_i2s_left[6] , 
            output \to_i2s_right[7] , output \to_i2s_left[7] , input n44617, 
            input \m_axil_awaddr[9] , output \addr_mem_13__N_2549[7] , input n44657, 
            output \addr_mem_13__N_2549[7]_adj_5 , output n44424, input \m_axil_awaddr[8] , 
            output \addr_mem_13__N_2549[6] , output \addr_mem_13__N_2549[6]_adj_6 , 
            input \to_i2s[1] , input \to_i2s[0] , input \to_i2s[2] , input \to_i2s[3] , 
            input \to_i2s[4] , input \to_i2s[5] , input \to_i2s[6] , input \to_i2s[7] , 
            output \i2s_mem_addr[1] , output \i2s_mem_addr[3] , output n44442, 
            input \m_axil_awaddr[7] , output \addr_mem_13__N_2549[5] , output \addr_mem_13__N_2549[5]_adj_7 , 
            output \i2s_mem_addr[2] , output n44382, input \m_axil_awaddr[6] , 
            output \addr_mem_13__N_2549[4] , output \addr_mem_13__N_2549[4]_adj_8 , 
            output n44395);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    wire n44404, n44374, n21188, n21189, data_we, n44715, data_we_int_z, 
        n21190, i2s_channel_z, i2s_channel_zz, n44488, start_int, 
        data_cnt_ov_N_2289, n21192;
    wire [15:0]data_cnt;   /* synthesis lineinfo="@25(23[16],23[24])"*/
    
    wire n21176;
    wire [3:0]n15;
    
    wire pack_cnt_3__N_2252, fifo_rd_N_2282, n21182, n21194, n21196, 
        n35594, n21180, n21178, n21186, n21184;
    wire [7:0]new_byte;   /* synthesis lineinfo="@25(32[16],32[24])"*/
    wire [8:0]new_byte_7__N_2240;
    wire [7:0]new_byte_7__N_2231;
    
    wire n44392, n21198, n40953, n42323, n42009;
    wire [3:0]n479;
    
    wire n44698;
    wire [3:0]pack_cnt;   /* synthesis lineinfo="@25(26[15],26[23])"*/
    
    wire n42003, n21200, n21202, n35574, n4694;
    wire [8:0]head_cnt;   /* synthesis lineinfo="@25(25[15],25[23])"*/
    
    wire n21206, n21208, n21210, n21212, n21214, n21216, n21218, 
        n44470, n44850, n44859, n44821, n44551, n44510, n30363, 
        n44482, n30361, n30359, n4, n44720, n44523, n44858, n44569, 
        n30365, n44516, n30369, n30367, n41637, n44840, n6, n4_adj_5216, 
        n44423, n4_adj_5217, n44384, n44552, n44839, n44449, n44700, 
        n44614, n44507, n44641, n44615, GND_net, VCC_net;
    
    (* lut_function="(A (B (C (D))))" *) LUT4 i24451_2_lut_rep_1057_3_lut_4_lut (.A(\data_cnt[11] ), 
            .B(n44404), .C(\data_cnt[13] ), .D(\data_cnt[12] ), .Z(n44374));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i24451_2_lut_rep_1057_3_lut_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_out__i1 (.D(\to_i2s_right[0] ), 
            .SP(data_we), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\to_i2s_left[0] ));   /* synthesis lineinfo="@25(67[12],79[8])"*/
    defparam data_out__i1.REGSET = "RESET";
    defparam data_out__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_we_int_z_c (.D(n44715), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(GND_net), .Q(data_we_int_z));   /* synthesis lineinfo="@25(67[12],79[8])"*/
    defparam data_we_int_z_c.REGSET = "RESET";
    defparam data_we_int_z_c.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_cnt__i9 (.D(n21190), 
            .SP(n21189), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(\data_cnt[9] ));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam data_cnt__i9.REGSET = "RESET";
    defparam data_cnt__i9.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ i2s_channel_zz_c (.D(i2s_channel_z), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), 
            .Q(i2s_channel_zz));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam i2s_channel_zz_c.REGSET = "RESET";
    defparam i2s_channel_zz_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ i2s_channel_z_c (.D(i2s_lrclk_c), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), 
            .Q(i2s_channel_z));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam i2s_channel_z_c.REGSET = "RESET";
    defparam i2s_channel_z_c.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_cnt_ov (.D(data_cnt_ov_N_2289), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), 
            .Q(start_int));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam data_cnt_ov.REGSET = "RESET";
    defparam data_cnt_ov.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18571_3_lut_4_lut (.A(\data_cnt[8] ), 
            .B(n44488), .C(start_int), .D(\data_cnt[9] ), .Z(n21190));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i18571_3_lut_4_lut.INIT = "0x0708";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_cnt__i10 (.D(n21192), 
            .SP(n21189), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(\data_cnt[10] ));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam data_cnt__i10.REGSET = "RESET";
    defparam data_cnt__i10.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ pack_cnt__i0 (.D(n15[0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(pack_cnt_3__N_2252), .Q(\pack_cnt[0] ));   /* synthesis lineinfo="@25(67[12],79[8])"*/
    defparam pack_cnt__i0.REGSET = "RESET";
    defparam pack_cnt__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B+(C))+!A (B+!(C))))" *) LUT4 i18564_3_lut (.A(data_cnt[2]), 
            .B(start_int), .C(data_cnt[1]), .Z(n21176));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam i18564_3_lut.INIT = "0x1212";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ fifo_rd (.D(fifo_rd_N_2282), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(start_int), .Q(fifo_i2s_rd));   /* synthesis lineinfo="@25(63[12],65[8])"*/
    defparam fifo_rd.REGSET = "RESET";
    defparam fifo_rd.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24430_2_lut_rep_1087_3_lut_4_lut (.A(\data_cnt[8] ), 
            .B(n44488), .C(\data_cnt[10] ), .D(\data_cnt[9] ), .Z(n44404));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i24430_2_lut_rep_1087_3_lut_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_cnt__i5 (.D(n21182), 
            .SP(n21189), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(data_cnt[5]));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam data_cnt__i5.REGSET = "RESET";
    defparam data_cnt__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_cnt__i11 (.D(n21194), 
            .SP(n21189), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(\data_cnt[11] ));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam data_cnt__i11.REGSET = "RESET";
    defparam data_cnt__i11.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_cnt__i12 (.D(n21196), 
            .SP(n21189), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(\data_cnt[12] ));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam data_cnt__i12.REGSET = "RESET";
    defparam data_cnt__i12.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_cnt__i4 (.D(n21180), 
            .SP(n21189), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(data_cnt[4]));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam data_cnt__i4.REGSET = "RESET";
    defparam data_cnt__i4.SRMODE = "ASYNC";
    (* lut_function="(!(A+(B)))" *) LUT4 i36291_2_lut (.A(data_cnt[1]), .B(start_int), 
            .Z(n35594));
    defparam i36291_2_lut.INIT = "0x1111";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_cnt__i3 (.D(n21178), 
            .SP(n21189), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(data_cnt[3]));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam data_cnt__i3.REGSET = "RESET";
    defparam data_cnt__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_cnt__i2 (.D(n21176), 
            .SP(n21189), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(data_cnt[2]));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam data_cnt__i2.REGSET = "RESET";
    defparam data_cnt__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_cnt__i7 (.D(n21186), 
            .SP(n21189), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(data_cnt[7]));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam data_cnt__i7.REGSET = "RESET";
    defparam data_cnt__i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_cnt__i6 (.D(n21184), 
            .SP(n21189), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(data_cnt[6]));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam data_cnt__i6.REGSET = "RESET";
    defparam data_cnt__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_cnt__i1 (.D(n35594), 
            .SP(n21189), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(data_cnt[1]));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam data_cnt__i1.REGSET = "RESET";
    defparam data_cnt__i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_out__i2 (.D(\to_i2s_right[1] ), 
            .SP(data_we), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\to_i2s_left[1] ));   /* synthesis lineinfo="@25(67[12],79[8])"*/
    defparam data_out__i2.REGSET = "RESET";
    defparam data_out__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24097_2_lut_3_lut_4_lut (.A(\data_cnt[10] ), 
            .B(n44408), .C(\data_cnt[12] ), .D(\data_cnt[11] ), .Z(n30672));   /* synthesis lineinfo="@25(58[23],58[42])"*/
    defparam i24097_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_out__i3 (.D(\to_i2s_right[2] ), 
            .SP(data_we), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\to_i2s_left[2] ));   /* synthesis lineinfo="@25(67[12],79[8])"*/
    defparam data_out__i3.REGSET = "RESET";
    defparam data_out__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_out__i4 (.D(\to_i2s_right[3] ), 
            .SP(data_we), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\to_i2s_left[3] ));   /* synthesis lineinfo="@25(67[12],79[8])"*/
    defparam data_out__i4.REGSET = "RESET";
    defparam data_out__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_out__i5 (.D(\to_i2s_right[4] ), 
            .SP(data_we), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\to_i2s_left[4] ));   /* synthesis lineinfo="@25(67[12],79[8])"*/
    defparam data_out__i5.REGSET = "RESET";
    defparam data_out__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_out__i6 (.D(\to_i2s_right[5] ), 
            .SP(data_we), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\to_i2s_left[5] ));   /* synthesis lineinfo="@25(67[12],79[8])"*/
    defparam data_out__i6.REGSET = "RESET";
    defparam data_out__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_out__i7 (.D(\to_i2s_right[6] ), 
            .SP(data_we), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\to_i2s_left[6] ));   /* synthesis lineinfo="@25(67[12],79[8])"*/
    defparam data_out__i7.REGSET = "RESET";
    defparam data_out__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_out__i8 (.D(\to_i2s_right[7] ), 
            .SP(data_we), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\to_i2s_left[7] ));   /* synthesis lineinfo="@25(67[12],79[8])"*/
    defparam data_out__i8.REGSET = "RESET";
    defparam data_out__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_out__i9 (.D(new_byte[0]), 
            .SP(data_we), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\to_i2s_right[0] ));   /* synthesis lineinfo="@25(67[12],79[8])"*/
    defparam data_out__i9.REGSET = "RESET";
    defparam data_out__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_out__i10 (.D(new_byte_7__N_2240[1]), 
            .SP(data_we), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\to_i2s_right[1] ));   /* synthesis lineinfo="@25(67[12],79[8])"*/
    defparam data_out__i10.REGSET = "RESET";
    defparam data_out__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_out__i11 (.D(new_byte_7__N_2240[2]), 
            .SP(data_we), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\to_i2s_right[2] ));   /* synthesis lineinfo="@25(67[12],79[8])"*/
    defparam data_out__i11.REGSET = "RESET";
    defparam data_out__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_out__i12 (.D(new_byte_7__N_2240[3]), 
            .SP(data_we), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\to_i2s_right[3] ));   /* synthesis lineinfo="@25(67[12],79[8])"*/
    defparam data_out__i12.REGSET = "RESET";
    defparam data_out__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_out__i13 (.D(new_byte_7__N_2240[4]), 
            .SP(data_we), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\to_i2s_right[4] ));   /* synthesis lineinfo="@25(67[12],79[8])"*/
    defparam data_out__i13.REGSET = "RESET";
    defparam data_out__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_out__i14 (.D(new_byte_7__N_2240[5]), 
            .SP(data_we), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\to_i2s_right[5] ));   /* synthesis lineinfo="@25(67[12],79[8])"*/
    defparam data_out__i14.REGSET = "RESET";
    defparam data_out__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_out__i15 (.D(new_byte_7__N_2240[6]), 
            .SP(data_we), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\to_i2s_right[6] ));   /* synthesis lineinfo="@25(67[12],79[8])"*/
    defparam data_out__i15.REGSET = "RESET";
    defparam data_out__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_out__i16 (.D(new_byte_7__N_2231[7]), 
            .SP(data_we), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\to_i2s_right[7] ));   /* synthesis lineinfo="@25(67[12],79[8])"*/
    defparam data_out__i16.REGSET = "RESET";
    defparam data_out__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ pack_cnt__i1 (.D(n479[1]), 
            .SP(n44698), .CK(ADC_DCLK_c), .SR(pack_cnt_3__N_2252), .Q(pack_cnt[1]));   /* synthesis lineinfo="@25(67[12],79[8])"*/
    defparam pack_cnt__i1.REGSET = "RESET";
    defparam pack_cnt__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18575_3_lut_4_lut (.A(\data_cnt[12] ), 
            .B(n44392), .C(start_int), .D(\data_cnt[13] ), .Z(n21198));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i18575_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i36197_4_lut (.A(data_cnt[4]), 
            .B(n40953), .C(n42323), .D(data_cnt[2]), .Z(data_cnt_ov_N_2289));   /* synthesis lineinfo="@25(91[28],91[59])"*/
    defparam i36197_4_lut.INIT = "0x2000";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i1_4_lut (.A(\data_cnt[10] ), 
            .B(data_cnt[7]), .C(n42009), .D(data_cnt[15]), .Z(n40953));   /* synthesis lineinfo="@25(91[28],91[59])"*/
    defparam i1_4_lut.INIT = "0xfffb";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ pack_cnt__i2 (.D(n479[2]), 
            .SP(n44698), .CK(ADC_DCLK_c), .SR(pack_cnt_3__N_2252), .Q(pack_cnt[2]));   /* synthesis lineinfo="@25(67[12],79[8])"*/
    defparam pack_cnt__i2.REGSET = "RESET";
    defparam pack_cnt__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ pack_cnt__i3 (.D(n479[3]), 
            .SP(n44698), .CK(ADC_DCLK_c), .SR(pack_cnt_3__N_2252), .Q(pack_cnt[3]));   /* synthesis lineinfo="@25(67[12],79[8])"*/
    defparam pack_cnt__i3.REGSET = "RESET";
    defparam pack_cnt__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))))" *) LUT4 i35456_4_lut (.A(data_cnt[5]), 
            .B(data_cnt[1]), .C(data_cnt[6]), .D(data_cnt[3]), .Z(n42323));
    defparam i35456_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_38022 (.A(\data_cnt[8] ), 
            .B(n42003), .C(data_cnt[14]), .D(\data_cnt[12] ), .Z(n42009));   /* synthesis lineinfo="@25(91[28],91[59])"*/
    defparam i1_4_lut_adj_38022.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_cnt__i13 (.D(n21198), 
            .SP(n21189), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(\data_cnt[13] ));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam data_cnt__i13.REGSET = "RESET";
    defparam data_cnt__i13.SRMODE = "ASYNC";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut (.A(\data_cnt[13] ), .B(\data_cnt[9] ), 
            .C(\data_cnt[11] ), .Z(n42003));   /* synthesis lineinfo="@25(91[28],91[59])"*/
    defparam i1_3_lut.INIT = "0xfefe";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_cnt__i14 (.D(n21200), 
            .SP(n21189), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(data_cnt[14]));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam data_cnt__i14.REGSET = "RESET";
    defparam data_cnt__i14.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_cnt__i15 (.D(n21202), 
            .SP(n21189), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(data_cnt[15]));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam data_cnt__i15.REGSET = "RESET";
    defparam data_cnt__i15.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ head_cnt__i1 (.D(n35574), 
            .SP(n4694), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(head_cnt[1]));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam head_cnt__i1.REGSET = "RESET";
    defparam head_cnt__i1.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ head_cnt__i2 (.D(n21206), 
            .SP(n4694), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(head_cnt[2]));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam head_cnt__i2.REGSET = "RESET";
    defparam head_cnt__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ head_cnt__i3 (.D(n21208), 
            .SP(n4694), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(head_cnt[3]));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam head_cnt__i3.REGSET = "RESET";
    defparam head_cnt__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ head_cnt__i4 (.D(n21210), 
            .SP(n4694), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(head_cnt[4]));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam head_cnt__i4.REGSET = "RESET";
    defparam head_cnt__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ head_cnt__i5 (.D(n21212), 
            .SP(n4694), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(head_cnt[5]));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam head_cnt__i5.REGSET = "RESET";
    defparam head_cnt__i5.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ head_cnt__i6 (.D(n21214), 
            .SP(n4694), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(head_cnt[6]));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam head_cnt__i6.REGSET = "RESET";
    defparam head_cnt__i6.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ head_cnt__i7 (.D(n21216), 
            .SP(n4694), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(head_cnt[7]));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam head_cnt__i7.REGSET = "RESET";
    defparam head_cnt__i7.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ head_cnt__i8 (.D(n21218), 
            .SP(n4694), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(head_cnt[8]));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam head_cnt__i8.REGSET = "RESET";
    defparam head_cnt__i8.SRMODE = "ASYNC";
    (* lut_function="(!(A (B (C+!(D))+!B !(C+(D)))+!A !(B (C+(D))+!B !(C+!(D)))))" *) LUT4 mux_8_i8_3_lut_4_lut (.A(data_cnt[7]), 
            .B(n44470), .C(n44617), .D(\m_axil_awaddr[9] ), .Z(\addr_mem_13__N_2549[7] ));   /* synthesis lineinfo="@25(58[23],58[42])"*/
    defparam mux_8_i8_3_lut_4_lut.INIT = "0x6f60";
    (* lut_function="(A (B (C (D))+!B ((D)+!C))+!A (B ((D)+!C)+!B (C (D))))" *) LUT4 mux_764_i8_3_lut_4_lut (.A(data_cnt[7]), 
            .B(n44470), .C(n44657), .D(\m_axil_awaddr[9] ), .Z(\addr_mem_13__N_2549[7]_adj_5 ));   /* synthesis lineinfo="@25(58[23],58[42])"*/
    defparam mux_764_i8_3_lut_4_lut.INIT = "0xf606";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24076_2_lut_rep_1091_3_lut_4_lut (.A(data_cnt[7]), 
            .B(n44470), .C(\data_cnt[9] ), .D(\data_cnt[8] ), .Z(n44408));   /* synthesis lineinfo="@25(58[23],58[42])"*/
    defparam i24076_2_lut_rep_1091_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18574_3_lut_4_lut (.A(\data_cnt[11] ), 
            .B(n44404), .C(start_int), .D(\data_cnt[12] ), .Z(n21196));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i18574_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(!(A (B (D)+!B (C (D)+!C !(D)))+!A (D)))" *) LUT4 i2137_2_lut_4_lut (.A(n44850), 
            .B(n44859), .C(start_int), .D(\pack_cnt[0] ), .Z(n15[0]));   /* synthesis lineinfo="@25(71[13],71[55])"*/
    defparam i2137_2_lut_4_lut.INIT = "0x02fd";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18584_3_lut_4_lut (.A(head_cnt[3]), 
            .B(n44821), .C(start_int), .D(head_cnt[4]), .Z(n21210));   /* synthesis lineinfo="@25(99[33],99[62])"*/
    defparam i18584_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26703_2_lut_rep_1234_3_lut_4_lut (.A(head_cnt[3]), 
            .B(n44821), .C(head_cnt[5]), .D(head_cnt[4]), .Z(n44551));   /* synthesis lineinfo="@25(99[33],99[62])"*/
    defparam i26703_2_lut_rep_1234_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24069_2_lut_rep_1107_3_lut_4_lut (.A(data_cnt[6]), 
            .B(n44510), .C(\data_cnt[8] ), .D(data_cnt[7]), .Z(n44424));   /* synthesis lineinfo="@25(58[23],58[42])"*/
    defparam i24069_2_lut_rep_1107_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C+!(D))+!B !(C+(D)))+!A !(B (C+(D))+!B !(C+!(D)))))" *) LUT4 mux_8_i7_3_lut_4_lut (.A(data_cnt[6]), 
            .B(n44510), .C(n44617), .D(\m_axil_awaddr[8] ), .Z(\addr_mem_13__N_2549[6] ));   /* synthesis lineinfo="@25(58[23],58[42])"*/
    defparam mux_8_i7_3_lut_4_lut.INIT = "0x6f60";
    (* lut_function="(A (B (C (D))+!B ((D)+!C))+!A (B ((D)+!C)+!B (C (D))))" *) LUT4 mux_764_i7_3_lut_4_lut (.A(data_cnt[6]), 
            .B(n44510), .C(n44657), .D(\m_axil_awaddr[8] ), .Z(\addr_mem_13__N_2549[6]_adj_6 ));   /* synthesis lineinfo="@25(58[23],58[42])"*/
    defparam mux_764_i7_3_lut_4_lut.INIT = "0xf606";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i28721_3_lut_4_lut (.A(n30363), 
            .B(n44482), .C(n30361), .D(n30359), .Z(new_byte_7__N_2231[7]));   /* synthesis lineinfo="@25(57[54],57[73])"*/
    defparam i28721_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i28670_3_lut_4_lut (.A(head_cnt[1]), 
            .B(\to_i2s[1] ), .C(head_cnt[8]), .D(pack_cnt[1]), .Z(new_byte_7__N_2240[1]));   /* synthesis lineinfo="@25(57[54],57[73])"*/
    defparam i28670_3_lut_4_lut.INIT = "0xc5ca";
    (* lut_function="(A (B (D)+!B !(C+!(D)))+!A (B (C (D))))" *) LUT4 i1_2_lut_4_lut (.A(head_cnt[1]), 
            .B(\to_i2s[1] ), .C(head_cnt[8]), .D(pack_cnt[1]), .Z(n4));   /* synthesis lineinfo="@25(57[54],57[73])"*/
    defparam i1_2_lut_4_lut.INIT = "0xca00";
    (* lut_function="(A (C (D))+!A (B (C (D))+!B ((D)+!C)))" *) LUT4 data_we_int_z_I_37594_3_lut_4_lut (.A(i2s_lrclk_c), 
            .B(n44850), .C(head_cnt[8]), .D(data_we_int_z), .Z(data_we));
    defparam data_we_int_z_I_37594_3_lut_4_lut.INIT = "0xf101";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 data_we_int_I_0_2_lut_3_lut (.A(i2s_lrclk_c), 
            .B(n44850), .C(head_cnt[8]), .Z(fifo_rd_N_2282));
    defparam data_we_int_I_0_2_lut_3_lut.INIT = "0x1010";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18567_3_lut_4_lut (.A(data_cnt[4]), 
            .B(n44720), .C(start_int), .D(data_cnt[5]), .Z(n21182));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i18567_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24402_2_lut_rep_1206_3_lut_4_lut (.A(data_cnt[4]), 
            .B(n44720), .C(data_cnt[6]), .D(data_cnt[5]), .Z(n44523));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i24402_2_lut_rep_1206_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18566_3_lut_4_lut (.A(data_cnt[3]), 
            .B(n44858), .C(start_int), .D(data_cnt[4]), .Z(n21180));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i18566_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24395_2_lut_rep_1252_3_lut_4_lut (.A(data_cnt[3]), 
            .B(n44858), .C(data_cnt[5]), .D(data_cnt[4]), .Z(n44569));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i24395_2_lut_rep_1252_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 from_mem_7__I_0_i1_3_lut (.A(\pack_cnt[0] ), 
            .B(\to_i2s[0] ), .C(head_cnt[8]), .Z(new_byte[0]));   /* synthesis lineinfo="@25(57[23],57[85])"*/
    defparam from_mem_7__I_0_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i28705_2_lut_3_lut (.A(n30365), 
            .B(n44516), .C(n30363), .Z(new_byte_7__N_2240[5]));   /* synthesis lineinfo="@25(57[54],57[73])"*/
    defparam i28705_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28713_2_lut_3_lut_4_lut (.A(n30365), 
            .B(n44516), .C(n30361), .D(n30363), .Z(new_byte_7__N_2240[6]));   /* synthesis lineinfo="@25(57[54],57[73])"*/
    defparam i28713_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23818_3_lut (.A(head_cnt[2]), 
            .B(\to_i2s[2] ), .C(head_cnt[8]), .Z(n30369));   /* synthesis lineinfo="@25(57[54],57[73])"*/
    defparam i23818_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23816_3_lut (.A(head_cnt[3]), 
            .B(\to_i2s[3] ), .C(head_cnt[8]), .Z(n30367));   /* synthesis lineinfo="@25(57[54],57[73])"*/
    defparam i23816_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B (C))+!A (B (D)))" *) LUT4 i28686_4_lut (.A(n41637), 
            .B(n44840), .C(n6), .D(n4), .Z(n4_adj_5216));   /* synthesis lineinfo="@25(57[54],57[73])"*/
    defparam i28686_4_lut.INIT = "0xeca0";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut (.A(head_cnt[8]), .B(head_cnt[2]), 
            .Z(n41637));   /* synthesis lineinfo="@25(57[54],57[73])"*/
    defparam i1_2_lut.INIT = "0x4444";
    (* lut_function="(A+(B (C)))" *) LUT4 i1_3_lut_adj_38023 (.A(pack_cnt[2]), 
            .B(head_cnt[1]), .C(pack_cnt[1]), .Z(n6));   /* synthesis lineinfo="@25(57[54],57[73])"*/
    defparam i1_3_lut_adj_38023.INIT = "0xeaea";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23814_3_lut (.A(head_cnt[4]), 
            .B(\to_i2s[4] ), .C(head_cnt[8]), .Z(n30365));   /* synthesis lineinfo="@25(57[54],57[73])"*/
    defparam i23814_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23812_3_lut (.A(head_cnt[5]), 
            .B(\to_i2s[5] ), .C(head_cnt[8]), .Z(n30363));   /* synthesis lineinfo="@25(57[54],57[73])"*/
    defparam i23812_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23810_3_lut (.A(head_cnt[6]), 
            .B(\to_i2s[6] ), .C(head_cnt[8]), .Z(n30361));   /* synthesis lineinfo="@25(57[54],57[73])"*/
    defparam i23810_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i23808_3_lut (.A(head_cnt[7]), 
            .B(\to_i2s[7] ), .C(head_cnt[8]), .Z(n30359));   /* synthesis lineinfo="@25(57[54],57[73])"*/
    defparam i23808_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1339_2_lut (.A(pack_cnt[1]), 
            .B(\pack_cnt[0] ), .Z(n479[1]));   /* synthesis lineinfo="@25(74[25],74[37])"*/
    defparam i1339_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18570_3_lut_4_lut (.A(data_cnt[7]), 
            .B(n44523), .C(start_int), .D(\data_cnt[8] ), .Z(n21188));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i18570_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24423_2_lut_rep_1106_3_lut_4_lut (.A(data_cnt[7]), 
            .B(n44523), .C(\data_cnt[9] ), .D(\data_cnt[8] ), .Z(n44423));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i24423_2_lut_rep_1106_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i24015_2_lut (.A(data_cnt[1]), 
            .B(pack_cnt[1]), .Z(\i2s_mem_addr[1] ));   /* synthesis lineinfo="@25(58[23],58[42])"*/
    defparam i24015_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38024 (.A(pack_cnt[3]), 
            .B(n4_adj_5217), .C(data_cnt[3]), .Z(\i2s_mem_addr[3] ));   /* synthesis lineinfo="@25(58[23],58[42])"*/
    defparam i1_3_lut_adj_38024.INIT = "0x9696";
    (* lut_function="(!(A (B+(C (D)))+!A (B+!(C (D)))))" *) LUT4 i18577_4_lut (.A(data_cnt[15]), 
            .B(start_int), .C(data_cnt[14]), .D(n44374), .Z(n21202));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam i18577_4_lut.INIT = "0x1222";
    (* lut_function="(!(A+(B)))" *) LUT4 i36233_2_lut (.A(head_cnt[1]), .B(start_int), 
            .Z(n35574));
    defparam i36233_2_lut.INIT = "0x1111";
    (* lut_function="(!(A (B+(C))+!A (B+!(C))))" *) LUT4 i18582_3_lut (.A(head_cnt[2]), 
            .B(start_int), .C(head_cnt[1]), .Z(n21206));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam i18582_3_lut.INIT = "0x1212";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18576_3_lut_4_lut (.A(\data_cnt[13] ), 
            .B(n44384), .C(start_int), .D(data_cnt[14]), .Z(n21200));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i18576_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18587_3_lut_4_lut (.A(head_cnt[6]), 
            .B(n44551), .C(start_int), .D(head_cnt[7]), .Z(n21216));   /* synthesis lineinfo="@25(99[33],99[62])"*/
    defparam i18587_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24062_2_lut_rep_1125_3_lut_4_lut (.A(data_cnt[5]), 
            .B(n44552), .C(data_cnt[7]), .D(data_cnt[6]), .Z(n44442));   /* synthesis lineinfo="@25(58[23],58[42])"*/
    defparam i24062_2_lut_rep_1125_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C+!(D))+!B !(C+(D)))+!A !(B (C+(D))+!B !(C+!(D)))))" *) LUT4 mux_8_i6_3_lut_4_lut (.A(data_cnt[5]), 
            .B(n44552), .C(n44617), .D(\m_axil_awaddr[7] ), .Z(\addr_mem_13__N_2549[5] ));   /* synthesis lineinfo="@25(58[23],58[42])"*/
    defparam mux_8_i6_3_lut_4_lut.INIT = "0x6f60";
    (* lut_function="(A (B (C (D))+!B ((D)+!C))+!A (B ((D)+!C)+!B (C (D))))" *) LUT4 mux_764_i6_3_lut_4_lut (.A(data_cnt[5]), 
            .B(n44552), .C(n44657), .D(\m_axil_awaddr[7] ), .Z(\addr_mem_13__N_2549[5]_adj_7 ));   /* synthesis lineinfo="@25(58[23],58[42])"*/
    defparam mux_764_i6_3_lut_4_lut.INIT = "0xf606";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18573_3_lut_4_lut (.A(\data_cnt[10] ), 
            .B(n44423), .C(start_int), .D(\data_cnt[11] ), .Z(n21194));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i18573_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24444_2_lut_rep_1067_3_lut_4_lut (.A(\data_cnt[10] ), 
            .B(n44423), .C(\data_cnt[12] ), .D(\data_cnt[11] ), .Z(n44384));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i24444_2_lut_rep_1067_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (D)+!B (C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i28697_2_lut_4_lut (.A(n30367), 
            .B(n44839), .C(n4_adj_5216), .D(n30365), .Z(new_byte_7__N_2240[4]));   /* synthesis lineinfo="@25(57[54],57[73])"*/
    defparam i28697_2_lut_4_lut.INIT = "0x17e8";
    (* lut_function="(A (B (D)+!B (C (D)))+!A (B (C (D))))" *) LUT4 i28703_2_lut_rep_1165_4_lut (.A(n30367), 
            .B(n44839), .C(n4_adj_5216), .D(n30365), .Z(n44482));   /* synthesis lineinfo="@25(57[54],57[73])"*/
    defparam i28703_2_lut_rep_1165_4_lut.INIT = "0xe800";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18569_3_lut_4_lut (.A(data_cnt[6]), 
            .B(n44569), .C(start_int), .D(data_cnt[7]), .Z(n21186));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i18569_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24416_2_lut_rep_1132_3_lut_4_lut (.A(data_cnt[6]), 
            .B(n44569), .C(\data_cnt[8] ), .D(data_cnt[7]), .Z(n44449));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i24416_2_lut_rep_1132_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B))" *) LUT4 i26682_2_lut_rep_1504 (.A(head_cnt[2]), 
            .B(head_cnt[1]), .Z(n44821));   /* synthesis lineinfo="@25(99[33],99[62])"*/
    defparam i26682_2_lut_rep_1504.INIT = "0x8888";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18583_3_lut_4_lut (.A(head_cnt[2]), 
            .B(head_cnt[1]), .C(start_int), .D(head_cnt[3]), .Z(n21208));   /* synthesis lineinfo="@25(99[33],99[62])"*/
    defparam i18583_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C)))" *) LUT4 i26689_2_lut_rep_1383_3_lut (.A(head_cnt[2]), 
            .B(head_cnt[1]), .C(head_cnt[3]), .Z(n44700));   /* synthesis lineinfo="@25(99[33],99[62])"*/
    defparam i26689_2_lut_rep_1383_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26696_2_lut_rep_1297_3_lut_4_lut (.A(head_cnt[2]), 
            .B(head_cnt[1]), .C(head_cnt[4]), .D(head_cnt[3]), .Z(n44614));   /* synthesis lineinfo="@25(99[33],99[62])"*/
    defparam i26696_2_lut_rep_1297_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))" *) LUT4 i1_3_lut_4_lut (.A(data_cnt[1]), 
            .B(pack_cnt[1]), .C(data_cnt[2]), .D(pack_cnt[2]), .Z(\i2s_mem_addr[2] ));   /* synthesis lineinfo="@25(58[23],58[42])"*/
    defparam i1_3_lut_4_lut.INIT = "0x8778";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))" *) LUT4 i24028_3_lut_4_lut (.A(data_cnt[1]), 
            .B(pack_cnt[1]), .C(pack_cnt[2]), .D(data_cnt[2]), .Z(n4_adj_5217));   /* synthesis lineinfo="@25(58[23],58[42])"*/
    defparam i24028_3_lut_4_lut.INIT = "0xf880";
    (* lut_function="(!(A (B+(C (D)))+!A (B+!(C (D)))))" *) LUT4 i18588_4_lut (.A(head_cnt[8]), 
            .B(start_int), .C(head_cnt[7]), .D(n44507), .Z(n21218));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam i18588_4_lut.INIT = "0x1222";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24090_2_lut_rep_1065_3_lut_4_lut (.A(\data_cnt[9] ), 
            .B(n44424), .C(\data_cnt[11] ), .D(\data_cnt[10] ), .Z(n44382));   /* synthesis lineinfo="@25(58[23],58[42])"*/
    defparam i24090_2_lut_rep_1065_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i1346_2_lut_3_lut (.A(pack_cnt[1]), 
            .B(\pack_cnt[0] ), .C(pack_cnt[2]), .Z(n479[2]));   /* synthesis lineinfo="@25(74[25],74[37])"*/
    defparam i1346_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i1353_3_lut_4_lut (.A(pack_cnt[1]), 
            .B(\pack_cnt[0] ), .C(pack_cnt[2]), .D(pack_cnt[3]), .Z(n479[3]));   /* synthesis lineinfo="@25(74[25],74[37])"*/
    defparam i1353_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!((B)+!A))" *) LUT4 i28739_2_lut_rep_1522 (.A(pack_cnt[3]), 
            .B(head_cnt[8]), .Z(n44839));   /* synthesis lineinfo="@25(57[54],57[73])"*/
    defparam i28739_2_lut_rep_1522.INIT = "0x2222";
    (* lut_function="(A (B (C (D))+!B (C+(D)))+!A (C (D)))" *) LUT4 i28694_3_lut_rep_1199_4_lut (.A(pack_cnt[3]), 
            .B(head_cnt[8]), .C(n4_adj_5216), .D(n30367), .Z(n44516));   /* synthesis lineinfo="@25(57[54],57[73])"*/
    defparam i28694_3_lut_rep_1199_4_lut.INIT = "0xf220";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A (C (D)+!C !(D))))" *) LUT4 i1_3_lut_4_lut_adj_38025 (.A(pack_cnt[3]), 
            .B(head_cnt[8]), .C(n4_adj_5216), .D(n30367), .Z(new_byte_7__N_2240[3]));   /* synthesis lineinfo="@25(57[54],57[73])"*/
    defparam i1_3_lut_4_lut_adj_38025.INIT = "0x2dd2";
    (* lut_function="(!((B)+!A))" *) LUT4 i28781_2_lut_rep_1523 (.A(pack_cnt[2]), 
            .B(head_cnt[8]), .Z(n44840));   /* synthesis lineinfo="@25(57[54],57[73])"*/
    defparam i28781_2_lut_rep_1523.INIT = "0x2222";
    (* lut_function="(A (B (D)+!B (C (D)+!C !(D)))+!A (B (D)+!B !(C (D)+!C !(D))))" *) LUT4 i1_4_lut_4_lut (.A(pack_cnt[2]), 
            .B(head_cnt[8]), .C(n4), .D(n30369), .Z(new_byte_7__N_2240[2]));   /* synthesis lineinfo="@25(57[54],57[73])"*/
    defparam i1_4_lut_4_lut.INIT = "0xed12";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_rep_1533 (.A(pack_cnt[3]), 
            .B(pack_cnt[2]), .C(pack_cnt[1]), .Z(n44850));
    defparam i1_3_lut_rep_1533.INIT = "0xfefe";
    (* lut_function="(!(A+(B+(C+(D)))))" *) LUT4 i36200_2_lut_rep_1398_4_lut (.A(pack_cnt[3]), 
            .B(pack_cnt[2]), .C(pack_cnt[1]), .D(i2s_lrclk_c), .Z(n44715));
    defparam i36200_2_lut_rep_1398_4_lut.INIT = "0x0001";
    (* lut_function="(A (B))" *) LUT4 i24374_2_lut_rep_1541 (.A(data_cnt[2]), 
            .B(data_cnt[1]), .Z(n44858));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i24374_2_lut_rep_1541.INIT = "0x8888";
    (* lut_function="(A (B (C)))" *) LUT4 i24381_2_lut_rep_1403_3_lut (.A(data_cnt[2]), 
            .B(data_cnt[1]), .C(data_cnt[3]), .Z(n44720));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i24381_2_lut_rep_1403_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18565_3_lut_4_lut (.A(data_cnt[2]), 
            .B(data_cnt[1]), .C(start_int), .D(data_cnt[3]), .Z(n21178));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i18565_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24388_2_lut_rep_1324_3_lut_4_lut (.A(data_cnt[2]), 
            .B(data_cnt[1]), .C(data_cnt[4]), .D(data_cnt[3]), .Z(n44641));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i24388_2_lut_rep_1324_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A+!(B)))" *) LUT4 i2s_channel_negedge_I_37591_2_lut_rep_1542 (.A(i2s_channel_z), 
            .B(i2s_channel_zz), .Z(n44859));   /* synthesis lineinfo="@25(55[34],55[66])"*/
    defparam i2s_channel_negedge_I_37591_2_lut_rep_1542.INIT = "0x4444";
    (* lut_function="(A (C+!(D))+!A (B+(C+!(D))))" *) LUT4 i1_3_lut_rep_1381_4_lut (.A(i2s_channel_z), 
            .B(i2s_channel_zz), .C(start_int), .D(n44850), .Z(n44698));   /* synthesis lineinfo="@25(55[34],55[66])"*/
    defparam i1_3_lut_rep_1381_4_lut.INIT = "0xf4ff";
    (* lut_function="(A (D)+!A (B ((D)+!C)+!B (D)))" *) LUT4 i978_3_lut_4_lut (.A(i2s_channel_z), 
            .B(i2s_channel_zz), .C(head_cnt[8]), .D(start_int), .Z(n4694));   /* synthesis lineinfo="@25(55[34],55[66])"*/
    defparam i978_3_lut_4_lut.INIT = "0xff04";
    (* lut_function="(A (C)+!A (B+(C)))" *) LUT4 pack_cnt_3__I_37585_2_lut_3_lut (.A(i2s_channel_z), 
            .B(i2s_channel_zz), .C(start_int), .Z(pack_cnt_3__N_2252));   /* synthesis lineinfo="@25(55[34],55[66])"*/
    defparam pack_cnt_3__I_37585_2_lut_3_lut.INIT = "0xf4f4";
    (* lut_function="(A (D)+!A (B (C+(D))+!B (D)))" *) LUT4 i14679_3_lut_4_lut (.A(i2s_channel_z), 
            .B(i2s_channel_zz), .C(head_cnt[8]), .D(start_int), .Z(n21189));   /* synthesis lineinfo="@25(55[34],55[66])"*/
    defparam i14679_3_lut_4_lut.INIT = "0xff40";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18586_3_lut_4_lut (.A(head_cnt[5]), 
            .B(n44614), .C(start_int), .D(head_cnt[6]), .Z(n21214));   /* synthesis lineinfo="@25(99[33],99[62])"*/
    defparam i18586_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C)))" *) LUT4 i24048_2_lut_rep_1193_3_lut (.A(data_cnt[4]), 
            .B(n44615), .C(data_cnt[5]), .Z(n44510));   /* synthesis lineinfo="@25(58[23],58[42])"*/
    defparam i24048_2_lut_rep_1193_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24055_2_lut_rep_1153_3_lut_4_lut (.A(data_cnt[4]), 
            .B(n44615), .C(data_cnt[6]), .D(data_cnt[5]), .Z(n44470));   /* synthesis lineinfo="@25(58[23],58[42])"*/
    defparam i24055_2_lut_rep_1153_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C+!(D))+!B !(C+(D)))+!A !(B (C+(D))+!B !(C+!(D)))))" *) LUT4 mux_8_i5_3_lut_4_lut (.A(data_cnt[4]), 
            .B(n44615), .C(n44617), .D(\m_axil_awaddr[6] ), .Z(\addr_mem_13__N_2549[4] ));   /* synthesis lineinfo="@25(58[23],58[42])"*/
    defparam mux_8_i5_3_lut_4_lut.INIT = "0x6f60";
    (* lut_function="(A (B (C (D))+!B ((D)+!C))+!A (B ((D)+!C)+!B (C (D))))" *) LUT4 mux_764_i5_3_lut_4_lut (.A(data_cnt[4]), 
            .B(n44615), .C(n44657), .D(\m_axil_awaddr[6] ), .Z(\addr_mem_13__N_2549[4]_adj_8 ));   /* synthesis lineinfo="@25(58[23],58[42])"*/
    defparam mux_764_i5_3_lut_4_lut.INIT = "0xf606";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18568_3_lut_4_lut (.A(data_cnt[5]), 
            .B(n44641), .C(start_int), .D(data_cnt[6]), .Z(n21184));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i18568_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24409_2_lut_rep_1171_3_lut_4_lut (.A(data_cnt[5]), 
            .B(n44641), .C(data_cnt[7]), .D(data_cnt[6]), .Z(n44488));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i24409_2_lut_rep_1171_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18572_3_lut_4_lut (.A(\data_cnt[9] ), 
            .B(n44449), .C(start_int), .D(\data_cnt[10] ), .Z(n21192));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i18572_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24437_2_lut_rep_1075_3_lut_4_lut (.A(\data_cnt[9] ), 
            .B(n44449), .C(\data_cnt[11] ), .D(\data_cnt[10] ), .Z(n44392));   /* synthesis lineinfo="@25(101[33],101[62])"*/
    defparam i24437_2_lut_rep_1075_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i24083_2_lut_rep_1078_3_lut_4_lut (.A(\data_cnt[8] ), 
            .B(n44442), .C(\data_cnt[10] ), .D(\data_cnt[9] ), .Z(n44395));   /* synthesis lineinfo="@25(58[23],58[42])"*/
    defparam i24083_2_lut_rep_1078_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C+(D))+!B (C+!(D)))+!A (C+!(D))))" *) LUT4 i18585_3_lut_4_lut (.A(head_cnt[4]), 
            .B(n44700), .C(start_int), .D(head_cnt[5]), .Z(n21212));   /* synthesis lineinfo="@25(99[33],99[62])"*/
    defparam i18585_3_lut_4_lut.INIT = "0x0708";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26710_2_lut_rep_1190_3_lut_4_lut (.A(head_cnt[4]), 
            .B(n44700), .C(head_cnt[6]), .D(head_cnt[5]), .Z(n44507));   /* synthesis lineinfo="@25(99[33],99[62])"*/
    defparam i26710_2_lut_rep_1190_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i24036_3_lut_rep_1298 (.A(data_cnt[3]), 
            .B(pack_cnt[3]), .C(n4_adj_5217), .Z(n44615));   /* synthesis lineinfo="@25(58[23],58[42])"*/
    defparam i24036_3_lut_rep_1298.INIT = "0xe8e8";
    (* lut_function="(A (B (D)+!B (C (D)))+!A (B (C (D))))" *) LUT4 i24041_2_lut_rep_1235_4_lut (.A(data_cnt[3]), 
            .B(pack_cnt[3]), .C(n4_adj_5217), .D(data_cnt[4]), .Z(n44552));   /* synthesis lineinfo="@25(58[23],58[42])"*/
    defparam i24041_2_lut_rep_1235_4_lut.INIT = "0xe800";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=725, LSE_RLINE=742 *) FD1P3XZ data_cnt__i8 (.D(n21188), 
            .SP(n21189), .CK(ADC_DCLK_c), .SR(to_i2s_left_7__N_385), .Q(\data_cnt[8] ));   /* synthesis lineinfo="@25(84[9],104[12])"*/
    defparam data_cnt__i8.REGSET = "RESET";
    defparam data_cnt__i8.SRMODE = "ASYNC";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module mcp4812
//

module mcp4812 (input dac_data_val, output data_valid_z, input ADC_DCLK_c, 
            input m_axil_rdata_31__N_57, output \bit_cnt[4] , output p2, 
            output \bit_cnt[2] , output p1, output \bit_cnt[0] , output dac_data_val_N_922, 
            output sck_int, output CSn_c, output SCK_c, input \shift_reg_15__N_1745[1] , 
            input n20577, output \shift_reg[1] , input \shift_reg_15__N_1745[2] , 
            output \shift_reg[2] , input \shift_reg_15__N_1745[3] , output \shift_reg[3] , 
            input \shift_reg_15__N_1745[4] , output \shift_reg[4] , input \shift_reg_15__N_1745[5] , 
            output \shift_reg[5] , input \shift_reg_15__N_1745[6] , output \shift_reg[6] , 
            input \shift_reg_15__N_1745[7] , output \shift_reg[7] , input \shift_reg_15__N_1745[8] , 
            output \shift_reg[8] , input \shift_reg_15__N_1745[9] , output \shift_reg[9] , 
            input \shift_reg_15__N_1745[10] , output \shift_reg[10] , input \shift_reg_15__N_1745[11] , 
            output \shift_reg[11] , input \shift_reg_15__N_1745[12] , output \shift_reg[12] , 
            input \shift_reg_15__N_1745[13] , output \shift_reg[13] , input \shift_reg_15__N_1745[14] , 
            output \shift_reg[14] , input \shift_reg_15__N_1745[15] , output SDI_c, 
            output n19216, input n21220, input n44567, output \bit_cnt[1] , 
            input maxfan_replicated_net_517, input n21224, output \bit_cnt[3] , 
            input n44847, input \dac_data[0] , output \shift_reg[0] , 
            input n40964, output n17, output n5059, output n5442, input n156, 
            input dac_data_val_N_919, input n6, input \dac_cnt_zzz[11] , 
            input \dac_cnt_zzz[15] , input \dac_cnt_zz[11] , input \dac_cnt_zz[15] , 
            input \dac_cnt_zzz[9] , input n4, input \dac_cnt_zz[9] , input \dac_cnt_zzz[13] , 
            input \dac_cnt_zzz[10] , input \dac_cnt_zz[13] , input \dac_cnt_zz[10] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    wire n25630, n5070, n9;
    wire [4:0]bit_cnt;   /* synthesis lineinfo="@28(23[15],23[22])"*/
    wire [7:0]clk_div_cnt;   /* synthesis lineinfo="@28(21[15],21[26])"*/
    
    wire n44755, n44540;
    wire [7:0]n47;
    
    wire n41933, n41929, n21222, n11, n44640, n44668, n44587, 
        n44501, n41993, n41715, n41711, n41709, VCC_net, GND_net;
    
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ bit_cnt__i0 (.D(n25630), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\bit_cnt[0] ));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam bit_cnt__i0.REGSET = "RESET";
    defparam bit_cnt__i0.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ work (.D(n5070), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_data_val_N_922));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam work.REGSET = "RESET";
    defparam work.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ sck_int_c (.D(n9), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(sck_int));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam sck_int_c.REGSET = "RESET";
    defparam sck_int_c.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ clk_div_cnt_779__i0 (.D(n47[0]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(clk_div_cnt[0]));   /* synthesis lineinfo="@28(69[32],69[47])"*/
    defparam clk_div_cnt_779__i0.REGSET = "RESET";
    defparam clk_div_cnt_779__i0.SRMODE = "ASYNC";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut (.A(dac_data_val_N_922), .B(bit_cnt[4]), 
            .Z(CSn_c));
    defparam i1_2_lut.INIT = "0xdddd";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i2_3_lut (.A(dac_data_val_N_922), 
            .B(sck_int), .C(bit_cnt[4]), .Z(SCK_c));
    defparam i2_3_lut.INIT = "0x0808";
    (* lut_function="(A (B (C (D))))" *) LUT4 i28267_2_lut_rep_1223_3_lut_4_lut (.A(clk_div_cnt[2]), 
            .B(n44755), .C(clk_div_cnt[4]), .D(clk_div_cnt[3]), .Z(n44540));   /* synthesis lineinfo="@28(69[32],69[47])"*/
    defparam i28267_2_lut_rep_1223_3_lut_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ shift_reg__i2 (.D(\shift_reg_15__N_1745[1] ), 
            .SP(n20577), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\shift_reg[1] ));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam shift_reg__i2.REGSET = "RESET";
    defparam shift_reg__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ shift_reg__i3 (.D(\shift_reg_15__N_1745[2] ), 
            .SP(n20577), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\shift_reg[2] ));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam shift_reg__i3.REGSET = "RESET";
    defparam shift_reg__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ shift_reg__i4 (.D(\shift_reg_15__N_1745[3] ), 
            .SP(n20577), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\shift_reg[3] ));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam shift_reg__i4.REGSET = "RESET";
    defparam shift_reg__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ shift_reg__i5 (.D(\shift_reg_15__N_1745[4] ), 
            .SP(n20577), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\shift_reg[4] ));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam shift_reg__i5.REGSET = "RESET";
    defparam shift_reg__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ shift_reg__i6 (.D(\shift_reg_15__N_1745[5] ), 
            .SP(n20577), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\shift_reg[5] ));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam shift_reg__i6.REGSET = "RESET";
    defparam shift_reg__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ shift_reg__i7 (.D(\shift_reg_15__N_1745[6] ), 
            .SP(n20577), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\shift_reg[6] ));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam shift_reg__i7.REGSET = "RESET";
    defparam shift_reg__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ shift_reg__i8 (.D(\shift_reg_15__N_1745[7] ), 
            .SP(n20577), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\shift_reg[7] ));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam shift_reg__i8.REGSET = "RESET";
    defparam shift_reg__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ shift_reg__i9 (.D(\shift_reg_15__N_1745[8] ), 
            .SP(n20577), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\shift_reg[8] ));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam shift_reg__i9.REGSET = "RESET";
    defparam shift_reg__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ shift_reg__i10 (.D(\shift_reg_15__N_1745[9] ), 
            .SP(n20577), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\shift_reg[9] ));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam shift_reg__i10.REGSET = "RESET";
    defparam shift_reg__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ shift_reg__i11 (.D(\shift_reg_15__N_1745[10] ), 
            .SP(n20577), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\shift_reg[10] ));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam shift_reg__i11.REGSET = "RESET";
    defparam shift_reg__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ shift_reg__i12 (.D(\shift_reg_15__N_1745[11] ), 
            .SP(n20577), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\shift_reg[11] ));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam shift_reg__i12.REGSET = "RESET";
    defparam shift_reg__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ shift_reg__i13 (.D(\shift_reg_15__N_1745[12] ), 
            .SP(n20577), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\shift_reg[12] ));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam shift_reg__i13.REGSET = "RESET";
    defparam shift_reg__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ shift_reg__i14 (.D(\shift_reg_15__N_1745[13] ), 
            .SP(n20577), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\shift_reg[13] ));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam shift_reg__i14.REGSET = "RESET";
    defparam shift_reg__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ shift_reg__i15 (.D(\shift_reg_15__N_1745[14] ), 
            .SP(n20577), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\shift_reg[14] ));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam shift_reg__i15.REGSET = "RESET";
    defparam shift_reg__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ shift_reg__i16 (.D(\shift_reg_15__N_1745[15] ), 
            .SP(n20577), .CK(ADC_DCLK_c), .SR(GND_net), .Q(SDI_c));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam shift_reg__i16.REGSET = "RESET";
    defparam shift_reg__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ bit_cnt__i1 (.D(n21220), 
            .SP(n44567), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(\bit_cnt[1] ));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam bit_cnt__i1.REGSET = "RESET";
    defparam bit_cnt__i1.SRMODE = "ASYNC";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i1_4_lut (.A(n41933), .B(clk_div_cnt[3]), 
            .C(clk_div_cnt[6]), .D(n41929), .Z(n19216));
    defparam i1_4_lut.INIT = "0xfffb";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_38009 (.A(clk_div_cnt[5]), 
            .B(clk_div_cnt[2]), .Z(n41933));
    defparam i1_2_lut_adj_38009.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i1_4_lut_adj_38010 (.A(clk_div_cnt[0]), 
            .B(clk_div_cnt[7]), .C(clk_div_cnt[4]), .D(clk_div_cnt[1]), 
            .Z(n41929));
    defparam i1_4_lut_adj_38010.INIT = "0xfeff";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ bit_cnt__i2 (.D(n21222), 
            .SP(n44567), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(bit_cnt[2]));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam bit_cnt__i2.REGSET = "RESET";
    defparam bit_cnt__i2.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ bit_cnt__i3 (.D(n21224), 
            .SP(n44567), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\bit_cnt[3] ));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam bit_cnt__i3.REGSET = "RESET";
    defparam bit_cnt__i3.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ bit_cnt__i4 (.D(n11), 
            .SP(n44567), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(bit_cnt[4]));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam bit_cnt__i4.REGSET = "RESET";
    defparam bit_cnt__i4.SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ shift_reg__i1 (.D(\dac_data[0] ), 
            .SP(n20577), .CK(ADC_DCLK_c), .SR(n40964), .Q(\shift_reg[0] ));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam shift_reg__i1.REGSET = "RESET";
    defparam shift_reg__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B ((D)+!C)+!B (C+(D)))+!A ((D)+!C)))" *) LUT4 i19137_3_lut_4_lut (.A(sck_int), 
            .B(n19216), .C(\bit_cnt[0] ), .D(n44847), .Z(n25630));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam i19137_3_lut_4_lut.INIT = "0x00d2";
    (* syn_use_carry_chain=1 *) FD1P3XZ clk_div_cnt_779__i1 (.D(n47[1]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(clk_div_cnt[1]));   /* synthesis lineinfo="@28(69[32],69[47])"*/
    defparam clk_div_cnt_779__i1.REGSET = "RESET";
    defparam clk_div_cnt_779__i1.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ clk_div_cnt_779__i2 (.D(n47[2]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(clk_div_cnt[2]));   /* synthesis lineinfo="@28(69[32],69[47])"*/
    defparam clk_div_cnt_779__i2.REGSET = "RESET";
    defparam clk_div_cnt_779__i2.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ clk_div_cnt_779__i3 (.D(n47[3]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(clk_div_cnt[3]));   /* synthesis lineinfo="@28(69[32],69[47])"*/
    defparam clk_div_cnt_779__i3.REGSET = "RESET";
    defparam clk_div_cnt_779__i3.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ clk_div_cnt_779__i4 (.D(n47[4]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(clk_div_cnt[4]));   /* synthesis lineinfo="@28(69[32],69[47])"*/
    defparam clk_div_cnt_779__i4.REGSET = "RESET";
    defparam clk_div_cnt_779__i4.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ clk_div_cnt_779__i5 (.D(n47[5]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(clk_div_cnt[5]));   /* synthesis lineinfo="@28(69[32],69[47])"*/
    defparam clk_div_cnt_779__i5.REGSET = "RESET";
    defparam clk_div_cnt_779__i5.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ clk_div_cnt_779__i6 (.D(n47[6]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), .Q(clk_div_cnt[6]));   /* synthesis lineinfo="@28(69[32],69[47])"*/
    defparam clk_div_cnt_779__i6.REGSET = "RESET";
    defparam clk_div_cnt_779__i6.SRMODE = "ASYNC";
    (* syn_use_carry_chain=1 *) FD1P3XZ clk_div_cnt_779__i7 (.D(n47[7]), .SP(VCC_net), 
            .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), .Q(clk_div_cnt[7]));   /* synthesis lineinfo="@28(69[32],69[47])"*/
    defparam clk_div_cnt_779__i7.REGSET = "RESET";
    defparam clk_div_cnt_779__i7.SRMODE = "ASYNC";
    (* lut_function="(!(A+!(B+(C))))" *) LUT4 i1_3_lut (.A(dac_data_val_N_922), 
            .B(dac_data_val), .C(n17), .Z(n5059));   /* synthesis lineinfo="@34(143[17],143[29])"*/
    defparam i1_3_lut.INIT = "0x5454";
    (* lut_function="(A (B))" *) LUT4 i18884_2_lut_rep_1323 (.A(dac_data_val_N_922), 
            .B(n19216), .Z(n44640));
    defparam i18884_2_lut_rep_1323.INIT = "0x8888";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i1_2_lut_3_lut (.A(dac_data_val_N_922), 
            .B(n19216), .C(clk_div_cnt[0]), .Z(n47[0]));
    defparam i1_2_lut_3_lut.INIT = "0x0808";
    (* lut_function="(!(((C (D)+!C !(D))+!B)+!A))" *) LUT4 i1_3_lut_4_lut (.A(dac_data_val_N_922), 
            .B(n19216), .C(clk_div_cnt[0]), .D(clk_div_cnt[1]), .Z(n47[1]));
    defparam i1_3_lut_4_lut.INIT = "0x0880";
    (* lut_function="(!(((C (D)+!C !(D))+!B)+!A))" *) LUT4 i1_3_lut_4_lut_adj_38011 (.A(dac_data_val_N_922), 
            .B(n19216), .C(n44755), .D(clk_div_cnt[2]), .Z(n47[2]));
    defparam i1_3_lut_4_lut_adj_38011.INIT = "0x0880";
    (* lut_function="(!(((C (D)+!C !(D))+!B)+!A))" *) LUT4 i1_3_lut_4_lut_adj_38012 (.A(dac_data_val_N_922), 
            .B(n19216), .C(n44668), .D(clk_div_cnt[3]), .Z(n47[3]));
    defparam i1_3_lut_4_lut_adj_38012.INIT = "0x0880";
    (* lut_function="(A (B))" *) LUT4 i28246_2_lut_rep_1438 (.A(clk_div_cnt[1]), 
            .B(clk_div_cnt[0]), .Z(n44755));   /* synthesis lineinfo="@28(69[32],69[47])"*/
    defparam i28246_2_lut_rep_1438.INIT = "0x8888";
    (* lut_function="(A (B (C)))" *) LUT4 i28253_2_lut_rep_1351_3_lut (.A(clk_div_cnt[1]), 
            .B(clk_div_cnt[0]), .C(clk_div_cnt[2]), .Z(n44668));   /* synthesis lineinfo="@28(69[32],69[47])"*/
    defparam i28253_2_lut_rep_1351_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i28260_2_lut_rep_1270_3_lut_4_lut (.A(clk_div_cnt[1]), 
            .B(clk_div_cnt[0]), .C(clk_div_cnt[3]), .D(clk_div_cnt[2]), 
            .Z(n44587));   /* synthesis lineinfo="@28(69[32],69[47])"*/
    defparam i28260_2_lut_rep_1270_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C (D)))+!A !(C (D))))" *) LUT4 i18842_3_lut_4_lut (.A(clk_div_cnt[5]), 
            .B(n44540), .C(n44640), .D(clk_div_cnt[6]), .Z(n47[6]));   /* synthesis lineinfo="@28(69[32],69[47])"*/
    defparam i18842_3_lut_4_lut.INIT = "0x7080";
    (* lut_function="(!(A+(B (C (D))+!B !(C (D)))))" *) LUT4 i1_4_lut_adj_38013 (.A(n44847), 
            .B(bit_cnt[2]), .C(\bit_cnt[1] ), .D(\bit_cnt[0] ), .Z(n21222));
    defparam i1_4_lut_adj_38013.INIT = "0x1444";
    (* lut_function="(A (B (C)))" *) LUT4 i1_3_lut_adj_38014 (.A(bit_cnt[2]), 
            .B(\bit_cnt[0] ), .C(\bit_cnt[1] ), .Z(n5442));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam i1_3_lut_adj_38014.INIT = "0x8080";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C (D)))+!A !(C (D))))" *) LUT4 i18841_3_lut_4_lut (.A(clk_div_cnt[4]), 
            .B(n44587), .C(n44640), .D(clk_div_cnt[5]), .Z(n47[5]));   /* synthesis lineinfo="@28(69[32],69[47])"*/
    defparam i18841_3_lut_4_lut.INIT = "0x7080";
    (* lut_function="(!(A+(B (C (D)+!C !(D))+!B !(C))))" *) LUT4 i1_4_lut_adj_38015 (.A(n44847), 
            .B(\bit_cnt[3] ), .C(bit_cnt[4]), .D(n5442), .Z(n11));
    defparam i1_4_lut_adj_38015.INIT = "0x1450";
    (* lut_function="(!(A ((C (D))+!B)+!A !(B (C (D)))))" *) LUT4 i18843_4_lut (.A(clk_div_cnt[7]), 
            .B(n44640), .C(clk_div_cnt[6]), .D(n44501), .Z(n47[7]));   /* synthesis lineinfo="@28(69[32],69[47])"*/
    defparam i18843_4_lut.INIT = "0x4888";
    (* lut_function="(A ((C+(D))+!B))" *) LUT4 i129_4_lut (.A(n156), .B(\bit_cnt[0] ), 
            .C(n19216), .D(n41993), .Z(n5070));   /* synthesis lineinfo="@34(143[17],143[29])"*/
    defparam i129_4_lut.INIT = "0xaaa2";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 i1_4_lut_adj_38016 (.A(bit_cnt[2]), 
            .B(\bit_cnt[1] ), .C(bit_cnt[4]), .D(\bit_cnt[3] ), .Z(n41993));
    defparam i1_4_lut_adj_38016.INIT = "0xffbf";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_38017 (.A(n41715), 
            .B(dac_data_val_N_919), .C(n6), .D(n41711), .Z(n17));   /* synthesis lineinfo="@34(143[17],143[29])"*/
    defparam i1_4_lut_adj_38017.INIT = "0xfffe";
    (* lut_function="(A (B (C)+!B !(C)))" *) LUT4 i1_3_lut_adj_38018 (.A(dac_data_val_N_922), 
            .B(n19216), .C(sck_int), .Z(n9));
    defparam i1_3_lut_adj_38018.INIT = "0x8282";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i1_4_lut_adj_38019 (.A(\dac_cnt_zzz[11] ), 
            .B(\dac_cnt_zzz[15] ), .C(\dac_cnt_zz[11] ), .D(\dac_cnt_zz[15] ), 
            .Z(n41715));   /* synthesis lineinfo="@34(143[17],143[29])"*/
    defparam i1_4_lut_adj_38019.INIT = "0x7bde";
    (* lut_function="(A (B+(C+!(D)))+!A (B+(C+(D))))" *) LUT4 i1_4_lut_adj_38020 (.A(\dac_cnt_zzz[9] ), 
            .B(n41709), .C(n4), .D(\dac_cnt_zz[9] ), .Z(n41711));   /* synthesis lineinfo="@34(143[17],143[29])"*/
    defparam i1_4_lut_adj_38020.INIT = "0xfdfe";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A !(B (C+!(D))+!B (C+(D)))))" *) LUT4 i1_4_lut_adj_38021 (.A(\dac_cnt_zzz[13] ), 
            .B(\dac_cnt_zzz[10] ), .C(\dac_cnt_zz[13] ), .D(\dac_cnt_zz[10] ), 
            .Z(n41709));   /* synthesis lineinfo="@34(143[17],143[29])"*/
    defparam i1_4_lut_adj_38021.INIT = "0x7bde";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C (D)))+!A !(C (D))))" *) LUT4 i18840_3_lut_4_lut (.A(clk_div_cnt[3]), 
            .B(n44668), .C(n44640), .D(clk_div_cnt[4]), .Z(n47[4]));   /* synthesis lineinfo="@28(69[32],69[47])"*/
    defparam i18840_3_lut_4_lut.INIT = "0x7080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i28274_2_lut_rep_1184_3_lut_4_lut (.A(clk_div_cnt[3]), 
            .B(n44668), .C(clk_div_cnt[5]), .D(clk_div_cnt[4]), .Z(n44501));   /* synthesis lineinfo="@28(69[32],69[47])"*/
    defparam i28274_2_lut_rep_1184_3_lut_4_lut.INIT = "0x8000";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=13, LSE_RCOL=6, LSE_LLINE=623, LSE_RLINE=635 *) FD1P3XZ data_valid_z_c (.D(dac_data_val), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(data_valid_z));   /* synthesis lineinfo="@28(36[9],71[12])"*/
    defparam data_valid_z_c.REGSET = "RESET";
    defparam data_valid_z_c.SRMODE = "ASYNC";
    VLO i2 (.Z(GND_net));
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module memory_mux
//

module memory_mux (input [13:0]adc_ram_addr, input n5, output [13:0]signal_ram_addr, 
            input \data_cnt[13] , input n44617, input n30672, input \spi_addr_active[13] , 
            input n44703, input [13:0]fft_addr_rd, input n44616, input \m_axil_awaddr[14] , 
            input \data_cnt[12] , input n44382, input \m_axil_awaddr[13] , 
            input \data_cnt[11] , input n44395, input \m_axil_awaddr[12] , 
            input \data_cnt[10] , input n44408, input \m_axil_awaddr[11] , 
            input \data_cnt[9] , input n44424, input \m_axil_awaddr[10] , 
            input \data_cnt[8] , input n44442, input \addr_mem_13__N_2549[7] , 
            input \addr_mem_13__N_2549[6] , input \addr_mem_13__N_2549[5] , 
            input \addr_mem_13__N_2549[4] , input [11:0]from_ADC, input \m_axil_wdata[23] , 
            input n10882, output [15:0]signal_ram_data, input \m_axil_wdata[22] , 
            input \m_axil_wdata[21] , input \m_axil_wdata[20] , input \m_axil_wdata[19] , 
            input \m_axil_wdata[18] , input \m_axil_wdata[17] , input \m_axil_wdata[16] , 
            input \m_axil_wdata[31] , input \m_axil_wdata[30] , input \m_axil_wdata[29] , 
            input \m_axil_wdata[28] , input \m_axil_wdata[27] , input \m_axil_wdata[26] , 
            input \m_axil_wdata[25] , input \m_axil_wdata[24] , input HV_EN_c, 
            output we_signal, input \m_axil_awaddr[15] , input regs_5__31__N_730, 
            input \regs[2][9] , input n44702, input \spi_addr_active[12] , 
            input \spi_addr_active[11] , input \spi_addr_active[10] , input \spi_addr_active[9] , 
            input \spi_addr_active[8] , input \spi_addr_active[7] , input \spi_addr_active[6] , 
            input \spi_addr_active[5] , input \spi_addr_active[4] , input \spi_addr_active[3] , 
            input \spi_addr_active[2] , input \spi_addr_active[1] , input \spi_addr_active[0] , 
            input \i2s_mem_addr[3] , input \m_axil_awaddr[5] , input \i2s_mem_addr[2] , 
            input \m_axil_awaddr[4] , input \i2s_mem_addr[1] , input \m_axil_awaddr[3] , 
            input \pack_cnt[0] , input \m_axil_awaddr[2] );
    
    wire [13:0]addr_mem_13__N_2518;
    wire [13:0]addr_mem_13__N_2549;
    wire [13:0]n6;
    
    wire n42479, n41837;
    
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 addr_mem_13__I_0_i14_3_lut (.A(adc_ram_addr[13]), 
            .B(addr_mem_13__N_2518[13]), .C(n5), .Z(signal_ram_addr[13]));   /* synthesis lineinfo="@29(36[25],40[49])"*/
    defparam addr_mem_13__I_0_i14_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B ((D)+!C))+!A !(B ((D)+!C)+!B (C (D)))))" *) LUT4 addr_mem_13__I_37623_i14_4_lut (.A(\data_cnt[13] ), 
            .B(addr_mem_13__N_2549[13]), .C(n44617), .D(n30672), .Z(addr_mem_13__N_2518[13]));   /* synthesis lineinfo="@29(37[25],40[49])"*/
    defparam addr_mem_13__I_37623_i14_4_lut.INIT = "0x5cac";
    (* lut_function="(!(A (B+!(C+(D)))+!A (B+((D)+!C))))" *) LUT4 i18590_4_lut (.A(\spi_addr_active[13] ), 
            .B(n44703), .C(fft_addr_rd[13]), .D(n44616), .Z(addr_mem_13__N_2549[13]));   /* synthesis lineinfo="@29(38[25],40[49])"*/
    defparam i18590_4_lut.INIT = "0x2230";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_0_i13_3_lut (.A(n6[12]), 
            .B(addr_mem_13__N_2518[12]), .C(n42479), .Z(signal_ram_addr[12]));   /* synthesis lineinfo="@29(36[25],40[49])"*/
    defparam addr_mem_13__I_0_i13_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_37623_i13_3_lut (.A(addr_mem_13__N_2549[12]), 
            .B(adc_ram_addr[12]), .C(n5), .Z(addr_mem_13__N_2518[12]));   /* synthesis lineinfo="@29(37[25],40[49])"*/
    defparam addr_mem_13__I_37623_i13_3_lut.INIT = "0xacac";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 mux_8_i13_4_lut (.A(\m_axil_awaddr[14] ), 
            .B(\data_cnt[12] ), .C(n44617), .D(n44382), .Z(addr_mem_13__N_2549[12]));   /* synthesis lineinfo="@29(38[25],40[49])"*/
    defparam mux_8_i13_4_lut.INIT = "0x3aca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_0_i12_3_lut (.A(n6[11]), 
            .B(addr_mem_13__N_2518[11]), .C(n42479), .Z(signal_ram_addr[11]));   /* synthesis lineinfo="@29(36[25],40[49])"*/
    defparam addr_mem_13__I_0_i12_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_37623_i12_3_lut (.A(addr_mem_13__N_2549[11]), 
            .B(adc_ram_addr[11]), .C(n5), .Z(addr_mem_13__N_2518[11]));   /* synthesis lineinfo="@29(37[25],40[49])"*/
    defparam addr_mem_13__I_37623_i12_3_lut.INIT = "0xacac";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 mux_8_i12_4_lut (.A(\m_axil_awaddr[13] ), 
            .B(\data_cnt[11] ), .C(n44617), .D(n44395), .Z(addr_mem_13__N_2549[11]));   /* synthesis lineinfo="@29(38[25],40[49])"*/
    defparam mux_8_i12_4_lut.INIT = "0x3aca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_0_i11_3_lut (.A(n6[10]), 
            .B(addr_mem_13__N_2518[10]), .C(n42479), .Z(signal_ram_addr[10]));   /* synthesis lineinfo="@29(36[25],40[49])"*/
    defparam addr_mem_13__I_0_i11_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_37623_i11_3_lut (.A(addr_mem_13__N_2549[10]), 
            .B(adc_ram_addr[10]), .C(n5), .Z(addr_mem_13__N_2518[10]));   /* synthesis lineinfo="@29(37[25],40[49])"*/
    defparam addr_mem_13__I_37623_i11_3_lut.INIT = "0xacac";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 mux_8_i11_4_lut (.A(\m_axil_awaddr[12] ), 
            .B(\data_cnt[10] ), .C(n44617), .D(n44408), .Z(addr_mem_13__N_2549[10]));   /* synthesis lineinfo="@29(38[25],40[49])"*/
    defparam mux_8_i11_4_lut.INIT = "0x3aca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_0_i10_3_lut (.A(n6[9]), 
            .B(addr_mem_13__N_2518[9]), .C(n42479), .Z(signal_ram_addr[9]));   /* synthesis lineinfo="@29(36[25],40[49])"*/
    defparam addr_mem_13__I_0_i10_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_37623_i10_3_lut (.A(addr_mem_13__N_2549[9]), 
            .B(adc_ram_addr[9]), .C(n5), .Z(addr_mem_13__N_2518[9]));   /* synthesis lineinfo="@29(37[25],40[49])"*/
    defparam addr_mem_13__I_37623_i10_3_lut.INIT = "0xacac";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 mux_8_i10_4_lut (.A(\m_axil_awaddr[11] ), 
            .B(\data_cnt[9] ), .C(n44617), .D(n44424), .Z(addr_mem_13__N_2549[9]));   /* synthesis lineinfo="@29(38[25],40[49])"*/
    defparam mux_8_i10_4_lut.INIT = "0x3aca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_0_i9_3_lut (.A(n6[8]), 
            .B(addr_mem_13__N_2518[8]), .C(n42479), .Z(signal_ram_addr[8]));   /* synthesis lineinfo="@29(36[25],40[49])"*/
    defparam addr_mem_13__I_0_i9_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_37623_i9_3_lut (.A(addr_mem_13__N_2549[8]), 
            .B(adc_ram_addr[8]), .C(n5), .Z(addr_mem_13__N_2518[8]));   /* synthesis lineinfo="@29(37[25],40[49])"*/
    defparam addr_mem_13__I_37623_i9_3_lut.INIT = "0xacac";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 mux_8_i9_4_lut (.A(\m_axil_awaddr[10] ), 
            .B(\data_cnt[8] ), .C(n44617), .D(n44442), .Z(addr_mem_13__N_2549[8]));   /* synthesis lineinfo="@29(38[25],40[49])"*/
    defparam mux_8_i9_4_lut.INIT = "0x3aca";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_0_i8_3_lut (.A(n6[7]), 
            .B(addr_mem_13__N_2518[7]), .C(n42479), .Z(signal_ram_addr[7]));   /* synthesis lineinfo="@29(36[25],40[49])"*/
    defparam addr_mem_13__I_0_i8_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_37623_i8_3_lut (.A(\addr_mem_13__N_2549[7] ), 
            .B(adc_ram_addr[7]), .C(n5), .Z(addr_mem_13__N_2518[7]));   /* synthesis lineinfo="@29(37[25],40[49])"*/
    defparam addr_mem_13__I_37623_i8_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_0_i7_3_lut (.A(n6[6]), 
            .B(addr_mem_13__N_2518[6]), .C(n42479), .Z(signal_ram_addr[6]));   /* synthesis lineinfo="@29(36[25],40[49])"*/
    defparam addr_mem_13__I_0_i7_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_37623_i7_3_lut (.A(\addr_mem_13__N_2549[6] ), 
            .B(adc_ram_addr[6]), .C(n5), .Z(addr_mem_13__N_2518[6]));   /* synthesis lineinfo="@29(37[25],40[49])"*/
    defparam addr_mem_13__I_37623_i7_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_0_i6_3_lut (.A(n6[5]), 
            .B(addr_mem_13__N_2518[5]), .C(n42479), .Z(signal_ram_addr[5]));   /* synthesis lineinfo="@29(36[25],40[49])"*/
    defparam addr_mem_13__I_0_i6_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_37623_i6_3_lut (.A(\addr_mem_13__N_2549[5] ), 
            .B(adc_ram_addr[5]), .C(n5), .Z(addr_mem_13__N_2518[5]));   /* synthesis lineinfo="@29(37[25],40[49])"*/
    defparam addr_mem_13__I_37623_i6_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_0_i5_3_lut (.A(n6[4]), 
            .B(addr_mem_13__N_2518[4]), .C(n42479), .Z(signal_ram_addr[4]));   /* synthesis lineinfo="@29(36[25],40[49])"*/
    defparam addr_mem_13__I_0_i5_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_37623_i5_3_lut (.A(\addr_mem_13__N_2549[4] ), 
            .B(adc_ram_addr[4]), .C(n5), .Z(addr_mem_13__N_2518[4]));   /* synthesis lineinfo="@29(37[25],40[49])"*/
    defparam addr_mem_13__I_37623_i5_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_0_i4_3_lut (.A(n6[3]), 
            .B(addr_mem_13__N_2518[3]), .C(n42479), .Z(signal_ram_addr[3]));   /* synthesis lineinfo="@29(36[25],40[49])"*/
    defparam addr_mem_13__I_0_i4_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_37623_i4_3_lut (.A(addr_mem_13__N_2549[3]), 
            .B(adc_ram_addr[3]), .C(n5), .Z(addr_mem_13__N_2518[3]));   /* synthesis lineinfo="@29(37[25],40[49])"*/
    defparam addr_mem_13__I_37623_i4_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_0_i3_3_lut (.A(n6[2]), 
            .B(addr_mem_13__N_2518[2]), .C(n42479), .Z(signal_ram_addr[2]));   /* synthesis lineinfo="@29(36[25],40[49])"*/
    defparam addr_mem_13__I_0_i3_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_37623_i3_3_lut (.A(addr_mem_13__N_2549[2]), 
            .B(adc_ram_addr[2]), .C(n5), .Z(addr_mem_13__N_2518[2]));   /* synthesis lineinfo="@29(37[25],40[49])"*/
    defparam addr_mem_13__I_37623_i3_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_0_i2_3_lut (.A(n6[1]), 
            .B(addr_mem_13__N_2518[1]), .C(n42479), .Z(signal_ram_addr[1]));   /* synthesis lineinfo="@29(36[25],40[49])"*/
    defparam addr_mem_13__I_0_i2_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_37623_i2_3_lut (.A(addr_mem_13__N_2549[1]), 
            .B(adc_ram_addr[1]), .C(n5), .Z(addr_mem_13__N_2518[1]));   /* synthesis lineinfo="@29(37[25],40[49])"*/
    defparam addr_mem_13__I_37623_i2_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_0_i1_3_lut (.A(n6[0]), 
            .B(addr_mem_13__N_2518[0]), .C(n42479), .Z(signal_ram_addr[0]));   /* synthesis lineinfo="@29(36[25],40[49])"*/
    defparam addr_mem_13__I_0_i1_3_lut.INIT = "0xacac";
    (* lut_function="(A (B+(C))+!A !((C)+!B))" *) LUT4 addr_mem_13__I_37623_i1_3_lut (.A(addr_mem_13__N_2549[0]), 
            .B(adc_ram_addr[0]), .C(n5), .Z(addr_mem_13__N_2518[0]));   /* synthesis lineinfo="@29(37[25],40[49])"*/
    defparam addr_mem_13__I_37623_i1_3_lut.INIT = "0xacac";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 data_i_mem_15__I_0_i16_4_lut (.A(from_ADC[11]), 
            .B(\m_axil_wdata[23] ), .C(n5), .D(n10882), .Z(signal_ram_data[15]));   /* synthesis lineinfo="@29(48[25],52[49])"*/
    defparam data_i_mem_15__I_0_i16_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 data_i_mem_15__I_0_i15_4_lut (.A(from_ADC[11]), 
            .B(\m_axil_wdata[22] ), .C(n5), .D(n10882), .Z(signal_ram_data[14]));   /* synthesis lineinfo="@29(48[25],52[49])"*/
    defparam data_i_mem_15__I_0_i15_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 data_i_mem_15__I_0_i14_4_lut (.A(from_ADC[11]), 
            .B(\m_axil_wdata[21] ), .C(n5), .D(n10882), .Z(signal_ram_data[13]));   /* synthesis lineinfo="@29(48[25],52[49])"*/
    defparam data_i_mem_15__I_0_i14_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 data_i_mem_15__I_0_i13_4_lut (.A(from_ADC[11]), 
            .B(\m_axil_wdata[20] ), .C(n5), .D(n10882), .Z(signal_ram_data[12]));   /* synthesis lineinfo="@29(48[25],52[49])"*/
    defparam data_i_mem_15__I_0_i13_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 data_i_mem_15__I_0_i12_4_lut (.A(from_ADC[11]), 
            .B(\m_axil_wdata[19] ), .C(n5), .D(n10882), .Z(signal_ram_data[11]));   /* synthesis lineinfo="@29(48[25],52[49])"*/
    defparam data_i_mem_15__I_0_i12_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 data_i_mem_15__I_0_i11_4_lut (.A(from_ADC[10]), 
            .B(\m_axil_wdata[18] ), .C(n5), .D(n10882), .Z(signal_ram_data[10]));   /* synthesis lineinfo="@29(48[25],52[49])"*/
    defparam data_i_mem_15__I_0_i11_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 data_i_mem_15__I_0_i10_4_lut (.A(from_ADC[9]), 
            .B(\m_axil_wdata[17] ), .C(n5), .D(n10882), .Z(signal_ram_data[9]));   /* synthesis lineinfo="@29(48[25],52[49])"*/
    defparam data_i_mem_15__I_0_i10_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 data_i_mem_15__I_0_i9_4_lut (.A(from_ADC[8]), 
            .B(\m_axil_wdata[16] ), .C(n5), .D(n10882), .Z(signal_ram_data[8]));   /* synthesis lineinfo="@29(48[25],52[49])"*/
    defparam data_i_mem_15__I_0_i9_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 data_i_mem_15__I_0_i8_4_lut (.A(from_ADC[7]), 
            .B(\m_axil_wdata[31] ), .C(n5), .D(n10882), .Z(signal_ram_data[7]));   /* synthesis lineinfo="@29(48[25],52[49])"*/
    defparam data_i_mem_15__I_0_i8_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 data_i_mem_15__I_0_i7_4_lut (.A(from_ADC[6]), 
            .B(\m_axil_wdata[30] ), .C(n5), .D(n10882), .Z(signal_ram_data[6]));   /* synthesis lineinfo="@29(48[25],52[49])"*/
    defparam data_i_mem_15__I_0_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 data_i_mem_15__I_0_i6_4_lut (.A(from_ADC[5]), 
            .B(\m_axil_wdata[29] ), .C(n5), .D(n10882), .Z(signal_ram_data[5]));   /* synthesis lineinfo="@29(48[25],52[49])"*/
    defparam data_i_mem_15__I_0_i6_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 data_i_mem_15__I_0_i5_4_lut (.A(from_ADC[4]), 
            .B(\m_axil_wdata[28] ), .C(n5), .D(n10882), .Z(signal_ram_data[4]));   /* synthesis lineinfo="@29(48[25],52[49])"*/
    defparam data_i_mem_15__I_0_i5_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 data_i_mem_15__I_0_i4_4_lut (.A(from_ADC[3]), 
            .B(\m_axil_wdata[27] ), .C(n5), .D(n10882), .Z(signal_ram_data[3]));   /* synthesis lineinfo="@29(48[25],52[49])"*/
    defparam data_i_mem_15__I_0_i4_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 data_i_mem_15__I_0_i3_4_lut (.A(from_ADC[2]), 
            .B(\m_axil_wdata[26] ), .C(n5), .D(n10882), .Z(signal_ram_data[2]));   /* synthesis lineinfo="@29(48[25],52[49])"*/
    defparam data_i_mem_15__I_0_i3_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 data_i_mem_15__I_0_i2_4_lut (.A(from_ADC[1]), 
            .B(\m_axil_wdata[25] ), .C(n5), .D(n10882), .Z(signal_ram_data[1]));   /* synthesis lineinfo="@29(48[25],52[49])"*/
    defparam data_i_mem_15__I_0_i2_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 data_i_mem_15__I_0_i1_4_lut (.A(from_ADC[0]), 
            .B(\m_axil_wdata[24] ), .C(n5), .D(n10882), .Z(signal_ram_data[0]));   /* synthesis lineinfo="@29(48[25],52[49])"*/
    defparam data_i_mem_15__I_0_i1_4_lut.INIT = "0x0aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 we_mem_I_0_4_lut (.A(HV_EN_c), 
            .B(n41837), .C(n5), .D(n10882), .Z(we_signal));   /* synthesis lineinfo="@29(42[25],46[47])"*/
    defparam we_mem_I_0_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(\m_axil_awaddr[15] ), .B(regs_5__31__N_730), 
            .Z(n41837));   /* synthesis lineinfo="@29(43[25],46[47])"*/
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 mux_7_i13_3_lut_4_lut (.A(\regs[2][9] ), 
            .B(n44702), .C(fft_addr_rd[12]), .D(\spi_addr_active[12] ), 
            .Z(n6[12]));   /* synthesis lineinfo="@29(39[25],39[35])"*/
    defparam mux_7_i13_3_lut_4_lut.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 mux_7_i12_3_lut_4_lut (.A(\regs[2][9] ), 
            .B(n44702), .C(fft_addr_rd[11]), .D(\spi_addr_active[11] ), 
            .Z(n6[11]));   /* synthesis lineinfo="@29(39[25],39[35])"*/
    defparam mux_7_i12_3_lut_4_lut.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 mux_7_i11_3_lut_4_lut (.A(\regs[2][9] ), 
            .B(n44702), .C(fft_addr_rd[10]), .D(\spi_addr_active[10] ), 
            .Z(n6[10]));   /* synthesis lineinfo="@29(39[25],39[35])"*/
    defparam mux_7_i11_3_lut_4_lut.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 mux_7_i10_3_lut_4_lut (.A(\regs[2][9] ), 
            .B(n44702), .C(fft_addr_rd[9]), .D(\spi_addr_active[9] ), 
            .Z(n6[9]));   /* synthesis lineinfo="@29(39[25],39[35])"*/
    defparam mux_7_i10_3_lut_4_lut.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 mux_7_i9_3_lut_4_lut (.A(\regs[2][9] ), 
            .B(n44702), .C(fft_addr_rd[8]), .D(\spi_addr_active[8] ), 
            .Z(n6[8]));   /* synthesis lineinfo="@29(39[25],39[35])"*/
    defparam mux_7_i9_3_lut_4_lut.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 mux_7_i8_3_lut_4_lut (.A(\regs[2][9] ), 
            .B(n44702), .C(fft_addr_rd[7]), .D(\spi_addr_active[7] ), 
            .Z(n6[7]));   /* synthesis lineinfo="@29(39[25],39[35])"*/
    defparam mux_7_i8_3_lut_4_lut.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 mux_7_i7_3_lut_4_lut (.A(\regs[2][9] ), 
            .B(n44702), .C(fft_addr_rd[6]), .D(\spi_addr_active[6] ), 
            .Z(n6[6]));   /* synthesis lineinfo="@29(39[25],39[35])"*/
    defparam mux_7_i7_3_lut_4_lut.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 mux_7_i6_3_lut_4_lut (.A(\regs[2][9] ), 
            .B(n44702), .C(fft_addr_rd[5]), .D(\spi_addr_active[5] ), 
            .Z(n6[5]));   /* synthesis lineinfo="@29(39[25],39[35])"*/
    defparam mux_7_i6_3_lut_4_lut.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 mux_7_i5_3_lut_4_lut (.A(\regs[2][9] ), 
            .B(n44702), .C(fft_addr_rd[4]), .D(\spi_addr_active[4] ), 
            .Z(n6[4]));   /* synthesis lineinfo="@29(39[25],39[35])"*/
    defparam mux_7_i5_3_lut_4_lut.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 mux_7_i4_3_lut_4_lut (.A(\regs[2][9] ), 
            .B(n44702), .C(fft_addr_rd[3]), .D(\spi_addr_active[3] ), 
            .Z(n6[3]));   /* synthesis lineinfo="@29(39[25],39[35])"*/
    defparam mux_7_i4_3_lut_4_lut.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 mux_7_i3_3_lut_4_lut (.A(\regs[2][9] ), 
            .B(n44702), .C(fft_addr_rd[2]), .D(\spi_addr_active[2] ), 
            .Z(n6[2]));   /* synthesis lineinfo="@29(39[25],39[35])"*/
    defparam mux_7_i3_3_lut_4_lut.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 mux_7_i2_3_lut_4_lut (.A(\regs[2][9] ), 
            .B(n44702), .C(fft_addr_rd[1]), .D(\spi_addr_active[1] ), 
            .Z(n6[1]));   /* synthesis lineinfo="@29(39[25],39[35])"*/
    defparam mux_7_i2_3_lut_4_lut.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 mux_7_i1_3_lut_4_lut (.A(\regs[2][9] ), 
            .B(n44702), .C(fft_addr_rd[0]), .D(\spi_addr_active[0] ), 
            .Z(n6[0]));   /* synthesis lineinfo="@29(39[25],39[35])"*/
    defparam mux_7_i1_3_lut_4_lut.INIT = "0xf870";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 mux_8_i4_3_lut_4_lut (.A(\regs[2][9] ), 
            .B(n44702), .C(\i2s_mem_addr[3] ), .D(\m_axil_awaddr[5] ), 
            .Z(addr_mem_13__N_2549[3]));   /* synthesis lineinfo="@29(39[25],39[35])"*/
    defparam mux_8_i4_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 mux_8_i3_3_lut_4_lut (.A(\regs[2][9] ), 
            .B(n44702), .C(\i2s_mem_addr[2] ), .D(\m_axil_awaddr[4] ), 
            .Z(addr_mem_13__N_2549[2]));   /* synthesis lineinfo="@29(39[25],39[35])"*/
    defparam mux_8_i3_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 mux_8_i2_3_lut_4_lut (.A(\regs[2][9] ), 
            .B(n44702), .C(\i2s_mem_addr[1] ), .D(\m_axil_awaddr[3] ), 
            .Z(addr_mem_13__N_2549[1]));   /* synthesis lineinfo="@29(39[25],39[35])"*/
    defparam mux_8_i2_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 mux_8_i1_3_lut_4_lut (.A(\regs[2][9] ), 
            .B(n44702), .C(\pack_cnt[0] ), .D(\m_axil_awaddr[2] ), .Z(addr_mem_13__N_2549[0]));   /* synthesis lineinfo="@29(39[25],39[35])"*/
    defparam mux_8_i1_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(!(A (C+!(D))+!A (B+(C+!(D)))))" *) LUT4 i36139_3_lut_4_lut (.A(\regs[2][9] ), 
            .B(n44702), .C(n44703), .D(n5), .Z(n42479));   /* synthesis lineinfo="@29(39[25],39[35])"*/
    defparam i36139_3_lut_4_lut.INIT = "0x0b00";
    
endmodule

//
// Verilog Description of module pll_adc
//

module pll_adc (input GND_net, input clk, input n44761, output ADC_REF_CLK_c);
    
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@34(282[23],282[26])"*/
    (* is_clock=1 *) wire ADC_REF_CLK_c;   /* synthesis lineinfo="@34(26[16],26[27])"*/
    
    \pll_adc_ipgen_lscc_pll(DIVR="2",DIVF="64",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="48.000000")  lscc_pll_inst (.GND_net(GND_net), 
            .clk(clk), .n44761(n44761), .ADC_REF_CLK_c(ADC_REF_CLK_c));   /* synthesis lineinfo="@1(35[41],49[26])"*/
    
endmodule

//
// Verilog Description of module \pll_adc_ipgen_lscc_pll(DIVR="2",DIVF="64",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="48.000000") 
//

module \pll_adc_ipgen_lscc_pll(DIVR="2",DIVF="64",DIVQ="4",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="48.000000")  (input GND_net, 
            input clk, input n44761, output ADC_REF_CLK_c);
    
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@34(282[23],282[26])"*/
    (* is_clock=1 *) wire ADC_REF_CLK_c;   /* synthesis lineinfo="@34(26[16],26[27])"*/
    
    wire feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=59, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=35, LSE_RLINE=49 *) PLL_B u_PLL_B (.REFERENCECLK(clk), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(n44761), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTCORE(ADC_REF_CLK_c));   /* synthesis lineinfo="@1(35[41],49[26])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "2";
    defparam u_PLL_B.DIVF = "64";
    defparam u_PLL_B.DIVQ = "4";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "48.000000";
    
endmodule

//
// Verilog Description of module \i2c_slave_axil_master(STRB_WIDTH=4) 
//

module \i2c_slave_axil_master(STRB_WIDTH=4)  (input n20271, input ADC_DCLK_c, 
            input maxfan_replicated_net_517, output regs_5__31__N_730, input m_axil_rdata_31__N_57, 
            output m_axil_arvalid, output m_axil_rready, input n20547, 
            output [31:0]m_axil_wdata, output [2:0]state_reg, output \m_axil_awaddr[3] , 
            output n19113, input n19638, output \m_axil_awaddr[2] , output \m_axil_awaddr[4] , 
            output \m_axil_awaddr[5] , output \m_axil_awaddr[6] , output \m_axil_awaddr[7] , 
            output \m_axil_awaddr[8] , output \m_axil_awaddr[9] , output \m_axil_awaddr[10] , 
            output \m_axil_awaddr[11] , output \m_axil_awaddr[12] , output \m_axil_awaddr[13] , 
            input n22465, output last_cycle_reg, output \m_axil_awaddr[14] , 
            output \m_axil_awaddr[15] , input [31:0]m_axil_rdata, input n20353, 
            output n44838, output n44828, output data_out_last, input n44761, 
            input n23322, input n35713, output n19145, output n44638, 
            output n10, output n40468, output n17, output n43021, input m_axil_arvalid_z, 
            input n445, output n44612, output n22443, input m_axil_rvalid, 
            input \regs[1][16] , input \regs[5][16] , input \regs[3][16] , 
            input \regs[2][16] , input \regs[0][16] , input \regs[4][16] , 
            output n22442, output n44829, output n40067, output \m_axil_rdata_31__N_732[16] , 
            output \m_axil_rdata_31__N_732[17] , output \m_axil_rdata_31__N_732[18] , 
            output \m_axil_rdata_31__N_732[19] , output \m_axil_rdata_31__N_732[20] , 
            output \m_axil_rdata_31__N_732[21] , output \m_axil_rdata_31__N_732[22] , 
            output \m_axil_rdata_31__N_732[23] , output \m_axil_rdata_31__N_732[24] , 
            output \m_axil_rdata_31__N_732[25] , output \m_axil_rdata_31__N_732[26] , 
            output \m_axil_rdata_31__N_732[27] , output \m_axil_rdata_31__N_732[28] , 
            output \m_axil_rdata_31__N_732[29] , output \m_axil_rdata_31__N_732[30] , 
            output \m_axil_rdata_31__N_732[31] , input \regs[1][17] , input \regs[5][17] , 
            input \regs[3][17] , input \regs[2][17] , input \regs[0][17] , 
            input \regs[4][17] , input \regs[1][18] , input \regs[5][18] , 
            input \regs[3][18] , input \regs[2][18] , input \regs[0][18] , 
            input \regs[4][18] , input \regs[1][19] , input \regs[5][19] , 
            input \regs[3][19] , input \regs[2][19] , input \regs[0][19] , 
            input \regs[4][19] , input \regs[1][20] , input \regs[5][20] , 
            input \regs[3][20] , input \regs[2][20] , input \regs[0][20] , 
            input \regs[4][20] , input \regs[1][21] , input \regs[5][21] , 
            input \regs[3][21] , input \regs[2][21] , input \regs[0][21] , 
            input \regs[4][21] , input \regs[1][22] , input \regs[5][22] , 
            input \regs[3][22] , input \regs[2][22] , input \regs[0][22] , 
            input \regs[4][22] , input \regs[1][23] , input \regs[5][23] , 
            input \regs[3][23] , input \regs[2][23] , input \regs[0][23] , 
            input \regs[4][23] , input \regs[1][24] , input \regs[5][24] , 
            input \regs[3][24] , input \regs[2][24] , input \regs[0][24] , 
            input \regs[4][24] , input \regs[1][25] , input \regs[5][25] , 
            input \regs[3][25] , input \regs[2][25] , input \regs[0][25] , 
            input \regs[4][25] , input \regs[1][26] , input \regs[5][26] , 
            input \regs[3][26] , input \regs[2][26] , input \regs[0][26] , 
            input \regs[4][26] , input \regs[1][27] , input \regs[5][27] , 
            input \regs[3][27] , input \regs[2][27] , input \regs[0][27] , 
            input \regs[4][27] , input \regs[1][28] , input \regs[5][28] , 
            input \regs[3][28] , input \regs[2][28] , input \regs[0][28] , 
            input \regs[4][28] , input \regs[1][29] , input \regs[5][29] , 
            input \regs[3][29] , input \regs[2][29] , input \regs[0][29] , 
            input \regs[4][29] , input \regs[1][30] , input \regs[5][30] , 
            input \regs[3][30] , input \regs[2][30] , input \regs[0][30] , 
            input \regs[4][30] , input n40063, output n19081, input \regs[1][31] , 
            input \regs[5][31] , input \regs[3][31] , input \regs[2][31] , 
            input \regs[0][31] , input \regs[4][31] , output n44421, input fft_work, 
            output \regs_5__31__N_68[96] , input i2c_scl_i_out, input i2c_sda_i_out, 
            output \state_reg[0]_adj_3 , output scl_i_reg, output sda_i_reg, 
            output last_sda_i_reg, output i2c_sda_o, input n7, input n7049, 
            output mode_read_reg, output i2c_scl_o, output n6, output \state_reg[2]_adj_4 , 
            input n21172, output n41739, output n44759, output n44637, 
            output n24695, output n24698, output n42079);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [7:0]count_next;   /* synthesis lineinfo="@23(239[29],239[39])"*/
    wire [7:0]count_reg;   /* synthesis lineinfo="@23(239[11],239[20])"*/
    wire [15:0]n34;
    
    wire \addr_reg[0] , data_in_valid_next, data_in_valid_reg, data_out_ready_next, 
        data_out_ready_reg, m_axil_awvalid_next, m_axil_bready_next, data_next_31__N_1415, 
        m_axil_arvalid_next, m_axil_rready_next;
    wire [31:0]data_next;   /* synthesis lineinfo="@23(243[53],243[62])"*/
    wire [2:0]state_next;   /* synthesis lineinfo="@23(237[35],237[45])"*/
    
    wire n40013, \addr_reg[1] ;
    wire [7:0]data_out;   /* synthesis lineinfo="@23(258[12],258[20])"*/
    
    wire n44816;
    wire [15:0]addr_next;   /* synthesis lineinfo="@23(242[61],242[70])"*/
    
    wire n44856, n44718, n44639, n44568, n44522, n44487, n44451, 
        n44432, n44416, n44402, n44390, n32740, n20959, n20963, 
        n20969, n20943, n20951, n21025, n20955, n21023, n21013, 
        n21073, n21075, n21009, n21001, n20947, n43215, n9, n1, 
        n43218, n20977, n20979, n20997, n20990, n20986, n20988, 
        n21019, n20995, n20999, n21027, n21021, n21007, n21017, 
        n21015, n21005, n21003, n21011, n1_adj_5135, n2, n40816, 
        n41010, n42211, n42207, n42203, n3, n12, n42199, n42191, 
        n42195, n43203, n9_adj_5136, n1_adj_5137, n43206, n41741, 
        n44832, n39922, n44837, n44566, n3_adj_5138, n12_adj_5139, 
        n44644;
    wire [7:0]n312;
    
    wire n71, n43209, n9_adj_5140, n1_adj_5141, n43212, n44834, 
        n43365, n13, n43221, n9_adj_5142, n1_adj_5143, n43224, n40940;
    wire [7:0]data_in_reg;   /* synthesis lineinfo="@23(254[11],254[22])"*/
    
    wire n3_adj_5144, n12_adj_5145, n3_adj_5146, n12_adj_5147, n3_adj_5148, 
        n44491, n44560, n36180, n40056, n3_adj_5149, n44490, n36182, 
        n3_adj_5150, n44525, n36186, n44710, n3_adj_5151, n44572, 
        n36188, n3_adj_5152, n44643, n36198, n44772, n3_adj_5153, 
        n44724, n36202, n3_adj_5154, n36200, n1_adj_5155, n44630, 
        n44631, n43227, n9_adj_5156, n1_adj_5157, n43230, n3_adj_5158;
    wire [7:0]count_next_7__N_1310;
    
    wire n3_adj_5159, n12_adj_5160, n44813, data_out_valid, n44573, 
        n44725, n43233, n9_adj_5161, n1_adj_5162, n43236, n44574, 
        n44526, n39935, n44726, n41751, n3_adj_5163, n12_adj_5164, 
        n43239, n9_adj_5165, n1_adj_5166, n43242, n3_adj_5167, n12_adj_5168, 
        n25585, n40638, n4, n4_adj_5169, n20975, n4_adj_5170, n4_adj_5171, 
        n4_adj_5172, n43245, n9_adj_5173, n1_adj_5174, n43248, n4_adj_5175, 
        n4_adj_5176, n4_adj_5177, n3_adj_5178, n12_adj_5179, n41557, 
        n43251, n9_adj_5180, n1_adj_5181, n43254, n3_adj_5182, n12_adj_5183, 
        n28, n43320, n43257, n9_adj_5184, n1_adj_5185, n43260, n42215, 
        n3_adj_5186, n12_adj_5187, n9_adj_5188, n1_adj_5189, n3_adj_5190, 
        n12_adj_5191, n43263, n9_adj_5192, n1_adj_5193, n43266, n44645, 
        n3_adj_5194, n12_adj_5195, data_in_ready, bus_addressed, n43269, 
        n9_adj_5196, n1_adj_5197, n43272, n3_adj_5198, n12_adj_5199, 
        n43296, n40915, n43290, n43284, n43278, n40913, n40907, 
        n40903, n40898, n40891, n43275, n9_adj_5200, n1_adj_5201, 
        n3_adj_5202, n12_adj_5203, n43281, n10_adj_5204, n1_adj_5205, 
        n3_adj_5206, n13_adj_5207, n43287, n10_adj_5208, n1_adj_5209, 
        n3_adj_5210, n13_adj_5211, n43293, n43317, n42219, GND_net, 
        VCC_net;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ addr_reg__i1 (.D(n34[0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\addr_reg[0] ));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam addr_reg__i1.REGSET = "RESET";
    defparam addr_reg__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_in_valid_reg_c (.D(data_in_valid_next), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(data_in_valid_reg));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_in_valid_reg_c.REGSET = "RESET";
    defparam data_in_valid_reg_c.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_out_ready_reg_c (.D(data_out_ready_next), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(data_out_ready_reg));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_out_ready_reg_c.REGSET = "RESET";
    defparam data_out_ready_reg_c.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ m_axil_awvalid_reg (.D(m_axil_awvalid_next), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(regs_5__31__N_730));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam m_axil_awvalid_reg.REGSET = "RESET";
    defparam m_axil_awvalid_reg.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ m_axil_bready_reg (.D(m_axil_bready_next), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(data_next_31__N_1415));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam m_axil_bready_reg.REGSET = "RESET";
    defparam m_axil_bready_reg.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ m_axil_arvalid_reg (.D(m_axil_arvalid_next), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(m_axil_arvalid));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam m_axil_arvalid_reg.REGSET = "RESET";
    defparam m_axil_arvalid_reg.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ m_axil_rready_reg (.D(m_axil_rready_next), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(m_axil_rready));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam m_axil_rready_reg.REGSET = "RESET";
    defparam m_axil_rready_reg.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i0 (.D(data_next[0]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[0]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i0.REGSET = "RESET";
    defparam data_reg_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ state_reg_i0 (.D(state_next[0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(state_reg[0]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam state_reg_i0.REGSET = "RESET";
    defparam state_reg_i0.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ count_reg_i0_i7 (.D(count_next[7]), 
            .SP(n20271), .CK(ADC_DCLK_c), .SR(GND_net), .Q(count_reg[7]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam count_reg_i0_i7.REGSET = "RESET";
    defparam count_reg_i0_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut (.A(\m_axil_awaddr[3] ), 
            .B(n40013), .Z(n19113));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut.INIT = "0x4444";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i10110_3_lut (.A(\addr_reg[1] ), 
            .B(data_out[1]), .C(n19638), .Z(n34[1]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i10110_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 i14549_4_lut (.A(data_out[3]), 
            .B(\m_axil_awaddr[3] ), .C(n44816), .D(\m_axil_awaddr[2] ), 
            .Z(addr_next[3]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i14549_4_lut.INIT = "0x3aca";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 i14551_4_lut (.A(data_out[4]), 
            .B(\m_axil_awaddr[4] ), .C(n44816), .D(n44856), .Z(addr_next[4]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i14551_4_lut.INIT = "0x3aca";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 i14553_4_lut (.A(data_out[5]), 
            .B(\m_axil_awaddr[5] ), .C(n44816), .D(n44718), .Z(addr_next[5]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i14553_4_lut.INIT = "0x3aca";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 i14561_4_lut (.A(data_out[6]), 
            .B(\m_axil_awaddr[6] ), .C(n44816), .D(n44639), .Z(addr_next[6]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i14561_4_lut.INIT = "0x3aca";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 i14559_4_lut (.A(data_out[7]), 
            .B(\m_axil_awaddr[7] ), .C(n44816), .D(n44568), .Z(addr_next[7]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i14559_4_lut.INIT = "0x3aca";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 i14570_4_lut (.A(\addr_reg[0] ), 
            .B(\m_axil_awaddr[8] ), .C(n44816), .D(n44522), .Z(addr_next[8]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i14570_4_lut.INIT = "0x3aca";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 i14584_4_lut (.A(\addr_reg[1] ), 
            .B(\m_axil_awaddr[9] ), .C(n44816), .D(n44487), .Z(addr_next[9]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i14584_4_lut.INIT = "0x3aca";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 i14582_4_lut (.A(\m_axil_awaddr[2] ), 
            .B(\m_axil_awaddr[10] ), .C(n44816), .D(n44451), .Z(addr_next[10]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i14582_4_lut.INIT = "0x3aca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ count_reg_i0_i6 (.D(count_next[6]), 
            .SP(n20271), .CK(ADC_DCLK_c), .SR(GND_net), .Q(count_reg[6]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam count_reg_i0_i6.REGSET = "RESET";
    defparam count_reg_i0_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ count_reg_i0_i5 (.D(count_next[5]), 
            .SP(n20271), .CK(ADC_DCLK_c), .SR(GND_net), .Q(count_reg[5]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam count_reg_i0_i5.REGSET = "RESET";
    defparam count_reg_i0_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ count_reg_i0_i4 (.D(count_next[4]), 
            .SP(n20271), .CK(ADC_DCLK_c), .SR(GND_net), .Q(count_reg[4]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam count_reg_i0_i4.REGSET = "RESET";
    defparam count_reg_i0_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 i14580_4_lut (.A(\m_axil_awaddr[3] ), 
            .B(\m_axil_awaddr[11] ), .C(n44816), .D(n44432), .Z(addr_next[11]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i14580_4_lut.INIT = "0x3aca";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 i14578_4_lut (.A(\m_axil_awaddr[4] ), 
            .B(\m_axil_awaddr[12] ), .C(n44816), .D(n44416), .Z(addr_next[12]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i14578_4_lut.INIT = "0x3aca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ count_reg_i0_i3 (.D(count_next[3]), 
            .SP(n20271), .CK(ADC_DCLK_c), .SR(GND_net), .Q(count_reg[3]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam count_reg_i0_i3.REGSET = "RESET";
    defparam count_reg_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ count_reg_i0_i2 (.D(count_next[2]), 
            .SP(n20271), .CK(ADC_DCLK_c), .SR(GND_net), .Q(count_reg[2]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam count_reg_i0_i2.REGSET = "RESET";
    defparam count_reg_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ count_reg_i0_i1 (.D(count_next[1]), 
            .SP(n20271), .CK(ADC_DCLK_c), .SR(GND_net), .Q(count_reg[1]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam count_reg_i0_i1.REGSET = "RESET";
    defparam count_reg_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 i14572_4_lut (.A(\m_axil_awaddr[5] ), 
            .B(\m_axil_awaddr[13] ), .C(n44816), .D(n44402), .Z(addr_next[13]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i14572_4_lut.INIT = "0x3aca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ last_cycle_reg_c (.D(n22465), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(GND_net), .Q(last_cycle_reg));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam last_cycle_reg_c.REGSET = "RESET";
    defparam last_cycle_reg_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ addr_reg__i2 (.D(n34[1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\addr_reg[1] ));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam addr_reg__i2.REGSET = "RESET";
    defparam addr_reg__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 i14574_4_lut (.A(\m_axil_awaddr[6] ), 
            .B(\m_axil_awaddr[14] ), .C(n44816), .D(n44390), .Z(addr_next[14]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i14574_4_lut.INIT = "0x3aca";
    (* lut_function="(!(A (B (C (D))+!B !((D)+!C))+!A (B ((D)+!C)+!B !(C (D)))))" *) LUT4 i14576_4_lut (.A(\m_axil_awaddr[7] ), 
            .B(\m_axil_awaddr[15] ), .C(n44816), .D(n32740), .Z(addr_next[15]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i14576_4_lut.INIT = "0x3aca";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i14594_4_lut (.A(n20959), 
            .B(data_out[1]), .C(state_reg[2]), .D(state_reg[0]), .Z(data_next[1]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i14594_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18507_2_lut (.A(m_axil_rdata[1]), .B(state_reg[1]), 
            .Z(n20959));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18507_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i14592_4_lut (.A(n20963), 
            .B(data_out[2]), .C(state_reg[2]), .D(state_reg[0]), .Z(data_next[2]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i14592_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18509_2_lut (.A(m_axil_rdata[2]), .B(state_reg[1]), 
            .Z(n20963));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18509_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i14590_4_lut (.A(n20969), 
            .B(data_out[3]), .C(state_reg[2]), .D(state_reg[0]), .Z(data_next[3]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i14590_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18516_2_lut (.A(m_axil_rdata[3]), .B(state_reg[1]), 
            .Z(n20969));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18516_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i14460_4_lut (.A(n20943), 
            .B(data_out[4]), .C(state_reg[2]), .D(state_reg[0]), .Z(data_next[4]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i14460_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18279_2_lut (.A(m_axil_rdata[4]), .B(state_reg[1]), 
            .Z(n20943));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18279_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26059_2_lut_rep_1099_3_lut_4_lut (.A(\m_axil_awaddr[9] ), 
            .B(n44487), .C(\m_axil_awaddr[11] ), .D(\m_axil_awaddr[10] ), 
            .Z(n44416));   /* synthesis lineinfo="@23(417[29],417[97])"*/
    defparam i26059_2_lut_rep_1099_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i14598_4_lut (.A(n20951), 
            .B(data_out[5]), .C(state_reg[2]), .D(state_reg[0]), .Z(data_next[5]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i14598_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18501_2_lut (.A(m_axil_rdata[5]), .B(state_reg[1]), 
            .Z(n20951));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18501_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_6_i7_4_lut (.A(n21025), 
            .B(data_out[6]), .C(state_reg[2]), .D(state_reg[0]), .Z(data_next[6]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_6_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18829_2_lut (.A(m_axil_rdata[6]), .B(state_reg[1]), 
            .Z(n21025));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18829_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i14596_4_lut (.A(n20955), 
            .B(data_out[7]), .C(state_reg[2]), .D(state_reg[0]), .Z(data_next[7]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i14596_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18504_2_lut (.A(m_axil_rdata[7]), .B(state_reg[1]), 
            .Z(n20955));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18504_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_8_i7_4_lut (.A(n21023), 
            .B(m_axil_wdata[0]), .C(state_reg[2]), .D(state_reg[0]), .Z(data_next[8]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_8_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18827_2_lut (.A(m_axil_rdata[8]), .B(state_reg[1]), 
            .Z(n21023));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18827_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_9_i7_4_lut (.A(n21013), 
            .B(m_axil_wdata[1]), .C(state_reg[2]), .D(state_reg[0]), .Z(data_next[9]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_9_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18810_2_lut (.A(m_axil_rdata[9]), .B(state_reg[1]), 
            .Z(n21013));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18810_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_10_i7_4_lut (.A(n21073), 
            .B(m_axil_wdata[2]), .C(state_reg[2]), .D(state_reg[0]), .Z(data_next[10]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_10_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18745_2_lut (.A(m_axil_rdata[10]), 
            .B(state_reg[1]), .Z(n21073));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18745_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_11_i7_4_lut (.A(n21075), 
            .B(m_axil_wdata[3]), .C(state_reg[2]), .D(state_reg[0]), .Z(data_next[11]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_11_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18835_2_lut (.A(m_axil_rdata[11]), 
            .B(state_reg[1]), .Z(n21075));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18835_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_12_i7_4_lut (.A(n21009), 
            .B(m_axil_wdata[4]), .C(state_reg[2]), .D(state_reg[0]), .Z(data_next[12]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_12_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18803_2_lut (.A(m_axil_rdata[12]), 
            .B(state_reg[1]), .Z(n21009));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18803_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_13_i7_4_lut (.A(n21001), 
            .B(m_axil_wdata[5]), .C(state_reg[2]), .D(state_reg[0]), .Z(data_next[13]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_13_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18795_2_lut (.A(m_axil_rdata[13]), 
            .B(state_reg[1]), .Z(n21001));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18795_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i14601_4_lut (.A(n20947), 
            .B(m_axil_wdata[6]), .C(state_reg[2]), .D(state_reg[0]), .Z(data_next[14]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i14601_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18463_2_lut (.A(m_axil_rdata[14]), 
            .B(state_reg[1]), .Z(n20947));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18463_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n43215_bdd_4_lut (.A(n43215), 
            .B(n9), .C(n1), .D(\m_axil_awaddr[2] ), .Z(n43218));
    defparam n43215_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_15_i7_4_lut (.A(n20977), 
            .B(m_axil_wdata[7]), .C(state_reg[2]), .D(state_reg[0]), .Z(data_next[15]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_15_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18546_2_lut (.A(m_axil_rdata[15]), 
            .B(state_reg[1]), .Z(n20977));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18546_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_16_i7_4_lut (.A(n20979), 
            .B(m_axil_wdata[8]), .C(state_reg[2]), .D(state_reg[0]), .Z(data_next[16]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_16_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18602_2_lut (.A(m_axil_rdata[16]), 
            .B(state_reg[1]), .Z(n20979));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18602_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_17_i7_4_lut (.A(n20997), 
            .B(m_axil_wdata[9]), .C(state_reg[2]), .D(state_reg[0]), .Z(data_next[17]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_17_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18791_2_lut (.A(m_axil_rdata[17]), 
            .B(state_reg[1]), .Z(n20997));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18791_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_18_i7_4_lut (.A(n20990), 
            .B(m_axil_wdata[10]), .C(state_reg[2]), .D(state_reg[0]), 
            .Z(data_next[18]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_18_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18783_2_lut (.A(m_axil_rdata[18]), 
            .B(state_reg[1]), .Z(n20990));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18783_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_19_i7_4_lut (.A(n20986), 
            .B(m_axil_wdata[11]), .C(state_reg[2]), .D(state_reg[0]), 
            .Z(data_next[19]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_19_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18747_2_lut (.A(m_axil_rdata[19]), 
            .B(state_reg[1]), .Z(n20986));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18747_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_20_i7_4_lut (.A(n20988), 
            .B(m_axil_wdata[12]), .C(state_reg[2]), .D(state_reg[0]), 
            .Z(data_next[20]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_20_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18781_2_lut (.A(m_axil_rdata[20]), 
            .B(state_reg[1]), .Z(n20988));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18781_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_21_i7_4_lut (.A(n21019), 
            .B(m_axil_wdata[13]), .C(state_reg[2]), .D(state_reg[0]), 
            .Z(data_next[21]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_21_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18823_2_lut (.A(m_axil_rdata[21]), 
            .B(state_reg[1]), .Z(n21019));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18823_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_22_i7_4_lut (.A(n20995), 
            .B(m_axil_wdata[14]), .C(state_reg[2]), .D(state_reg[0]), 
            .Z(data_next[22]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_22_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18789_2_lut (.A(m_axil_rdata[22]), 
            .B(state_reg[1]), .Z(n20995));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18789_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_23_i7_4_lut (.A(n20999), 
            .B(m_axil_wdata[15]), .C(state_reg[2]), .D(state_reg[0]), 
            .Z(data_next[23]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_23_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18793_2_lut (.A(m_axil_rdata[23]), 
            .B(state_reg[1]), .Z(n20999));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18793_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_24_i7_4_lut (.A(n21027), 
            .B(m_axil_wdata[16]), .C(state_reg[2]), .D(state_reg[0]), 
            .Z(data_next[24]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_24_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18831_2_lut (.A(m_axil_rdata[24]), 
            .B(state_reg[1]), .Z(n21027));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18831_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_25_i7_4_lut (.A(n21021), 
            .B(m_axil_wdata[17]), .C(state_reg[2]), .D(state_reg[0]), 
            .Z(data_next[25]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_25_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18825_2_lut (.A(m_axil_rdata[25]), 
            .B(state_reg[1]), .Z(n21021));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18825_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_26_i7_4_lut (.A(n21007), 
            .B(m_axil_wdata[18]), .C(state_reg[2]), .D(state_reg[0]), 
            .Z(data_next[26]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_26_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18801_2_lut (.A(m_axil_rdata[26]), 
            .B(state_reg[1]), .Z(n21007));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18801_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_27_i7_4_lut (.A(n21017), 
            .B(m_axil_wdata[19]), .C(state_reg[2]), .D(state_reg[0]), 
            .Z(data_next[27]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_27_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18821_2_lut (.A(m_axil_rdata[27]), 
            .B(state_reg[1]), .Z(n21017));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18821_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_28_i7_4_lut (.A(n21015), 
            .B(m_axil_wdata[20]), .C(state_reg[2]), .D(state_reg[0]), 
            .Z(data_next[28]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_28_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18815_2_lut (.A(m_axil_rdata[28]), 
            .B(state_reg[1]), .Z(n21015));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18815_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_29_i7_4_lut (.A(n21005), 
            .B(m_axil_wdata[21]), .C(state_reg[2]), .D(state_reg[0]), 
            .Z(data_next[29]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_29_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18799_2_lut (.A(m_axil_rdata[29]), 
            .B(state_reg[1]), .Z(n21005));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18799_2_lut.INIT = "0x8888";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ addr_reg__i3 (.D(addr_next[2]), 
            .SP(n20353), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\m_axil_awaddr[2] ));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam addr_reg__i3.REGSET = "RESET";
    defparam addr_reg__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ addr_reg__i4 (.D(addr_next[3]), 
            .SP(n20353), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\m_axil_awaddr[3] ));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam addr_reg__i4.REGSET = "RESET";
    defparam addr_reg__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_30_i7_4_lut (.A(n21003), 
            .B(m_axil_wdata[22]), .C(state_reg[2]), .D(state_reg[0]), 
            .Z(data_next[30]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_30_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18797_2_lut (.A(m_axil_rdata[30]), 
            .B(state_reg[1]), .Z(n21003));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18797_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_31_i7_4_lut (.A(n21011), 
            .B(m_axil_wdata[23]), .C(state_reg[2]), .D(state_reg[0]), 
            .Z(data_next[31]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_31_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B))" *) LUT4 i18808_2_lut (.A(m_axil_rdata[31]), 
            .B(state_reg[1]), .Z(n21011));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18808_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i18833_4_lut (.A(n1_adj_5135), 
            .B(state_reg[2]), .C(n2), .D(state_reg[1]), .Z(state_next[1]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18833_4_lut.INIT = "0x3022";
    (* lut_function="(!(A+(B (C (D))+!B (C+!(D)))))" *) LUT4 i1_4_lut (.A(state_reg[1]), 
            .B(n40816), .C(n41010), .D(state_reg[2]), .Z(state_next[2]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i1_4_lut.INIT = "0x0544";
    (* lut_function="(A (B (C)))" *) LUT4 i1_3_lut (.A(data_next_31__N_1415), 
            .B(state_reg[0]), .C(last_cycle_reg), .Z(n41010));
    defparam i1_3_lut.INIT = "0x8080";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ addr_reg__i5 (.D(addr_next[4]), 
            .SP(n20353), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\m_axil_awaddr[4] ));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam addr_reg__i5.REGSET = "RESET";
    defparam addr_reg__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ addr_reg__i6 (.D(addr_next[5]), 
            .SP(n20353), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\m_axil_awaddr[5] ));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam addr_reg__i6.REGSET = "RESET";
    defparam addr_reg__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ addr_reg__i7 (.D(addr_next[6]), 
            .SP(n20353), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\m_axil_awaddr[6] ));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam addr_reg__i7.REGSET = "RESET";
    defparam addr_reg__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ addr_reg__i8 (.D(addr_next[7]), 
            .SP(n20353), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\m_axil_awaddr[7] ));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam addr_reg__i8.REGSET = "RESET";
    defparam addr_reg__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ addr_reg__i9 (.D(addr_next[8]), 
            .SP(n20353), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\m_axil_awaddr[8] ));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam addr_reg__i9.REGSET = "RESET";
    defparam addr_reg__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ addr_reg__i10 (.D(addr_next[9]), 
            .SP(n20353), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\m_axil_awaddr[9] ));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam addr_reg__i10.REGSET = "RESET";
    defparam addr_reg__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ addr_reg__i11 (.D(addr_next[10]), 
            .SP(n20353), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\m_axil_awaddr[10] ));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam addr_reg__i11.REGSET = "RESET";
    defparam addr_reg__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ addr_reg__i12 (.D(addr_next[11]), 
            .SP(n20353), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\m_axil_awaddr[11] ));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam addr_reg__i12.REGSET = "RESET";
    defparam addr_reg__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ addr_reg__i13 (.D(addr_next[12]), 
            .SP(n20353), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\m_axil_awaddr[12] ));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam addr_reg__i13.REGSET = "RESET";
    defparam addr_reg__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ addr_reg__i14 (.D(addr_next[13]), 
            .SP(n20353), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\m_axil_awaddr[13] ));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam addr_reg__i14.REGSET = "RESET";
    defparam addr_reg__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ addr_reg__i15 (.D(addr_next[14]), 
            .SP(n20353), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\m_axil_awaddr[14] ));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam addr_reg__i15.REGSET = "RESET";
    defparam addr_reg__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ addr_reg__i16 (.D(addr_next[15]), 
            .SP(n20353), .CK(ADC_DCLK_c), .SR(GND_net), .Q(\m_axil_awaddr[15] ));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam addr_reg__i16.REGSET = "RESET";
    defparam addr_reg__i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i1 (.D(data_next[1]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[1]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i1.REGSET = "RESET";
    defparam data_reg_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i2 (.D(data_next[2]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[2]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i2.REGSET = "RESET";
    defparam data_reg_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i3 (.D(data_next[3]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[3]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i3.REGSET = "RESET";
    defparam data_reg_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i4 (.D(data_next[4]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[4]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i4.REGSET = "RESET";
    defparam data_reg_i0_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i5 (.D(data_next[5]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[5]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i5.REGSET = "RESET";
    defparam data_reg_i0_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i6 (.D(data_next[6]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[6]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i6.REGSET = "RESET";
    defparam data_reg_i0_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i7 (.D(data_next[7]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[7]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i7.REGSET = "RESET";
    defparam data_reg_i0_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i8 (.D(data_next[8]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[8]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i8.REGSET = "RESET";
    defparam data_reg_i0_i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i9 (.D(data_next[9]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[9]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i9.REGSET = "RESET";
    defparam data_reg_i0_i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i10 (.D(data_next[10]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[10]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i10.REGSET = "RESET";
    defparam data_reg_i0_i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i11 (.D(data_next[11]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[11]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i11.REGSET = "RESET";
    defparam data_reg_i0_i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i12 (.D(data_next[12]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[12]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i12.REGSET = "RESET";
    defparam data_reg_i0_i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i13 (.D(data_next[13]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[13]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i13.REGSET = "RESET";
    defparam data_reg_i0_i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i14 (.D(data_next[14]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[14]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i14.REGSET = "RESET";
    defparam data_reg_i0_i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i15 (.D(data_next[15]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[15]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i15.REGSET = "RESET";
    defparam data_reg_i0_i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i16 (.D(data_next[16]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[16]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i16.REGSET = "RESET";
    defparam data_reg_i0_i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i17 (.D(data_next[17]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[17]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i17.REGSET = "RESET";
    defparam data_reg_i0_i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i18 (.D(data_next[18]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[18]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i18.REGSET = "RESET";
    defparam data_reg_i0_i18.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i19 (.D(data_next[19]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[19]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i19.REGSET = "RESET";
    defparam data_reg_i0_i19.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i20 (.D(data_next[20]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[20]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i20.REGSET = "RESET";
    defparam data_reg_i0_i20.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i21 (.D(data_next[21]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[21]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i21.REGSET = "RESET";
    defparam data_reg_i0_i21.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i22 (.D(data_next[22]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[22]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i22.REGSET = "RESET";
    defparam data_reg_i0_i22.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i23 (.D(data_next[23]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[23]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i23.REGSET = "RESET";
    defparam data_reg_i0_i23.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i24 (.D(data_next[24]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[24]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i24.REGSET = "RESET";
    defparam data_reg_i0_i24.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i25 (.D(data_next[25]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[25]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i25.REGSET = "RESET";
    defparam data_reg_i0_i25.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i26 (.D(data_next[26]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[26]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i26.REGSET = "RESET";
    defparam data_reg_i0_i26.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i27 (.D(data_next[27]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[27]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i27.REGSET = "RESET";
    defparam data_reg_i0_i27.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i28 (.D(data_next[28]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[28]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i28.REGSET = "RESET";
    defparam data_reg_i0_i28.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i29 (.D(data_next[29]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[29]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i29.REGSET = "RESET";
    defparam data_reg_i0_i29.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i30 (.D(data_next[30]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[30]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i30.REGSET = "RESET";
    defparam data_reg_i0_i30.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_reg_i0_i31 (.D(data_next[31]), 
            .SP(n20547), .CK(ADC_DCLK_c), .SR(GND_net), .Q(m_axil_wdata[31]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_reg_i0_i31.REGSET = "RESET";
    defparam data_reg_i0_i31.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ state_reg_i1 (.D(state_next[1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(state_reg[1]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam state_reg_i1.REGSET = "RESET";
    defparam state_reg_i1.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ state_reg_i2 (.D(state_next[2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(state_reg[2]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam state_reg_i2.REGSET = "RESET";
    defparam state_reg_i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_in_reg_i0_i0 (.D(n40940), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(n23322), .Q(data_in_reg[0]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_in_reg_i0_i0.REGSET = "RESET";
    defparam data_in_reg_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B ((D)+!C))+!A ((C+!(D))+!B)))" *) LUT4 i1_4_lut_4_lut (.A(m_axil_wdata[13]), 
            .B(m_axil_wdata[21]), .C(count_reg[0]), .D(count_reg[1]), 
            .Z(n42211));   /* synthesis lineinfo="@23(372[40],372[58])"*/
    defparam i1_4_lut_4_lut.INIT = "0x0ca0";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B ((D)+!C))+!A ((C+!(D))+!B)))" *) LUT4 i1_4_lut_4_lut_adj_37922 (.A(m_axil_wdata[12]), 
            .B(m_axil_wdata[20]), .C(count_reg[0]), .D(count_reg[1]), 
            .Z(n42207));   /* synthesis lineinfo="@23(372[40],372[58])"*/
    defparam i1_4_lut_4_lut_adj_37922.INIT = "0x0ca0";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B ((D)+!C))+!A ((C+!(D))+!B)))" *) LUT4 i1_4_lut_4_lut_adj_37923 (.A(m_axil_wdata[11]), 
            .B(m_axil_wdata[19]), .C(count_reg[0]), .D(count_reg[1]), 
            .Z(n42203));   /* synthesis lineinfo="@23(372[40],372[58])"*/
    defparam i1_4_lut_4_lut_adj_37923.INIT = "0x0ca0";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \m_axil_awaddr[3]_bdd_4_lut_663  (.A(\m_axil_awaddr[3] ), 
            .B(n3), .C(n12), .D(\m_axil_awaddr[2] ), .Z(n43215));
    defparam \m_axil_awaddr[3]_bdd_4_lut_663 .INIT = "0xe4aa";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B ((D)+!C))+!A ((C+!(D))+!B)))" *) LUT4 i1_4_lut_4_lut_adj_37924 (.A(m_axil_wdata[10]), 
            .B(m_axil_wdata[18]), .C(count_reg[0]), .D(count_reg[1]), 
            .Z(n42199));   /* synthesis lineinfo="@23(372[40],372[58])"*/
    defparam i1_4_lut_4_lut_adj_37924.INIT = "0x0ca0";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B ((D)+!C))+!A ((C+!(D))+!B)))" *) LUT4 i1_4_lut_4_lut_adj_37925 (.A(m_axil_wdata[9]), 
            .B(m_axil_wdata[17]), .C(count_reg[0]), .D(count_reg[1]), 
            .Z(n42191));   /* synthesis lineinfo="@23(372[40],372[58])"*/
    defparam i1_4_lut_4_lut_adj_37925.INIT = "0x0ca0";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B ((D)+!C))+!A ((C+!(D))+!B)))" *) LUT4 i1_4_lut_4_lut_adj_37926 (.A(m_axil_wdata[8]), 
            .B(m_axil_wdata[16]), .C(count_reg[0]), .D(count_reg[1]), 
            .Z(n42195));   /* synthesis lineinfo="@23(372[40],372[58])"*/
    defparam i1_4_lut_4_lut_adj_37926.INIT = "0x0ca0";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n43203_bdd_4_lut (.A(n43203), 
            .B(n9_adj_5136), .C(n1_adj_5137), .D(\m_axil_awaddr[2] ), 
            .Z(n43206));
    defparam n43203_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37927 (.A(\m_axil_awaddr[4] ), 
            .B(\m_axil_awaddr[3] ), .Z(n41741));
    defparam i1_2_lut_adj_37927.INIT = "0x4444";
    (* lut_function="(A (B (D)+!B !(C+!(D)))+!A (D))" *) LUT4 i1_3_lut_rep_1249_4_lut (.A(n44832), 
            .B(n39922), .C(n44838), .D(n44837), .Z(n44566));
    defparam i1_3_lut_rep_1249_4_lut.INIT = "0xdf00";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \m_axil_awaddr[3]_bdd_4_lut_661  (.A(\m_axil_awaddr[3] ), 
            .B(n3_adj_5138), .C(n12_adj_5139), .D(\m_axil_awaddr[2] ), 
            .Z(n43203));
    defparam \m_axil_awaddr[3]_bdd_4_lut_661 .INIT = "0xe4aa";
    (* lut_function="(!(A ((C (D)+!C !(D))+!B)+!A (C (D)+!C !(D))))" *) LUT4 i18521_2_lut_3_lut_4_lut (.A(n44832), 
            .B(n39922), .C(n44644), .D(count_reg[4]), .Z(n312[4]));
    defparam i18521_2_lut_3_lut_4_lut.INIT = "0x0dd0";
    (* lut_function="(A (B (C (D))+!B (C))+!A (C (D)))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(n44832), 
            .B(n39922), .C(n44828), .D(data_out_last), .Z(n71));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xf020";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n43209_bdd_4_lut (.A(n43209), 
            .B(n9_adj_5140), .C(n1_adj_5141), .D(\m_axil_awaddr[2] ), 
            .Z(n43212));
    defparam n43209_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A+(B+(C+!(D)))))" *) LUT4 i1_3_lut_4_lut (.A(n44834), 
            .B(n39922), .C(data_out_last), .D(n43365), .Z(n40816));   /* synthesis lineinfo="@23(396[21],396[60])"*/
    defparam i1_3_lut_4_lut.INIT = "0x0100";
    (* lut_function="(!(A (C (D))+!A (B (C (D))+!B (D))))" *) LUT4 i1_3_lut_4_lut_adj_37928 (.A(n44834), 
            .B(n39922), .C(data_out_last), .D(n44828), .Z(n13));   /* synthesis lineinfo="@23(396[21],396[60])"*/
    defparam i1_3_lut_4_lut_adj_37928.INIT = "0x0eff";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n43221_bdd_4_lut (.A(n43221), 
            .B(n9_adj_5142), .C(n1_adj_5143), .D(\m_axil_awaddr[2] ), 
            .Z(n43224));
    defparam n43221_bdd_4_lut.INIT = "0xaad8";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_in_reg_i0_i1 (.D(n40638), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(n23322), .Q(data_in_reg[1]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_in_reg_i0_i1.REGSET = "RESET";
    defparam data_in_reg_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \m_axil_awaddr[3]_bdd_4_lut_662  (.A(\m_axil_awaddr[3] ), 
            .B(n3_adj_5144), .C(n12_adj_5145), .D(\m_axil_awaddr[2] ), 
            .Z(n43209));
    defparam \m_axil_awaddr[3]_bdd_4_lut_662 .INIT = "0xe4aa";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \m_axil_awaddr[3]_bdd_4_lut_664  (.A(\m_axil_awaddr[3] ), 
            .B(n3_adj_5146), .C(n12_adj_5147), .D(\m_axil_awaddr[2] ), 
            .Z(n43221));
    defparam \m_axil_awaddr[3]_bdd_4_lut_664 .INIT = "0xe4aa";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_212_Mux_7_i7_4_lut (.A(n3_adj_5148), 
            .B(n44491), .C(state_reg[2]), .D(n44560), .Z(count_next[7]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_212_Mux_7_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 state_reg_2__I_0_212_Mux_7_i3_4_lut (.A(n36180), 
            .B(n312[7]), .C(state_reg[1]), .D(n40056), .Z(n3_adj_5148));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_212_Mux_7_i3_4_lut.INIT = "0xc5c0";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_212_Mux_6_i7_4_lut (.A(n3_adj_5149), 
            .B(n44490), .C(state_reg[2]), .D(n44560), .Z(count_next[6]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_212_Mux_6_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 state_reg_2__I_0_212_Mux_6_i3_4_lut (.A(n36182), 
            .B(n312[6]), .C(state_reg[1]), .D(n40056), .Z(n3_adj_5149));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_212_Mux_6_i3_4_lut.INIT = "0xc5c0";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_212_Mux_5_i7_4_lut (.A(n3_adj_5150), 
            .B(n44525), .C(state_reg[2]), .D(n44560), .Z(count_next[5]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_212_Mux_5_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 state_reg_2__I_0_212_Mux_5_i3_4_lut (.A(n36186), 
            .B(n312[5]), .C(state_reg[1]), .D(n40056), .Z(n3_adj_5150));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_212_Mux_5_i3_4_lut.INIT = "0xc5c0";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_2_lut_4_lut (.A(\m_axil_awaddr[2] ), 
            .B(n44710), .C(\m_axil_awaddr[4] ), .D(n35713), .Z(n19145));
    defparam i1_2_lut_4_lut.INIT = "0x0400";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_212_Mux_4_i7_4_lut (.A(n3_adj_5151), 
            .B(n44572), .C(state_reg[2]), .D(n44560), .Z(count_next[4]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_212_Mux_4_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 state_reg_2__I_0_212_Mux_4_i3_4_lut (.A(n36188), 
            .B(n312[4]), .C(state_reg[1]), .D(n40056), .Z(n3_adj_5151));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_212_Mux_4_i3_4_lut.INIT = "0xc5c0";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_212_Mux_3_i7_4_lut (.A(n3_adj_5152), 
            .B(n44643), .C(state_reg[2]), .D(n44560), .Z(count_next[3]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_212_Mux_3_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26031_2_lut_rep_1205_3_lut_4_lut (.A(\m_axil_awaddr[5] ), 
            .B(n44718), .C(\m_axil_awaddr[7] ), .D(\m_axil_awaddr[6] ), 
            .Z(n44522));   /* synthesis lineinfo="@23(417[29],417[97])"*/
    defparam i26031_2_lut_rep_1205_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 state_reg_2__I_0_212_Mux_3_i3_4_lut (.A(n36198), 
            .B(n312[3]), .C(state_reg[1]), .D(n40056), .Z(n3_adj_5152));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_212_Mux_3_i3_4_lut.INIT = "0xc5c0";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_3_lut_rep_1321_4_lut (.A(n44772), 
            .B(\m_axil_awaddr[3] ), .C(\m_axil_awaddr[4] ), .D(\m_axil_awaddr[2] ), 
            .Z(n44638));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_3_lut_rep_1321_4_lut.INIT = "0x0002";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_212_Mux_2_i7_4_lut (.A(n3_adj_5153), 
            .B(n44724), .C(state_reg[2]), .D(n44560), .Z(count_next[2]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_212_Mux_2_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 state_reg_2__I_0_212_Mux_2_i3_4_lut (.A(n36202), 
            .B(n312[2]), .C(state_reg[1]), .D(n40056), .Z(n3_adj_5153));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_212_Mux_2_i3_4_lut.INIT = "0xc5c0";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_212_Mux_1_i7_4_lut (.A(n3_adj_5154), 
            .B(n36200), .C(state_reg[2]), .D(n44560), .Z(count_next[1]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_212_Mux_1_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))" *) LUT4 state_reg_2__I_0_212_Mux_1_i3_4_lut (.A(n1_adj_5155), 
            .B(n36200), .C(state_reg[1]), .D(n44630), .Z(n3_adj_5154));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_212_Mux_1_i3_4_lut.INIT = "0xca0a";
    (* lut_function="(!(A ((C (D))+!B)+!A ((C+!(D))+!B)))" *) LUT4 i18450_4_lut (.A(data_out[1]), 
            .B(state_reg[0]), .C(n36200), .D(n44631), .Z(n1_adj_5155));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18450_4_lut.INIT = "0x0c88";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_37929 (.A(count_reg[1]), 
            .B(count_reg[0]), .Z(n36200));
    defparam i1_2_lut_adj_37929.INIT = "0x6666";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n43227_bdd_4_lut (.A(n43227), 
            .B(n9_adj_5156), .C(n1_adj_5157), .D(\m_axil_awaddr[2] ), 
            .Z(n43230));
    defparam n43227_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (B (C)+!B (C (D)))+!A (B+((D)+!C))))" *) LUT4 state_reg_2__I_0_212_Mux_0_i7_4_lut (.A(n3_adj_5158), 
            .B(count_reg[0]), .C(state_reg[2]), .D(n44560), .Z(count_next[0]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_212_Mux_0_i7_4_lut.INIT = "0x0a3a";
    (* lut_function="(!(A (B (C))+!A (B (C+(D))+!B !(C+!(D)))))" *) LUT4 state_reg_2__I_0_212_Mux_0_i3_4_lut (.A(count_next_7__N_1310[0]), 
            .B(count_reg[0]), .C(state_reg[1]), .D(state_reg[0]), .Z(n3_adj_5158));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_212_Mux_0_i3_4_lut.INIT = "0x3a3f";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26024_2_lut_rep_1251_3_lut_4_lut (.A(\m_axil_awaddr[4] ), 
            .B(n44856), .C(\m_axil_awaddr[6] ), .D(\m_axil_awaddr[5] ), 
            .Z(n44568));   /* synthesis lineinfo="@23(417[29],417[97])"*/
    defparam i26024_2_lut_rep_1251_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \m_axil_awaddr[3]_bdd_4_lut_665  (.A(\m_axil_awaddr[3] ), 
            .B(n3_adj_5159), .C(n12_adj_5160), .D(\m_axil_awaddr[2] ), 
            .Z(n43227));
    defparam \m_axil_awaddr[3]_bdd_4_lut_665 .INIT = "0xe4aa";
    (* lut_function="(!(A (B (C)+!B !(C (D)))+!A (B+!(C (D)))))" *) LUT4 i15967_3_lut_4_lut_4_lut (.A(n44828), 
            .B(state_reg[0]), .C(state_reg[1]), .D(n44813), .Z(n10));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i15967_3_lut_4_lut_4_lut.INIT = "0x3808";
    (* lut_function="(!(A (B ((D)+!C)+!B !(D))+!A !(B (C (D))+!B (D))))" *) LUT4 i18520_2_lut_3_lut_4_lut_4_lut (.A(count_reg[2]), 
            .B(n44832), .C(n39922), .D(count_reg[3]), .Z(n312[3]));   /* synthesis lineinfo="@23(394[30],394[43])"*/
    defparam i18520_2_lut_3_lut_4_lut_4_lut.INIT = "0x7380";
    (* lut_function="(!(A+!(B (C (D))+!B (C))))" *) LUT4 i1_4_lut_adj_37930 (.A(state_reg[1]), 
            .B(state_reg[2]), .C(data_out_valid), .D(data_out_ready_reg), 
            .Z(n40468));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_4_lut_adj_37930.INIT = "0x5010";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i26121_2_lut_rep_1255_3_lut_4_lut (.A(count_reg[2]), 
            .B(n44832), .C(count_reg[4]), .D(count_reg[3]), .Z(n44572));   /* synthesis lineinfo="@23(394[30],394[43])"*/
    defparam i26121_2_lut_rep_1255_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26123_2_lut_rep_1256_3_lut_4_lut (.A(count_reg[2]), 
            .B(n44832), .C(count_reg[4]), .D(count_reg[3]), .Z(n44573));   /* synthesis lineinfo="@23(394[30],394[43])"*/
    defparam i26123_2_lut_rep_1256_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i26128_2_lut_rep_1208_3_lut_4_lut (.A(count_reg[3]), 
            .B(n44725), .C(count_reg[5]), .D(count_reg[4]), .Z(n44525));   /* synthesis lineinfo="@23(394[30],394[43])"*/
    defparam i26128_2_lut_rep_1208_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (C)+!A (B (C)+!B (C (D)+!C !(D)))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_37931 (.A(count_reg[2]), 
            .B(n44834), .C(count_reg[4]), .D(count_reg[3]), .Z(n36188));   /* synthesis lineinfo="@23(321[30],321[43])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_37931.INIT = "0x0f1e";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n43233_bdd_4_lut (.A(n43233), 
            .B(n9_adj_5161), .C(n1_adj_5162), .D(\m_axil_awaddr[2] ), 
            .Z(n43236));
    defparam n43233_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i24210_2_lut_rep_1257_3_lut_4_lut (.A(count_reg[2]), 
            .B(n44834), .C(count_reg[4]), .D(count_reg[3]), .Z(n44574));   /* synthesis lineinfo="@23(321[30],321[43])"*/
    defparam i24210_2_lut_rep_1257_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26130_2_lut_rep_1209_3_lut_4_lut (.A(count_reg[3]), 
            .B(n44725), .C(count_reg[5]), .D(count_reg[4]), .Z(n44526));   /* synthesis lineinfo="@23(394[30],394[43])"*/
    defparam i26130_2_lut_rep_1209_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i1_4_lut_adj_37932 (.A(state_reg[2]), 
            .B(n44828), .C(n39935), .D(state_reg[1]), .Z(n17));   /* synthesis lineinfo="@23(237[11],237[20])"*/
    defparam i1_4_lut_adj_37932.INIT = "0x5044";
    (* lut_function="(!(A (C)+!A (B (C)+!B (C (D)+!C !(D)))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_37933 (.A(count_reg[3]), 
            .B(n44726), .C(count_reg[5]), .D(count_reg[4]), .Z(n36186));   /* synthesis lineinfo="@23(321[30],321[43])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_37933.INIT = "0x0f1e";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_37934 (.A(count_reg[3]), 
            .B(n41751), .C(count_reg[2]), .D(count_reg[5]), .Z(n39922));   /* synthesis lineinfo="@23(396[21],396[60])"*/
    defparam i1_4_lut_adj_37934.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_3_lut_adj_37935 (.A(count_reg[7]), 
            .B(count_reg[6]), .C(count_reg[4]), .Z(n41751));   /* synthesis lineinfo="@23(396[21],396[60])"*/
    defparam i1_3_lut_adj_37935.INIT = "0xfefe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i6421_3_lut (.A(\addr_reg[0] ), 
            .B(data_out[0]), .C(n19638), .Z(n34[0]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i6421_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26052_2_lut_rep_1115_3_lut_4_lut (.A(\m_axil_awaddr[8] ), 
            .B(n44522), .C(\m_axil_awaddr[10] ), .D(\m_axil_awaddr[9] ), 
            .Z(n44432));   /* synthesis lineinfo="@23(417[29],417[97])"*/
    defparam i26052_2_lut_rep_1115_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \m_axil_awaddr[3]_bdd_4_lut_666  (.A(\m_axil_awaddr[3] ), 
            .B(n3_adj_5163), .C(n12_adj_5164), .D(\m_axil_awaddr[2] ), 
            .Z(n43233));
    defparam \m_axil_awaddr[3]_bdd_4_lut_666 .INIT = "0xe4aa";
    (* lut_function="(!(A+!(B (C (D)))))" *) LUT4 i1_4_lut_adj_37936 (.A(state_reg[2]), 
            .B(n39935), .C(state_reg[0]), .D(state_reg[1]), .Z(data_in_valid_next));
    defparam i1_4_lut_adj_37936.INIT = "0x4000";
    (* lut_function="(!(A (B (C+!(D))+!B !(D))+!A !(B (C (D)))))" *) LUT4 i18524_2_lut_4_lut (.A(count_reg[7]), 
            .B(count_reg[6]), .C(n44526), .D(n44630), .Z(n312[7]));   /* synthesis lineinfo="@23(394[30],394[43])"*/
    defparam i18524_2_lut_4_lut.INIT = "0x6a00";
    (* lut_function="(!(A (B+(C))+!A (B+!(C))))" *) LUT4 i18892_3_lut (.A(state_reg[0]), 
            .B(state_reg[1]), .C(state_reg[2]), .Z(data_out_ready_next));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18892_3_lut.INIT = "0x1212";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n43239_bdd_4_lut (.A(n43239), 
            .B(n9_adj_5165), .C(n1_adj_5166), .D(\m_axil_awaddr[2] ), 
            .Z(n43242));
    defparam n43239_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \m_axil_awaddr[3]_bdd_4_lut_667  (.A(\m_axil_awaddr[3] ), 
            .B(n3_adj_5167), .C(n12_adj_5168), .D(\m_axil_awaddr[2] ), 
            .Z(n43239));
    defparam \m_axil_awaddr[3]_bdd_4_lut_667 .INIT = "0xe4aa";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i1_4_lut_adj_37937 (.A(n43021), 
            .B(n44560), .C(state_reg[0]), .D(n44828), .Z(m_axil_awvalid_next));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_4_lut_adj_37937.INIT = "0x0800";
    (* lut_function="(!(A+!(B)))" *) LUT4 i36157_2_lut (.A(state_reg[1]), 
            .B(state_reg[2]), .Z(n43021));   /* synthesis lineinfo="@23(237[11],237[20])"*/
    defparam i36157_2_lut.INIT = "0x4444";
    (* lut_function="(!(A ((C (D))+!B)+!A ((C+!(D))+!B)))" *) LUT4 i1_4_lut_adj_37938 (.A(n71), 
            .B(n43021), .C(data_next_31__N_1415), .D(state_reg[0]), .Z(m_axil_bready_next));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_4_lut_adj_37938.INIT = "0x0c88";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_37939 (.A(n44816), 
            .B(m_axil_arvalid), .C(n1_adj_5135), .D(m_axil_arvalid_z), 
            .Z(m_axil_arvalid_next));   /* synthesis lineinfo="@23(237[11],237[20])"*/
    defparam i1_4_lut_adj_37939.INIT = "0xdc50";
    (* lut_function="(!(A (B+(C (D)))+!A (B+(C+!(D)))))" *) LUT4 i18541_4_lut (.A(n1_adj_5135), 
            .B(state_reg[2]), .C(n25585), .D(state_reg[1]), .Z(m_axil_rready_next));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18541_4_lut.INIT = "0x0322";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_in_reg_i0_i2 (.D(n40915), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(n23322), .Q(data_in_reg[2]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_in_reg_i0_i2.REGSET = "RESET";
    defparam data_in_reg_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)))" *) LUT4 select_42_Select_0_i4_2_lut_3_lut (.A(count_reg[0]), 
            .B(count_reg[1]), .C(m_axil_wdata[24]), .Z(n4));   /* synthesis lineinfo="@23(395[17],395[66])"*/
    defparam select_42_Select_0_i4_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 select_42_Select_1_i4_2_lut_3_lut (.A(count_reg[0]), 
            .B(count_reg[1]), .C(m_axil_wdata[25]), .Z(n4_adj_5169));   /* synthesis lineinfo="@23(395[17],395[66])"*/
    defparam select_42_Select_1_i4_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 state_reg_2__I_0_214_Mux_0_i7_4_lut (.A(n20975), 
            .B(data_out[0]), .C(state_reg[2]), .D(state_reg[0]), .Z(data_next[0]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam state_reg_2__I_0_214_Mux_0_i7_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B (C)))" *) LUT4 select_42_Select_2_i4_2_lut_3_lut (.A(count_reg[0]), 
            .B(count_reg[1]), .C(m_axil_wdata[26]), .Z(n4_adj_5170));   /* synthesis lineinfo="@23(395[17],395[66])"*/
    defparam select_42_Select_2_i4_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 select_42_Select_3_i4_2_lut_3_lut (.A(count_reg[0]), 
            .B(count_reg[1]), .C(m_axil_wdata[27]), .Z(n4_adj_5171));   /* synthesis lineinfo="@23(395[17],395[66])"*/
    defparam select_42_Select_3_i4_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 select_42_Select_4_i4_2_lut_3_lut (.A(count_reg[0]), 
            .B(count_reg[1]), .C(m_axil_wdata[28]), .Z(n4_adj_5172));   /* synthesis lineinfo="@23(395[17],395[66])"*/
    defparam select_42_Select_4_i4_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n43245_bdd_4_lut (.A(n43245), 
            .B(n9_adj_5173), .C(n1_adj_5174), .D(\m_axil_awaddr[2] ), 
            .Z(n43248));
    defparam n43245_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (C)))" *) LUT4 select_42_Select_5_i4_2_lut_3_lut (.A(count_reg[0]), 
            .B(count_reg[1]), .C(m_axil_wdata[29]), .Z(n4_adj_5175));   /* synthesis lineinfo="@23(395[17],395[66])"*/
    defparam select_42_Select_5_i4_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 select_42_Select_6_i4_2_lut_3_lut (.A(count_reg[0]), 
            .B(count_reg[1]), .C(m_axil_wdata[30]), .Z(n4_adj_5176));   /* synthesis lineinfo="@23(395[17],395[66])"*/
    defparam select_42_Select_6_i4_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)))" *) LUT4 select_42_Select_7_i4_2_lut_3_lut (.A(count_reg[0]), 
            .B(count_reg[1]), .C(m_axil_wdata[31]), .Z(n4_adj_5177));   /* synthesis lineinfo="@23(395[17],395[66])"*/
    defparam select_42_Select_7_i4_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B))" *) LUT4 i18534_2_lut (.A(m_axil_rdata[0]), .B(state_reg[1]), 
            .Z(n20975));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i18534_2_lut.INIT = "0x8888";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \m_axil_awaddr[3]_bdd_4_lut_668  (.A(\m_axil_awaddr[3] ), 
            .B(n3_adj_5178), .C(n12_adj_5179), .D(\m_axil_awaddr[2] ), 
            .Z(n43245));
    defparam \m_axil_awaddr[3]_bdd_4_lut_668 .INIT = "0xe4aa";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26080_2_lut_3_lut_4_lut (.A(\m_axil_awaddr[12] ), 
            .B(n44416), .C(\m_axil_awaddr[14] ), .D(\m_axil_awaddr[13] ), 
            .Z(n32740));   /* synthesis lineinfo="@23(417[29],417[97])"*/
    defparam i26080_2_lut_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_rep_1455 (.A(\m_axil_awaddr[15] ), 
            .B(regs_5__31__N_730), .Z(n44772));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_rep_1455.INIT = "0x4444";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i1_2_lut_rep_1393_3_lut (.A(\m_axil_awaddr[15] ), 
            .B(regs_5__31__N_730), .C(\m_axil_awaddr[3] ), .Z(n44710));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_rep_1393_3_lut.INIT = "0x0404";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i1_3_lut_4_lut_adj_37940 (.A(\m_axil_awaddr[15] ), 
            .B(regs_5__31__N_730), .C(\m_axil_awaddr[2] ), .D(n445), .Z(n41557));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_3_lut_4_lut_adj_37940.INIT = "0x0040";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i1_4_lut_rep_1295_3_lut_4_lut (.A(\m_axil_awaddr[15] ), 
            .B(regs_5__31__N_730), .C(\m_axil_awaddr[4] ), .D(\m_axil_awaddr[3] ), 
            .Z(n44612));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_4_lut_rep_1295_3_lut_4_lut.INIT = "0x0040";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n43251_bdd_4_lut (.A(n43251), 
            .B(n9_adj_5180), .C(n1_adj_5181), .D(\m_axil_awaddr[2] ), 
            .Z(n43254));
    defparam n43251_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \m_axil_awaddr[3]_bdd_4_lut_669  (.A(\m_axil_awaddr[3] ), 
            .B(n3_adj_5182), .C(n12_adj_5183), .D(\m_axil_awaddr[2] ), 
            .Z(n43251));
    defparam \m_axil_awaddr[3]_bdd_4_lut_669 .INIT = "0xe4aa";
    (* lut_function="(A (B (C))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i15936_4_lut (.A(n44631), 
            .B(n28), .C(state_reg[1]), .D(n43365), .Z(n22443));   /* synthesis lineinfo="@23(237[11],237[20])"*/
    defparam i15936_4_lut.INIT = "0xc5c0";
    (* lut_function="(A (B))" *) LUT4 m_axil_rready_reg_I_37400_2_lut_rep_1496 (.A(m_axil_rready), 
            .B(m_axil_rvalid), .Z(n44813));   /* synthesis lineinfo="@23(355[17],355[47])"*/
    defparam m_axil_rready_reg_I_37400_2_lut_rep_1496.INIT = "0x8888";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i19094_2_lut_3_lut (.A(m_axil_rready), 
            .B(m_axil_rvalid), .C(state_reg[0]), .Z(n25585));   /* synthesis lineinfo="@23(355[17],355[47])"*/
    defparam i19094_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_37941 (.A(m_axil_rready), 
            .B(m_axil_rvalid), .C(state_reg[2]), .D(state_reg[0]), .Z(n28));   /* synthesis lineinfo="@23(355[17],355[47])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_37941.INIT = "0x0008";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26045_2_lut_rep_1134_3_lut_4_lut (.A(\m_axil_awaddr[7] ), 
            .B(n44568), .C(\m_axil_awaddr[9] ), .D(\m_axil_awaddr[8] ), 
            .Z(n44451));   /* synthesis lineinfo="@23(417[29],417[97])"*/
    defparam i26045_2_lut_rep_1134_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B))" *) LUT4 i14575_2_lut_rep_1499 (.A(state_reg[1]), 
            .B(state_reg[2]), .Z(n44816));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i14575_2_lut_rep_1499.INIT = "0xeeee";
    (* lut_function="(!(A (C)+!A (B (C)+!B !(D))))" *) LUT4 i14547_3_lut_4_lut (.A(state_reg[1]), 
            .B(state_reg[2]), .C(\m_axil_awaddr[2] ), .D(data_out[2]), 
            .Z(addr_next[2]));   /* synthesis lineinfo="@23(297[5],430[12])"*/
    defparam i14547_3_lut_4_lut.INIT = "0x1f0e";
    (* lut_function="(A (B)+!A (B+(C)))" *) LUT4 i1_3_lut_adj_37942 (.A(state_reg[2]), 
            .B(m_axil_bready_next), .C(n43320), .Z(state_next[0]));
    defparam i1_3_lut_adj_37942.INIT = "0xdcdc";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C (D)))+!A !(C (D))))" *) LUT4 i18523_2_lut_3_lut_4_lut (.A(count_reg[5]), 
            .B(n44573), .C(n44630), .D(count_reg[6]), .Z(n312[6]));   /* synthesis lineinfo="@23(394[30],394[43])"*/
    defparam i18523_2_lut_3_lut_4_lut.INIT = "0x7080";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i26142_3_lut_rep_1174_4_lut (.A(count_reg[5]), 
            .B(n44573), .C(count_reg[6]), .D(count_reg[7]), .Z(n44491));   /* synthesis lineinfo="@23(394[30],394[43])"*/
    defparam i26142_3_lut_rep_1174_4_lut.INIT = "0x7f80";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n43257_bdd_4_lut (.A(n43257), 
            .B(n9_adj_5184), .C(n1_adj_5185), .D(\m_axil_awaddr[2] ), 
            .Z(n43260));
    defparam n43257_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (D)+!A (B (D)+!B (C (D)+!C !(D)))))" *) LUT4 i1_3_lut_4_lut_adj_37943 (.A(count_reg[5]), 
            .B(n44574), .C(count_reg[6]), .D(count_reg[7]), .Z(n36180));   /* synthesis lineinfo="@23(321[30],321[43])"*/
    defparam i1_3_lut_4_lut_adj_37943.INIT = "0x01fe";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B ((D)+!C))+!A ((C+!(D))+!B)))" *) LUT4 i1_4_lut_4_lut_adj_37944 (.A(m_axil_wdata[14]), 
            .B(m_axil_wdata[22]), .C(count_reg[0]), .D(count_reg[1]), 
            .Z(n42215));   /* synthesis lineinfo="@23(372[40],372[58])"*/
    defparam i1_4_lut_4_lut_adj_37944.INIT = "0x0ca0";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17287_3_lut (.A(\regs[1][16] ), 
            .B(\regs[5][16] ), .C(\m_axil_awaddr[4] ), .Z(n3_adj_5186));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17287_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37945 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[3][16] ), .Z(n12_adj_5187));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37945.INIT = "0x4444";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_rep_1511 (.A(data_out_ready_reg), 
            .B(data_out_valid), .Z(n44828));   /* synthesis lineinfo="@34(183[17],183[25])"*/
    defparam i1_2_lut_rep_1511.INIT = "0x8888";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37946 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[2][16] ), .Z(n9_adj_5188));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37946.INIT = "0x4444";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17277_3_lut (.A(\regs[0][16] ), 
            .B(\regs[4][16] ), .C(\m_axil_awaddr[4] ), .Z(n1_adj_5189));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17277_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B ((D)+!C)+!B (C (D)))+!A (C (D)))" *) LUT4 i15935_3_lut_4_lut (.A(data_out_ready_reg), 
            .B(data_out_valid), .C(state_reg[0]), .D(data_next_31__N_1415), 
            .Z(n22442));   /* synthesis lineinfo="@34(183[17],183[25])"*/
    defparam i15935_3_lut_4_lut.INIT = "0xf808";
    (* lut_function="(A (B (C)))" *) LUT4 i1_rep_51_2_lut_3_lut (.A(data_out_ready_reg), 
            .B(data_out_valid), .C(state_reg[0]), .Z(n43365));   /* synthesis lineinfo="@34(183[17],183[25])"*/
    defparam i1_rep_51_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_rep_1512 (.A(state_reg[0]), 
            .B(state_reg[1]), .Z(n44829));
    defparam i1_2_lut_rep_1512.INIT = "0x2222";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_2_lut_3_lut (.A(state_reg[0]), 
            .B(state_reg[1]), .C(data_next_31__N_1415), .Z(n40067));
    defparam i1_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(A (B))" *) LUT4 i35428_2_lut_rep_1515 (.A(count_reg[1]), 
            .B(count_reg[0]), .Z(n44832));
    defparam i35428_2_lut_rep_1515.INIT = "0x8888";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 i1_2_lut_rep_1313_3_lut (.A(count_reg[1]), 
            .B(count_reg[0]), .C(n39922), .Z(n44630));
    defparam i1_2_lut_rep_1313_3_lut.INIT = "0xf7f7";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \m_axil_awaddr[3]_bdd_4_lut_670  (.A(\m_axil_awaddr[3] ), 
            .B(n3_adj_5190), .C(n12_adj_5191), .D(\m_axil_awaddr[2] ), 
            .Z(n43257));
    defparam \m_axil_awaddr[3]_bdd_4_lut_670 .INIT = "0xe4aa";
    (* lut_function="(A (B (C+!(D))+!B (C))+!A (C))" *) LUT4 i1_2_lut_rep_1243_3_lut_4_lut (.A(count_reg[1]), 
            .B(count_reg[0]), .C(data_out_last), .D(n39922), .Z(n44560));
    defparam i1_2_lut_rep_1243_3_lut_4_lut.INIT = "0xf0f8";
    (* lut_function="(A (B (C)))" *) LUT4 i26109_2_lut_rep_1408_3_lut (.A(count_reg[1]), 
            .B(count_reg[0]), .C(count_reg[2]), .Z(n44725));
    defparam i26109_2_lut_rep_1408_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i26107_2_lut_rep_1407_3_lut (.A(count_reg[1]), 
            .B(count_reg[0]), .C(count_reg[2]), .Z(n44724));
    defparam i26107_2_lut_rep_1407_3_lut.INIT = "0x7878";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i26114_2_lut_rep_1326_3_lut_4_lut (.A(count_reg[1]), 
            .B(count_reg[0]), .C(count_reg[3]), .D(count_reg[2]), .Z(n44643));
    defparam i26114_2_lut_rep_1326_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A (B ((D)+!C)+!B !(D))+!A !(D)))" *) LUT4 i18519_2_lut_3_lut_3_lut_4_lut (.A(count_reg[1]), 
            .B(count_reg[0]), .C(n39922), .D(count_reg[2]), .Z(n312[2]));
    defparam i18519_2_lut_3_lut_3_lut_4_lut.INIT = "0x7780";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n43263_bdd_4_lut (.A(n43263), 
            .B(n9_adj_5192), .C(n1_adj_5193), .D(\m_axil_awaddr[2] ), 
            .Z(n43266));
    defparam n43263_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26116_2_lut_rep_1327_3_lut_4_lut (.A(count_reg[1]), 
            .B(count_reg[0]), .C(count_reg[3]), .D(count_reg[2]), .Z(n44644));
    defparam i26116_2_lut_rep_1327_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B))" *) LUT4 i18525_2_lut_rep_1517 (.A(count_reg[0]), 
            .B(count_reg[1]), .Z(n44834));
    defparam i18525_2_lut_rep_1517.INIT = "0xeeee";
    (* lut_function="(A+(B+(C)))" *) LUT4 i1_2_lut_rep_1314_3_lut (.A(count_reg[0]), 
            .B(count_reg[1]), .C(n39922), .Z(n44631));
    defparam i1_2_lut_rep_1314_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A (C)+!A (B (C)+!B !(C))))" *) LUT4 i1_2_lut_3_lut_adj_37947 (.A(count_reg[0]), 
            .B(count_reg[1]), .C(count_reg[2]), .Z(n36202));
    defparam i1_2_lut_3_lut_adj_37947.INIT = "0x1e1e";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i24202_2_lut_rep_1328_3_lut_4_lut (.A(count_reg[0]), 
            .B(count_reg[1]), .C(count_reg[3]), .D(count_reg[2]), .Z(n44645));
    defparam i24202_2_lut_rep_1328_3_lut_4_lut.INIT = "0xfffe";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \m_axil_awaddr[3]_bdd_4_lut_671  (.A(\m_axil_awaddr[3] ), 
            .B(n3_adj_5194), .C(n12_adj_5195), .D(\m_axil_awaddr[2] ), 
            .Z(n43263));
    defparam \m_axil_awaddr[3]_bdd_4_lut_671 .INIT = "0xe4aa";
    (* lut_function="(!(A+!(B+(C+(D)))))" *) LUT4 mux_22_i1_3_lut_4_lut_4_lut (.A(count_reg[0]), 
            .B(count_reg[1]), .C(data_out[0]), .D(n39922), .Z(count_next_7__N_1310[0]));
    defparam mux_22_i1_3_lut_4_lut_4_lut.INIT = "0x5554";
    (* lut_function="(A (C)+!A (B (C)+!B (C (D))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_37948 (.A(count_reg[0]), 
            .B(count_reg[1]), .C(state_reg[0]), .D(n39922), .Z(n40056));
    defparam i1_2_lut_3_lut_4_lut_adj_37948.INIT = "0xf0e0";
    (* lut_function="(A+(B+(C)))" *) LUT4 i24194_2_lut_rep_1409_3_lut (.A(count_reg[0]), 
            .B(count_reg[1]), .C(count_reg[2]), .Z(n44726));
    defparam i24194_2_lut_rep_1409_3_lut.INIT = "0xfefe";
    (* lut_function="(!(A (C)+!A (B (C)+!B (C (D)+!C !(D)))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_37949 (.A(count_reg[0]), 
            .B(count_reg[1]), .C(count_reg[3]), .D(count_reg[2]), .Z(n36198));
    defparam i1_2_lut_3_lut_4_lut_adj_37949.INIT = "0x0f1e";
    (* lut_function="(!((B)+!A))" *) LUT4 data_in_ready_I_0_2_lut_rep_1521 (.A(data_in_ready), 
            .B(data_in_valid_reg), .Z(n44838));   /* synthesis lineinfo="@23(305[26],305[61])"*/
    defparam data_in_ready_I_0_2_lut_rep_1521.INIT = "0x2222";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_37950 (.A(data_in_ready), 
            .B(data_in_valid_reg), .C(data_out_valid), .D(bus_addressed), 
            .Z(n39935));   /* synthesis lineinfo="@23(305[26],305[61])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_37950.INIT = "0x0200";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n43269_bdd_4_lut (.A(n43269), 
            .B(n9_adj_5196), .C(n1_adj_5197), .D(\m_axil_awaddr[2] ), 
            .Z(n43272));
    defparam n43269_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_3_lut_4_lut_adj_37951 (.A(data_in_ready), 
            .B(data_in_valid_reg), .C(state_reg[0]), .D(data_out_valid), 
            .Z(n1_adj_5135));   /* synthesis lineinfo="@23(305[26],305[61])"*/
    defparam i1_3_lut_4_lut_adj_37951.INIT = "0x0002";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \m_axil_awaddr[3]_bdd_4_lut_672  (.A(\m_axil_awaddr[3] ), 
            .B(n3_adj_5198), .C(n12_adj_5199), .D(\m_axil_awaddr[2] ), 
            .Z(n43269));
    defparam \m_axil_awaddr[3]_bdd_4_lut_672 .INIT = "0xe4aa";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37952 (.A(\m_axil_awaddr[15] ), 
            .B(n43296), .Z(\m_axil_rdata_31__N_732[16] ));
    defparam i1_2_lut_adj_37952.INIT = "0x4444";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_in_reg_i0_i3 (.D(n40913), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(n23322), .Q(data_in_reg[3]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_in_reg_i0_i3.REGSET = "RESET";
    defparam data_in_reg_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37953 (.A(\m_axil_awaddr[15] ), 
            .B(n43290), .Z(\m_axil_rdata_31__N_732[17] ));
    defparam i1_2_lut_adj_37953.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37954 (.A(\m_axil_awaddr[15] ), 
            .B(n43284), .Z(\m_axil_rdata_31__N_732[18] ));
    defparam i1_2_lut_adj_37954.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37955 (.A(\m_axil_awaddr[15] ), 
            .B(n43278), .Z(\m_axil_rdata_31__N_732[19] ));
    defparam i1_2_lut_adj_37955.INIT = "0x4444";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_in_reg_i0_i4 (.D(n40907), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(n23322), .Q(data_in_reg[4]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_in_reg_i0_i4.REGSET = "RESET";
    defparam data_in_reg_i0_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_in_reg_i0_i5 (.D(n40903), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(n23322), .Q(data_in_reg[5]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_in_reg_i0_i5.REGSET = "RESET";
    defparam data_in_reg_i0_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_in_reg_i0_i6 (.D(n40898), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(n23322), .Q(data_in_reg[6]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_in_reg_i0_i6.REGSET = "RESET";
    defparam data_in_reg_i0_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ data_in_reg_i0_i7 (.D(n40891), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(n23322), .Q(data_in_reg[7]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam data_in_reg_i0_i7.REGSET = "RESET";
    defparam data_in_reg_i0_i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37956 (.A(\m_axil_awaddr[15] ), 
            .B(n43272), .Z(\m_axil_rdata_31__N_732[20] ));
    defparam i1_2_lut_adj_37956.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37957 (.A(\m_axil_awaddr[15] ), 
            .B(n43266), .Z(\m_axil_rdata_31__N_732[21] ));
    defparam i1_2_lut_adj_37957.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37958 (.A(\m_axil_awaddr[15] ), 
            .B(n43260), .Z(\m_axil_rdata_31__N_732[22] ));
    defparam i1_2_lut_adj_37958.INIT = "0x4444";
    (* lut_function="(A (B))" *) LUT4 i26003_2_lut_rep_1539 (.A(\m_axil_awaddr[3] ), 
            .B(\m_axil_awaddr[2] ), .Z(n44856));   /* synthesis lineinfo="@23(417[29],417[97])"*/
    defparam i26003_2_lut_rep_1539.INIT = "0x8888";
    (* lut_function="(A (B (C)))" *) LUT4 i26010_2_lut_rep_1401_3_lut (.A(\m_axil_awaddr[3] ), 
            .B(\m_axil_awaddr[2] ), .C(\m_axil_awaddr[4] ), .Z(n44718));   /* synthesis lineinfo="@23(417[29],417[97])"*/
    defparam i26010_2_lut_rep_1401_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26017_2_lut_rep_1322_3_lut_4_lut (.A(\m_axil_awaddr[3] ), 
            .B(\m_axil_awaddr[2] ), .C(\m_axil_awaddr[5] ), .D(\m_axil_awaddr[4] ), 
            .Z(n44639));   /* synthesis lineinfo="@23(417[29],417[97])"*/
    defparam i26017_2_lut_rep_1322_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37959 (.A(\m_axil_awaddr[15] ), 
            .B(n43254), .Z(\m_axil_rdata_31__N_732[23] ));
    defparam i1_2_lut_adj_37959.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37960 (.A(\m_axil_awaddr[15] ), 
            .B(n43248), .Z(\m_axil_rdata_31__N_732[24] ));
    defparam i1_2_lut_adj_37960.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37961 (.A(\m_axil_awaddr[15] ), 
            .B(n43242), .Z(\m_axil_rdata_31__N_732[25] ));
    defparam i1_2_lut_adj_37961.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37962 (.A(\m_axil_awaddr[15] ), 
            .B(n43236), .Z(\m_axil_rdata_31__N_732[26] ));
    defparam i1_2_lut_adj_37962.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37963 (.A(\m_axil_awaddr[15] ), 
            .B(n43230), .Z(\m_axil_rdata_31__N_732[27] ));
    defparam i1_2_lut_adj_37963.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37964 (.A(\m_axil_awaddr[15] ), 
            .B(n43224), .Z(\m_axil_rdata_31__N_732[28] ));
    defparam i1_2_lut_adj_37964.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37965 (.A(\m_axil_awaddr[15] ), 
            .B(n43218), .Z(\m_axil_rdata_31__N_732[29] ));
    defparam i1_2_lut_adj_37965.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37966 (.A(\m_axil_awaddr[15] ), 
            .B(n43212), .Z(\m_axil_rdata_31__N_732[30] ));
    defparam i1_2_lut_adj_37966.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37967 (.A(\m_axil_awaddr[15] ), 
            .B(n43206), .Z(\m_axil_rdata_31__N_732[31] ));
    defparam i1_2_lut_adj_37967.INIT = "0x4444";
    (* lut_function="(!(A+!(B ((D)+!C))))" *) LUT4 i2_4_lut (.A(\m_axil_awaddr[4] ), 
            .B(n41557), .C(regs_5__31__N_730), .D(n35713), .Z(n40013));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i2_4_lut.INIT = "0x4404";
    (* lut_function="(A+(B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_37968 (.A(n42195), 
            .B(m_axil_wdata[0]), .C(n4), .D(n44834), .Z(n40940));   /* synthesis lineinfo="@23(372[40],372[58])"*/
    defparam i1_4_lut_adj_37968.INIT = "0xfafe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n43275_bdd_4_lut (.A(n43275), 
            .B(n9_adj_5200), .C(n1_adj_5201), .D(\m_axil_awaddr[2] ), 
            .Z(n43278));
    defparam n43275_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \m_axil_awaddr[3]_bdd_4_lut_673  (.A(\m_axil_awaddr[3] ), 
            .B(n3_adj_5202), .C(n12_adj_5203), .D(\m_axil_awaddr[2] ), 
            .Z(n43275));
    defparam \m_axil_awaddr[3]_bdd_4_lut_673 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n43281_bdd_4_lut (.A(n43281), 
            .B(n10_adj_5204), .C(n1_adj_5205), .D(\m_axil_awaddr[2] ), 
            .Z(n43284));
    defparam n43281_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \m_axil_awaddr[3]_bdd_4_lut_674  (.A(\m_axil_awaddr[3] ), 
            .B(n3_adj_5206), .C(n13_adj_5207), .D(\m_axil_awaddr[2] ), 
            .Z(n43281));
    defparam \m_axil_awaddr[3]_bdd_4_lut_674 .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n43287_bdd_4_lut (.A(n43287), 
            .B(n10_adj_5208), .C(n1_adj_5209), .D(\m_axil_awaddr[2] ), 
            .Z(n43290));
    defparam n43287_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \m_axil_awaddr[3]_bdd_4_lut_675  (.A(\m_axil_awaddr[3] ), 
            .B(n3_adj_5210), .C(n13_adj_5211), .D(\m_axil_awaddr[2] ), 
            .Z(n43287));
    defparam \m_axil_awaddr[3]_bdd_4_lut_675 .INIT = "0xe4aa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17255_3_lut (.A(\regs[1][17] ), 
            .B(\regs[5][17] ), .C(\m_axil_awaddr[4] ), .Z(n3_adj_5210));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17255_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37969 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[3][17] ), .Z(n13_adj_5211));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37969.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37970 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[2][17] ), .Z(n10_adj_5208));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37970.INIT = "0x4444";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17245_3_lut (.A(\regs[0][17] ), 
            .B(\regs[4][17] ), .C(\m_axil_awaddr[4] ), .Z(n1_adj_5209));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17245_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17227_3_lut (.A(\regs[1][18] ), 
            .B(\regs[5][18] ), .C(\m_axil_awaddr[4] ), .Z(n3_adj_5206));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17227_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37971 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[3][18] ), .Z(n13_adj_5207));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37971.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37972 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[2][18] ), .Z(n10_adj_5204));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37972.INIT = "0x4444";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17217_3_lut (.A(\regs[0][18] ), 
            .B(\regs[4][18] ), .C(\m_axil_awaddr[4] ), .Z(n1_adj_5205));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17217_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17202_3_lut (.A(\regs[1][19] ), 
            .B(\regs[5][19] ), .C(\m_axil_awaddr[4] ), .Z(n3_adj_5202));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17202_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37973 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[3][19] ), .Z(n12_adj_5203));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37973.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37974 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[2][19] ), .Z(n9_adj_5200));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37974.INIT = "0x4444";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17192_3_lut (.A(\regs[0][19] ), 
            .B(\regs[4][19] ), .C(\m_axil_awaddr[4] ), .Z(n1_adj_5201));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17192_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17177_3_lut (.A(\regs[1][20] ), 
            .B(\regs[5][20] ), .C(\m_axil_awaddr[4] ), .Z(n3_adj_5198));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17177_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37975 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[3][20] ), .Z(n12_adj_5199));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37975.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37976 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[2][20] ), .Z(n9_adj_5196));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37976.INIT = "0x4444";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17167_3_lut (.A(\regs[0][20] ), 
            .B(\regs[4][20] ), .C(\m_axil_awaddr[4] ), .Z(n1_adj_5197));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17167_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17152_3_lut (.A(\regs[1][21] ), 
            .B(\regs[5][21] ), .C(\m_axil_awaddr[4] ), .Z(n3_adj_5194));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17152_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37977 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[3][21] ), .Z(n12_adj_5195));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37977.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37978 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[2][21] ), .Z(n9_adj_5192));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37978.INIT = "0x4444";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17142_3_lut (.A(\regs[0][21] ), 
            .B(\regs[4][21] ), .C(\m_axil_awaddr[4] ), .Z(n1_adj_5193));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17142_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17127_3_lut (.A(\regs[1][22] ), 
            .B(\regs[5][22] ), .C(\m_axil_awaddr[4] ), .Z(n3_adj_5190));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17127_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37979 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[3][22] ), .Z(n12_adj_5191));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37979.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37980 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[2][22] ), .Z(n9_adj_5184));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37980.INIT = "0x4444";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17117_3_lut (.A(\regs[0][22] ), 
            .B(\regs[4][22] ), .C(\m_axil_awaddr[4] ), .Z(n1_adj_5185));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17117_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n43293_bdd_4_lut (.A(n43293), 
            .B(n9_adj_5188), .C(n1_adj_5189), .D(\m_axil_awaddr[2] ), 
            .Z(n43296));
    defparam n43293_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26073_2_lut_rep_1073_3_lut_4_lut (.A(\m_axil_awaddr[11] ), 
            .B(n44432), .C(\m_axil_awaddr[13] ), .D(\m_axil_awaddr[12] ), 
            .Z(n44390));   /* synthesis lineinfo="@23(417[29],417[97])"*/
    defparam i26073_2_lut_rep_1073_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \m_axil_awaddr[3]_bdd_4_lut  (.A(\m_axil_awaddr[3] ), 
            .B(n3_adj_5186), .C(n12_adj_5187), .D(\m_axil_awaddr[2] ), 
            .Z(n43293));
    defparam \m_axil_awaddr[3]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26038_2_lut_rep_1170_3_lut_4_lut (.A(\m_axil_awaddr[6] ), 
            .B(n44639), .C(\m_axil_awaddr[8] ), .D(\m_axil_awaddr[7] ), 
            .Z(n44487));   /* synthesis lineinfo="@23(417[29],417[97])"*/
    defparam i26038_2_lut_rep_1170_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_37981 (.A(n42191), 
            .B(m_axil_wdata[1]), .C(n4_adj_5169), .D(n44834), .Z(n40638));   /* synthesis lineinfo="@23(372[40],372[58])"*/
    defparam i1_4_lut_adj_37981.INIT = "0xfafe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17102_3_lut (.A(\regs[1][23] ), 
            .B(\regs[5][23] ), .C(\m_axil_awaddr[4] ), .Z(n3_adj_5182));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17102_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37982 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[3][23] ), .Z(n12_adj_5183));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37982.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37983 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[2][23] ), .Z(n9_adj_5180));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37983.INIT = "0x4444";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17092_3_lut (.A(\regs[0][23] ), 
            .B(\regs[4][23] ), .C(\m_axil_awaddr[4] ), .Z(n1_adj_5181));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17092_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17077_3_lut (.A(\regs[1][24] ), 
            .B(\regs[5][24] ), .C(\m_axil_awaddr[4] ), .Z(n3_adj_5178));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17077_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37984 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[3][24] ), .Z(n12_adj_5179));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37984.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37985 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[2][24] ), .Z(n9_adj_5173));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37985.INIT = "0x4444";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17067_3_lut (.A(\regs[0][24] ), 
            .B(\regs[4][24] ), .C(\m_axil_awaddr[4] ), .Z(n1_adj_5174));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17067_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17052_3_lut (.A(\regs[1][25] ), 
            .B(\regs[5][25] ), .C(\m_axil_awaddr[4] ), .Z(n3_adj_5167));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17052_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37986 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[3][25] ), .Z(n12_adj_5168));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37986.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37987 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[2][25] ), .Z(n9_adj_5165));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37987.INIT = "0x4444";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17042_3_lut (.A(\regs[0][25] ), 
            .B(\regs[4][25] ), .C(\m_axil_awaddr[4] ), .Z(n1_adj_5166));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17042_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17027_3_lut (.A(\regs[1][26] ), 
            .B(\regs[5][26] ), .C(\m_axil_awaddr[4] ), .Z(n3_adj_5163));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17027_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37988 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[3][26] ), .Z(n12_adj_5164));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37988.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37989 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[2][26] ), .Z(n9_adj_5161));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37989.INIT = "0x4444";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17017_3_lut (.A(\regs[0][26] ), 
            .B(\regs[4][26] ), .C(\m_axil_awaddr[4] ), .Z(n1_adj_5162));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17017_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_37990 (.A(n42199), 
            .B(m_axil_wdata[2]), .C(n4_adj_5170), .D(n44834), .Z(n40915));   /* synthesis lineinfo="@23(372[40],372[58])"*/
    defparam i1_4_lut_adj_37990.INIT = "0xfafe";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n43317_bdd_4_lut (.A(n43317), 
            .B(n13), .C(data_out_valid), .D(state_reg[1]), .Z(n43320));
    defparam n43317_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \state_reg[0]_bdd_4_lut  (.A(state_reg[0]), 
            .B(n44813), .C(n44566), .D(state_reg[1]), .Z(n43317));
    defparam \state_reg[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A+(B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_37991 (.A(n42203), 
            .B(m_axil_wdata[3]), .C(n4_adj_5171), .D(n44834), .Z(n40913));   /* synthesis lineinfo="@23(372[40],372[58])"*/
    defparam i1_4_lut_adj_37991.INIT = "0xfafe";
    (* lut_function="(A+(B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_37992 (.A(n42207), 
            .B(m_axil_wdata[4]), .C(n4_adj_5172), .D(n44834), .Z(n40907));   /* synthesis lineinfo="@23(372[40],372[58])"*/
    defparam i1_4_lut_adj_37992.INIT = "0xfafe";
    (* lut_function="(!(A (B ((D)+!C)+!B !(C (D)))+!A !(C (D))))" *) LUT4 i18522_2_lut_3_lut_4_lut (.A(count_reg[4]), 
            .B(n44644), .C(n44630), .D(count_reg[5]), .Z(n312[5]));   /* synthesis lineinfo="@23(394[30],394[43])"*/
    defparam i18522_2_lut_3_lut_4_lut.INIT = "0x7080";
    (* lut_function="(A+(B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_37993 (.A(n42211), 
            .B(m_axil_wdata[5]), .C(n4_adj_5175), .D(n44834), .Z(n40903));   /* synthesis lineinfo="@23(372[40],372[58])"*/
    defparam i1_4_lut_adj_37993.INIT = "0xfafe";
    (* lut_function="(A+(B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_37994 (.A(n42215), 
            .B(m_axil_wdata[6]), .C(n4_adj_5176), .D(n44834), .Z(n40898));   /* synthesis lineinfo="@23(372[40],372[58])"*/
    defparam i1_4_lut_adj_37994.INIT = "0xfafe";
    (* lut_function="(A+(B (C+!(D))+!B (C)))" *) LUT4 i1_4_lut_adj_37995 (.A(n42219), 
            .B(m_axil_wdata[7]), .C(n4_adj_5177), .D(n44834), .Z(n40891));   /* synthesis lineinfo="@23(372[40],372[58])"*/
    defparam i1_4_lut_adj_37995.INIT = "0xfafe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i17002_3_lut (.A(\regs[1][27] ), 
            .B(\regs[5][27] ), .C(\m_axil_awaddr[4] ), .Z(n3_adj_5159));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i17002_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37996 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[3][27] ), .Z(n12_adj_5160));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37996.INIT = "0x4444";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i26135_2_lut_rep_1173_3_lut_4_lut (.A(count_reg[4]), 
            .B(n44644), .C(count_reg[6]), .D(count_reg[5]), .Z(n44490));   /* synthesis lineinfo="@23(394[30],394[43])"*/
    defparam i26135_2_lut_rep_1173_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37997 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[2][27] ), .Z(n9_adj_5156));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37997.INIT = "0x4444";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i16992_3_lut (.A(\regs[0][27] ), 
            .B(\regs[4][27] ), .C(\m_axil_awaddr[4] ), .Z(n1_adj_5157));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i16992_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i16977_3_lut (.A(\regs[1][28] ), 
            .B(\regs[5][28] ), .C(\m_axil_awaddr[4] ), .Z(n3_adj_5146));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i16977_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (C)+!A (B (C)+!B (C (D)+!C !(D)))))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_37998 (.A(count_reg[4]), 
            .B(n44645), .C(count_reg[6]), .D(count_reg[5]), .Z(n36182));   /* synthesis lineinfo="@23(321[30],321[43])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_37998.INIT = "0x0f1e";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_37999 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[3][28] ), .Z(n12_adj_5147));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_37999.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_38000 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[2][28] ), .Z(n9_adj_5142));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_38000.INIT = "0x4444";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i16967_3_lut (.A(\regs[0][28] ), 
            .B(\regs[4][28] ), .C(\m_axil_awaddr[4] ), .Z(n1_adj_5143));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i16967_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i16952_3_lut (.A(\regs[1][29] ), 
            .B(\regs[5][29] ), .C(\m_axil_awaddr[4] ), .Z(n3));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i16952_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_38001 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[3][29] ), .Z(n12));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_38001.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_38002 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[2][29] ), .Z(n9));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_38002.INIT = "0x4444";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i16942_3_lut (.A(\regs[0][29] ), 
            .B(\regs[4][29] ), .C(\m_axil_awaddr[4] ), .Z(n1));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i16942_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i16927_3_lut (.A(\regs[1][30] ), 
            .B(\regs[5][30] ), .C(\m_axil_awaddr[4] ), .Z(n3_adj_5144));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i16927_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_38003 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[3][30] ), .Z(n12_adj_5145));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_38003.INIT = "0x4444";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B ((D)+!C))+!A ((C+!(D))+!B)))" *) LUT4 i1_4_lut_4_lut_adj_38004 (.A(m_axil_wdata[15]), 
            .B(m_axil_wdata[23]), .C(count_reg[0]), .D(count_reg[1]), 
            .Z(n42219));   /* synthesis lineinfo="@23(372[40],372[58])"*/
    defparam i1_4_lut_4_lut_adj_38004.INIT = "0x0ca0";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_38005 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[2][30] ), .Z(n9_adj_5140));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_38005.INIT = "0x4444";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i16917_3_lut (.A(\regs[0][30] ), 
            .B(\regs[4][30] ), .C(\m_axil_awaddr[4] ), .Z(n1_adj_5141));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i16917_3_lut.INIT = "0xcaca";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i1_4_lut_adj_38006 (.A(n40063), 
            .B(n35713), .C(n41741), .D(\m_axil_awaddr[15] ), .Z(n19081));
    defparam i1_4_lut_adj_38006.INIT = "0x0080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i16902_3_lut (.A(\regs[1][31] ), 
            .B(\regs[5][31] ), .C(\m_axil_awaddr[4] ), .Z(n3_adj_5138));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i16902_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_38007 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[3][31] ), .Z(n12_adj_5139));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_38007.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_38008 (.A(\m_axil_awaddr[4] ), 
            .B(\regs[2][31] ), .Z(n9_adj_5136));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_adj_38008.INIT = "0x4444";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i16892_3_lut (.A(\regs[0][31] ), 
            .B(\regs[4][31] ), .C(\m_axil_awaddr[4] ), .Z(n1_adj_5137));   /* synthesis lineinfo="@34(102[38],102[51])"*/
    defparam i16892_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_rep_1104 (.A(\m_axil_awaddr[3] ), 
            .B(n40013), .Z(n44421));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i1_2_lut_rep_1104.INIT = "0x8888";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i10659_3_lut_4_lut (.A(\m_axil_awaddr[3] ), 
            .B(n40013), .C(m_axil_wdata[0]), .D(fft_work), .Z(\regs_5__31__N_68[96] ));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam i10659_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C (D))))" *) LUT4 i26066_2_lut_rep_1085_3_lut_4_lut (.A(\m_axil_awaddr[10] ), 
            .B(n44451), .C(\m_axil_awaddr[12] ), .D(\m_axil_awaddr[11] ), 
            .Z(n44402));   /* synthesis lineinfo="@23(417[29],417[97])"*/
    defparam i26066_2_lut_rep_1085_3_lut_4_lut.INIT = "0x8000";
    i2c_slave i2c_slave_inst (.ADC_DCLK_c(ADC_DCLK_c), .data_out({data_out}), 
            .data_out_valid(data_out_valid), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .i2c_scl_i_out(i2c_scl_i_out), .n44761(n44761), .i2c_sda_i_out(i2c_sda_i_out), 
            .\state_reg[0] (\state_reg[0]_adj_3 ), .data_in_ready(data_in_ready), 
            .bus_addressed(bus_addressed), .maxfan_replicated_net_517(maxfan_replicated_net_517), 
            .scl_i_reg(scl_i_reg), .sda_i_reg(sda_i_reg), .last_sda_i_reg(last_sda_i_reg), 
            .data_out_last(data_out_last), .i2c_sda_o(i2c_sda_o), .n7(n7), 
            .n7049(n7049), .mode_read_reg(mode_read_reg), .i2c_scl_o(i2c_scl_o), 
            .n6(n6), .\state_reg[2] (\state_reg[2]_adj_4 ), .n21172(n21172), 
            .n41739(n41739), .n44759(n44759), .n44837(n44837), .data_out_ready_reg(data_out_ready_reg), 
            .n44637(n44637), .n24695(n24695), .data_in_valid_reg(data_in_valid_reg), 
            .data_in_reg({data_in_reg}), .n24698(n24698), .\state_reg[2]_adj_1 (state_reg[2]), 
            .\state_reg[0]_adj_2 (state_reg[0]), .n42079(n42079), .n44630(n44630), 
            .n44838(n44838), .n2(n2));   /* synthesis lineinfo="@23(475[1],510[2])"*/
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=509, LSE_RLINE=561 *) FD1P3XZ count_reg_i0_i0 (.D(count_next[0]), 
            .SP(n20271), .CK(ADC_DCLK_c), .SR(GND_net), .Q(count_reg[0]));   /* synthesis lineinfo="@23(434[5],468[8])"*/
    defparam count_reg_i0_i0.REGSET = "RESET";
    defparam count_reg_i0_i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module i2c_slave
//

module i2c_slave (input ADC_DCLK_c, output [7:0]data_out, output data_out_valid, 
            input m_axil_rdata_31__N_57, input i2c_scl_i_out, input n44761, 
            input i2c_sda_i_out, output \state_reg[0] , output data_in_ready, 
            output bus_addressed, input maxfan_replicated_net_517, output scl_i_reg, 
            output sda_i_reg, output last_sda_i_reg, output data_out_last, 
            output i2c_sda_o, input n7, input n7049, output mode_read_reg, 
            output i2c_scl_o, output n6, output \state_reg[2] , input n21172, 
            output n41739, output n44759, output n44837, input data_out_ready_reg, 
            output n44637, output n24695, input data_in_valid_reg, input [7:0]data_in_reg, 
            output n24698, input \state_reg[2]_adj_1 , input \state_reg[0]_adj_2 , 
            output n42079, input n44630, input n44838, output n2);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [7:0]data_next_7__N_1526;
    
    wire n20194;
    wire [7:0]data_reg;   /* synthesis lineinfo="@22(184[11],184[19])"*/
    wire [7:0]data_out_next_7__N_1541;
    
    wire data_out_valid_next;
    wire [3:0]scl_i_filter;   /* synthesis lineinfo="@22(199[22],199[34])"*/
    wire [3:0]sda_i_filter;   /* synthesis lineinfo="@22(200[22],200[34])"*/
    wire [4:0]state_next;   /* synthesis lineinfo="@22(181[35],181[45])"*/
    
    wire data_valid_next_N_1558, data_valid_reg, n4762, n5105, n5101, 
        data_out_reg_valid_next_N_1588, data_out_reg_valid_reg, scl_i_reg_N_1643, 
        sda_i_reg_N_1628, last_scl_i_reg, data_out_last_next, n7051;
    wire [4:0]state_reg;   /* synthesis lineinfo="@22(181[11],181[20])"*/
    
    wire n25, n7047, n44717;
    wire [3:0]bit_count_reg;   /* synthesis lineinfo="@22(191[11],191[24])"*/
    
    wire n44853, n44547, n37, n44852, n20005, bus_addressed_next_N_1671, 
        n51, n33;
    wire [7:0]n178;
    
    wire n20030, n13, n44855, n44563, n38, n43054, n37_adj_5107, 
        n31, n28, sda_o_next_N_1659, sda_o_next_N_1661;
    wire [3:0]bit_count_next_3__N_1522;
    
    wire n20583, n44593, n6_adj_5108, n44845, n1, n6_adj_5109, n24810, 
        n4, n8, n44760, n40788;
    wire [7:0]n237;
    wire [7:0]n296;
    
    wire n22;
    wire [7:0]n91;
    wire [7:0]n211;
    
    wire n28_adj_5110, n22_adj_5111, n28_adj_5112, n22_adj_5113, n28_adj_5114, 
        n22_adj_5115, n28_adj_5116, n22_adj_5117, n28_adj_5118, n19491, 
        n40004, n22_adj_5119, n28_adj_5120, n22_adj_5121, n28_adj_5122, 
        n44854, n40584, n44732, n20, n53, n31_adj_5123, n7601, 
        n25382, n44608, n36588, n9, n41097, n44851;
    wire [4:0]n290;
    
    wire n44844, n39996, n40977, n44697;
    wire [4:0]state_next_4__N_1516;
    
    wire n44807, n44806, n32, n43, n46, n44786, n19493, n46_adj_5124, 
        n24842, n34, n37_adj_5125, n5, n42019;
    wire [3:0]n56;
    
    wire n42101, n31_adj_5126, n40555, n35, n41783, n44690, n44650;
    wire [3:0]n124;
    
    wire n40006, n44590;
    wire [3:0]n86;
    
    wire n44691, n44504, n41765, n12, n41693, n42297, n41695, 
        n38_adj_5127, n26, n28_adj_5128, n25_adj_5129, n38_adj_5130, 
        n29, n41, n46_adj_5131, n34_adj_5132, n40481, n19, n40894, 
        n40802, n40657, n40808, n16, GND_net, VCC_net;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ data_out_reg_i0_i0 (.D(data_out_next_7__N_1541[0]), 
            .SP(n20194), .CK(ADC_DCLK_c), .SR(GND_net), .Q(data_out[0]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam data_out_reg_i0_i0.REGSET = "RESET";
    defparam data_out_reg_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ data_out_valid_reg (.D(data_out_valid_next), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(data_out_valid));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam data_out_valid_reg.REGSET = "RESET";
    defparam data_out_valid_reg.SRMODE = "ASYNC";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ scl_i_filter_i0_i0 (.D(i2c_scl_i_out), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(scl_i_filter[0]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam scl_i_filter_i0_i0.REGSET = "RESET";
    defparam scl_i_filter_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ sda_i_filter_i0_i0 (.D(i2c_sda_i_out), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(sda_i_filter[0]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam sda_i_filter_i0_i0.REGSET = "RESET";
    defparam sda_i_filter_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ state_reg_i1 (.D(state_next[0]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\state_reg[0] ));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam state_reg_i1.REGSET = "RESET";
    defparam state_reg_i1.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ data_valid_reg_c (.D(data_valid_next_N_1558), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(n4762), .Q(data_valid_reg));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam data_valid_reg_c.REGSET = "RESET";
    defparam data_valid_reg_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ data_in_ready_reg (.D(n5105), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(data_in_ready));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam data_in_ready_reg.REGSET = "RESET";
    defparam data_in_ready_reg.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ bus_addressed_reg (.D(n5101), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(bus_addressed));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam bus_addressed_reg.REGSET = "RESET";
    defparam bus_addressed_reg.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ data_out_reg_valid_reg_c (.D(data_out_reg_valid_next_N_1588), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(n4762), .Q(data_out_reg_valid_reg));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam data_out_reg_valid_reg_c.REGSET = "RESET";
    defparam data_out_reg_valid_reg_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ scl_i_reg_c (.D(scl_i_reg_N_1643), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(scl_i_reg));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam scl_i_reg_c.REGSET = "RESET";
    defparam scl_i_reg_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ sda_i_reg_c (.D(sda_i_reg_N_1628), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(sda_i_reg));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam sda_i_reg_c.REGSET = "RESET";
    defparam sda_i_reg_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ last_scl_i_reg_c (.D(scl_i_reg), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(last_scl_i_reg));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam last_scl_i_reg_c.REGSET = "RESET";
    defparam last_scl_i_reg_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ last_sda_i_reg_c (.D(sda_i_reg), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(last_sda_i_reg));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam last_sda_i_reg_c.REGSET = "RESET";
    defparam last_sda_i_reg_c.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ data_out_last_reg (.D(data_out_last_next), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(data_out_last));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam data_out_last_reg.REGSET = "RESET";
    defparam data_out_last_reg.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ sda_o_reg (.D(n7051), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(i2c_sda_o));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam sda_o_reg.REGSET = "SET";
    defparam sda_o_reg.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ mode_read_reg_c (.D(n7049), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(GND_net), .Q(mode_read_reg));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam mode_read_reg_c.REGSET = "RESET";
    defparam mode_read_reg_c.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut (.A(state_reg[1]), 
            .B(data_reg[0]), .C(n7), .D(n25), .Z(data_next_7__N_1526[0]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut.INIT = "0xdc50";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ scl_o_reg (.D(n7047), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(maxfan_replicated_net_517), 
            .Q(i2c_scl_o));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam scl_o_reg.REGSET = "SET";
    defparam scl_o_reg.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ data_reg_i0_i1 (.D(data_next_7__N_1526[1]), 
            .SP(n20194), .CK(ADC_DCLK_c), .SR(GND_net), .Q(data_reg[1]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam data_reg_i0_i1.REGSET = "RESET";
    defparam data_reg_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_37856 (.A(\state_reg[0] ), 
            .B(data_reg[0]), .C(sda_i_reg), .D(n44717), .Z(n6));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam i1_4_lut_adj_37856.INIT = "0xa088";
    (* lut_function="(A (B)+!A (B+!(C)))" *) LUT4 i2_3_lut (.A(\state_reg[2] ), 
            .B(state_reg[1]), .C(\state_reg[0] ), .Z(n25));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i2_3_lut.INIT = "0xcdcd";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i73_3_lut_3_lut (.A(bit_count_reg[0]), 
            .B(n44853), .C(n44547), .Z(n37));   /* synthesis lineinfo="@22(293[21],310[24])"*/
    defparam i73_3_lut_3_lut.INIT = "0x6a6a";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (C))" *) LUT4 i18851_2_lut_3_lut_4_lut (.A(n44852), 
            .B(n44853), .C(bus_addressed), .D(n20005), .Z(bus_addressed_next_N_1671));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i18851_2_lut_3_lut_4_lut.INIT = "0xf0f2";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ data_reg_i0_i2 (.D(data_next_7__N_1526[2]), 
            .SP(n20194), .CK(ADC_DCLK_c), .SR(GND_net), .Q(data_reg[2]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam data_reg_i0_i2.REGSET = "RESET";
    defparam data_reg_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ data_reg_i0_i3 (.D(data_next_7__N_1526[3]), 
            .SP(n20194), .CK(ADC_DCLK_c), .SR(GND_net), .Q(data_reg[3]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam data_reg_i0_i3.REGSET = "RESET";
    defparam data_reg_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ data_reg_i0_i4 (.D(data_next_7__N_1526[4]), 
            .SP(n20194), .CK(ADC_DCLK_c), .SR(GND_net), .Q(data_reg[4]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam data_reg_i0_i4.REGSET = "RESET";
    defparam data_reg_i0_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ data_reg_i0_i5 (.D(data_next_7__N_1526[5]), 
            .SP(n20194), .CK(ADC_DCLK_c), .SR(GND_net), .Q(data_reg[5]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam data_reg_i0_i5.REGSET = "RESET";
    defparam data_reg_i0_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ data_reg_i0_i6 (.D(data_next_7__N_1526[6]), 
            .SP(n20194), .CK(ADC_DCLK_c), .SR(GND_net), .Q(data_reg[6]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam data_reg_i0_i6.REGSET = "RESET";
    defparam data_reg_i0_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ data_reg_i0_i7 (.D(data_next_7__N_1526[7]), 
            .SP(n20194), .CK(ADC_DCLK_c), .SR(GND_net), .Q(data_reg[7]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam data_reg_i0_i7.REGSET = "RESET";
    defparam data_reg_i0_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ data_out_reg_i0_i1 (.D(data_out_next_7__N_1541[1]), 
            .SP(n20194), .CK(ADC_DCLK_c), .SR(GND_net), .Q(data_out[1]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam data_out_reg_i0_i1.REGSET = "RESET";
    defparam data_out_reg_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (C+!(D)))+!A (C))" *) LUT4 i1_3_lut_4_lut (.A(n44852), 
            .B(n44853), .C(n51), .D(\state_reg[0] ), .Z(n33));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_3_lut_4_lut.INIT = "0xf0f2";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ data_out_reg_i0_i2 (.D(data_out_next_7__N_1541[2]), 
            .SP(n20194), .CK(ADC_DCLK_c), .SR(GND_net), .Q(data_out[2]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam data_out_reg_i0_i2.REGSET = "RESET";
    defparam data_out_reg_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ data_out_reg_i0_i3 (.D(data_out_next_7__N_1541[3]), 
            .SP(n20194), .CK(ADC_DCLK_c), .SR(GND_net), .Q(data_out[3]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam data_out_reg_i0_i3.REGSET = "RESET";
    defparam data_out_reg_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ data_out_reg_i0_i4 (.D(data_out_next_7__N_1541[4]), 
            .SP(n20194), .CK(ADC_DCLK_c), .SR(GND_net), .Q(data_out[4]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam data_out_reg_i0_i4.REGSET = "RESET";
    defparam data_out_reg_i0_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ data_out_reg_i0_i5 (.D(data_out_next_7__N_1541[5]), 
            .SP(n20194), .CK(ADC_DCLK_c), .SR(GND_net), .Q(data_out[5]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam data_out_reg_i0_i5.REGSET = "RESET";
    defparam data_out_reg_i0_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ data_out_reg_i0_i6 (.D(data_out_next_7__N_1541[6]), 
            .SP(n20194), .CK(ADC_DCLK_c), .SR(GND_net), .Q(data_out[6]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam data_out_reg_i0_i6.REGSET = "RESET";
    defparam data_out_reg_i0_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ data_out_reg_i0_i7 (.D(data_out_next_7__N_1541[7]), 
            .SP(n20194), .CK(ADC_DCLK_c), .SR(GND_net), .Q(data_out[7]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam data_out_reg_i0_i7.REGSET = "RESET";
    defparam data_out_reg_i0_i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ scl_i_filter_i0_i1 (.D(scl_i_filter[0]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(scl_i_filter[1]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam scl_i_filter_i0_i1.REGSET = "RESET";
    defparam scl_i_filter_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ scl_i_filter_i0_i2 (.D(scl_i_filter[1]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(scl_i_filter[2]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam scl_i_filter_i0_i2.REGSET = "RESET";
    defparam scl_i_filter_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ scl_i_filter_i0_i3 (.D(scl_i_filter[2]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(scl_i_filter[3]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam scl_i_filter_i0_i3.REGSET = "RESET";
    defparam scl_i_filter_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ sda_i_filter_i0_i1 (.D(sda_i_filter[0]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(sda_i_filter[1]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam sda_i_filter_i0_i1.REGSET = "RESET";
    defparam sda_i_filter_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ sda_i_filter_i0_i2 (.D(sda_i_filter[1]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(sda_i_filter[2]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam sda_i_filter_i0_i2.REGSET = "RESET";
    defparam sda_i_filter_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ sda_i_filter_i0_i3 (.D(sda_i_filter[2]), 
            .SP(n44761), .CK(ADC_DCLK_c), .SR(GND_net), .Q(sda_i_filter[3]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam sda_i_filter_i0_i3.REGSET = "RESET";
    defparam sda_i_filter_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ state_reg_i2 (.D(state_next[1]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(state_reg[1]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam state_reg_i2.REGSET = "RESET";
    defparam state_reg_i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ state_reg_i3 (.D(state_next[2]), 
            .SP(VCC_net), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\state_reg[2] ));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam state_reg_i3.REGSET = "RESET";
    defparam state_reg_i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ bit_count_reg_i0_i3 (.D(bit_count_next_3__N_1522[3]), 
            .SP(n20583), .CK(ADC_DCLK_c), .SR(n21172), .Q(bit_count_reg[3]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam bit_count_reg_i0_i3.REGSET = "RESET";
    defparam bit_count_reg_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C+(D))+!B (C))+!A (B (D)))" *) LUT4 i1_4_lut_adj_37857 (.A(n178[0]), 
            .B(data_out[0]), .C(n20030), .D(n13), .Z(data_out_next_7__N_1541[0]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37857.INIT = "0xeca0";
    (* lut_function="(A (B+(C+!(D)))+!A (B))" *) LUT4 i18861_4_lut (.A(data_out_last), 
            .B(n44855), .C(n13), .D(n44563), .Z(data_out_last_next));   /* synthesis lineinfo="@22(264[5],436[8])"*/
    defparam i18861_4_lut.INIT = "0xecee";
    (* lut_function="(A (B (C (D))+!B (C+(D)))+!A (B (D)+!B (C+(D))))" *) LUT4 i69_3_lut_4_lut_4_lut (.A(sda_i_reg), 
            .B(scl_i_reg), .C(last_scl_i_reg), .D(\state_reg[0] ), .Z(n38));
    defparam i69_3_lut_4_lut_4_lut.INIT = "0xf730";
    (* lut_function="(A ((C+(D))+!B)+!A !(C+!(D)))" *) LUT4 i2349_4_lut (.A(i2c_sda_o), 
            .B(n43054), .C(n44855), .D(n37_adj_5107), .Z(n7051));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam i2349_4_lut.INIT = "0xafa2";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 i60_4_lut (.A(state_reg[1]), 
            .B(n31), .C(\state_reg[2] ), .D(n28), .Z(n37_adj_5107));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i60_4_lut.INIT = "0xcac0";
    (* lut_function="(!(A (B+!(C))+!A !(B (D))))" *) LUT4 i61_4_lut (.A(\state_reg[0] ), 
            .B(state_reg[1]), .C(sda_o_next_N_1659), .D(sda_o_next_N_1661), 
            .Z(n31));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i61_4_lut.INIT = "0x6420";
    (* lut_function="(((C)+!B)+!A)" *) LUT4 i1_3_lut (.A(\state_reg[0] ), 
            .B(state_reg[1]), .C(\state_reg[2] ), .Z(n13));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_3_lut.INIT = "0xf7f7";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ bit_count_reg_i0_i2 (.D(bit_count_next_3__N_1522[2]), 
            .SP(n20583), .CK(ADC_DCLK_c), .SR(n21172), .Q(bit_count_reg[2]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam bit_count_reg_i0_i2.REGSET = "SET";
    defparam bit_count_reg_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!((B+(C+!(D)))+!A))" *) LUT4 i1_4_lut_adj_37858 (.A(n44593), 
            .B(n44855), .C(n6_adj_5108), .D(\state_reg[0] ), .Z(n41739));
    defparam i1_4_lut_adj_37858.INIT = "0x0200";
    (* lut_function="(A+(B))" *) LUT4 i2_2_lut (.A(\state_reg[2] ), .B(state_reg[1]), 
            .Z(n6_adj_5108));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i2_2_lut.INIT = "0xeeee";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ bit_count_reg_i0_i1 (.D(bit_count_next_3__N_1522[1]), 
            .SP(n20583), .CK(ADC_DCLK_c), .SR(n21172), .Q(bit_count_reg[1]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam bit_count_reg_i0_i1.REGSET = "SET";
    defparam bit_count_reg_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ bit_count_reg_i0_i0 (.D(bit_count_next_3__N_1522[0]), 
            .SP(n20583), .CK(ADC_DCLK_c), .SR(n21172), .Q(bit_count_reg[0]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam bit_count_reg_i0_i0.REGSET = "SET";
    defparam bit_count_reg_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C (D))+!B (C))+!A (C))" *) LUT4 i1_2_lut_3_lut_4_lut (.A(\state_reg[2] ), 
            .B(n44852), .C(n44845), .D(sda_i_reg), .Z(n1));
    defparam i1_2_lut_3_lut_4_lut.INIT = "0xf070";
    (* lut_function="(A (B+(C+!(D)))+!A !((C)+!B))" *) LUT4 i2337_4_lut (.A(i2c_scl_o), 
            .B(n6_adj_5109), .C(n44855), .D(n24810), .Z(n7047));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam i2337_4_lut.INIT = "0xacae";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i2_4_lut (.A(\state_reg[0] ), 
            .B(n4), .C(n8), .D(\state_reg[2] ), .Z(n6_adj_5109));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i2_4_lut.INIT = "0xa088";
    (* lut_function="(!((B (C)+!B !(C))+!A))" *) LUT4 i18345_3_lut (.A(\state_reg[0] ), 
            .B(state_reg[1]), .C(\state_reg[2] ), .Z(n24810));
    defparam i18345_3_lut.INIT = "0x2828";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i1_3_lut_4_lut_adj_37859 (.A(data_valid_reg), 
            .B(n44760), .C(\state_reg[0] ), .D(n44853), .Z(n40788));
    defparam i1_3_lut_4_lut_adj_37859.INIT = "0x0080";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A !(C+!(D)))" *) LUT4 i2517_3_lut_rep_1230_4_lut (.A(data_valid_reg), 
            .B(n44760), .C(\state_reg[0] ), .D(n44852), .Z(n44547));
    defparam i2517_3_lut_rep_1230_4_lut.INIT = "0x8f80";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i2595_3_lut_4_lut (.A(data_valid_reg), 
            .B(n44760), .C(data_reg[5]), .D(n237[6]), .Z(n296[6]));
    defparam i2595_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i2593_3_lut_4_lut (.A(data_valid_reg), 
            .B(n44760), .C(data_reg[6]), .D(n237[7]), .Z(n296[7]));
    defparam i2593_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i2409_3_lut_4_lut (.A(data_valid_reg), 
            .B(n44760), .C(data_reg[7]), .D(i2c_sda_o), .Z(sda_o_next_N_1659));
    defparam i2409_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i2605_3_lut_4_lut (.A(data_valid_reg), 
            .B(n44760), .C(data_reg[0]), .D(n237[1]), .Z(n296[1]));
    defparam i2605_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i2603_3_lut_4_lut (.A(data_valid_reg), 
            .B(n44760), .C(data_reg[1]), .D(n237[2]), .Z(n296[2]));
    defparam i2603_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i2601_3_lut_4_lut (.A(data_valid_reg), 
            .B(n44760), .C(data_reg[2]), .D(n237[3]), .Z(n296[3]));
    defparam i2601_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i2599_3_lut_4_lut (.A(data_valid_reg), 
            .B(n44760), .C(data_reg[3]), .D(n237[4]), .Z(n296[4]));
    defparam i2599_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i2597_3_lut_4_lut (.A(data_valid_reg), 
            .B(n44760), .C(data_reg[4]), .D(n237[5]), .Z(n296[5]));
    defparam i2597_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_37860 (.A(state_reg[1]), 
            .B(data_reg[1]), .C(n22), .D(n25), .Z(data_next_7__N_1526[1]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37860.INIT = "0xdc50";
    (* lut_function="(A (B (C+(D))+!B (C))+!A !((C+!(D))+!B))" *) LUT4 i44_4_lut (.A(n91[1]), 
            .B(\state_reg[2] ), .C(\state_reg[0] ), .D(n211[1]), .Z(n28_adj_5110));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i44_4_lut.INIT = "0xaca0";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_37861 (.A(state_reg[1]), 
            .B(data_reg[2]), .C(n22_adj_5111), .D(n25), .Z(data_next_7__N_1526[2]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37861.INIT = "0xdc50";
    (* lut_function="(A (B (C+(D))+!B (C))+!A !((C+!(D))+!B))" *) LUT4 i44_4_lut_adj_37862 (.A(n91[2]), 
            .B(\state_reg[2] ), .C(\state_reg[0] ), .D(n211[2]), .Z(n28_adj_5112));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i44_4_lut_adj_37862.INIT = "0xaca0";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_37863 (.A(state_reg[1]), 
            .B(data_reg[3]), .C(n22_adj_5113), .D(n25), .Z(data_next_7__N_1526[3]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37863.INIT = "0xdc50";
    (* lut_function="(A (B (C+(D))+!B (C))+!A !((C+!(D))+!B))" *) LUT4 i44_4_lut_adj_37864 (.A(n91[3]), 
            .B(\state_reg[2] ), .C(\state_reg[0] ), .D(n211[3]), .Z(n28_adj_5114));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i44_4_lut_adj_37864.INIT = "0xaca0";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_37865 (.A(state_reg[1]), 
            .B(data_reg[4]), .C(n22_adj_5115), .D(n25), .Z(data_next_7__N_1526[4]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37865.INIT = "0xdc50";
    (* lut_function="(A (B (C+(D))+!B (C))+!A !((C+!(D))+!B))" *) LUT4 i44_4_lut_adj_37866 (.A(n91[4]), 
            .B(\state_reg[2] ), .C(\state_reg[0] ), .D(n211[4]), .Z(n28_adj_5116));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i44_4_lut_adj_37866.INIT = "0xaca0";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_37867 (.A(state_reg[1]), 
            .B(data_reg[5]), .C(n22_adj_5117), .D(n25), .Z(data_next_7__N_1526[5]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37867.INIT = "0xdc50";
    (* lut_function="(A (B (C+(D))+!B (C))+!A !((C+!(D))+!B))" *) LUT4 i44_4_lut_adj_37868 (.A(n91[5]), 
            .B(\state_reg[2] ), .C(\state_reg[0] ), .D(n211[5]), .Z(n28_adj_5118));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i44_4_lut_adj_37868.INIT = "0xaca0";
    (* lut_function="(!(((C+!(D))+!B)+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_37869 (.A(n44853), 
            .B(n44852), .C(n19491), .D(\state_reg[0] ), .Z(n40004));   /* synthesis lineinfo="@22(292[17],313[20])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_37869.INIT = "0x0800";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i2315_3_lut_4_lut (.A(n44853), 
            .B(n44852), .C(data_reg[0]), .D(data_reg[1]), .Z(n91[1]));   /* synthesis lineinfo="@22(292[17],313[20])"*/
    defparam i2315_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i2317_3_lut_4_lut (.A(n44853), 
            .B(n44852), .C(data_reg[1]), .D(data_reg[2]), .Z(n91[2]));   /* synthesis lineinfo="@22(292[17],313[20])"*/
    defparam i2317_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i2615_3_lut_4_lut (.A(n44853), 
            .B(n44852), .C(data_reg[2]), .D(data_reg[3]), .Z(n91[3]));   /* synthesis lineinfo="@22(292[17],313[20])"*/
    defparam i2615_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i2613_3_lut_4_lut (.A(n44853), 
            .B(n44852), .C(data_reg[3]), .D(data_reg[4]), .Z(n91[4]));   /* synthesis lineinfo="@22(292[17],313[20])"*/
    defparam i2613_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i2611_3_lut_4_lut (.A(n44853), 
            .B(n44852), .C(data_reg[4]), .D(data_reg[5]), .Z(n91[5]));   /* synthesis lineinfo="@22(292[17],313[20])"*/
    defparam i2611_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i2609_3_lut_4_lut (.A(n44853), 
            .B(n44852), .C(data_reg[5]), .D(data_reg[6]), .Z(n91[6]));   /* synthesis lineinfo="@22(292[17],313[20])"*/
    defparam i2609_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i2607_3_lut_4_lut (.A(n44853), 
            .B(n44852), .C(data_reg[6]), .D(data_reg[7]), .Z(n91[7]));   /* synthesis lineinfo="@22(292[17],313[20])"*/
    defparam i2607_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_37870 (.A(state_reg[1]), 
            .B(data_reg[6]), .C(n22_adj_5119), .D(n25), .Z(data_next_7__N_1526[6]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37870.INIT = "0xdc50";
    (* lut_function="(A (B (C+(D))+!B (C))+!A !((C+!(D))+!B))" *) LUT4 i44_4_lut_adj_37871 (.A(n91[6]), 
            .B(\state_reg[2] ), .C(\state_reg[0] ), .D(n211[6]), .Z(n28_adj_5120));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i44_4_lut_adj_37871.INIT = "0xaca0";
    (* lut_function="(A (B (D))+!A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_37872 (.A(state_reg[1]), 
            .B(data_reg[7]), .C(n22_adj_5121), .D(n25), .Z(data_next_7__N_1526[7]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37872.INIT = "0xdc50";
    (* lut_function="(A (B (C+(D))+!B (C))+!A !((C+!(D))+!B))" *) LUT4 i44_4_lut_adj_37873 (.A(n91[7]), 
            .B(\state_reg[2] ), .C(\state_reg[0] ), .D(n211[7]), .Z(n28_adj_5122));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i44_4_lut_adj_37873.INIT = "0xaca0";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i36189_2_lut_3_lut (.A(\state_reg[2] ), 
            .B(\state_reg[0] ), .C(state_reg[1]), .Z(n43054));
    defparam i36189_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 i43_3_lut_4_lut (.A(\state_reg[2] ), 
            .B(\state_reg[0] ), .C(n28_adj_5110), .D(n296[1]), .Z(n22));
    defparam i43_3_lut_4_lut.INIT = "0xf870";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i1_3_lut_4_lut_adj_37874 (.A(\state_reg[2] ), 
            .B(\state_reg[0] ), .C(data_valid_reg), .D(n44854), .Z(n40584));
    defparam i1_3_lut_4_lut_adj_37874.INIT = "0x0008";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 i43_3_lut_4_lut_adj_37875 (.A(\state_reg[2] ), 
            .B(\state_reg[0] ), .C(n28_adj_5112), .D(n296[2]), .Z(n22_adj_5111));
    defparam i43_3_lut_4_lut_adj_37875.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 i43_3_lut_4_lut_adj_37876 (.A(\state_reg[2] ), 
            .B(\state_reg[0] ), .C(n28_adj_5114), .D(n296[3]), .Z(n22_adj_5113));
    defparam i43_3_lut_4_lut_adj_37876.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 i43_3_lut_4_lut_adj_37877 (.A(\state_reg[2] ), 
            .B(\state_reg[0] ), .C(n28_adj_5116), .D(n296[4]), .Z(n22_adj_5115));
    defparam i43_3_lut_4_lut_adj_37877.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 i43_3_lut_4_lut_adj_37878 (.A(\state_reg[2] ), 
            .B(\state_reg[0] ), .C(n28_adj_5118), .D(n296[5]), .Z(n22_adj_5117));
    defparam i43_3_lut_4_lut_adj_37878.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 i43_3_lut_4_lut_adj_37879 (.A(\state_reg[2] ), 
            .B(\state_reg[0] ), .C(n28_adj_5120), .D(n296[6]), .Z(n22_adj_5119));
    defparam i43_3_lut_4_lut_adj_37879.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 i43_3_lut_4_lut_adj_37880 (.A(\state_reg[2] ), 
            .B(\state_reg[0] ), .C(n28_adj_5122), .D(n296[7]), .Z(n22_adj_5121));
    defparam i43_3_lut_4_lut_adj_37880.INIT = "0xf870";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_rep_1415 (.A(\state_reg[0] ), 
            .B(sda_i_reg), .Z(n44732));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_2_lut_rep_1415.INIT = "0x2222";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_37881 (.A(\state_reg[0] ), 
            .B(sda_i_reg), .C(n44852), .D(\state_reg[2] ), .Z(n20));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_37881.INIT = "0x2000";
    (* lut_function="(A (B (C+(D))+!B (C))+!A (B (D)))" *) LUT4 i1_4_lut_adj_37882 (.A(n178[1]), 
            .B(data_out[1]), .C(n20030), .D(n13), .Z(data_out_next_7__N_1541[1]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37882.INIT = "0xeca0";
    (* lut_function="(A (B (C+(D))+!B (C))+!A (B (D)))" *) LUT4 i1_4_lut_adj_37883 (.A(n178[2]), 
            .B(data_out[2]), .C(n20030), .D(n13), .Z(data_out_next_7__N_1541[2]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37883.INIT = "0xeca0";
    (* lut_function="(A (B (C+(D))+!B (C))+!A (B (D)))" *) LUT4 i1_4_lut_adj_37884 (.A(n178[3]), 
            .B(data_out[3]), .C(n20030), .D(n13), .Z(data_out_next_7__N_1541[3]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37884.INIT = "0xeca0";
    (* lut_function="(A (B (C+(D))+!B (C))+!A (B (D)))" *) LUT4 i1_4_lut_adj_37885 (.A(n178[4]), 
            .B(data_out[4]), .C(n20030), .D(n13), .Z(data_out_next_7__N_1541[4]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37885.INIT = "0xeca0";
    (* lut_function="(A (B (C+(D))+!B (C))+!A (B (D)))" *) LUT4 i1_4_lut_adj_37886 (.A(n178[5]), 
            .B(data_out[5]), .C(n20030), .D(n13), .Z(data_out_next_7__N_1541[5]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37886.INIT = "0xeca0";
    (* lut_function="(A (B (C+(D))+!B (C))+!A (B (D)))" *) LUT4 i1_4_lut_adj_37887 (.A(n178[6]), 
            .B(data_out[6]), .C(n20030), .D(n13), .Z(data_out_next_7__N_1541[6]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37887.INIT = "0xeca0";
    (* lut_function="(A (B (C+(D))+!B (C))+!A (B (D)))" *) LUT4 i1_4_lut_adj_37888 (.A(n178[7]), 
            .B(data_out[7]), .C(n20030), .D(n13), .Z(data_out_next_7__N_1541[7]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37888.INIT = "0xeca0";
    (* lut_function="(!(A (B+!(C+(D)))+!A (B+!(C))))" *) LUT4 i18940_4_lut (.A(\state_reg[2] ), 
            .B(n44855), .C(n53), .D(n33), .Z(state_next[1]));   /* synthesis lineinfo="@22(264[5],436[8])"*/
    defparam i18940_4_lut.INIT = "0x3230";
    (* lut_function="(A (B (C+!(D))+!B !(C+(D)))+!A (B (C)))" *) LUT4 i57_4_lut (.A(state_reg[1]), 
            .B(n31_adj_5123), .C(\state_reg[0] ), .D(n7601), .Z(n53));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i57_4_lut.INIT = "0xc0ca";
    (* lut_function="(!(A+!(B (C (D))+!B (C+!(D)))))" *) LUT4 i1_4_lut_adj_37889 (.A(\state_reg[2] ), 
            .B(n25382), .C(n44608), .D(state_reg[1]), .Z(n31_adj_5123));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37889.INIT = "0x5011";
    (* lut_function="(!(A (B (C (D)))+!A (B ((D)+!C)+!B !(C))))" *) LUT4 i55_4_lut (.A(n40788), 
            .B(\state_reg[0] ), .C(state_reg[1]), .D(n44852), .Z(n51));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i55_4_lut.INIT = "0x3afa";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C))))" *) LUT4 i18941_4_lut (.A(\state_reg[2] ), 
            .B(n44855), .C(n36588), .D(n9), .Z(state_next[2]));   /* synthesis lineinfo="@22(264[5],436[8])"*/
    defparam i18941_4_lut.INIT = "0x3032";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_37890 (.A(state_reg[1]), 
            .B(n7601), .C(n41097), .D(\state_reg[0] ), .Z(n36588));   /* synthesis lineinfo="@22(317[17],331[20])"*/
    defparam i1_4_lut_adj_37890.INIT = "0xa088";
    (* lut_function="(!(A))" *) LUT4 i2c_scl_t_I_0_1_lut_rep_1442 (.A(i2c_scl_o), 
            .Z(n44759));   /* synthesis lineinfo="@34(363[22],363[50])"*/
    defparam i2c_scl_t_I_0_1_lut_rep_1442.INIT = "0x5555";
    (* lut_function="(A ((C+!(D))+!B)+!A ((C)+!B))" *) LUT4 i18854_2_lut_3_lut_4_lut_4_lut (.A(i2c_scl_o), 
            .B(data_valid_reg), .C(n44853), .D(n44851), .Z(n290[0]));   /* synthesis lineinfo="@34(363[22],363[50])"*/
    defparam i18854_2_lut_3_lut_4_lut_4_lut.INIT = "0xf3fb";
    (* lut_function="(!(A ((C+!(D))+!B)+!A ((C)+!B)))" *) LUT4 i2_2_lut_rep_1246_3_lut_4_lut_4_lut (.A(i2c_scl_o), 
            .B(data_valid_reg), .C(n44844), .D(n44851), .Z(n44563));   /* synthesis lineinfo="@34(363[22],363[50])"*/
    defparam i2_2_lut_rep_1246_3_lut_4_lut_4_lut.INIT = "0x0c04";
    (* lut_function="(A (B (C+!(D))+!B (C (D)))+!A (B (C+!(D))+!B (C)))" *) LUT4 i62_4_lut_4_lut_4_lut (.A(i2c_scl_o), 
            .B(i2c_sda_o), .C(\state_reg[0] ), .D(n44851), .Z(n28));   /* synthesis lineinfo="@34(363[22],363[50])"*/
    defparam i62_4_lut_4_lut_4_lut.INIT = "0xf0dc";
    (* lut_function="(!(A (B+(C+!(D)))+!A (B+(C))))" *) LUT4 i1_3_lut_4_lut_4_lut (.A(i2c_scl_o), 
            .B(n44844), .C(\state_reg[2] ), .D(n44851), .Z(n41097));   /* synthesis lineinfo="@34(363[22],363[50])"*/
    defparam i1_3_lut_4_lut_4_lut.INIT = "0x0301";
    (* lut_function="(!(A (B ((D)+!C)+!B (D))+!A ((D)+!C)))" *) LUT4 i1_4_lut_4_lut (.A(i2c_scl_o), 
            .B(n44851), .C(data_valid_reg), .D(state_reg[1]), .Z(n8));   /* synthesis lineinfo="@34(363[22],363[50])"*/
    defparam i1_4_lut_4_lut.INIT = "0x00f2";
    (* lut_function="(!(A (B (C+!(D))+!B !(D))+!A (C+!(D))))" *) LUT4 i1_4_lut_4_lut_adj_37891 (.A(i2c_scl_o), 
            .B(n44851), .C(n44844), .D(state_reg[1]), .Z(n4));   /* synthesis lineinfo="@34(363[22],363[50])"*/
    defparam i1_4_lut_4_lut_adj_37891.INIT = "0x2f00";
    (* lut_function="(A (B (C)))" *) LUT4 i1_2_lut_3_lut (.A(n44853), .B(n44547), 
            .C(\state_reg[2] ), .Z(n39996));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+((D)+!C))+!A !(((D)+!C)+!B))" *) LUT4 i2441_4_lut (.A(data_out_reg_valid_reg), 
            .B(n44844), .C(n40977), .D(n44855), .Z(data_out_valid_next));   /* synthesis lineinfo="@22(264[5],436[8])"*/
    defparam i2441_4_lut.INIT = "0xaaca";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i1_4_lut_adj_37892 (.A(n44853), 
            .B(n44697), .C(state_reg[1]), .D(\state_reg[0] ), .Z(n40977));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37892.INIT = "0xfffb";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i18293_3_lut (.A(state_next_4__N_1516[0]), 
            .B(n44807), .C(n44806), .Z(state_next[0]));   /* synthesis lineinfo="@22(264[5],436[8])"*/
    defparam i18293_3_lut.INIT = "0xcece";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i68_3_lut (.A(n32), 
            .B(n43), .C(\state_reg[2] ), .Z(state_next_4__N_1516[0]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i68_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 i67_4_lut (.A(state_reg[1]), 
            .B(n46), .C(\state_reg[0] ), .D(n44851), .Z(n32));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i67_4_lut.INIT = "0xcac0";
    (* lut_function="(A (B (C+(D))+!B !(C+!(D)))+!A (B (C)))" *) LUT4 i66_4_lut (.A(n290[0]), 
            .B(n38), .C(state_reg[1]), .D(\state_reg[0] ), .Z(n43));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i66_4_lut.INIT = "0xcac0";
    (* lut_function="(A+(B))" *) LUT4 i1676_2_lut_rep_1469 (.A(bit_count_reg[1]), 
            .B(bit_count_reg[0]), .Z(n44786));   /* synthesis lineinfo="@22(295[42],295[57])"*/
    defparam i1676_2_lut_rep_1469.INIT = "0xeeee";
    (* lut_function="(!(A (C)+!A (B (C)+!B !(C))))" *) LUT4 i1_2_lut_3_lut_adj_37893 (.A(bit_count_reg[1]), 
            .B(bit_count_reg[0]), .C(bit_count_reg[2]), .Z(n19493));   /* synthesis lineinfo="@22(295[42],295[57])"*/
    defparam i1_2_lut_3_lut_adj_37893.INIT = "0x1e1e";
    (* lut_function="(A+(B (C+!(D))))" *) LUT4 i1_4_lut_adj_37894 (.A(n46_adj_5124), 
            .B(bit_count_reg[3]), .C(n1), .D(n24842), .Z(bit_count_next_3__N_1522[3]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37894.INIT = "0xeaee";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(C (D)))))" *) LUT4 i70_4_lut (.A(n34), 
            .B(state_reg[1]), .C(\state_reg[2] ), .D(n37_adj_5125), .Z(n46_adj_5124));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i70_4_lut.INIT = "0x3a0a";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i74_4_lut (.A(n5), 
            .B(n42019), .C(state_reg[1]), .D(n44851), .Z(n34));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i74_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i73_3_lut (.A(bit_count_reg[3]), 
            .B(n56[3]), .C(n44547), .Z(n37_adj_5125));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i73_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_37895 (.A(\state_reg[0] ), 
            .B(bit_count_reg[3]), .C(n56[3]), .D(n44852), .Z(n5));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37895.INIT = "0xa088";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut (.A(\state_reg[0] ), .B(bit_count_reg[3]), 
            .Z(n42019));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_2_lut.INIT = "0x4444";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i1_3_lut_rep_1489 (.A(sda_i_reg), 
            .B(last_sda_i_reg), .C(scl_i_reg), .Z(n44806));   /* synthesis lineinfo="@22(273[14],436[8])"*/
    defparam i1_3_lut_rep_1489.INIT = "0x2020";
    (* lut_function="(!(A (B (D)+!B (C+(D)))+!A (D)))" *) LUT4 i36329_2_lut_4_lut (.A(sda_i_reg), 
            .B(last_sda_i_reg), .C(scl_i_reg), .D(maxfan_replicated_net_517), 
            .Z(n20583));   /* synthesis lineinfo="@22(273[14],436[8])"*/
    defparam i36329_2_lut_4_lut.INIT = "0x00df";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i2_3_lut_rep_1490 (.A(last_sda_i_reg), 
            .B(sda_i_reg), .C(scl_i_reg), .Z(n44807));   /* synthesis lineinfo="@22(235[22],235[50])"*/
    defparam i2_3_lut_rep_1490.INIT = "0x2020";
    (* lut_function="(!((B+((D)+!C))+!A))" *) LUT4 i1017_2_lut_2_lut_4_lut (.A(last_sda_i_reg), 
            .B(sda_i_reg), .C(scl_i_reg), .D(maxfan_replicated_net_517), 
            .Z(n4762));   /* synthesis lineinfo="@22(235[22],235[50])"*/
    defparam i1017_2_lut_2_lut_4_lut.INIT = "0x0020";
    (* lut_function="(A (B (C+(D))+!B !(C+(D))))" *) LUT4 i5724_4_lut (.A(n44853), 
            .B(bit_count_reg[3]), .C(bit_count_reg[2]), .D(n44786), .Z(n56[3]));   /* synthesis lineinfo="@22(293[21],310[24])"*/
    defparam i5724_4_lut.INIT = "0x8882";
    (* lut_function="(A+!(B (C)+!B !(C)))" *) LUT4 i18377_3_lut (.A(\state_reg[0] ), 
            .B(state_reg[1]), .C(\state_reg[2] ), .Z(n24842));
    defparam i18377_3_lut.INIT = "0xbebe";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_rep_1520 (.A(bus_addressed), 
            .B(data_out_valid), .Z(n44837));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam i1_2_lut_rep_1520.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut_rep_1527 (.A(data_out_valid), 
            .B(data_out_ready_reg), .Z(n44844));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam i1_2_lut_rep_1527.INIT = "0x2222";
    (* lut_function="(!(A (B (C+!(D)))+!A (C+!(D))))" *) LUT4 i2394_2_lut_rep_1291_3_lut_3_lut_4_lut (.A(data_out_valid), 
            .B(data_out_ready_reg), .C(n44851), .D(i2c_scl_o), .Z(n44608));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam i2394_2_lut_rep_1291_3_lut_3_lut_4_lut.INIT = "0x2f22";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_rep_1528 (.A(state_reg[1]), 
            .B(\state_reg[0] ), .Z(n44845));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_2_lut_rep_1528.INIT = "0x8888";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i1_2_lut_3_lut_adj_37896 (.A(state_reg[1]), 
            .B(\state_reg[0] ), .C(\state_reg[2] ), .Z(n20030));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_2_lut_3_lut_adj_37896.INIT = "0x0808";
    (* lut_function="(!(((C)+!B)+!A))" *) LUT4 i1_2_lut_3_lut_adj_37897 (.A(state_reg[1]), 
            .B(\state_reg[0] ), .C(sda_i_reg), .Z(n42101));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_2_lut_3_lut_adj_37897.INIT = "0x0808";
    (* lut_function="(!(A (B+(C))+!A (B+(C+(D)))))" *) LUT4 i36306_4_lut (.A(data_valid_reg), 
            .B(n31_adj_5126), .C(n44806), .D(n40555), .Z(data_valid_next_N_1558));   /* synthesis lineinfo="@22(273[14],436[8])"*/
    defparam i36306_4_lut.INIT = "0x0203";
    (* lut_function="(A (B (C (D)))+!A (B ((D)+!C)+!B !(C)))" *) LUT4 i37_4_lut (.A(n35), 
            .B(n42101), .C(\state_reg[2] ), .D(n44852), .Z(n31_adj_5126));   /* synthesis lineinfo="@22(273[14],436[8])"*/
    defparam i37_4_lut.INIT = "0xc505";
    (* lut_function="(A+!(B (C (D))+!B (C+!(D))))" *) LUT4 i1_4_lut_adj_37898 (.A(n41783), 
            .B(n44690), .C(n44854), .D(\state_reg[0] ), .Z(n40555));   /* synthesis lineinfo="@22(273[14],436[8])"*/
    defparam i1_4_lut_adj_37898.INIT = "0xafee";
    (* lut_function="(A ((D)+!C)+!A !(B+!(C)))" *) LUT4 i39_4_lut (.A(\state_reg[0] ), 
            .B(n7601), .C(state_reg[1]), .D(n44608), .Z(n35));   /* synthesis lineinfo="@22(273[14],436[8])"*/
    defparam i39_4_lut.INIT = "0xba1a";
    (* lut_function="(!(A+!(B)))" *) LUT4 scl_negedge_I_37532_2_lut_rep_1534 (.A(scl_i_reg), 
            .B(last_scl_i_reg), .Z(n44851));   /* synthesis lineinfo="@22(233[22],233[50])"*/
    defparam scl_negedge_I_37532_2_lut_rep_1534.INIT = "0x4444";
    (* lut_function="(!(A+((C)+!B)))" *) LUT4 i1_2_lut_rep_1333_3_lut (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(\state_reg[0] ), .Z(n44650));   /* synthesis lineinfo="@22(233[22],233[50])"*/
    defparam i1_2_lut_rep_1333_3_lut.INIT = "0x0404";
    (* lut_function="(A (C)+!A (B+(C)))" *) LUT4 i18292_2_lut_3_lut (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(i2c_sda_o), .Z(sda_o_next_N_1661));   /* synthesis lineinfo="@22(233[22],233[50])"*/
    defparam i18292_2_lut_3_lut.INIT = "0xf4f4";
    (* lut_function="(!(A+!(B (C))))" *) LUT4 i2384_2_lut_3_lut (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(mode_read_reg), .Z(n7601));   /* synthesis lineinfo="@22(233[22],233[50])"*/
    defparam i2384_2_lut_3_lut.INIT = "0x4040";
    (* lut_function="(!(A ((D)+!C)+!A !(B (C)+!B !((D)+!C))))" *) LUT4 i18856_2_lut_rep_1320_3_lut_3_lut_4_lut (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(data_valid_reg), .D(i2c_scl_o), .Z(n44637));   /* synthesis lineinfo="@22(233[22],233[50])"*/
    defparam i18856_2_lut_rep_1320_3_lut_3_lut_4_lut.INIT = "0x40f0";
    (* lut_function="(A (C)+!A (B+(C)))" *) LUT4 i18296_2_lut_3_lut (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(bit_count_reg[0]), .Z(n124[0]));   /* synthesis lineinfo="@22(233[22],233[50])"*/
    defparam i18296_2_lut_3_lut.INIT = "0xf4f4";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_adj_37899 (.A(\state_reg[2] ), 
            .B(state_reg[1]), .Z(n41783));   /* synthesis lineinfo="@22(273[14],436[8])"*/
    defparam i1_2_lut_adj_37899.INIT = "0xdddd";
    (* lut_function="(!(A (C)+!A !(B+!(C))))" *) LUT4 scl_negedge_I_0_2_lut_rep_1443_3_lut (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(i2c_scl_o), .Z(n44760));   /* synthesis lineinfo="@22(233[22],233[50])"*/
    defparam scl_negedge_I_0_2_lut_rep_1443_3_lut.INIT = "0x4f4f";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i1_2_lut_3_lut_4_lut_adj_37900 (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(mode_read_reg), .D(\state_reg[0] ), 
            .Z(n40006));   /* synthesis lineinfo="@22(233[22],233[50])"*/
    defparam i1_2_lut_3_lut_4_lut_adj_37900.INIT = "0x0040";
    (* lut_function="(!((B)+!A))" *) LUT4 scl_i_reg_I_37530_2_lut_rep_1535 (.A(scl_i_reg), 
            .B(last_scl_i_reg), .Z(n44852));   /* synthesis lineinfo="@22(232[22],232[50])"*/
    defparam scl_i_reg_I_37530_2_lut_rep_1535.INIT = "0x2222";
    (* lut_function="(!((B+!(C (D)))+!A))" *) LUT4 i1_2_lut_rep_1273_3_lut_4_lut (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(\state_reg[0] ), .D(n44853), .Z(n44590));   /* synthesis lineinfo="@22(232[22],232[50])"*/
    defparam i1_2_lut_rep_1273_3_lut_4_lut.INIT = "0x2000";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i18909_2_lut_3_lut_4_lut (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(n20005), .D(n44853), .Z(n25382));   /* synthesis lineinfo="@22(232[22],232[50])"*/
    defparam i18909_2_lut_3_lut_4_lut.INIT = "0xfffd";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_71_i3_3_lut_4_lut (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(data_reg[1]), .D(data_reg[2]), .Z(n211[2]));   /* synthesis lineinfo="@22(232[22],232[50])"*/
    defparam mux_71_i3_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 i18231_3_lut_4_lut (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(sda_i_reg), .D(data_reg[0]), .Z(n24695));   /* synthesis lineinfo="@22(232[22],232[50])"*/
    defparam i18231_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_71_i2_3_lut_4_lut (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(data_reg[0]), .D(data_reg[1]), .Z(n211[1]));   /* synthesis lineinfo="@22(232[22],232[50])"*/
    defparam mux_71_i2_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B !(C (D)+!C !(D)))+!A (D))" *) LUT4 mux_32_i1_3_lut_3_lut_4_lut (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(n44853), .D(bit_count_reg[0]), .Z(n86[0]));   /* synthesis lineinfo="@22(232[22],232[50])"*/
    defparam mux_32_i1_3_lut_3_lut_4_lut.INIT = "0xdf20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_71_i8_3_lut_4_lut (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(data_reg[6]), .D(data_reg[7]), .Z(n211[7]));   /* synthesis lineinfo="@22(232[22],232[50])"*/
    defparam mux_71_i8_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i1_2_lut_rep_1276_3_lut_4_lut (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(n20005), .D(n44853), .Z(n44593));   /* synthesis lineinfo="@22(232[22],232[50])"*/
    defparam i1_2_lut_rep_1276_3_lut_4_lut.INIT = "0x0002";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i19138_2_lut_rep_1374_3_lut (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(sda_i_reg), .Z(n44691));   /* synthesis lineinfo="@22(232[22],232[50])"*/
    defparam i19138_2_lut_rep_1374_3_lut.INIT = "0x2020";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i18990_2_lut_rep_1380_3_lut (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(\state_reg[2] ), .Z(n44697));   /* synthesis lineinfo="@22(232[22],232[50])"*/
    defparam i18990_2_lut_rep_1380_3_lut.INIT = "0x2020";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i5727_2_lut_rep_1400_3_lut (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(n44853), .Z(n44717));   /* synthesis lineinfo="@22(232[22],232[50])"*/
    defparam i5727_2_lut_rep_1400_3_lut.INIT = "0x2020";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_71_i7_3_lut_4_lut (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(data_reg[5]), .D(data_reg[6]), .Z(n211[6]));   /* synthesis lineinfo="@22(232[22],232[50])"*/
    defparam mux_71_i7_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_71_i6_3_lut_4_lut (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(data_reg[4]), .D(data_reg[5]), .Z(n211[5]));   /* synthesis lineinfo="@22(232[22],232[50])"*/
    defparam mux_71_i6_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="((B+(C))+!A)" *) LUT4 i18295_2_lut_rep_1373_3_lut (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(n44853), .Z(n44690));   /* synthesis lineinfo="@22(232[22],232[50])"*/
    defparam i18295_2_lut_rep_1373_3_lut.INIT = "0xfdfd";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_71_i5_3_lut_4_lut (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(data_reg[3]), .D(data_reg[4]), .Z(n211[4]));   /* synthesis lineinfo="@22(232[22],232[50])"*/
    defparam mux_71_i5_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_71_i4_3_lut_4_lut (.A(scl_i_reg), 
            .B(last_scl_i_reg), .C(data_reg[2]), .D(data_reg[3]), .Z(n211[3]));   /* synthesis lineinfo="@22(232[22],232[50])"*/
    defparam mux_71_i4_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_rep_1536 (.A(bit_count_reg[2]), 
            .B(bit_count_reg[1]), .C(bit_count_reg[0]), .D(bit_count_reg[3]), 
            .Z(n44853));
    defparam i1_4_lut_rep_1536.INIT = "0xfffe";
    (* lut_function="(A (B))" *) LUT4 data_in_ready_reg_I_37450_2_lut_rep_1537 (.A(data_in_ready), 
            .B(data_in_valid_reg), .Z(n44854));   /* synthesis lineinfo="@22(377[21],377[51])"*/
    defparam data_in_ready_reg_I_37450_2_lut_rep_1537.INIT = "0x8888";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mux_80_i3_3_lut_4_lut (.A(data_in_ready), 
            .B(data_in_valid_reg), .C(data_in_reg[2]), .D(data_reg[2]), 
            .Z(n237[2]));   /* synthesis lineinfo="@22(377[21],377[51])"*/
    defparam mux_80_i3_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mux_80_i2_3_lut_4_lut (.A(data_in_ready), 
            .B(data_in_valid_reg), .C(data_in_reg[1]), .D(data_reg[1]), 
            .Z(n237[1]));   /* synthesis lineinfo="@22(377[21],377[51])"*/
    defparam mux_80_i2_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mux_80_i4_3_lut_4_lut (.A(data_in_ready), 
            .B(data_in_valid_reg), .C(data_in_reg[3]), .D(data_reg[3]), 
            .Z(n237[3]));   /* synthesis lineinfo="@22(377[21],377[51])"*/
    defparam mux_80_i4_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (D)+!B !(C+!(D)))+!A (B (C (D))))" *) LUT4 i12270_2_lut_rep_1187_4_lut (.A(n44852), 
            .B(n44637), .C(\state_reg[0] ), .D(n44853), .Z(n44504));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i12270_2_lut_rep_1187_4_lut.INIT = "0xca00";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mux_80_i5_3_lut_4_lut (.A(data_in_ready), 
            .B(data_in_valid_reg), .C(data_in_reg[4]), .D(data_reg[4]), 
            .Z(n237[4]));   /* synthesis lineinfo="@22(377[21],377[51])"*/
    defparam mux_80_i5_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mux_80_i6_3_lut_4_lut (.A(data_in_ready), 
            .B(data_in_valid_reg), .C(data_in_reg[5]), .D(data_reg[5]), 
            .Z(n237[5]));   /* synthesis lineinfo="@22(377[21],377[51])"*/
    defparam mux_80_i6_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i18234_3_lut_4_lut (.A(data_in_ready), 
            .B(data_in_valid_reg), .C(data_in_reg[0]), .D(data_reg[0]), 
            .Z(n24698));   /* synthesis lineinfo="@22(377[21],377[51])"*/
    defparam i18234_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mux_80_i7_3_lut_4_lut (.A(data_in_ready), 
            .B(data_in_valid_reg), .C(data_in_reg[6]), .D(data_reg[6]), 
            .Z(n237[6]));   /* synthesis lineinfo="@22(377[21],377[51])"*/
    defparam mux_80_i7_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mux_80_i8_3_lut_4_lut (.A(data_in_ready), 
            .B(data_in_valid_reg), .C(data_in_reg[7]), .D(data_reg[7]), 
            .Z(n237[7]));   /* synthesis lineinfo="@22(377[21],377[51])"*/
    defparam mux_80_i8_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(!((B (C)+!B !(C))+!A))" *) LUT4 i19070_3_lut_rep_1538 (.A(scl_i_reg), 
            .B(sda_i_reg), .C(last_sda_i_reg), .Z(n44855));
    defparam i19070_3_lut_rep_1538.INIT = "0x2828";
    (* lut_function="(!(A (B ((D)+!C)+!B (C+(D)))+!A (D)))" *) LUT4 i36316_2_lut_4_lut (.A(scl_i_reg), 
            .B(sda_i_reg), .C(last_sda_i_reg), .D(m_axil_rdata_31__N_57), 
            .Z(n20194));
    defparam i36316_2_lut_4_lut.INIT = "0x00d7";
    (* lut_function="(!(A (B+!(C+(D)))+!A (B+!(C))))" *) LUT4 i18847_4_lut (.A(n41765), 
            .B(n44855), .C(n12), .D(bus_addressed_next_N_1671), .Z(n5101));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam i18847_4_lut.INIT = "0x3230";
    (* lut_function="(!(A+(B+!(C))))" *) LUT4 i1_3_lut_adj_37901 (.A(\state_reg[2] ), 
            .B(state_reg[1]), .C(\state_reg[0] ), .Z(n41765));
    defparam i1_3_lut_adj_37901.INIT = "0x1010";
    (* lut_function="(A (B+(C)))" *) LUT4 i1_3_lut_adj_37902 (.A(bus_addressed), 
            .B(\state_reg[2] ), .C(state_reg[1]), .Z(n12));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_3_lut_adj_37902.INIT = "0xa8a8";
    (* lut_function="(A+(((D)+!C)+!B))" *) LUT4 i1_4_lut_adj_37903 (.A(n41693), 
            .B(data_reg[5]), .C(n42297), .D(n41695), .Z(n20005));
    defparam i1_4_lut_adj_37903.INIT = "0xffbf";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_37904 (.A(data_reg[4]), 
            .B(data_reg[3]), .Z(n41693));
    defparam i1_2_lut_adj_37904.INIT = "0xeeee";
    (* lut_function="(A (B))" *) LUT4 i35430_2_lut (.A(data_reg[0]), .B(data_reg[2]), 
            .Z(n42297));
    defparam i35430_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut_adj_37905 (.A(data_reg[6]), 
            .B(data_reg[1]), .Z(n41695));
    defparam i1_2_lut_adj_37905.INIT = "0xeeee";
    (* lut_function="(A+(B+!(C+!(D))))" *) LUT4 i1_4_lut_adj_37906 (.A(n38_adj_5127), 
            .B(n26), .C(\state_reg[2] ), .D(n28_adj_5128), .Z(bit_count_next_3__N_1522[2]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37906.INIT = "0xefee";
    (* lut_function="(A (B (C))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i43_4_lut (.A(n19493), 
            .B(n20), .C(state_reg[1]), .D(n39996), .Z(n38_adj_5127));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i43_4_lut.INIT = "0xc5c0";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_37907 (.A(bit_count_reg[2]), 
            .B(n25_adj_5129), .Z(n26));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_2_lut_adj_37907.INIT = "0x8888";
    (* lut_function="(A (B (C))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i45_4_lut (.A(n19493), 
            .B(n44650), .C(state_reg[1]), .D(n44590), .Z(n28_adj_5128));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i45_4_lut.INIT = "0xc5c0";
    (* lut_function="(A+!(B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_37908 (.A(state_reg[1]), 
            .B(n44590), .C(n44504), .D(\state_reg[2] ), .Z(n25_adj_5129));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37908.INIT = "0xafbb";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i1_4_lut_adj_37909 (.A(n38_adj_5130), 
            .B(bit_count_reg[1]), .C(n29), .D(n25_adj_5129), .Z(bit_count_next_3__N_1522[1]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37909.INIT = "0xfefa";
    (* lut_function="(A (B (C))+!A (B (C+(D))+!B !(C+!(D))))" *) LUT4 i43_4_lut_adj_37910 (.A(n19491), 
            .B(n20), .C(state_reg[1]), .D(n39996), .Z(n38_adj_5130));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i43_4_lut_adj_37910.INIT = "0xc5c0";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))" *) LUT4 i1_4_lut_adj_37911 (.A(\state_reg[2] ), 
            .B(n40004), .C(n44650), .D(state_reg[1]), .Z(n29));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37911.INIT = "0x5044";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut_adj_37912 (.A(bit_count_reg[1]), 
            .B(bit_count_reg[0]), .Z(n19491));
    defparam i1_2_lut_adj_37912.INIT = "0x6666";
    (* lut_function="(A+(B+!((D)+!C)))" *) LUT4 i1_4_lut_adj_37913 (.A(n41), 
            .B(n46_adj_5131), .C(bit_count_reg[0]), .D(n24842), .Z(bit_count_next_3__N_1522[0]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37913.INIT = "0xeefe";
    (* lut_function="(!(A (B (C)+!B !((D)+!C))+!A (B+!(C (D)))))" *) LUT4 i70_4_lut_adj_37914 (.A(n34_adj_5132), 
            .B(state_reg[1]), .C(\state_reg[2] ), .D(n37), .Z(n46_adj_5131));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i70_4_lut_adj_37914.INIT = "0x3a0a";
    (* lut_function="(!(A (B+!(C))+!A !(B (D))))" *) LUT4 i74_4_lut_adj_37915 (.A(\state_reg[0] ), 
            .B(state_reg[1]), .C(n86[0]), .D(n124[0]), .Z(n34_adj_5132));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i74_4_lut_adj_37915.INIT = "0x6420";
    (* lut_function="((B+((D)+!C))+!A)" *) LUT4 i1_4_lut_adj_37916 (.A(bus_addressed), 
            .B(\state_reg[2]_adj_1 ), .C(\state_reg[0]_adj_2 ), .D(data_out_valid), 
            .Z(n42079));
    defparam i1_4_lut_adj_37916.INIT = "0xffdf";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i2425_3_lut_4_lut (.A(n44844), 
            .B(n44637), .C(data_reg[0]), .D(data_out[0]), .Z(n178[0]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i2425_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i6416_3_lut_4_lut (.A(n44844), 
            .B(n44637), .C(data_reg[1]), .D(data_out[1]), .Z(n178[1]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i6416_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i6413_3_lut_4_lut (.A(n44844), 
            .B(n44637), .C(data_reg[2]), .D(data_out[2]), .Z(n178[2]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i6413_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i6410_3_lut_4_lut (.A(n44844), 
            .B(n44637), .C(data_reg[3]), .D(data_out[3]), .Z(n178[3]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i6410_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i6407_3_lut_4_lut (.A(n44844), 
            .B(n44637), .C(data_reg[4]), .D(data_out[4]), .Z(n178[4]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i6407_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i6404_3_lut_4_lut (.A(n44844), 
            .B(n44637), .C(data_reg[5]), .D(data_out[5]), .Z(n178[5]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i6404_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i6401_3_lut_4_lut (.A(n44844), 
            .B(n44637), .C(data_reg[6]), .D(data_out[6]), .Z(n178[6]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i6401_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (D)+!A (B (C)+!B (D)))" *) LUT4 i6398_3_lut_4_lut (.A(n44844), 
            .B(n44637), .C(data_reg[7]), .D(data_out[7]), .Z(n178[7]));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i6398_3_lut_4_lut.INIT = "0xfb40";
    (* lut_function="(A (B+!(D))+!A !(B (C (D))+!B (D)))" *) LUT4 i1_2_lut_4_lut (.A(n44630), 
            .B(n44837), .C(n44838), .D(\state_reg[0]_adj_2 ), .Z(n2));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam i1_2_lut_4_lut.INIT = "0x8cff";
    (* lut_function="(!(A (B)+!A (B+!(C (D)))))" *) LUT4 i18298_4_lut (.A(n40481), 
            .B(n44806), .C(data_out_reg_valid_reg), .D(n19), .Z(data_out_reg_valid_next_N_1588));   /* synthesis lineinfo="@22(273[14],436[8])"*/
    defparam i18298_4_lut.INIT = "0x3222";
    (* lut_function="(A (B (C+!(D))+!B (C (D))))" *) LUT4 i1_4_lut_adj_37917 (.A(n20030), 
            .B(data_valid_reg), .C(data_out_reg_valid_reg), .D(n44608), 
            .Z(n40481));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i1_4_lut_adj_37917.INIT = "0xa088";
    (* lut_function="(A (B ((D)+!C)+!B (C+(D)))+!A (B ((D)+!C)+!B (C)))" *) LUT4 i1_4_lut_4_lut_adj_37918 (.A(n44690), 
            .B(\state_reg[0] ), .C(state_reg[1]), .D(\state_reg[2] ), 
            .Z(n19));
    defparam i1_4_lut_4_lut_adj_37918.INIT = "0xfe3c";
    (* lut_function="(A (B (C (D)))+!A (B (C (D))+!B !(C)))" *) LUT4 i15_4_lut_4_lut (.A(n44690), 
            .B(\state_reg[0] ), .C(state_reg[1]), .D(n44691), .Z(n9));
    defparam i15_4_lut_4_lut.INIT = "0xc101";
    (* lut_function="(A (B+(C))+!A (B))" *) LUT4 i18302_3_lut (.A(scl_i_reg), 
            .B(n40894), .C(n40802), .Z(scl_i_reg_N_1643));   /* synthesis lineinfo="@22(487[9],491[12])"*/
    defparam i18302_3_lut.INIT = "0xecec";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut (.A(scl_i_filter[0]), 
            .B(scl_i_filter[3]), .C(scl_i_filter[2]), .D(scl_i_filter[1]), 
            .Z(n40894));
    defparam i3_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut_adj_37919 (.A(scl_i_filter[0]), 
            .B(scl_i_filter[3]), .C(scl_i_filter[2]), .D(scl_i_filter[1]), 
            .Z(n40802));   /* synthesis lineinfo="@22(489[22],489[56])"*/
    defparam i3_4_lut_adj_37919.INIT = "0xfffe";
    (* lut_function="(A (B+(C))+!A (B))" *) LUT4 i18305_3_lut (.A(sda_i_reg), 
            .B(n40657), .C(n40808), .Z(sda_i_reg_N_1628));   /* synthesis lineinfo="@22(493[9],497[12])"*/
    defparam i18305_3_lut.INIT = "0xecec";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut_adj_37920 (.A(sda_i_filter[0]), 
            .B(sda_i_filter[3]), .C(sda_i_filter[2]), .D(sda_i_filter[1]), 
            .Z(n40657));
    defparam i3_4_lut_adj_37920.INIT = "0x8000";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i3_4_lut_adj_37921 (.A(sda_i_filter[0]), 
            .B(sda_i_filter[3]), .C(sda_i_filter[2]), .D(sda_i_filter[1]), 
            .Z(n40808));   /* synthesis lineinfo="@22(495[22],495[56])"*/
    defparam i3_4_lut_adj_37921.INIT = "0xfffe";
    (* lut_function="(A (C (D))+!A (B (C)+!B (C (D))))" *) LUT4 i2_3_lut_4_lut (.A(sda_i_reg), 
            .B(n44697), .C(n44845), .D(bit_count_reg[0]), .Z(n41));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i2_3_lut_4_lut.INIT = "0xf040";
    (* lut_function="(A (C+(D))+!A !(B (C+!(D))+!B !(C+(D))))" *) LUT4 i16837_3_lut_4_lut (.A(n44844), 
            .B(n44760), .C(state_reg[1]), .D(n44690), .Z(n46));   /* synthesis lineinfo="@22(335[17],354[20])"*/
    defparam i16837_3_lut_4_lut.INIT = "0xbfb0";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+!(C (D)))))" *) LUT4 i18848_4_lut (.A(n40584), 
            .B(n44855), .C(n16), .D(state_reg[1]), .Z(n5105));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam i18848_4_lut.INIT = "0x3022";
    (* lut_function="(A (B ((D)+!C)+!B !(C))+!A (B (C (D))))" *) LUT4 i30_4_lut (.A(n40006), 
            .B(n44852), .C(\state_reg[2] ), .D(n44732), .Z(n16));   /* synthesis lineinfo="@22(282[9],435[16])"*/
    defparam i30_4_lut.INIT = "0xca0a";
    (* lse_init_val=0, LSE_LINE_FILE_ID=55, LSE_LCOL=1, LSE_RCOL=2, LSE_LLINE=475, LSE_RLINE=510 *) FD1P3XZ data_reg_i0_i0 (.D(data_next_7__N_1526[0]), 
            .SP(n20194), .CK(ADC_DCLK_c), .SR(GND_net), .Q(data_reg[0]));   /* synthesis lineinfo="@22(440[5],501[8])"*/
    defparam data_reg_i0_i0.REGSET = "RESET";
    defparam data_reg_i0_i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module ebr_dp_U22
//

module ebr_dp_U22 (output [15:0]dac_data_rd, input ADC_DCLK_c, input m_axil_rdata_31__N_57, 
            input GND_net, input VCC_net, input \dac_cnt[15] , input \dac_cnt[14] , 
            input \dac_cnt[13] , input \dac_cnt[12] , input \dac_cnt[11] , 
            input \dac_cnt[10] , input \dac_cnt[9] , input [7:0]dac_mem_addr_wr, 
            input [15:0]dac_mem_data_wr, input dac_mem_wr);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \ebr_dp_ipgen_lscc_ram_dp(MEM_ID="ebr_dp",MEM_SIZE="16,256",FAMILY="iCE40UP",WADDR_DEPTH=256,WADDR_WIDTH=8,WDATA_WIDTH=16,RADDR_DEPTH=256,RADDR_WIDTH=8,RDATA_WIDTH=16,RESETMODE="async",INIT_FILE_FORMAT="hex",BYTE_ENABLE=0,BYTE_WIDTH=1)_U19  lscc_ram_dp_inst (.dac_data_rd({dac_data_rd}), 
            .ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .GND_net(GND_net), .VCC_net(VCC_net), .\dac_cnt[15] (\dac_cnt[15] ), 
            .\dac_cnt[14] (\dac_cnt[14] ), .\dac_cnt[13] (\dac_cnt[13] ), 
            .\dac_cnt[12] (\dac_cnt[12] ), .\dac_cnt[11] (\dac_cnt[11] ), 
            .\dac_cnt[10] (\dac_cnt[10] ), .\dac_cnt[9] (\dac_cnt[9] ), 
            .dac_mem_addr_wr({dac_mem_addr_wr}), .dac_mem_data_wr({dac_mem_data_wr}), 
            .dac_mem_wr(dac_mem_wr));   /* synthesis lineinfo="@0(114[99],128[34])"*/
    
endmodule

//
// Verilog Description of module \ebr_dp_ipgen_lscc_ram_dp(MEM_ID="ebr_dp",MEM_SIZE="16,256",FAMILY="iCE40UP",WADDR_DEPTH=256,WADDR_WIDTH=8,WDATA_WIDTH=16,RADDR_DEPTH=256,RADDR_WIDTH=8,RDATA_WIDTH=16,RESETMODE="async",INIT_FILE_FORMAT="hex",BYTE_ENABLE=0,BYTE_WIDTH=1)_U19 
//

module \ebr_dp_ipgen_lscc_ram_dp(MEM_ID="ebr_dp",MEM_SIZE="16,256",FAMILY="iCE40UP",WADDR_DEPTH=256,WADDR_WIDTH=8,WDATA_WIDTH=16,RADDR_DEPTH=256,RADDR_WIDTH=8,RDATA_WIDTH=16,RESETMODE="async",INIT_FILE_FORMAT="hex",BYTE_ENABLE=0,BYTE_WIDTH=1)_U19  (output [15:0]dac_data_rd, 
            input ADC_DCLK_c, input m_axil_rdata_31__N_57, input GND_net, 
            input VCC_net, input \dac_cnt[15] , input \dac_cnt[14] , input \dac_cnt[13] , 
            input \dac_cnt[12] , input \dac_cnt[11] , input \dac_cnt[10] , 
            input \dac_cnt[9] , input [7:0]dac_mem_addr_wr, input [15:0]dac_mem_data_wr, 
            input dac_mem_wr);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \ebr_dp_ipgen_lscc_ram_dp_core(MEM_ID="ebr_dp",MEM_SIZE="16,256",FAMILY="iCE40UP",DATA_WIDTH_W=32'b010000,DATA_WIDTH_R=32'b010000,RESETMODE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)_U17  \NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0  (.dac_data_rd({dac_data_rd}), 
            .ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .GND_net(GND_net), .VCC_net(VCC_net), .\dac_cnt[15] (\dac_cnt[15] ), 
            .\dac_cnt[14] (\dac_cnt[14] ), .\dac_cnt[13] (\dac_cnt[13] ), 
            .\dac_cnt[12] (\dac_cnt[12] ), .\dac_cnt[11] (\dac_cnt[11] ), 
            .\dac_cnt[10] (\dac_cnt[10] ), .\dac_cnt[9] (\dac_cnt[9] ), 
            .dac_mem_addr_wr({dac_mem_addr_wr}), .dac_mem_data_wr({dac_mem_data_wr}), 
            .dac_mem_wr(dac_mem_wr));   /* synthesis lineinfo="@0(660[80],674[83])"*/
    
endmodule

//
// Verilog Description of module \ebr_dp_ipgen_lscc_ram_dp_core(MEM_ID="ebr_dp",MEM_SIZE="16,256",FAMILY="iCE40UP",DATA_WIDTH_W=32'b010000,DATA_WIDTH_R=32'b010000,RESETMODE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)_U17 
//

module \ebr_dp_ipgen_lscc_ram_dp_core(MEM_ID="ebr_dp",MEM_SIZE="16,256",FAMILY="iCE40UP",DATA_WIDTH_W=32'b010000,DATA_WIDTH_R=32'b010000,RESETMODE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)_U17  (output [15:0]dac_data_rd, 
            input ADC_DCLK_c, input m_axil_rdata_31__N_57, input GND_net, 
            input VCC_net, input \dac_cnt[15] , input \dac_cnt[14] , input \dac_cnt[13] , 
            input \dac_cnt[12] , input \dac_cnt[11] , input \dac_cnt[10] , 
            input \dac_cnt[9] , input [7:0]dac_mem_addr_wr, input [15:0]dac_mem_data_wr, 
            input dac_mem_wr);
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [15:0]\ICE_MEM.rd_data_w ;   /* synthesis lineinfo="@0(3346[45],3346[54])"*/
    
    wire VCC_net_c;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) EBR_B \ICE_MEM.u_mem0  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(GND_net), .RADDR7(GND_net), .RADDR6(\dac_cnt[15] ), 
            .RADDR5(\dac_cnt[14] ), .RADDR4(\dac_cnt[13] ), .RADDR3(\dac_cnt[12] ), 
            .RADDR2(\dac_cnt[11] ), .RADDR1(\dac_cnt[10] ), .RADDR0(\dac_cnt[9] ), 
            .WADDR10(GND_net), .WADDR9(GND_net), .WADDR8(GND_net), .WADDR7(dac_mem_addr_wr[7]), 
            .WADDR6(dac_mem_addr_wr[6]), .WADDR5(dac_mem_addr_wr[5]), .WADDR4(dac_mem_addr_wr[4]), 
            .WADDR3(dac_mem_addr_wr[3]), .WADDR2(dac_mem_addr_wr[2]), .WADDR1(dac_mem_addr_wr[1]), 
            .WADDR0(dac_mem_addr_wr[0]), .MASK_N15(GND_net), .MASK_N14(GND_net), 
            .MASK_N13(GND_net), .MASK_N12(GND_net), .MASK_N11(GND_net), 
            .MASK_N10(GND_net), .MASK_N9(GND_net), .MASK_N8(GND_net), 
            .MASK_N7(GND_net), .MASK_N6(GND_net), .MASK_N5(GND_net), .MASK_N4(GND_net), 
            .MASK_N3(GND_net), .MASK_N2(GND_net), .MASK_N1(GND_net), .MASK_N0(GND_net), 
            .WDATA15(dac_mem_data_wr[15]), .WDATA14(dac_mem_data_wr[14]), 
            .WDATA13(dac_mem_data_wr[13]), .WDATA12(dac_mem_data_wr[12]), 
            .WDATA11(dac_mem_data_wr[11]), .WDATA10(dac_mem_data_wr[10]), 
            .WDATA9(dac_mem_data_wr[9]), .WDATA8(dac_mem_data_wr[8]), .WDATA7(dac_mem_data_wr[7]), 
            .WDATA6(dac_mem_data_wr[6]), .WDATA5(dac_mem_data_wr[5]), .WDATA4(dac_mem_data_wr[4]), 
            .WDATA3(dac_mem_data_wr[3]), .WDATA2(dac_mem_data_wr[2]), .WDATA1(dac_mem_data_wr[1]), 
            .WDATA0(dac_mem_data_wr[0]), .RCLKE(VCC_net), .RCLK(ADC_DCLK_c), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(ADC_DCLK_c), .WE(dac_mem_wr), 
            .RDATA15(\ICE_MEM.rd_data_w [15]), .RDATA14(\ICE_MEM.rd_data_w [14]), 
            .RDATA13(\ICE_MEM.rd_data_w [13]), .RDATA12(\ICE_MEM.rd_data_w [12]), 
            .RDATA11(\ICE_MEM.rd_data_w [11]), .RDATA10(\ICE_MEM.rd_data_w [10]), 
            .RDATA9(\ICE_MEM.rd_data_w [9]), .RDATA8(\ICE_MEM.rd_data_w [8]), 
            .RDATA7(\ICE_MEM.rd_data_w [7]), .RDATA6(\ICE_MEM.rd_data_w [6]), 
            .RDATA5(\ICE_MEM.rd_data_w [5]), .RDATA4(\ICE_MEM.rd_data_w [4]), 
            .RDATA3(\ICE_MEM.rd_data_w [3]), .RDATA2(\ICE_MEM.rd_data_w [2]), 
            .RDATA1(\ICE_MEM.rd_data_w [1]), .RDATA0(\ICE_MEM.rd_data_w [0]));   /* synthesis lineinfo="@0(660[80],674[83])"*/
    defparam \ICE_MEM.u_mem0 .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .DATA_WIDTH_W = "16";
    defparam \ICE_MEM.u_mem0 .DATA_WIDTH_R = "16";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i1  (.D(\ICE_MEM.rd_data_w [1]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_data_rd[1]));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i1 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i2  (.D(\ICE_MEM.rd_data_w [2]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_data_rd[2]));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i2 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i3  (.D(\ICE_MEM.rd_data_w [3]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_data_rd[3]));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i3 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i4  (.D(\ICE_MEM.rd_data_w [4]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_data_rd[4]));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i4 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i5  (.D(\ICE_MEM.rd_data_w [5]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_data_rd[5]));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i5 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i6  (.D(\ICE_MEM.rd_data_w [6]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_data_rd[6]));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i6 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i7  (.D(\ICE_MEM.rd_data_w [7]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_data_rd[7]));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i7 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i8  (.D(\ICE_MEM.rd_data_w [8]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_data_rd[8]));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i8 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i9  (.D(\ICE_MEM.rd_data_w [9]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_data_rd[9]));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i9 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i10  (.D(\ICE_MEM.rd_data_w [10]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_data_rd[10]));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i10 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i11  (.D(\ICE_MEM.rd_data_w [11]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_data_rd[11]));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i11 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i12  (.D(\ICE_MEM.rd_data_w [12]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_data_rd[12]));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i12 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i13  (.D(\ICE_MEM.rd_data_w [13]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_data_rd[13]));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i13 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i14  (.D(\ICE_MEM.rd_data_w [14]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_data_rd[14]));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i14 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i15  (.D(\ICE_MEM.rd_data_w [15]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_data_rd[15]));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i15 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i0  (.D(\ICE_MEM.rd_data_w [0]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(dac_data_rd[0]));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i0 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i0 .SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module ebr_dp
//

module ebr_dp (output \from_fft_ram_to_i2s[0] , input ADC_DCLK_c, input m_axil_rdata_31__N_57, 
            input GND_net, input VCC_net, input \fft_memory_addr[7] , 
            input \fft_memory_addr[6] , input \fft_memory_addr[5] , input \fft_memory_addr[4] , 
            input \fft_memory_addr[3] , input \fft_memory_addr[2] , input \fft_memory_addr[1] , 
            input \fft_memory_addr[0] , input [7:0]fft_mem_addr_wr_z, input \fft_mem_data_wr_z[7] , 
            input \fft_mem_data_wr_z[6] , input \fft_mem_data_wr_z[5] , 
            input \fft_mem_data_wr_z[4] , input \fft_mem_data_wr_z[3] , 
            input \fft_mem_data_wr_z[2] , input \fft_mem_data_wr_z[1] , 
            input \fft_mem_data_wr_z[0] , input fft_mem_wr_z, output \from_fft_ram_to_i2s[1] , 
            output \from_fft_ram_to_i2s[2] , output \from_fft_ram_to_i2s[3] , 
            output \from_fft_ram_to_i2s[4] , output \from_fft_ram_to_i2s[5] , 
            output \from_fft_ram_to_i2s[6] , output \from_fft_ram_to_i2s[7] , 
            output \from_fft_ram_to_i2c[8] , output \from_fft_ram_to_i2c[9] , 
            output \from_fft_ram_to_i2c[10] , output \from_fft_ram_to_i2c[11] , 
            output \from_fft_ram_to_i2c[12] , output \from_fft_ram_to_i2c[13] , 
            output \from_fft_ram_to_i2c[14] , output \from_fft_ram_to_i2c[15] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \ebr_dp_ipgen_lscc_ram_dp(MEM_ID="ebr_dp",MEM_SIZE="16,256",FAMILY="iCE40UP",WADDR_DEPTH=256,WADDR_WIDTH=8,WDATA_WIDTH=16,RADDR_DEPTH=256,RADDR_WIDTH=8,RDATA_WIDTH=16,RESETMODE="async",INIT_FILE_FORMAT="hex",BYTE_ENABLE=0,BYTE_WIDTH=1)  lscc_ram_dp_inst (.\from_fft_ram_to_i2s[0] (\from_fft_ram_to_i2s[0] ), 
            .ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .GND_net(GND_net), .VCC_net(VCC_net), .\fft_memory_addr[7] (\fft_memory_addr[7] ), 
            .\fft_memory_addr[6] (\fft_memory_addr[6] ), .\fft_memory_addr[5] (\fft_memory_addr[5] ), 
            .\fft_memory_addr[4] (\fft_memory_addr[4] ), .\fft_memory_addr[3] (\fft_memory_addr[3] ), 
            .\fft_memory_addr[2] (\fft_memory_addr[2] ), .\fft_memory_addr[1] (\fft_memory_addr[1] ), 
            .\fft_memory_addr[0] (\fft_memory_addr[0] ), .fft_mem_addr_wr_z({fft_mem_addr_wr_z}), 
            .\fft_mem_data_wr_z[7] (\fft_mem_data_wr_z[7] ), .\fft_mem_data_wr_z[6] (\fft_mem_data_wr_z[6] ), 
            .\fft_mem_data_wr_z[5] (\fft_mem_data_wr_z[5] ), .\fft_mem_data_wr_z[4] (\fft_mem_data_wr_z[4] ), 
            .\fft_mem_data_wr_z[3] (\fft_mem_data_wr_z[3] ), .\fft_mem_data_wr_z[2] (\fft_mem_data_wr_z[2] ), 
            .\fft_mem_data_wr_z[1] (\fft_mem_data_wr_z[1] ), .\fft_mem_data_wr_z[0] (\fft_mem_data_wr_z[0] ), 
            .fft_mem_wr_z(fft_mem_wr_z), .\from_fft_ram_to_i2s[1] (\from_fft_ram_to_i2s[1] ), 
            .\from_fft_ram_to_i2s[2] (\from_fft_ram_to_i2s[2] ), .\from_fft_ram_to_i2s[3] (\from_fft_ram_to_i2s[3] ), 
            .\from_fft_ram_to_i2s[4] (\from_fft_ram_to_i2s[4] ), .\from_fft_ram_to_i2s[5] (\from_fft_ram_to_i2s[5] ), 
            .\from_fft_ram_to_i2s[6] (\from_fft_ram_to_i2s[6] ), .\from_fft_ram_to_i2s[7] (\from_fft_ram_to_i2s[7] ), 
            .\from_fft_ram_to_i2c[8] (\from_fft_ram_to_i2c[8] ), .\from_fft_ram_to_i2c[9] (\from_fft_ram_to_i2c[9] ), 
            .\from_fft_ram_to_i2c[10] (\from_fft_ram_to_i2c[10] ), .\from_fft_ram_to_i2c[11] (\from_fft_ram_to_i2c[11] ), 
            .\from_fft_ram_to_i2c[12] (\from_fft_ram_to_i2c[12] ), .\from_fft_ram_to_i2c[13] (\from_fft_ram_to_i2c[13] ), 
            .\from_fft_ram_to_i2c[14] (\from_fft_ram_to_i2c[14] ), .\from_fft_ram_to_i2c[15] (\from_fft_ram_to_i2c[15] ));   /* synthesis lineinfo="@0(114[99],128[34])"*/
    
endmodule

//
// Verilog Description of module \ebr_dp_ipgen_lscc_ram_dp(MEM_ID="ebr_dp",MEM_SIZE="16,256",FAMILY="iCE40UP",WADDR_DEPTH=256,WADDR_WIDTH=8,WDATA_WIDTH=16,RADDR_DEPTH=256,RADDR_WIDTH=8,RDATA_WIDTH=16,RESETMODE="async",INIT_FILE_FORMAT="hex",BYTE_ENABLE=0,BYTE_WIDTH=1) 
//

module \ebr_dp_ipgen_lscc_ram_dp(MEM_ID="ebr_dp",MEM_SIZE="16,256",FAMILY="iCE40UP",WADDR_DEPTH=256,WADDR_WIDTH=8,WDATA_WIDTH=16,RADDR_DEPTH=256,RADDR_WIDTH=8,RDATA_WIDTH=16,RESETMODE="async",INIT_FILE_FORMAT="hex",BYTE_ENABLE=0,BYTE_WIDTH=1)  (output \from_fft_ram_to_i2s[0] , 
            input ADC_DCLK_c, input m_axil_rdata_31__N_57, input GND_net, 
            input VCC_net, input \fft_memory_addr[7] , input \fft_memory_addr[6] , 
            input \fft_memory_addr[5] , input \fft_memory_addr[4] , input \fft_memory_addr[3] , 
            input \fft_memory_addr[2] , input \fft_memory_addr[1] , input \fft_memory_addr[0] , 
            input [7:0]fft_mem_addr_wr_z, input \fft_mem_data_wr_z[7] , 
            input \fft_mem_data_wr_z[6] , input \fft_mem_data_wr_z[5] , 
            input \fft_mem_data_wr_z[4] , input \fft_mem_data_wr_z[3] , 
            input \fft_mem_data_wr_z[2] , input \fft_mem_data_wr_z[1] , 
            input \fft_mem_data_wr_z[0] , input fft_mem_wr_z, output \from_fft_ram_to_i2s[1] , 
            output \from_fft_ram_to_i2s[2] , output \from_fft_ram_to_i2s[3] , 
            output \from_fft_ram_to_i2s[4] , output \from_fft_ram_to_i2s[5] , 
            output \from_fft_ram_to_i2s[6] , output \from_fft_ram_to_i2s[7] , 
            output \from_fft_ram_to_i2c[8] , output \from_fft_ram_to_i2c[9] , 
            output \from_fft_ram_to_i2c[10] , output \from_fft_ram_to_i2c[11] , 
            output \from_fft_ram_to_i2c[12] , output \from_fft_ram_to_i2c[13] , 
            output \from_fft_ram_to_i2c[14] , output \from_fft_ram_to_i2c[15] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    
    \ebr_dp_ipgen_lscc_ram_dp_core(MEM_ID="ebr_dp",MEM_SIZE="16,256",FAMILY="iCE40UP",DATA_WIDTH_W=32'b010000,DATA_WIDTH_R=32'b010000,RESETMODE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)  \NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0  (.\from_fft_ram_to_i2s[0] (\from_fft_ram_to_i2s[0] ), 
            .ADC_DCLK_c(ADC_DCLK_c), .m_axil_rdata_31__N_57(m_axil_rdata_31__N_57), 
            .GND_net(GND_net), .VCC_net(VCC_net), .\fft_memory_addr[7] (\fft_memory_addr[7] ), 
            .\fft_memory_addr[6] (\fft_memory_addr[6] ), .\fft_memory_addr[5] (\fft_memory_addr[5] ), 
            .\fft_memory_addr[4] (\fft_memory_addr[4] ), .\fft_memory_addr[3] (\fft_memory_addr[3] ), 
            .\fft_memory_addr[2] (\fft_memory_addr[2] ), .\fft_memory_addr[1] (\fft_memory_addr[1] ), 
            .\fft_memory_addr[0] (\fft_memory_addr[0] ), .fft_mem_addr_wr_z({fft_mem_addr_wr_z}), 
            .\fft_mem_data_wr_z[7] (\fft_mem_data_wr_z[7] ), .\fft_mem_data_wr_z[6] (\fft_mem_data_wr_z[6] ), 
            .\fft_mem_data_wr_z[5] (\fft_mem_data_wr_z[5] ), .\fft_mem_data_wr_z[4] (\fft_mem_data_wr_z[4] ), 
            .\fft_mem_data_wr_z[3] (\fft_mem_data_wr_z[3] ), .\fft_mem_data_wr_z[2] (\fft_mem_data_wr_z[2] ), 
            .\fft_mem_data_wr_z[1] (\fft_mem_data_wr_z[1] ), .\fft_mem_data_wr_z[0] (\fft_mem_data_wr_z[0] ), 
            .fft_mem_wr_z(fft_mem_wr_z), .\from_fft_ram_to_i2s[1] (\from_fft_ram_to_i2s[1] ), 
            .\from_fft_ram_to_i2s[2] (\from_fft_ram_to_i2s[2] ), .\from_fft_ram_to_i2s[3] (\from_fft_ram_to_i2s[3] ), 
            .\from_fft_ram_to_i2s[4] (\from_fft_ram_to_i2s[4] ), .\from_fft_ram_to_i2s[5] (\from_fft_ram_to_i2s[5] ), 
            .\from_fft_ram_to_i2s[6] (\from_fft_ram_to_i2s[6] ), .\from_fft_ram_to_i2s[7] (\from_fft_ram_to_i2s[7] ), 
            .\from_fft_ram_to_i2c[8] (\from_fft_ram_to_i2c[8] ), .\from_fft_ram_to_i2c[9] (\from_fft_ram_to_i2c[9] ), 
            .\from_fft_ram_to_i2c[10] (\from_fft_ram_to_i2c[10] ), .\from_fft_ram_to_i2c[11] (\from_fft_ram_to_i2c[11] ), 
            .\from_fft_ram_to_i2c[12] (\from_fft_ram_to_i2c[12] ), .\from_fft_ram_to_i2c[13] (\from_fft_ram_to_i2c[13] ), 
            .\from_fft_ram_to_i2c[14] (\from_fft_ram_to_i2c[14] ), .\from_fft_ram_to_i2c[15] (\from_fft_ram_to_i2c[15] ));   /* synthesis lineinfo="@0(660[80],674[83])"*/
    
endmodule

//
// Verilog Description of module \ebr_dp_ipgen_lscc_ram_dp_core(MEM_ID="ebr_dp",MEM_SIZE="16,256",FAMILY="iCE40UP",DATA_WIDTH_W=32'b010000,DATA_WIDTH_R=32'b010000,RESETMODE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0) 
//

module \ebr_dp_ipgen_lscc_ram_dp_core(MEM_ID="ebr_dp",MEM_SIZE="16,256",FAMILY="iCE40UP",DATA_WIDTH_W=32'b010000,DATA_WIDTH_R=32'b010000,RESETMODE="async",BYTE_ENABLE=1'b0,POSx=32'b0,POSy=32'b0)  (output \from_fft_ram_to_i2s[0] , 
            input ADC_DCLK_c, input m_axil_rdata_31__N_57, input GND_net, 
            input VCC_net, input \fft_memory_addr[7] , input \fft_memory_addr[6] , 
            input \fft_memory_addr[5] , input \fft_memory_addr[4] , input \fft_memory_addr[3] , 
            input \fft_memory_addr[2] , input \fft_memory_addr[1] , input \fft_memory_addr[0] , 
            input [7:0]fft_mem_addr_wr_z, input \fft_mem_data_wr_z[7] , 
            input \fft_mem_data_wr_z[6] , input \fft_mem_data_wr_z[5] , 
            input \fft_mem_data_wr_z[4] , input \fft_mem_data_wr_z[3] , 
            input \fft_mem_data_wr_z[2] , input \fft_mem_data_wr_z[1] , 
            input \fft_mem_data_wr_z[0] , input fft_mem_wr_z, output \from_fft_ram_to_i2s[1] , 
            output \from_fft_ram_to_i2s[2] , output \from_fft_ram_to_i2s[3] , 
            output \from_fft_ram_to_i2s[4] , output \from_fft_ram_to_i2s[5] , 
            output \from_fft_ram_to_i2s[6] , output \from_fft_ram_to_i2s[7] , 
            output \from_fft_ram_to_i2c[8] , output \from_fft_ram_to_i2c[9] , 
            output \from_fft_ram_to_i2c[10] , output \from_fft_ram_to_i2c[11] , 
            output \from_fft_ram_to_i2c[12] , output \from_fft_ram_to_i2c[13] , 
            output \from_fft_ram_to_i2c[14] , output \from_fft_ram_to_i2c[15] );
    
    (* is_clock=1 *) wire ADC_DCLK_c;   /* synthesis lineinfo="@34(27[15],27[23])"*/
    wire [15:0]\ICE_MEM.rd_data_w ;   /* synthesis lineinfo="@0(3346[45],3346[54])"*/
    
    wire VCC_net_c;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) EBR_B \ICE_MEM.u_mem0  (.RADDR10(GND_net), 
            .RADDR9(GND_net), .RADDR8(GND_net), .RADDR7(\fft_memory_addr[7] ), 
            .RADDR6(\fft_memory_addr[6] ), .RADDR5(\fft_memory_addr[5] ), 
            .RADDR4(\fft_memory_addr[4] ), .RADDR3(\fft_memory_addr[3] ), 
            .RADDR2(\fft_memory_addr[2] ), .RADDR1(\fft_memory_addr[1] ), 
            .RADDR0(\fft_memory_addr[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(fft_mem_addr_wr_z[7]), .WADDR6(fft_mem_addr_wr_z[6]), 
            .WADDR5(fft_mem_addr_wr_z[5]), .WADDR4(fft_mem_addr_wr_z[4]), 
            .WADDR3(fft_mem_addr_wr_z[3]), .WADDR2(fft_mem_addr_wr_z[2]), 
            .WADDR1(fft_mem_addr_wr_z[1]), .WADDR0(fft_mem_addr_wr_z[0]), 
            .MASK_N15(GND_net), .MASK_N14(GND_net), .MASK_N13(GND_net), 
            .MASK_N12(GND_net), .MASK_N11(GND_net), .MASK_N10(GND_net), 
            .MASK_N9(GND_net), .MASK_N8(GND_net), .MASK_N7(GND_net), .MASK_N6(GND_net), 
            .MASK_N5(GND_net), .MASK_N4(GND_net), .MASK_N3(GND_net), .MASK_N2(GND_net), 
            .MASK_N1(GND_net), .MASK_N0(GND_net), .WDATA15(GND_net), .WDATA14(GND_net), 
            .WDATA13(GND_net), .WDATA12(GND_net), .WDATA11(GND_net), .WDATA10(GND_net), 
            .WDATA9(GND_net), .WDATA8(GND_net), .WDATA7(\fft_mem_data_wr_z[7] ), 
            .WDATA6(\fft_mem_data_wr_z[6] ), .WDATA5(\fft_mem_data_wr_z[5] ), 
            .WDATA4(\fft_mem_data_wr_z[4] ), .WDATA3(\fft_mem_data_wr_z[3] ), 
            .WDATA2(\fft_mem_data_wr_z[2] ), .WDATA1(\fft_mem_data_wr_z[1] ), 
            .WDATA0(\fft_mem_data_wr_z[0] ), .RCLKE(VCC_net), .RCLK(ADC_DCLK_c), 
            .RE(VCC_net), .WCLKE(VCC_net), .WCLK(ADC_DCLK_c), .WE(fft_mem_wr_z), 
            .RDATA15(\ICE_MEM.rd_data_w [15]), .RDATA14(\ICE_MEM.rd_data_w [14]), 
            .RDATA13(\ICE_MEM.rd_data_w [13]), .RDATA12(\ICE_MEM.rd_data_w [12]), 
            .RDATA11(\ICE_MEM.rd_data_w [11]), .RDATA10(\ICE_MEM.rd_data_w [10]), 
            .RDATA9(\ICE_MEM.rd_data_w [9]), .RDATA8(\ICE_MEM.rd_data_w [8]), 
            .RDATA7(\ICE_MEM.rd_data_w [7]), .RDATA6(\ICE_MEM.rd_data_w [6]), 
            .RDATA5(\ICE_MEM.rd_data_w [5]), .RDATA4(\ICE_MEM.rd_data_w [4]), 
            .RDATA3(\ICE_MEM.rd_data_w [3]), .RDATA2(\ICE_MEM.rd_data_w [2]), 
            .RDATA1(\ICE_MEM.rd_data_w [1]), .RDATA0(\ICE_MEM.rd_data_w [0]));   /* synthesis lineinfo="@0(660[80],674[83])"*/
    defparam \ICE_MEM.u_mem0 .INIT_0 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_1 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_2 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_3 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
    defparam \ICE_MEM.u_mem0 .DATA_WIDTH_W = "16";
    defparam \ICE_MEM.u_mem0 .DATA_WIDTH_R = "16";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i1  (.D(\ICE_MEM.rd_data_w [1]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_ram_to_i2s[1] ));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i1 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i1 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i2  (.D(\ICE_MEM.rd_data_w [2]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_ram_to_i2s[2] ));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i2 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i2 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i3  (.D(\ICE_MEM.rd_data_w [3]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_ram_to_i2s[3] ));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i3 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i3 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i4  (.D(\ICE_MEM.rd_data_w [4]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_ram_to_i2s[4] ));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i4 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i4 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i5  (.D(\ICE_MEM.rd_data_w [5]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_ram_to_i2s[5] ));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i5 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i5 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i6  (.D(\ICE_MEM.rd_data_w [6]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_ram_to_i2s[6] ));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i6 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i6 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i7  (.D(\ICE_MEM.rd_data_w [7]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_ram_to_i2s[7] ));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i7 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i7 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i8  (.D(\ICE_MEM.rd_data_w [8]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_ram_to_i2c[8] ));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i8 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i8 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i9  (.D(\ICE_MEM.rd_data_w [9]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_ram_to_i2c[9] ));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i9 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i9 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i10  (.D(\ICE_MEM.rd_data_w [10]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_ram_to_i2c[10] ));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i10 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i10 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i11  (.D(\ICE_MEM.rd_data_w [11]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_ram_to_i2c[11] ));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i11 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i11 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i12  (.D(\ICE_MEM.rd_data_w [12]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_ram_to_i2c[12] ));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i12 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i12 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i13  (.D(\ICE_MEM.rd_data_w [13]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_ram_to_i2c[13] ));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i13 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i13 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i14  (.D(\ICE_MEM.rd_data_w [14]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_ram_to_i2c[14] ));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i14 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i14 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i15  (.D(\ICE_MEM.rd_data_w [15]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_ram_to_i2c[15] ));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i15 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i15 .SRMODE = "ASYNC";
    (* LSE_LINE_FILE_ID=88, LSE_LCOL=80, LSE_RCOL=83, LSE_LLINE=660, LSE_RLINE=674 *) FD1P3XZ \ICE_MEM.genblk6.rd_buff_r_i0  (.D(\ICE_MEM.rd_data_w [0]), 
            .SP(VCC_net_c), .CK(ADC_DCLK_c), .SR(m_axil_rdata_31__N_57), 
            .Q(\from_fft_ram_to_i2s[0] ));   /* synthesis lineinfo="@0(3902[45],3912[52])"*/
    defparam \ICE_MEM.genblk6.rd_buff_r_i0 .REGSET = "RESET";
    defparam \ICE_MEM.genblk6.rd_buff_r_i0 .SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module \i2s_tx(AUDIO_DW=8) 
//

module \i2s_tx(AUDIO_DW=8)  (input \to_i2s_left[0] , input i2s_clk_c, output i2s_lrclk_c, 
            output i2s_data_c, input \to_i2s_right[0] , input \to_i2s_right[1] , 
            input \to_i2s_right[2] , input \to_i2s_right[3] , input \to_i2s_right[4] , 
            input \to_i2s_right[5] , input \to_i2s_right[6] , input \to_i2s_right[7] , 
            input \to_i2s_left[1] , input \to_i2s_left[2] , input \to_i2s_left[3] , 
            input \to_i2s_left[4] , input \to_i2s_left[5] , input \to_i2s_left[6] , 
            input \to_i2s_left[7] );
    
    (* is_clock=1 *) wire i2s_clk_c;   /* synthesis lineinfo="@34(43[15],43[22])"*/
    
    wire left_7__N_2175;
    wire [7:0]left;   /* synthesis lineinfo="@26(20[21],20[25])"*/
    
    wire lrclk_N_2178, sdata_N_2179;
    wire [7:0]right;   /* synthesis lineinfo="@26(21[21],21[26])"*/
    wire [7:0]bit_cnt;   /* synthesis lineinfo="@26(19[21],19[28])"*/
    wire [7:0]n37;
    
    wire n39913, n2, n19211, n44857, n44757, n44541, n43308, n42461, 
        n44826, n43314, n43302, n44669, n44588, n42463, n42464, 
        n42458, n42457, n43299, n43311, n44714, n43305, GND_net, 
        VCC_net;
    
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=703, LSE_RLINE=717 *) FD1P3XZ lrclk (.D(lrclk_N_2178), 
            .SP(VCC_net), .CK(i2s_clk_c), .SR(GND_net), .Q(i2s_lrclk_c));   /* synthesis lineinfo="@26(45[8],50[4])"*/
    defparam lrclk.REGSET = "RESET";
    defparam lrclk.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=703, LSE_RLINE=717 *) FD1P3XZ sdata (.D(sdata_N_2179), 
            .SP(VCC_net), .CK(i2s_clk_c), .SR(GND_net), .Q(i2s_data_c));   /* synthesis lineinfo="@26(52[8],55[4])"*/
    defparam sdata.REGSET = "RESET";
    defparam sdata.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=1, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=703, LSE_RLINE=717 *) FD1P3XZ right_i0 (.D(\to_i2s_right[0] ), 
            .SP(left_7__N_2175), .CK(i2s_clk_c), .SR(GND_net), .Q(right[0]));   /* synthesis lineinfo="@26(33[8],42[4])"*/
    defparam right_i0.REGSET = "RESET";
    defparam right_i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=703, LSE_RLINE=717 *) FD1P3XZ right_i1 (.D(\to_i2s_right[1] ), 
            .SP(left_7__N_2175), .CK(i2s_clk_c), .SR(GND_net), .Q(right[1]));   /* synthesis lineinfo="@26(33[8],42[4])"*/
    defparam right_i1.REGSET = "RESET";
    defparam right_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=703, LSE_RLINE=717 *) FD1P3XZ right_i2 (.D(\to_i2s_right[2] ), 
            .SP(left_7__N_2175), .CK(i2s_clk_c), .SR(GND_net), .Q(right[2]));   /* synthesis lineinfo="@26(33[8],42[4])"*/
    defparam right_i2.REGSET = "RESET";
    defparam right_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=703, LSE_RLINE=717 *) FD1P3XZ right_i3 (.D(\to_i2s_right[3] ), 
            .SP(left_7__N_2175), .CK(i2s_clk_c), .SR(GND_net), .Q(right[3]));   /* synthesis lineinfo="@26(33[8],42[4])"*/
    defparam right_i3.REGSET = "RESET";
    defparam right_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=703, LSE_RLINE=717 *) FD1P3XZ right_i4 (.D(\to_i2s_right[4] ), 
            .SP(left_7__N_2175), .CK(i2s_clk_c), .SR(GND_net), .Q(right[4]));   /* synthesis lineinfo="@26(33[8],42[4])"*/
    defparam right_i4.REGSET = "RESET";
    defparam right_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=703, LSE_RLINE=717 *) FD1P3XZ right_i5 (.D(\to_i2s_right[5] ), 
            .SP(left_7__N_2175), .CK(i2s_clk_c), .SR(GND_net), .Q(right[5]));   /* synthesis lineinfo="@26(33[8],42[4])"*/
    defparam right_i5.REGSET = "RESET";
    defparam right_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=703, LSE_RLINE=717 *) FD1P3XZ right_i6 (.D(\to_i2s_right[6] ), 
            .SP(left_7__N_2175), .CK(i2s_clk_c), .SR(GND_net), .Q(right[6]));   /* synthesis lineinfo="@26(33[8],42[4])"*/
    defparam right_i6.REGSET = "RESET";
    defparam right_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=703, LSE_RLINE=717 *) FD1P3XZ right_i7 (.D(\to_i2s_right[7] ), 
            .SP(left_7__N_2175), .CK(i2s_clk_c), .SR(GND_net), .Q(right[7]));   /* synthesis lineinfo="@26(33[8],42[4])"*/
    defparam right_i7.REGSET = "RESET";
    defparam right_i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ bit_cnt_780__i0 (.D(n37[0]), .SP(VCC_net), 
            .CK(i2s_clk_c), .SR(n2), .Q(bit_cnt[0]));   /* synthesis lineinfo="@26(29[14],29[25])"*/
    defparam bit_cnt_780__i0.REGSET = "SET";
    defparam bit_cnt_780__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 i28184_1_lut (.A(bit_cnt[0]), .Z(n37[0]));   /* synthesis lineinfo="@26(29[14],29[25])"*/
    defparam i28184_1_lut.INIT = "0x5555";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(bit_cnt[3]), .B(n39913), 
            .Z(n2));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+!(B)))" *) LUT4 left_7__I_37580_2_lut (.A(n19211), 
            .B(i2s_lrclk_c), .Z(left_7__N_2175));   /* synthesis lineinfo="@26(38[6],38[35])"*/
    defparam left_7__I_37580_2_lut.INIT = "0x4444";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i1_4_lut (.A(bit_cnt[3]), .B(n39913), 
            .C(n44857), .D(bit_cnt[2]), .Z(n19211));
    defparam i1_4_lut.INIT = "0xfffd";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_4_lut_adj_37854 (.A(bit_cnt[5]), 
            .B(bit_cnt[7]), .C(bit_cnt[4]), .D(bit_cnt[6]), .Z(n39913));
    defparam i1_4_lut_adj_37854.INIT = "0xfffe";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28207_2_lut_3_lut_4_lut (.A(bit_cnt[2]), 
            .B(n44757), .C(bit_cnt[4]), .D(bit_cnt[3]), .Z(n37[4]));   /* synthesis lineinfo="@26(29[14],29[25])"*/
    defparam i28207_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i28210_2_lut_rep_1224_3_lut_4_lut (.A(bit_cnt[2]), 
            .B(n44757), .C(bit_cnt[4]), .D(bit_cnt[3]), .Z(n44541));   /* synthesis lineinfo="@26(29[14],29[25])"*/
    defparam i28210_2_lut_rep_1224_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B)+!A !(B))" *) LUT4 i1_2_lut_adj_37855 (.A(i2s_lrclk_c), 
            .B(n19211), .Z(lrclk_N_2178));
    defparam i1_2_lut_adj_37855.INIT = "0x9999";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=703, LSE_RLINE=717 *) FD1P3XZ left_i0_i1 (.D(\to_i2s_left[1] ), 
            .SP(left_7__N_2175), .CK(i2s_clk_c), .SR(GND_net), .Q(left[1]));   /* synthesis lineinfo="@26(33[8],42[4])"*/
    defparam left_i0_i1.REGSET = "RESET";
    defparam left_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35599_3_lut (.A(n43308), 
            .B(n42461), .C(i2s_lrclk_c), .Z(sdata_N_2179));
    defparam i35599_3_lut.INIT = "0xcaca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=703, LSE_RLINE=717 *) FD1P3XZ left_i0_i2 (.D(\to_i2s_left[2] ), 
            .SP(left_7__N_2175), .CK(i2s_clk_c), .SR(GND_net), .Q(left[2]));   /* synthesis lineinfo="@26(33[8],42[4])"*/
    defparam left_i0_i2.REGSET = "RESET";
    defparam left_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=703, LSE_RLINE=717 *) FD1P3XZ left_i0_i3 (.D(\to_i2s_left[3] ), 
            .SP(left_7__N_2175), .CK(i2s_clk_c), .SR(GND_net), .Q(left[3]));   /* synthesis lineinfo="@26(33[8],42[4])"*/
    defparam left_i0_i3.REGSET = "RESET";
    defparam left_i0_i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=703, LSE_RLINE=717 *) FD1P3XZ left_i0_i4 (.D(\to_i2s_left[4] ), 
            .SP(left_7__N_2175), .CK(i2s_clk_c), .SR(GND_net), .Q(left[4]));   /* synthesis lineinfo="@26(33[8],42[4])"*/
    defparam left_i0_i4.REGSET = "RESET";
    defparam left_i0_i4.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=703, LSE_RLINE=717 *) FD1P3XZ left_i0_i5 (.D(\to_i2s_left[5] ), 
            .SP(left_7__N_2175), .CK(i2s_clk_c), .SR(GND_net), .Q(left[5]));   /* synthesis lineinfo="@26(33[8],42[4])"*/
    defparam left_i0_i5.REGSET = "RESET";
    defparam left_i0_i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=703, LSE_RLINE=717 *) FD1P3XZ left_i0_i6 (.D(\to_i2s_left[6] ), 
            .SP(left_7__N_2175), .CK(i2s_clk_c), .SR(GND_net), .Q(left[6]));   /* synthesis lineinfo="@26(33[8],42[4])"*/
    defparam left_i0_i6.REGSET = "RESET";
    defparam left_i0_i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=703, LSE_RLINE=717 *) FD1P3XZ left_i0_i7 (.D(\to_i2s_left[7] ), 
            .SP(left_7__N_2175), .CK(i2s_clk_c), .SR(GND_net), .Q(left[7]));   /* synthesis lineinfo="@26(33[8],42[4])"*/
    defparam left_i0_i7.REGSET = "RESET";
    defparam left_i0_i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ bit_cnt_780__i1 (.D(n44826), .SP(VCC_net), 
            .CK(i2s_clk_c), .SR(n2), .Q(bit_cnt[1]));   /* synthesis lineinfo="@26(29[14],29[25])"*/
    defparam bit_cnt_780__i1.REGSET = "RESET";
    defparam bit_cnt_780__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ bit_cnt_780__i2 (.D(n37[2]), .SP(VCC_net), 
            .CK(i2s_clk_c), .SR(n2), .Q(bit_cnt[2]));   /* synthesis lineinfo="@26(29[14],29[25])"*/
    defparam bit_cnt_780__i2.REGSET = "RESET";
    defparam bit_cnt_780__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ bit_cnt_780__i3 (.D(n37[3]), .SP(VCC_net), 
            .CK(i2s_clk_c), .SR(n2), .Q(bit_cnt[3]));   /* synthesis lineinfo="@26(29[14],29[25])"*/
    defparam bit_cnt_780__i3.REGSET = "RESET";
    defparam bit_cnt_780__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ bit_cnt_780__i4 (.D(n37[4]), .SP(VCC_net), 
            .CK(i2s_clk_c), .SR(n2), .Q(bit_cnt[4]));   /* synthesis lineinfo="@26(29[14],29[25])"*/
    defparam bit_cnt_780__i4.REGSET = "RESET";
    defparam bit_cnt_780__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ bit_cnt_780__i5 (.D(n37[5]), .SP(VCC_net), 
            .CK(i2s_clk_c), .SR(n2), .Q(bit_cnt[5]));   /* synthesis lineinfo="@26(29[14],29[25])"*/
    defparam bit_cnt_780__i5.REGSET = "RESET";
    defparam bit_cnt_780__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ bit_cnt_780__i6 (.D(n37[6]), .SP(VCC_net), 
            .CK(i2s_clk_c), .SR(n2), .Q(bit_cnt[6]));   /* synthesis lineinfo="@26(29[14],29[25])"*/
    defparam bit_cnt_780__i6.REGSET = "RESET";
    defparam bit_cnt_780__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ bit_cnt_780__i7 (.D(n37[7]), .SP(VCC_net), 
            .CK(i2s_clk_c), .SR(n2), .Q(bit_cnt[7]));   /* synthesis lineinfo="@26(29[14],29[25])"*/
    defparam bit_cnt_780__i7.REGSET = "RESET";
    defparam bit_cnt_780__i7.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (D)+!B (C))+!A (B (C)+!B (D)))" *) LUT4 i35598_3_lut_4_lut (.A(bit_cnt[2]), 
            .B(n44857), .C(n43314), .D(n43302), .Z(n42461));
    defparam i35598_3_lut_4_lut.INIT = "0xf960";
    (* lut_function="(A (B))" *) LUT4 i28189_2_lut_rep_1440 (.A(bit_cnt[1]), 
            .B(bit_cnt[0]), .Z(n44757));   /* synthesis lineinfo="@26(29[14],29[25])"*/
    defparam i28189_2_lut_rep_1440.INIT = "0x8888";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i28193_2_lut_3_lut (.A(bit_cnt[1]), 
            .B(bit_cnt[0]), .C(bit_cnt[2]), .Z(n37[2]));   /* synthesis lineinfo="@26(29[14],29[25])"*/
    defparam i28193_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(A (B (C)))" *) LUT4 i28196_2_lut_rep_1352_3_lut (.A(bit_cnt[1]), 
            .B(bit_cnt[0]), .C(bit_cnt[2]), .Z(n44669));   /* synthesis lineinfo="@26(29[14],29[25])"*/
    defparam i28196_2_lut_rep_1352_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28200_2_lut_3_lut_4_lut (.A(bit_cnt[1]), 
            .B(bit_cnt[0]), .C(bit_cnt[3]), .D(bit_cnt[2]), .Z(n37[3]));   /* synthesis lineinfo="@26(29[14],29[25])"*/
    defparam i28200_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A (B (C (D))))" *) LUT4 i28203_2_lut_rep_1271_3_lut_4_lut (.A(bit_cnt[1]), 
            .B(bit_cnt[0]), .C(bit_cnt[3]), .D(bit_cnt[2]), .Z(n44588));   /* synthesis lineinfo="@26(29[14],29[25])"*/
    defparam i28203_2_lut_rep_1271_3_lut_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35600_3_lut (.A(left[4]), 
            .B(left[5]), .C(bit_cnt[0]), .Z(n42463));
    defparam i35600_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35601_3_lut (.A(left[6]), 
            .B(left[7]), .C(bit_cnt[0]), .Z(n42464));
    defparam i35601_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35595_3_lut (.A(left[2]), 
            .B(left[3]), .C(bit_cnt[0]), .Z(n42458));
    defparam i35595_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i35594_3_lut (.A(left[0]), 
            .B(left[1]), .C(bit_cnt[0]), .Z(n42457));
    defparam i35594_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i28228_3_lut_4_lut (.A(bit_cnt[5]), 
            .B(n44541), .C(bit_cnt[6]), .D(bit_cnt[7]), .Z(n37[7]));   /* synthesis lineinfo="@26(29[14],29[25])"*/
    defparam i28228_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i28186_2_lut_rep_1509 (.A(bit_cnt[1]), 
            .B(bit_cnt[0]), .Z(n44826));   /* synthesis lineinfo="@26(29[14],29[25])"*/
    defparam i28186_2_lut_rep_1509.INIT = "0x6666";
    (* lut_function="(A (B+(D))+!A (B (C)))" *) LUT4 \bit_cnt[0]_bdd_4_lut_676_4_lut  (.A(bit_cnt[1]), 
            .B(bit_cnt[0]), .C(right[3]), .D(right[2]), .Z(n43299));   /* synthesis lineinfo="@26(29[14],29[25])"*/
    defparam \bit_cnt[0]_bdd_4_lut_676_4_lut .INIT = "0xeac8";
    (* lut_function="(A (B+(D))+!A (B (C)))" *) LUT4 \bit_cnt[0]_bdd_4_lut_4_lut  (.A(bit_cnt[1]), 
            .B(bit_cnt[0]), .C(right[7]), .D(right[6]), .Z(n43311));   /* synthesis lineinfo="@26(29[14],29[25])"*/
    defparam \bit_cnt[0]_bdd_4_lut_4_lut .INIT = "0xeac8";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28221_2_lut_3_lut_4_lut (.A(bit_cnt[4]), 
            .B(n44588), .C(bit_cnt[6]), .D(bit_cnt[5]), .Z(n37[6]));   /* synthesis lineinfo="@26(29[14],29[25])"*/
    defparam i28221_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lut_function="(A+(B))" *) LUT4 i18397_2_lut_rep_1540 (.A(bit_cnt[1]), 
            .B(bit_cnt[0]), .Z(n44857));
    defparam i18397_2_lut_rep_1540.INIT = "0xeeee";
    (* lut_function="(!(A (C)+!A (B (C)+!B !(C))))" *) LUT4 i1_2_lut_rep_1397_3_lut (.A(bit_cnt[1]), 
            .B(bit_cnt[0]), .C(bit_cnt[2]), .Z(n44714));
    defparam i1_2_lut_rep_1397_3_lut.INIT = "0x1e1e";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n43299_bdd_4_lut (.A(n43299), 
            .B(right[1]), .C(right[0]), .D(n44826), .Z(n43302));
    defparam n43299_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n43305_bdd_4_lut (.A(n43305), 
            .B(n42458), .C(n42457), .D(n44714), .Z(n43308));
    defparam n43305_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \sdata_N_2181[1]_bdd_4_lut  (.A(n44826), 
            .B(n42463), .C(n42464), .D(n44714), .Z(n43305));
    defparam \sdata_N_2181[1]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n43311_bdd_4_lut (.A(n43311), 
            .B(right[5]), .C(right[4]), .D(n44826), .Z(n43314));
    defparam n43311_bdd_4_lut.INIT = "0xaad8";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(C))+!A !(C)))" *) LUT4 i28214_2_lut_3_lut_4_lut (.A(bit_cnt[3]), 
            .B(n44669), .C(bit_cnt[5]), .D(bit_cnt[4]), .Z(n37[5]));   /* synthesis lineinfo="@26(29[14],29[25])"*/
    defparam i28214_2_lut_3_lut_4_lut.INIT = "0x78f0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=7, LSE_RCOL=6, LSE_LLINE=703, LSE_RLINE=717 *) FD1P3XZ left_i0_i0 (.D(\to_i2s_left[0] ), 
            .SP(left_7__N_2175), .CK(i2s_clk_c), .SR(GND_net), .Q(left[0]));   /* synthesis lineinfo="@26(33[8],42[4])"*/
    defparam left_i0_i0.REGSET = "RESET";
    defparam left_i0_i0.SRMODE = "CE_OVER_LSR";
    VHI i2 (.Z(VCC_net));
    VLO i1 (.Z(GND_net));
    
endmodule

//
// Verilog Description of module memory_mux_U20
//

module memory_mux_U20 (input n44737, input n44735, input \pack_cnt[0] , 
            input \m_axil_awaddr[2] , input \i2s_mem_addr[2] , input \m_axil_awaddr[4] , 
            input \i2s_mem_addr[1] , input \m_axil_awaddr[3] , input \i2s_mem_addr[3] , 
            input \m_axil_awaddr[5] , input n44731, input \from_fft_to_mem_addr[5] , 
            input \spi_addr_active[5] , input n44649, output n41012, input \from_fft_to_mem_addr[0] , 
            input \spi_addr_active[0] , input \from_fft_to_mem_addr[7] , 
            input \spi_addr_active[7] , input \from_fft_to_mem_addr[6] , 
            input \spi_addr_active[6] , input \from_fft_to_mem_addr[4] , 
            input \spi_addr_active[4] , input \from_fft_to_mem_addr[3] , 
            input \spi_addr_active[3] , input \from_fft_to_mem_addr[2] , 
            input \spi_addr_active[2] , input \from_fft_to_mem_addr[1] , 
            input \spi_addr_active[1] , input \from_fft_ram_to_i2s[7] , 
            input \from_signal_ram_to_i2c[7] , output n42442, input \from_fft_ram_to_i2c[15] , 
            input \from_signal_ram_to_i2c[15] , output n42443, input \from_fft_ram_to_i2s[6] , 
            input \from_signal_ram_to_i2c[6] , output n42445, input \from_fft_ram_to_i2c[14] , 
            input \from_signal_ram_to_i2c[14] , output n42446, input \from_fft_ram_to_i2s[5] , 
            input \from_signal_ram_to_i2c[5] , output n42448, input \from_fft_ram_to_i2c[13] , 
            input \from_signal_ram_to_i2c[13] , output n42449, input \from_fft_ram_to_i2s[4] , 
            input \from_signal_ram_to_i2c[4] , output n42451, input \from_fft_ram_to_i2c[12] , 
            input \from_signal_ram_to_i2c[12] , output n42452, input \from_fft_ram_to_i2s[3] , 
            input \from_signal_ram_to_i2c[3] , output n42331, input \from_fft_ram_to_i2c[11] , 
            input \from_signal_ram_to_i2c[11] , output n42332, input \from_fft_ram_to_i2s[2] , 
            input \from_signal_ram_to_i2c[2] , output n42454, input \from_fft_ram_to_i2c[10] , 
            input \from_signal_ram_to_i2c[10] , output n42455, input \from_fft_ram_to_i2s[1] , 
            input \from_signal_ram_to_i2c[1] , output n42406, input \from_fft_ram_to_i2c[9] , 
            input \from_signal_ram_to_i2c[9] , output n42407, input n5, 
            input \addr_mem_13__N_2549[7] , input n42482, output \fft_memory_addr[7] , 
            input \addr_mem_13__N_2549[6] , output \fft_memory_addr[6] , 
            input \addr_mem_13__N_2549[5] , output \fft_memory_addr[5] , 
            input \addr_mem_13__N_2549[4] , output \fft_memory_addr[4] , 
            output \fft_memory_addr[3] , output \fft_memory_addr[2] , output \fft_memory_addr[1] , 
            output \fft_memory_addr[0] );
    
    wire [13:0]addr_mem_13__N_2549;
    wire [13:0]n6;
    
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_764_i1_3_lut_4_lut (.A(n44737), 
            .B(n44735), .C(\pack_cnt[0] ), .D(\m_axil_awaddr[2] ), .Z(addr_mem_13__N_2549[0]));   /* synthesis lineinfo="@29(37[25],37[35])"*/
    defparam mux_764_i1_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_764_i3_3_lut_4_lut (.A(n44737), 
            .B(n44735), .C(\i2s_mem_addr[2] ), .D(\m_axil_awaddr[4] ), 
            .Z(addr_mem_13__N_2549[2]));   /* synthesis lineinfo="@29(37[25],37[35])"*/
    defparam mux_764_i3_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_764_i2_3_lut_4_lut (.A(n44737), 
            .B(n44735), .C(\i2s_mem_addr[1] ), .D(\m_axil_awaddr[3] ), 
            .Z(addr_mem_13__N_2549[1]));   /* synthesis lineinfo="@29(37[25],37[35])"*/
    defparam mux_764_i2_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (D))" *) LUT4 mux_764_i4_3_lut_4_lut (.A(n44737), 
            .B(n44735), .C(\i2s_mem_addr[3] ), .D(\m_axil_awaddr[5] ), 
            .Z(addr_mem_13__N_2549[3]));   /* synthesis lineinfo="@29(37[25],37[35])"*/
    defparam mux_764_i4_3_lut_4_lut.INIT = "0xfd20";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 mux_765_i6_3_lut_4_lut (.A(n44737), 
            .B(n44731), .C(\from_fft_to_mem_addr[5] ), .D(\spi_addr_active[5] ), 
            .Z(n6[5]));
    defparam mux_765_i6_3_lut_4_lut.INIT = "0xf870";
    (* lut_function="(!(A (B+!(C))+!A ((D)+!C)))" *) LUT4 i1_3_lut_4_lut_4_lut (.A(n44737), 
            .B(n44731), .C(n44735), .D(n44649), .Z(n41012));
    defparam i1_3_lut_4_lut_4_lut.INIT = "0x2070";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 mux_765_i1_3_lut_4_lut (.A(n44737), 
            .B(n44731), .C(\from_fft_to_mem_addr[0] ), .D(\spi_addr_active[0] ), 
            .Z(n6[0]));
    defparam mux_765_i1_3_lut_4_lut.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 mux_765_i8_3_lut_4_lut (.A(n44737), 
            .B(n44731), .C(\from_fft_to_mem_addr[7] ), .D(\spi_addr_active[7] ), 
            .Z(n6[7]));
    defparam mux_765_i8_3_lut_4_lut.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 mux_765_i7_3_lut_4_lut (.A(n44737), 
            .B(n44731), .C(\from_fft_to_mem_addr[6] ), .D(\spi_addr_active[6] ), 
            .Z(n6[6]));
    defparam mux_765_i7_3_lut_4_lut.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 mux_765_i5_3_lut_4_lut (.A(n44737), 
            .B(n44731), .C(\from_fft_to_mem_addr[4] ), .D(\spi_addr_active[4] ), 
            .Z(n6[4]));
    defparam mux_765_i5_3_lut_4_lut.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 mux_765_i4_3_lut_4_lut (.A(n44737), 
            .B(n44731), .C(\from_fft_to_mem_addr[3] ), .D(\spi_addr_active[3] ), 
            .Z(n6[3]));
    defparam mux_765_i4_3_lut_4_lut.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 mux_765_i3_3_lut_4_lut (.A(n44737), 
            .B(n44731), .C(\from_fft_to_mem_addr[2] ), .D(\spi_addr_active[2] ), 
            .Z(n6[2]));
    defparam mux_765_i3_3_lut_4_lut.INIT = "0xf870";
    (* lut_function="(A (B (D)+!B (C))+!A (C))" *) LUT4 mux_765_i2_3_lut_4_lut (.A(n44737), 
            .B(n44731), .C(\from_fft_to_mem_addr[1] ), .D(\spi_addr_active[1] ), 
            .Z(n6[1]));
    defparam mux_765_i2_3_lut_4_lut.INIT = "0xf870";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i35579_3_lut_4_lut (.A(n44737), 
            .B(n44731), .C(\from_fft_ram_to_i2s[7] ), .D(\from_signal_ram_to_i2c[7] ), 
            .Z(n42442));
    defparam i35579_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i35580_3_lut_4_lut (.A(n44737), 
            .B(n44731), .C(\from_fft_ram_to_i2c[15] ), .D(\from_signal_ram_to_i2c[15] ), 
            .Z(n42443));
    defparam i35580_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i35582_3_lut_4_lut (.A(n44737), 
            .B(n44731), .C(\from_fft_ram_to_i2s[6] ), .D(\from_signal_ram_to_i2c[6] ), 
            .Z(n42445));
    defparam i35582_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i35583_3_lut_4_lut (.A(n44737), 
            .B(n44731), .C(\from_fft_ram_to_i2c[14] ), .D(\from_signal_ram_to_i2c[14] ), 
            .Z(n42446));
    defparam i35583_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i35585_3_lut_4_lut (.A(n44737), 
            .B(n44731), .C(\from_fft_ram_to_i2s[5] ), .D(\from_signal_ram_to_i2c[5] ), 
            .Z(n42448));
    defparam i35585_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i35586_3_lut_4_lut (.A(n44737), 
            .B(n44731), .C(\from_fft_ram_to_i2c[13] ), .D(\from_signal_ram_to_i2c[13] ), 
            .Z(n42449));
    defparam i35586_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i35588_3_lut_4_lut (.A(n44737), 
            .B(n44731), .C(\from_fft_ram_to_i2s[4] ), .D(\from_signal_ram_to_i2c[4] ), 
            .Z(n42451));
    defparam i35588_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i35589_3_lut_4_lut (.A(n44737), 
            .B(n44731), .C(\from_fft_ram_to_i2c[12] ), .D(\from_signal_ram_to_i2c[12] ), 
            .Z(n42452));
    defparam i35589_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i35468_3_lut_4_lut (.A(n44737), 
            .B(n44731), .C(\from_fft_ram_to_i2s[3] ), .D(\from_signal_ram_to_i2c[3] ), 
            .Z(n42331));
    defparam i35468_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i35469_3_lut_4_lut (.A(n44737), 
            .B(n44731), .C(\from_fft_ram_to_i2c[11] ), .D(\from_signal_ram_to_i2c[11] ), 
            .Z(n42332));
    defparam i35469_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i35591_3_lut_4_lut (.A(n44737), 
            .B(n44731), .C(\from_fft_ram_to_i2s[2] ), .D(\from_signal_ram_to_i2c[2] ), 
            .Z(n42454));
    defparam i35591_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i35592_3_lut_4_lut (.A(n44737), 
            .B(n44731), .C(\from_fft_ram_to_i2c[10] ), .D(\from_signal_ram_to_i2c[10] ), 
            .Z(n42455));
    defparam i35592_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i35543_3_lut_4_lut (.A(n44737), 
            .B(n44731), .C(\from_fft_ram_to_i2s[1] ), .D(\from_signal_ram_to_i2c[1] ), 
            .Z(n42406));
    defparam i35543_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 i35544_3_lut_4_lut (.A(n44737), 
            .B(n44731), .C(\from_fft_ram_to_i2c[9] ), .D(\from_signal_ram_to_i2c[9] ), 
            .Z(n42407));
    defparam i35544_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C+(D)))+!A !(((D)+!C)+!B))" *) LUT4 i18597_4_lut (.A(n6[7]), 
            .B(n5), .C(\addr_mem_13__N_2549[7] ), .D(n42482), .Z(\fft_memory_addr[7] ));   /* synthesis lineinfo="@29(36[25],40[49])"*/
    defparam i18597_4_lut.INIT = "0x88c0";
    (* lut_function="(A (B (C+(D)))+!A !(((D)+!C)+!B))" *) LUT4 i18596_4_lut (.A(n6[6]), 
            .B(n5), .C(\addr_mem_13__N_2549[6] ), .D(n42482), .Z(\fft_memory_addr[6] ));   /* synthesis lineinfo="@29(36[25],40[49])"*/
    defparam i18596_4_lut.INIT = "0x88c0";
    (* lut_function="(A (B (C+(D)))+!A !(((D)+!C)+!B))" *) LUT4 i18595_4_lut (.A(n6[5]), 
            .B(n5), .C(\addr_mem_13__N_2549[5] ), .D(n42482), .Z(\fft_memory_addr[5] ));   /* synthesis lineinfo="@29(36[25],40[49])"*/
    defparam i18595_4_lut.INIT = "0x88c0";
    (* lut_function="(A (B (C+(D)))+!A !(((D)+!C)+!B))" *) LUT4 i18594_4_lut (.A(n6[4]), 
            .B(n5), .C(\addr_mem_13__N_2549[4] ), .D(n42482), .Z(\fft_memory_addr[4] ));   /* synthesis lineinfo="@29(36[25],40[49])"*/
    defparam i18594_4_lut.INIT = "0x88c0";
    (* lut_function="(A (B (C+(D)))+!A !(((D)+!C)+!B))" *) LUT4 i18593_4_lut (.A(n6[3]), 
            .B(n5), .C(addr_mem_13__N_2549[3]), .D(n42482), .Z(\fft_memory_addr[3] ));   /* synthesis lineinfo="@29(36[25],40[49])"*/
    defparam i18593_4_lut.INIT = "0x88c0";
    (* lut_function="(A (B (C+(D)))+!A !(((D)+!C)+!B))" *) LUT4 i18592_4_lut (.A(n6[2]), 
            .B(n5), .C(addr_mem_13__N_2549[2]), .D(n42482), .Z(\fft_memory_addr[2] ));   /* synthesis lineinfo="@29(36[25],40[49])"*/
    defparam i18592_4_lut.INIT = "0x88c0";
    (* lut_function="(A (B (C+(D)))+!A !(((D)+!C)+!B))" *) LUT4 i18591_4_lut (.A(n6[1]), 
            .B(n5), .C(addr_mem_13__N_2549[1]), .D(n42482), .Z(\fft_memory_addr[1] ));   /* synthesis lineinfo="@29(36[25],40[49])"*/
    defparam i18591_4_lut.INIT = "0x88c0";
    (* lut_function="(A (B (C+(D)))+!A !(((D)+!C)+!B))" *) LUT4 i18282_4_lut (.A(n6[0]), 
            .B(n5), .C(addr_mem_13__N_2549[0]), .D(n42482), .Z(\fft_memory_addr[0] ));   /* synthesis lineinfo="@29(36[25],40[49])"*/
    defparam i18282_4_lut.INIT = "0x88c0";
    
endmodule
