<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1,viewport-fit=cover"><base href=https://www.lowrisc.org><link rel=icon type=image/png sizes=32x32 href=/favicon.png><title>&middot; lowRISC: Collaborative open silicon engineering</title><link href=/main.b716e.css rel=stylesheet></head><body><header><nav class="navbar navbar-expand-md navbar-light"><div class=container><a class=navbar-brand href=#><img src=/img/logo/logo-dualcolor.svg alt=lowRISC></a>
<button class=navbar-toggler type=button data-toggle=collapse data-target=#navbarCollapse aria-controls=navbarCollapse aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-icon></span></button><div class="collapse navbar-collapse" id=navbarCollapse><ul class="navbar-nav ml-auto"><li class=nav-item><a href=/our-work class=nav-link>Our work</a></li><li class=nav-item><a href=/open-silicon class=nav-link>Open Silicon</a></li><li class=nav-item><a href=/community class=nav-link>Community</a></li><li class=nav-item><a href=/news class=nav-link>News</a></li><li class=nav-item><a href=/jobs class=nav-link>Jobs</a></li><li class=nav-item><a href=/about class=nav-link>About us</a></li><li class=nav-item><a class="btn lr-navbar-btn-gh" href=https://github.com/lowrisc>GitHub</a></li></ul></div></div></nav></header><main role=main><div class=container><h1></h1><h3 id=structure-of-the-git-repository:bbf78e49fb7759b29344b768cad81be5>Structure of the git repository</h3><p>The structure of the repository is as follows:</p><ul><li><code>fpga</code>: FPGA demo implementations<ul><li><code>board</code>: Demo projects for individual development boards.<ul><li><code>nexys4</code>: Files for the Nexysâ„¢4 DDR Artix-7 FPGA Board.</li></ul></li></ul></li><li><code>debian-riscv64</code>: Scripts to bootstrap a Debian Linux RISCV system</li><li><code>riscv-linux</code>: The Linux RISCV kernel with LowRISC device drivers</li><li><code>rocket-chip</code>: The Rocket core and its sub-systems.<ul><li><code>firrtl</code>: Hardware description intermediate language</li><li><code>hardfloat</code>: Hardware floating-point arithmetic unit</li><li><code>torture</code>: Tricky tests that stress the CPU</li><li><code>riscv-tools</code>: The cross-compilation and simulation tool chain. <a href=https://www.lowrisc.org/docs/riscv_compile/>[Compile and install RISC-V cross-compiler]</a><ul><li><code>riscv-fesvr</code>: The front-end server that serves system calls on the host machine.</li><li><code>riscv-gnu-toolchain</code>: The GNU GCC cross-compiler for RISC-V ISA.</li><li><code>riscv-isa-sim</code>: The RISC-V ISA simulator <a href=https://github.com/riscv/riscv-isa-sim#risc-v-isa-simulator>Spike</a></li><li><code>riscv-opcodes</code>: The enumeration of all RISC-V opcodes executable by the Spike simulator.</li><li><code>riscv-pk</code>: The proxy kernel need for running legacy programs in the Spike simulator.</li><li><code>riscv-tests</code>: Tests for the Rocket core.</li></ul></li></ul></li><li><code>src</code>: The top level code of lowRISC chip.<ul><li><code>main</code>: The Verilog code for hardware implementation.</li><li><code>test</code>: The Verilog/C++(DPI) test bench files</li></ul></li><li><code>qemu</code>: User mode emulation of RISCV instruction set</li></ul><h3 id=ensure-you-have-all-the-necessary-packages-installed:bbf78e49fb7759b29344b768cad81be5>Ensure you have all the necessary packages installed:</h3><pre><code>sudo apt-get install autoconf automake autotools-dev curl \
libmpc-dev libmpfr-dev libgmp-dev gawk build-essential bison \
flex texinfo gperf libncurses5-dev libusb-1.0-0-dev libboost-dev \
swig git libtool libreadline-dev libelf-dev python-dev \
microcom chrpath gawk texinfo nfs-kernel-server xinetd pseudo \
libusb-1.0-0-dev hugo device-tree-compiler zlib1g-dev libssl-dev \
debootstrap debian-ports-archive-keyring qemu-user-static iverilog \
openjdk-8-jdk-headless iperf3 libglib2.0-dev libpixman-1-dev
</code></pre><h3 id=download-the-code:bbf78e49fb7759b29344b768cad81be5>Download the code</h3><p>The code is hosted in the
<a href=https://github.com/lowrisc/lowrisc-chip>lowRISC chip git repository</a>. All
external repositories are fetched as submodules. In case you want to work on multiple branches,
give each checkout a unique name (such as lowrisc-chip-refresh-v0.6)
You need to clone the proper branch (<code>refresh-v0.6</code>):</p><pre><code>git clone -b refresh-v0.6 --recursive https://github.com/lowrisc/lowrisc-chip.git lowrisc-chip-refresh-v0.6
cd lowrisc-chip-refresh-v0.6
</code></pre><p>Submodules that did not need to be modified for this release are hosted in the original repository, but the version
will be frozen at the version that we have tested, which probably will not be the latest.</p><p>Next steps:</p><ul><li><a href=https://www.lowrisc.org/docs/xilinx/>Install Xilinx Vivado</a></li></ul></div></main><footer class=lr-footer><div class=container><div class=row><div class="col-lg-2 d-none d-lg-block"><img src=/img/logo/logo-dualcolor.svg width=150px></div><div class=col><p><small>The text content on this website is licensed under a <a href=https://creativecommons.org/licenses/by/4.0/>Creative Commons Attribution 4.0 International License</a>, except where otherwise noted. No license is granted for logos or other trademarks. Other content &copy; lowRISC Contributors.</small></p><p><small><a href=/privacy-policy>Privacy and cookies policy</a>
&middot; <a href=/usage-licence>Usage licence</a></small></p></div><div class=col-lg-2><p><a href=#>Back to top</a></p></div></div></div></footer><script src=/main.b716e.js></script></body></html>