#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Dec 17 13:11:53 2022
# Process ID: 25584
# Current directory: E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.runs/synth_1
# Command line: vivado.exe -log E906_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source E906_top.tcl
# Log file: E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.runs/synth_1/E906_top.vds
# Journal file: E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.runs/synth_1\vivado.jou
# Running On: LAPTOP-95S8QNHA, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 25480 MB
#-----------------------------------------------------------
source E906_top.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/utils_1/imports/synth_1/E906_top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/utils_1/imports/synth_1/E906_top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top E906_top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11700
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/tb/had_drv.h:323]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/tb/had_drv.h:355]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/tb/had_drv.h:387]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/tb/had_drv.h:422]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/tb/had_drv.h:481]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/tb/had_drv.h:537]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/tb/had_drv.h:558]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/tb/had_drv.h:601]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module BUFGCE [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/common/rtl/BUFGCE.v:16]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:250]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:251]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:252]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:253]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:254]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:255]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:256]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:257]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:258]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1411.234 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'E906_top' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/new/E906_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.runs/synth_1/.Xil/Vivado-25584-LAPTOP-95S8QNHA/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.runs/synth_1/.Xil/Vivado-25584-LAPTOP-95S8QNHA/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'soc' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/system/soc.v:17]
INFO: [Synth 8-6157] synthesizing module 'cpu_sub_system_ahb' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/system/cpu_sub_system_ahb.v:15]
INFO: [Synth 8-6157] synthesizing module 'openE906' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/cpu/rtl/openE906.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_core_top' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/cpu/rtl/pa_core_top.v:15]
INFO: [Synth 8-6157] synthesizing module 'pa_core' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/cpu/rtl/pa_core.v:19]
INFO: [Synth 8-6157] synthesizing module 'pa_ifu_top' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_ifu_pcgen' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_pcgen.v:17]
INFO: [Synth 8-6157] synthesizing module 'gated_clk_cell' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v:16]
INFO: [Synth 8-6155] done synthesizing module 'gated_clk_cell' (2#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v:16]
INFO: [Synth 8-6155] done synthesizing module 'pa_ifu_pcgen' (3#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_pcgen.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_ifu_ifetch' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_ifetch.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_ifu_icache' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_icache.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_ifu_icache_tag_array' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_icache_tag_array.v:16]
INFO: [Synth 8-6157] synthesizing module 'pa_spsram_256x41' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_spsram_256x41.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_f_spsram_256x41' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fpga/rtl/pa_f_spsram_256x41.v:15]
INFO: [Synth 8-6157] synthesizing module 'fpga_ram' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fpga/rtl/fpga_ram.v:15]
	Parameter DATAWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpga_ram' (4#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fpga/rtl/fpga_ram.v:15]
INFO: [Synth 8-6155] done synthesizing module 'pa_f_spsram_256x41' (5#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fpga/rtl/pa_f_spsram_256x41.v:15]
INFO: [Synth 8-6155] done synthesizing module 'pa_spsram_256x41' (6#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_spsram_256x41.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_ifu_icache_tag_array' (7#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_icache_tag_array.v:16]
INFO: [Synth 8-6157] synthesizing module 'pa_ifu_icache_data_array' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_icache_data_array.v:16]
INFO: [Synth 8-6157] synthesizing module 'pa_spsram_2048x32' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_spsram_2048x32.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_f_spsram_2048x32' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fpga/rtl/pa_f_spsram_2048x32.v:15]
INFO: [Synth 8-6157] synthesizing module 'fpga_ram__parameterized0' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fpga/rtl/fpga_ram.v:15]
	Parameter DATAWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpga_ram__parameterized0' (7#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fpga/rtl/fpga_ram.v:15]
INFO: [Synth 8-6155] done synthesizing module 'pa_f_spsram_2048x32' (8#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fpga/rtl/pa_f_spsram_2048x32.v:15]
INFO: [Synth 8-6155] done synthesizing module 'pa_spsram_2048x32' (9#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_spsram_2048x32.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_ifu_icache_data_array' (10#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_icache_data_array.v:16]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_icache.v:781]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_icache.v:911]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_icache.v:1035]
INFO: [Synth 8-6155] done synthesizing module 'pa_ifu_icache' (11#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_icache.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_ifu_ifetch' (12#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_ifetch.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_ifu_btb' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_btb.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_ifu_btb_entry' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_btb_entry.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_ifu_btb_entry' (13#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_btb_entry.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_ifu_btb' (14#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_btb.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_ifu_ipack' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_ipack.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_ifu_ipack_entry' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_ipack_entry.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_ifu_ipack_entry' (15#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_ipack_entry.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_ifu_ipack' (16#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_ipack.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_ifu_ibuf' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_ibuf.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_ifu_ibuf_entry' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_ibuf_entry.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_ifu_ibuf_entry' (17#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_ibuf_entry.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_ifu_ibuf_pop_entry' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_ibuf_pop_entry.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_ifu_ibuf_pop_entry' (18#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_ibuf_pop_entry.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_ifu_ibuf' (19#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_ibuf.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_ifu_ctrl' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_ctrl.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_ifu_ctrl' (20#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_ctrl.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_ifu_id_pred' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_id_pred.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_ifu_pre_decd' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_pre_decd.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_ifu_pre_decd' (21#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_pre_decd.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_ifu_bht' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_bht.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_ifu_bht_array' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_bht_array.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_spsram_512x16' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_spsram_512x16.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_f_spsram_512x16' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fpga/rtl/pa_f_spsram_512x16.v:15]
INFO: [Synth 8-6157] synthesizing module 'fpga_ram__parameterized1' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fpga/rtl/fpga_ram.v:15]
	Parameter DATAWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpga_ram__parameterized1' (21#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fpga/rtl/fpga_ram.v:15]
INFO: [Synth 8-6155] done synthesizing module 'pa_f_spsram_512x16' (22#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fpga/rtl/pa_f_spsram_512x16.v:15]
INFO: [Synth 8-6155] done synthesizing module 'pa_spsram_512x16' (23#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_spsram_512x16.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_ifu_bht_array' (24#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_bht_array.v:17]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_bht.v:414]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_bht.v:462]
INFO: [Synth 8-6155] done synthesizing module 'pa_ifu_bht' (25#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_bht.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_ifu_ras' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_ras.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_ifu_ras_entry' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_ras_entry.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_ifu_ras_entry' (26#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_ras_entry.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_ifu_ras' (27#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_ras.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_ifu_id_pred' (28#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_id_pred.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_ifu_vec' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_vec.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_ifu_vec' (29#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_vec.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_ifu_top' (30#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/ifu/rtl/pa_ifu_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_idu_top' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_top.v:18]
INFO: [Synth 8-6157] synthesizing module 'pa_idu_decd_dsp' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_decd_dsp.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_idu_decd_rv32im' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_decd_rv32im.v:18]
INFO: [Synth 8-6155] done synthesizing module 'pa_idu_decd_rv32im' (31#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_decd_rv32im.v:18]
INFO: [Synth 8-6157] synthesizing module 'pa_idu_decd_rv32c' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_decd_rv32c.v:18]
INFO: [Synth 8-6155] done synthesizing module 'pa_idu_decd_rv32c' (32#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_decd_rv32c.v:18]
INFO: [Synth 8-6157] synthesizing module 'pa_idu_decd_rv32x' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_decd_rv32x.v:18]
INFO: [Synth 8-6155] done synthesizing module 'pa_idu_decd_rv32x' (33#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_decd_rv32x.v:18]
INFO: [Synth 8-6157] synthesizing module 'pa_idu_decd_rv32fd' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_decd_rv32fd.v:18]
INFO: [Synth 8-6155] done synthesizing module 'pa_idu_decd_rv32fd' (34#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_decd_rv32fd.v:18]
INFO: [Synth 8-6155] done synthesizing module 'pa_idu_decd_dsp' (35#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_decd_dsp.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_idu_gpr' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_gpr.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_idu_reg32' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_reg32.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_idu_reg32' (36#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_reg32.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_idu_reg_sp' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_reg_sp.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_idu_reg_sp' (37#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_reg_sp.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_idu_reg32_high' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_reg32_high.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_idu_reg32_high' (38#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_reg32_high.v:17]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_gpr.v:2016]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_gpr.v:2093]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_gpr.v:2170]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_gpr.v:2243]
INFO: [Synth 8-6155] done synthesizing module 'pa_idu_gpr' (39#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_gpr.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_idu_ctrl' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_ctrl.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_idu_ctrl' (40#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_ctrl.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_idu_dp' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_dp.v:17]
WARNING: [Synth 8-6014] Unused sequential element dp_ex1_src3_reg was removed.  [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_dp.v:1044]
WARNING: [Synth 8-6014] Unused sequential element dp_ex1_smal_vld_reg was removed.  [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_dp.v:1076]
INFO: [Synth 8-6155] done synthesizing module 'pa_idu_dp' (41#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_dp.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_idu_split' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_split.v:18]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_split.v:171]
INFO: [Synth 8-6155] done synthesizing module 'pa_idu_split' (42#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_split.v:18]
INFO: [Synth 8-6157] synthesizing module 'pa_idu_hs' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_hs.v:18]
INFO: [Synth 8-6155] done synthesizing module 'pa_idu_hs' (43#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_hs.v:18]
INFO: [Synth 8-6157] synthesizing module 'pa_idu_decd_fp' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_decd_fp.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_idu_decd_fp' (44#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_decd_fp.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_idu_fpr' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_fpr.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_idu_reg' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_reg.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_idu_reg' (45#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_reg.v:17]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_fpr.v:1291]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_fpr.v:1365]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_fpr.v:1439]
INFO: [Synth 8-6155] done synthesizing module 'pa_idu_fpr' (46#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_fpr.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_idu_id_fp' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_id_fp.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_idu_id_fp' (47#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_id_fp.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_idu_top' (48#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/idu/rtl/pa_idu_top.v:18]
INFO: [Synth 8-6157] synthesizing module 'pa_iu_top' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_iu_alu' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_alu.v:15]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_alu.v:234]
INFO: [Synth 8-6155] done synthesizing module 'pa_iu_alu' (49#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_alu.v:15]
INFO: [Synth 8-6157] synthesizing module 'pa_iu_div' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_div.v:17]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_div.v:419]
INFO: [Synth 8-6157] synthesizing module 'pa_iu_div_shift2_kernel' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_div_shift2_kernel.v:17]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_div_shift2_kernel.v:141]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_div_shift2_kernel.v:162]
INFO: [Synth 8-6155] done synthesizing module 'pa_iu_div_shift2_kernel' (50#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_div_shift2_kernel.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_iu_div' (51#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_div.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_iu_bju' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_bju.v:17]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_bju.v:408]
INFO: [Synth 8-6155] done synthesizing module 'pa_iu_bju' (52#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_bju.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_iu_addr_gen' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_addr_gen.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_iu_addr_gen' (53#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_addr_gen.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_iu_ctrl' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_ctrl.v:17]
WARNING: [Synth 8-6014] Unused sequential element iu_ex2_ex1_ov_flag_reg was removed.  [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_ctrl.v:536]
INFO: [Synth 8-6155] done synthesizing module 'pa_iu_ctrl' (54#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_ctrl.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_iu_mul' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_mul.v:17]
INFO: [Synth 8-6157] synthesizing module 'multiplier_33x33_partial' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/multiplier_33x33_partial.v:15]
INFO: [Synth 8-6157] synthesizing module 'booth_code_33_bit' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/booth_code_33_bit.v:17]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/booth_code_33_bit.v:48]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/booth_code_33_bit.v:66]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/booth_code_33_bit.v:83]
INFO: [Synth 8-6155] done synthesizing module 'booth_code_33_bit' (55#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/booth_code_33_bit.v:17]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_33x33_partial' (56#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/multiplier_33x33_partial.v:15]
INFO: [Synth 8-6155] done synthesizing module 'pa_iu_mul' (57#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_mul.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_iu_top' (58#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_lsu_top' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_top.v:19]
INFO: [Synth 8-6157] synthesizing module 'pa_lsu_ag' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_ag.v:19]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_ag.v:1174]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_ag.v:1297]
INFO: [Synth 8-6157] synthesizing module 'pa_lsu_arb' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_arb.v:19]
INFO: [Synth 8-6155] done synthesizing module 'pa_lsu_arb' (59#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_arb.v:19]
INFO: [Synth 8-6155] done synthesizing module 'pa_lsu_ag' (60#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_ag.v:19]
INFO: [Synth 8-6157] synthesizing module 'pa_lsu_lm' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_lm.v:19]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_lm.v:91]
INFO: [Synth 8-6155] done synthesizing module 'pa_lsu_lm' (61#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_lm.v:19]
INFO: [Synth 8-6157] synthesizing module 'pa_lsu_ncb' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_ncb.v:17]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_ncb.v:628]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_ncb.v:703]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_ncb.v:792]
INFO: [Synth 8-6157] synthesizing module 'pa_lsu_wb_entry' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_wb_entry.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_lsu_wb_entry' (62#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_wb_entry.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_lsu_ncb' (63#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_ncb.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_lsu_dc' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_dc.v:19]
INFO: [Synth 8-6155] done synthesizing module 'pa_lsu_dc' (64#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_dc.v:19]
INFO: [Synth 8-6157] synthesizing module 'pa_lsu_icc' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_icc.v:19]
INFO: [Synth 8-6155] done synthesizing module 'pa_lsu_icc' (65#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_icc.v:19]
INFO: [Synth 8-6157] synthesizing module 'pa_lsu_lfb' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_lfb.v:19]
INFO: [Synth 8-6155] done synthesizing module 'pa_lsu_lfb' (66#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_lfb.v:19]
INFO: [Synth 8-6157] synthesizing module 'pa_lsu_rdl' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_rdl.v:19]
INFO: [Synth 8-6155] done synthesizing module 'pa_lsu_rdl' (67#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_rdl.v:19]
INFO: [Synth 8-6157] synthesizing module 'pa_lsu_stb' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_stb.v:19]
INFO: [Synth 8-6157] synthesizing module 'pa_lsu_stb_entry' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_stb_entry.v:19]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_stb_entry.v:525]
INFO: [Synth 8-6155] done synthesizing module 'pa_lsu_stb_entry' (68#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_stb_entry.v:19]
INFO: [Synth 8-6155] done synthesizing module 'pa_lsu_stb' (69#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_stb.v:19]
INFO: [Synth 8-6157] synthesizing module 'pa_lsu_vb' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_vb.v:19]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_vb.v:353]
INFO: [Synth 8-6157] synthesizing module 'pa_lsu_vb_entry' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_vb_entry.v:19]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_vb_entry.v:274]
INFO: [Synth 8-6155] done synthesizing module 'pa_lsu_vb_entry' (70#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_vb_entry.v:19]
INFO: [Synth 8-6155] done synthesizing module 'pa_lsu_vb' (71#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_vb.v:19]
INFO: [Synth 8-6157] synthesizing module 'pa_dcache_top' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_dcache_top.v:19]
INFO: [Synth 8-6157] synthesizing module 'pa_dcache_tag_array' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_dcache_tag_array.v:25]
INFO: [Synth 8-6157] synthesizing module 'pa_spsram_256x40' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_spsram_256x40.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_f_spsram_256x40' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fpga/rtl/pa_f_spsram_256x40.v:15]
INFO: [Synth 8-6155] done synthesizing module 'pa_f_spsram_256x40' (72#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fpga/rtl/pa_f_spsram_256x40.v:15]
INFO: [Synth 8-6155] done synthesizing module 'pa_spsram_256x40' (73#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_spsram_256x40.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_dcache_tag_array' (74#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_dcache_tag_array.v:25]
INFO: [Synth 8-6157] synthesizing module 'pa_dcache_dirty_array' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_dcache_dirty_array.v:25]
INFO: [Synth 8-6157] synthesizing module 'pa_spsram_256x4' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_spsram_256x4.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_f_spsram_256x4' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fpga/rtl/pa_f_spsram_256x4.v:19]
INFO: [Synth 8-6155] done synthesizing module 'pa_f_spsram_256x4' (75#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fpga/rtl/pa_f_spsram_256x4.v:19]
INFO: [Synth 8-6155] done synthesizing module 'pa_spsram_256x4' (76#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_spsram_256x4.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_dcache_dirty_array' (77#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_dcache_dirty_array.v:25]
INFO: [Synth 8-6157] synthesizing module 'pa_dcache_data_array' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_dcache_data_array.v:16]
INFO: [Synth 8-6157] synthesizing module 'pa_spsram_1024x32' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_spsram_1024x32.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_f_spsram_1024x32' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fpga/rtl/pa_f_spsram_1024x32.v:15]
INFO: [Synth 8-6157] synthesizing module 'fpga_ram__parameterized2' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fpga/rtl/fpga_ram.v:15]
	Parameter DATAWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpga_ram__parameterized2' (77#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fpga/rtl/fpga_ram.v:15]
INFO: [Synth 8-6155] done synthesizing module 'pa_f_spsram_1024x32' (78#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fpga/rtl/pa_f_spsram_1024x32.v:15]
INFO: [Synth 8-6155] done synthesizing module 'pa_spsram_1024x32' (79#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_spsram_1024x32.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_dcache_data_array' (80#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_dcache_data_array.v:16]
INFO: [Synth 8-6155] done synthesizing module 'pa_dcache_top' (81#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_dcache_top.v:19]
INFO: [Synth 8-6157] synthesizing module 'pa_lsu_dahbif' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_dahbif.v:19]
INFO: [Synth 8-6155] done synthesizing module 'pa_lsu_dahbif' (82#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_dahbif.v:19]
INFO: [Synth 8-6157] synthesizing module 'pa_lsu_dtif' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_dtif.v:20]
INFO: [Synth 8-6155] done synthesizing module 'pa_lsu_dtif' (83#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_dtif.v:20]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_top.v:1953]
INFO: [Synth 8-6155] done synthesizing module 'pa_lsu_top' (84#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_top.v:19]
INFO: [Synth 8-6157] synthesizing module 'pa_cp0_top' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/cp0/rtl/pa_cp0_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_cp0_iui' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/cp0/rtl/pa_cp0_iui.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_cp0_iui' (85#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/cp0/rtl/pa_cp0_iui.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_cp0_regs' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/cp0/rtl/pa_cp0_regs.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_cp0_info_csr' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/cp0/rtl/pa_cp0_info_csr.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_cp0_info_csr' (86#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/cp0/rtl/pa_cp0_info_csr.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_cp0_trap_csr' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/cp0/rtl/pa_cp0_trap_csr.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_cp0_trap_csr' (87#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/cp0/rtl/pa_cp0_trap_csr.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_cp0_ext_csr' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/cp0/rtl/pa_cp0_ext_csr.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_cp0_ext_csr' (88#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/cp0/rtl/pa_cp0_ext_csr.v:17]
INFO: [Synth 8-6157] synthesizing module 'pa_cp0_float_csr' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/cp0/rtl/pa_cp0_float_csr.v:17]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'pa_cp0_float_csr' (89#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/cp0/rtl/pa_cp0_float_csr.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_cp0_regs' (90#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/cp0/rtl/pa_cp0_regs.v:17]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/cp0/rtl/pa_cp0_special.v:250]
INFO: [Synth 8-6155] done synthesizing module 'pa_cp0_special' (91#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/cp0/rtl/pa_cp0_special.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_cp0_ext_inst' (92#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/cp0/rtl/pa_cp0_ext_inst.v:17]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/cp0/rtl/pa_cp0_srst.v:115]
INFO: [Synth 8-6155] done synthesizing module 'pa_cp0_srst' (93#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/cp0/rtl/pa_cp0_srst.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_cp0_top' (94#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/cp0/rtl/pa_cp0_top.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_rtu_retire' (95#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/rtu/rtl/pa_rtu_retire.v:17]
INFO: [Synth 8-6155] done synthesizing module 'pa_rtu_cbus' (96#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/rtu/rtl/pa_rtu_cbus.v:20]
WARNING: [Synth 8-6014] Unused sequential element rbus_wb_wb0_fpu_vld_reg was removed.  [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/rtu/rtl/pa_rtu_rbus.v:329]
INFO: [Synth 8-6155] done synthesizing module 'pa_rtu_rbus' (97#1) [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/rtu/rtl/pa_rtu_rbus.v:17]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/falu/rtl/pa_fadd_single.v:640]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/falu/rtl/pa_fadd_single.v:979]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fmau/rtl/booth_code_25_bit.v:48]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fmau/rtl/booth_code_25_bit.v:66]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fmau/rtl/booth_code_25_bit.v:83]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fmau/rtl/pa_fmau_lza_single.v:88]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ff1.v:39]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_ff1.v:101]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_srt_single.v:684]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_srt_single.v:757]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_round_single.v:424]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_pack_single.v:135]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/fdsu/rtl/pa_fdsu_pack_single.v:214]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/pmp/rtl/pa_pmp_enc.v:274]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/pmp/rtl/pa_pmp_enc.v:295]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/dtu/rtl/pa_dtu_mcontrol_0.v:778]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/dtu/rtl/pa_dtu_mcontrol_0.v:844]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/dtu/rtl/pa_dtu_mcontrol_1.v:778]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/dtu/rtl/pa_dtu_mcontrol_1.v:844]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/dtu/rtl/pa_dtu_mcontrol_2.v:778]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/dtu/rtl/pa_dtu_mcontrol_2.v:844]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/dtu/rtl/pa_dtu_cdc.v:367]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/dtu/rtl/pa_dtu_cdc.v:494]
	Parameter APB_AW bound to: 12 - type: integer 
	Parameter CORE_NUM bound to: 1 - type: integer 
	Parameter PB_SIZE bound to: 2 - type: integer 
	Parameter IMP_EBREAK bound to: 1'b1 
	Parameter CORE_MAX_XLEN bound to: 32 - type: integer 
	Parameter NEXTDM_BASEADDR bound to: 0 - type: integer 
	Parameter ALLCORE_NSCRATCH bound to: 4'b0010 
	Parameter ALLCORE_ISA bound to: 4'b0001 
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/tcipif/rtl/pa_tcipif_dummy_bus.v:123]
	Parameter PRIO_WIDTH bound to: 4 - type: integer 
	Parameter INT_NUM bound to: 144 - type: integer 
	Parameter PRIO_WIDTH bound to: 4 - type: integer 
	Parameter INT_NUM bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter SEL_NUM bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter SEL_NUM bound to: 16 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter NUM bound to: 144 - type: integer 
	Parameter PRIO_WIDTH bound to: 4 - type: integer 
	Parameter INT_NUM bound to: 9 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter SEL_NUM bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter SEL_NUM bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter SEL_NUM bound to: 144 - type: integer 
	Parameter DTM_ABITS bound to: 10 - type: integer 
	Parameter DTM_ABITS bound to: 10 - type: integer 
	Parameter DTM_NDMIREG_WIDTH bound to: 32 - type: integer 
	Parameter DTM_IRREG_WIDTH bound to: 5 - type: integer 
	Parameter DTM_FSM2_RSTCNT bound to: 7'b1010000 
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:135]
	Parameter CHAIN_DW bound to: 44 - type: integer 
	Parameter DTM_IRREG_WIDTH bound to: 5 - type: integer 
	Parameter DTM_ABITS bound to: 10 - type: integer 
	Parameter DTM_NDMIREG_WIDTH bound to: 32 - type: integer 
	Parameter DTM_IRREG_WIDTH bound to: 5 - type: integer 
	Parameter DTM_ABITS bound to: 6'b001010 
	Parameter DTM_NDMIREG_WIDTH bound to: 32 - type: integer 
	Parameter CHAIN_DW bound to: 44 - type: integer 
	Parameter PADDR_HIGH_WIDTH bound to: 0 - type: integer 
	Parameter PADDR_LOW_WIDTH bound to: 10 - type: integer 
	Parameter SLAVE_NUM bound to: 1 - type: integer 
	Parameter SYNC_NUM bound to: 2 - type: integer 
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 17 - type: integer 
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-3848] Net corec_pmu_sleep_out in module/entity cpu_sub_system_ahb does not have driver. [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/system/cpu_sub_system_ahb.v:78]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/ahb/ahb_fifo.v:256]
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 15 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/apb/apb_bridge.v:213]
WARNING: [Synth 8-6014] Unused sequential element tap2_cur_st_reg was removed.  [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/system/tap2_sm.v:95]
WARNING: [Synth 8-6014] Unused sequential element tap2_rst_cnt_reg was removed.  [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/system/tap2_sm.v:109]
WARNING: [Synth 8-6014] Unused sequential element sm2_read_vld_reg was removed.  [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/system/tap2_sm.v:206]
WARNING: [Synth 8-6014] Unused sequential element sm2_rs_counter_reg was removed.  [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/system/tap2_sm.v:229]
WARNING: [Synth 8-6014] Unused sequential element sm2_rs_reg was removed.  [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/system/tap2_sm.v:239]
WARNING: [Synth 8-6014] Unused sequential element sm2_data_counter_reg was removed.  [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/system/tap2_sm.v:257]
INFO: [Synth 8-155] case statement is not full and has no default [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/pmu/pmu.v:386]
WARNING: [Synth 8-7137] Register counter_load_reg in module pmu has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/pmu/pmu.v:207]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/uart/uart_baud_gen.v:113]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/uart/uart_ctrl.v:220]
INFO: [Synth 8-155] case statement is not full and has no default [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/timer/timer.v:190]
WARNING: [Synth 8-6014] Unused sequential element input_clkratio_reg was removed.  [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/system/fpga_clk_gen.v:71]
INFO: [Synth 8-155] case statement is not full and has no default [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/smpu/smpu_top.v:90]
INFO: [Synth 8-226] default block is never used [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/wic/wic_top.v:87]
WARNING: [Synth 8-6014] Unused sequential element arb_int_ack_ff_reg was removed.  [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/wic/wic_top.v:129]
WARNING: [Synth 8-7129] Port haddr_s3[31] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[30] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[29] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[28] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[27] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[26] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[25] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[24] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[23] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[22] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[21] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[20] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[19] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[18] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[17] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[16] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[15] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[14] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[13] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[12] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[11] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[10] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[9] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[8] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[7] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[6] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[5] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[4] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[3] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[2] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[1] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port haddr_s3[0] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hburst_s3[2] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hburst_s3[1] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hburst_s3[0] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hmastlock in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hprot_s3[3] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hprot_s3[2] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hprot_s3[1] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hprot_s3[0] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsize_s3[2] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsize_s3[1] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hsize_s3[0] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port htrans_s3[1] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port htrans_s3[0] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[31] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[30] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[29] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[28] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[27] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[26] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[25] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[24] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[23] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[22] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[21] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[20] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[19] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[18] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[17] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[16] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[15] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[14] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[13] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[12] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[11] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[10] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[9] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[8] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[7] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[6] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[5] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[4] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[3] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[2] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[1] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwdata_s3[0] in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port hwrite_s3 in module err_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port biu_pad_haddr[8] in module smpu_comp_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port biu_pad_haddr[7] in module smpu_comp_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port biu_pad_haddr[6] in module smpu_comp_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port biu_pad_haddr[5] in module smpu_comp_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port biu_pad_haddr[4] in module smpu_comp_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port biu_pad_haddr[3] in module smpu_comp_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port biu_pad_haddr[2] in module smpu_comp_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port biu_pad_haddr[1] in module smpu_comp_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port biu_pad_haddr[0] in module smpu_comp_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port biu_pad_hprot[3] in module smpu_comp_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port biu_pad_hprot[1] in module smpu_comp_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port biu_pad_hprot[0] in module smpu_comp_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port smpu_entry[31] in module smpu_comp_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port smpu_entry[30] in module smpu_comp_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port smpu_entry[29] in module smpu_comp_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port smpu_entry[28] in module smpu_comp_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port smpu_entry[27] in module smpu_comp_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port smpu_entry[26] in module smpu_comp_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port smpu_entry[25] in module smpu_comp_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port smpu_entry[24] in module smpu_comp_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port smpu_entry[23] in module smpu_comp_hit is either unconnected or has no load
WARNING: [Synth 8-7129] Port smpu_entry[22] in module smpu_comp_hit is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1764.961 ; gain = 353.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1764.961 ; gain = 353.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1764.961 ; gain = 353.727
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.979 . Memory (MB): peak = 1764.961 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Finished Parsing XDC File [e:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'u_clk_wiz_0'
Parsing XDC File [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/constrs_1/imports/digilent-xdc-master/Genesys-2-Master.xdc]
Finished Parsing XDC File [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/constrs_1/imports/digilent-xdc-master/Genesys-2-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/constrs_1/imports/digilent-xdc-master/Genesys-2-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/E906_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/E906_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1975.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1975.754 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1975.754 ; gain = 564.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1975.754 ; gain = 564.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1_n. (constraint file  e:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1_n. (constraint file  e:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1_p. (constraint file  e:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1_p. (constraint file  e:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 6).
Applied set_property KEEP_HIERARCHY = SOFT for u_clk_wiz_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1975.754 ; gain = 564.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : No reusable genomes found, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1975.754 ; gain = 564.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1975.754 ; gain = 564.520
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ref_cur_st_reg' in module 'pa_ifu_icache'
INFO: [Synth 8-802] inferred FSM for state register 'inv_cur_st_reg' in module 'pa_ifu_icache'
INFO: [Synth 8-802] inferred FSM for state register 'cur_st_reg' in module 'pa_ifu_ifetch'
INFO: [Synth 8-802] inferred FSM for state register 'abort_cur_st_reg' in module 'pa_ifu_ifetch'
INFO: [Synth 8-802] inferred FSM for state register 'bht_inv_cur_st_reg' in module 'pa_ifu_bht'
INFO: [Synth 8-802] inferred FSM for state register 'bht_ref_cur_st_reg' in module 'pa_ifu_bht'
INFO: [Synth 8-802] inferred FSM for state register 'ras_cur_st_reg' in module 'pa_ifu_id_pred'
INFO: [Synth 8-802] inferred FSM for state register 'vec_cur_state_reg' in module 'pa_ifu_vec'
INFO: [Synth 8-802] inferred FSM for state register 'reg_cur_st_reg' in module 'pa_idu_reg32'
INFO: [Synth 8-802] inferred FSM for state register 'reg_cur_st_reg' in module 'pa_idu_reg_sp'
INFO: [Synth 8-802] inferred FSM for state register 'reg_cur_st_reg' in module 'pa_idu_reg32_high'
INFO: [Synth 8-802] inferred FSM for state register 'split_cur_state_reg' in module 'pa_idu_split'
INFO: [Synth 8-802] inferred FSM for state register 'sp_wb_st_reg' in module 'pa_idu_hs'
INFO: [Synth 8-802] inferred FSM for state register 'ipop_cur_st_reg' in module 'pa_idu_hs'
INFO: [Synth 8-802] inferred FSM for state register 'reg_cur_st_reg' in module 'pa_idu_reg'
INFO: [Synth 8-802] inferred FSM for state register 'div_cur_state_reg' in module 'pa_iu_div'
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ex2_wb_res_0_reg' and it is trimmed from '36' to '32' bits. [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_mul.v:240]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ex2_wb_res_1_reg' and it is trimmed from '36' to '32' bits. [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/iu/rtl/pa_iu_mul.v:241]
INFO: [Synth 8-802] inferred FSM for state register 'pmp_cur_state_reg' in module 'pa_lsu_ag'
INFO: [Synth 8-802] inferred FSM for state register 'split_cur_state_reg' in module 'pa_lsu_ag'
INFO: [Synth 8-802] inferred FSM for state register 'nc_cur_state_reg' in module 'pa_lsu_ncb'
INFO: [Synth 8-802] inferred FSM for state register 'dc_cur_state_reg' in module 'pa_lsu_dc'
INFO: [Synth 8-802] inferred FSM for state register 'icc_cur_state_reg' in module 'pa_lsu_icc'
INFO: [Synth 8-802] inferred FSM for state register 'lfb_cur_state_reg' in module 'pa_lsu_lfb'
INFO: [Synth 8-802] inferred FSM for state register 'ref_cur_state_reg' in module 'pa_lsu_lfb'
WARNING: [Synth 8-3936] Found unconnected internal register 'replace_tag_reg' and it is trimmed from '22' to '19' bits. [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_rdl.v:399]
INFO: [Synth 8-802] inferred FSM for state register 'rdl_cur_state_reg' in module 'pa_lsu_rdl'
WARNING: [Synth 8-3936] Found unconnected internal register 'stb_entry_shift_reg' and it is trimmed from '3' to '2' bits. [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_stb_entry.v:449]
INFO: [Synth 8-802] inferred FSM for state register 'stb_cur_state_reg' in module 'pa_lsu_stb_entry'
INFO: [Synth 8-802] inferred FSM for state register 'wb_cur_state_reg' in module 'pa_lsu_stb'
INFO: [Synth 8-802] inferred FSM for state register 'vb_cur_state_reg' in module 'pa_lsu_vb_entry'
INFO: [Synth 8-802] inferred FSM for state register 'wb_cur_state_reg' in module 'pa_lsu_vb'
INFO: [Synth 8-802] inferred FSM for state register 'dahbif_cur_state_reg' in module 'pa_lsu_dahbif'
INFO: [Synth 8-802] inferred FSM for state register 'dt_cur_state_reg' in module 'pa_lsu_dtif'
INFO: [Synth 8-802] inferred FSM for state register 'rst_cache_inv_reg' in module 'pa_cp0_ext_csr'
INFO: [Synth 8-802] inferred FSM for state register 'rst_icache_inv_reg' in module 'pa_cp0_ext_csr'
INFO: [Synth 8-802] inferred FSM for state register 'rst_bht_inv_reg' in module 'pa_cp0_ext_csr'
INFO: [Synth 8-802] inferred FSM for state register 'rst_dcache_inv_reg' in module 'pa_cp0_ext_csr'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'pa_cp0_special'
INFO: [Synth 8-802] inferred FSM for state register 'spec_cur_state_reg' in module 'pa_cp0_special'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'pa_cp0_srst'
INFO: [Synth 8-802] inferred FSM for state register 'dbg_stall_cur_state_reg' in module 'pa_rtu_retire'
INFO: [Synth 8-802] inferred FSM for state register 'flush_cur_state_reg' in module 'pa_rtu_retire'
INFO: [Synth 8-802] inferred FSM for state register 'lockup_cur_st_reg' in module 'pa_rtu_lockup'
INFO: [Synth 8-802] inferred FSM for state register 'fdsu_cur_state_reg' in module 'pa_fdsu_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'wb_cur_state_reg' in module 'pa_fdsu_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'bmu_cur_state_reg' in module 'pa_bmu_bus_if'
INFO: [Synth 8-802] inferred FSM for state register 'bmu_cur_state_reg' in module 'pa_bmu_dbus_if'
INFO: [Synth 8-802] inferred FSM for state register 'ahblif_cur_state_reg' in module 'pa_ahbl_if_fo'
INFO: [Synth 8-802] inferred FSM for state register 'lock_cur_state_reg' in module 'pa_ahbl_if_fo'
INFO: [Synth 8-802] inferred FSM for state register 'ahblif_cur_state_reg' in module 'pa_ahbl_if'
INFO: [Synth 8-802] inferred FSM for state register 'lock_cur_state_reg' in module 'pa_ahbl_if'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'pa_dtu_cdc'
INFO: [Synth 8-802] inferred FSM for state register 'regacc_cur_state_reg' in module 'tdt_dm'
INFO: [Synth 8-802] inferred FSM for state register 'p_state_reg' in module 'tdt_apb_master'
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_holding_reg' and it is trimmed from '30' to '18' bits. [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/mem/dahb_mem_ctrl.v:366]
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'apb_bridge'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'pmu'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'uart_trans'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'uart_receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                INV_IDLE |                             0001 |                               00
                INV_READ |                             0010 |                               01
                INV_FLOP |                             0100 |                               11
                INV_WRTE |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inv_cur_st_reg' using encoding 'one-hot' in module 'pa_ifu_icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                     REQ |                             0010 |                               01
                     WFC |                             0100 |                               10
                     RFL |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ref_cur_st_reg' using encoding 'one-hot' in module 'pa_ifu_icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              001
                    WFG1 |                            00010 |                              010
                    WFD1 |                            00100 |                              011
                WFD1WFG2 |                            01000 |                              000
                WFD1WFD2 |                            10000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_st_reg' using encoding 'one-hot' in module 'pa_ifu_ifetch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              ABORT_IDLE |                               00 |                               00
              ABORT_VLD1 |                               01 |                               10
              ABORT_VLD2 |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'abort_cur_st_reg' using encoding 'sequential' in module 'pa_ifu_ifetch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            BHT_INV_IDLE |                              001 |                               00
            BHT_INV_WRTE |                              010 |                               10
            BHT_INV_READ |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bht_inv_cur_st_reg' using encoding 'one-hot' in module 'pa_ifu_bht'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            BHT_REF_IDLE |                             0001 |                               00
            BHT_REF_READ |                             0010 |                               01
            BHT_REF_WRTE |                             0100 |                               10
             BHT_REF_UPD |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bht_ref_cur_st_reg' using encoding 'one-hot' in module 'pa_ifu_bht'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RAS_IDLE |                               00 |                               00
                 RAS_RET |                               01 |                               01
                RAS_JALR |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ras_cur_st_reg' using encoding 'sequential' in module 'pa_ifu_id_pred'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                      00000000001 |                             0001
                 WARM_UP |                      00000000010 |                             1001
                    HALT |                      00000000100 |                             1010
                    IDLE |                      00000001000 |                             0000
                VEC_PREP |                      00000010000 |                             0100
                 VEC_PCG |                      00000100000 |                             1100
                 VEC_REQ |                      00001000000 |                             0101
                 VEC_WFC |                      00010000000 |                             0110
                 VEC_ERR |                      00100000000 |                             1000
                VEC_CMPT |                      01000000000 |                             0111
                 PC_LOAD |                      10000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'vec_cur_state_reg' using encoding 'one-hot' in module 'pa_ifu_vec'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
               BUSY_DIV1 |                               01 |                              011
               BUSY_LSU1 |                               10 |                              010
               BUSY_LSU2 |                               11 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reg_cur_st_reg' using encoding 'sequential' in module 'pa_idu_reg32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
               BUSY_DIV1 |                               01 |                              011
               BUSY_LSU1 |                               10 |                              010
               BUSY_LSU2 |                               11 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reg_cur_st_reg' using encoding 'sequential' in module 'pa_idu_reg_sp'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
               BUSY_DIV1 |                               01 |                              011
               BUSY_LSU1 |                               10 |                              010
               BUSY_LSU2 |                               11 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reg_cur_st_reg' using encoding 'sequential' in module 'pa_idu_reg32_high'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              111
                 FENCE_1 |                              001 |                              000
                  AMO_LD |                              010 |                              010
                 AMO_ALU |                              011 |                              011
                  AMO_ST |                              100 |                              100
                 AMO_MOV |                              101 |                              101
                    LLSC |                              110 |                              001
                 FENCE_2 |                              111 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'split_cur_state_reg' using encoding 'sequential' in module 'pa_idu_split'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               IPOP_IDLE |                              000 |                              000
               IPOP_TAIL |                              001 |                              111
                  LD_GPR |                              010 |                              001
               LD_MCAUSE |                              011 |                              010
                 LD_MEPC |                              100 |                              011
                  ADD_SP |                              101 |                              100
                IPOP_RTE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ipop_cur_st_reg' using encoding 'sequential' in module 'pa_idu_hs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SP_IDLE |                               00 |                               00
                  SP_WB2 |                               01 |                               11
                  SP_WB1 |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sp_wb_st_reg' using encoding 'sequential' in module 'pa_idu_hs'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                              000
                   BUSY1 |                               01 |                              001
               BUSY_LSU1 |                               10 |                              010
               BUSY_LSU2 |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reg_cur_st_reg' using encoding 'sequential' in module 'pa_idu_reg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                    WFWB |                            00010 |                              100
                    WFI2 |                            00100 |                              001
                    ITER |                            01000 |                              010
                   CMPLT |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'div_cur_state_reg' using encoding 'one-hot' in module 'pa_iu_div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                PMP_IDLE |                               00 |                               00
               PMP_SPLIT |                               01 |                               11
                PMP_LAST |                               10 |                               10
               PMP_STALL |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pmp_cur_state_reg' using encoding 'sequential' in module 'pa_lsu_ag'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 S_FIRST |                            00001 |                              000
                  S_SECD |                            00010 |                              001
                 S_THIRD |                            00100 |                              010
                S_FOURTH |                            01000 |                              011
                 S_ABORT |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'split_cur_state_reg' using encoding 'one-hot' in module 'pa_lsu_ag'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  NC_REQ |                             0001 |                               00
                  NC_WFG |                             0010 |                               01
                  NC_WFC |                             0100 |                               10
                  NC_ERR |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'nc_cur_state_reg' using encoding 'one-hot' in module 'pa_lsu_ncb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                     DCS |                            00010 |                              001
                     FRZ |                            00100 |                              010
                   REPLY |                            01000 |                              011
                     WFC |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dc_cur_state_reg' using encoding 'one-hot' in module 'pa_lsu_dc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ICC_IDLE |                      00000000001 |                             0000
             ICC_INV_ALL |                      00000000010 |                             1001
              ICC_TAG_RD |                      00000000100 |                             0001
             ICC_TAG_WEN |                      00000001000 |                             0010
               ICC_CHECK |                      00000010000 |                             0100
             ICC_WFVB_W0 |                      00000100000 |                             0101
             ICC_DATA_W0 |                      00001000000 |                             0110
             ICC_WFVB_W1 |                      00010000000 |                             0111
             ICC_DATA_W1 |                      00100000000 |                             1000
              ICC_TAG_WT |                      01000000000 |                             0011
              ICC_CLR_VB |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'icc_cur_state_reg' using encoding 'one-hot' in module 'pa_lsu_icc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                REF_IDLE |                             0000 |                             1000
               REF_FIRST |                             0001 |                             0000
               REF_SECND |                             0010 |                             0001
               REF_THIRD |                             0011 |                             0010
                REF_FOUR |                             0100 |                             0011
                REF_FIVE |                             0101 |                             0100
                 REF_SIX |                             0110 |                             0101
               REF_SEVEN |                             0111 |                             0110
                 REF_ERR |                             1000 |                             1001
               REF_EIGHT |                             1001 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ref_cur_state_reg' using encoding 'sequential' in module 'pa_lsu_lfb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                LFB_IDLE |                          0000001 |                              000
                LFB_WRDL |                          0000010 |                              101
                 LFB_RDL |                          0000100 |                              001
                 LFB_REQ |                          0001000 |                              010
                 LFB_WFC |                          0010000 |                              011
                LFB_WFC2 |                          0100000 |                              110
                 LFB_REF |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lfb_cur_state_reg' using encoding 'one-hot' in module 'pa_lsu_lfb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RDL_IDLE |                              000 |                              000
              RDL_TAG_RD |                              001 |                              100
              RDL_TAG_WT |                              010 |                              101
               RDL_CHECK |                              011 |                              001
                RDL_DATA |                              100 |                              010
                RDL_LAST |                              101 |                              011
                 RDL_INV |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdl_cur_state_reg' using encoding 'sequential' in module 'pa_lsu_rdl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STB_IDLE |                              000 |                             0000
                 STB_RDL |                              001 |                             0100
                STB_WRDL |                              010 |                             0101
                STB_WLFB |                              011 |                             0001
                 STB_WFD |                              100 |                             0110
                 STB_WCA |                              101 |                             0010
                STB_WBUS |                              110 |                             1000
                 STB_WFC |                              111 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stb_cur_state_reg' using encoding 'sequential' in module 'pa_lsu_stb_entry'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WB_IDLE |                               00 |                               00
                  WB_WFG |                               01 |                               01
                  WB_WFC |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wb_cur_state_reg' using encoding 'sequential' in module 'pa_lsu_stb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 VB_IDLE |                            00001 |                              000
                  VB_RFC |                            00010 |                              001
                  VB_RDY |                            00100 |                              010
                   VB_WB |                            01000 |                              100
                  VB_WFC |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'vb_cur_state_reg' using encoding 'one-hot' in module 'pa_lsu_vb_entry'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WB_IDLE |                               00 |                               01
                  WB_WFG |                               01 |                               10
                  WB_WFC |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wb_cur_state_reg' using encoding 'sequential' in module 'pa_lsu_vb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     REQ |                               00 |                               00
                     WFG |                               01 |                               01
                     WFC |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dahbif_cur_state_reg' using encoding 'sequential' in module 'pa_lsu_dahbif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                ADDR_CHK |                              001 |                              001
               WAIT_PIPE |                              010 |                              100
               WAIT_DATA |                              011 |                              011
                DATA_CHK |                              100 |                              010
              WAIT_CMPLT |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dt_cur_state_reg' using encoding 'sequential' in module 'pa_lsu_dtif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RST_IDLE |                              001 |                               00
                 RST_WFC |                              010 |                               01
                RST_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_icache_inv_reg' using encoding 'one-hot' in module 'pa_cp0_ext_csr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RST_IDLE |                              001 |                               00
                 RST_WFC |                              010 |                               01
                RST_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_bht_inv_reg' using encoding 'one-hot' in module 'pa_cp0_ext_csr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RST_IDLE |                              001 |                               00
                 RST_WFC |                              010 |                               01
                RST_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_dcache_inv_reg' using encoding 'one-hot' in module 'pa_cp0_ext_csr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RST_IDLE |                                0 |                               00
                 RST_WFC |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_cache_inv_reg' using encoding 'sequential' in module 'pa_cp0_ext_csr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   WFACK |                               01 |                               01
                  WFCPLT |                               10 |                               11
                    CPLT |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'pa_cp0_special'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               SPEC_IDLE |                            00001 |                              000
               SPEC_CDCA |                            00010 |                              010
               SPEC_IICA |                            00100 |                              011
               SPEC_FENC |                            01000 |                              001
              SPEC_CMPLT |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spec_cur_state_reg' using encoding 'one-hot' in module 'pa_cp0_special'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                   WFACK |                             0010 |                               01
                  WFCPLT |                             0100 |                               10
                   WFRST |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'pa_cp0_srst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              FLUSH_IDLE |                              000 |                              000
                FLUSH_FE |                              001 |                              101
              FLUSH_WAIT |                              010 |                              100
                FLUSH_BE |                              011 |                              110
             FLUSH_FE_BE |                              100 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'flush_cur_state_reg' using encoding 'sequential' in module 'pa_rtu_retire'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STALL_IDLE |                              001 |                               00
               STALL_SET |                              010 |                               01
            STALL_RETIRE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dbg_stall_cur_state_reg' using encoding 'one-hot' in module 'pa_rtu_retire'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                    WFLU |                            00010 |                              001
                    LKUP |                            00100 |                              010
                   LKDBG |                            01000 |                              101
                   LKNMI |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lockup_cur_st_reg' using encoding 'one-hot' in module 'pa_rtu_lockup'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 WB_IDLE |                              001 |                               00
                  WB_EX2 |                              010 |                               10
                WB_CMPLT |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wb_cur_state_reg' using encoding 'one-hot' in module 'pa_fdsu_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                    ITER |                              001 |                              010
                     RND |                              010 |                              011
                    PACK |                              011 |                              100
                    WFWB |                              100 |                              101
                    WFI2 |                              101 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fdsu_cur_state_reg' using encoding 'sequential' in module 'pa_fdsu_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     REQ |                               00 |                               00
                     WFG |                               01 |                               01
                     WFD |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bmu_cur_state_reg' using encoding 'sequential' in module 'pa_bmu_bus_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     REQ |                              001 |                               00
                     WFG |                              010 |                               11
                     WFD |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bmu_cur_state_reg' using encoding 'one-hot' in module 'pa_bmu_dbus_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               LOCK_IDLE |                                0 |                               00
                LOCK_WFC |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lock_cur_state_reg' using encoding 'sequential' in module 'pa_ahbl_if_fo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                     WFG |                            00010 |                              010
                     WFD |                            00100 |                              001
                  ERROR1 |                            01000 |                              110
                  ERROR2 |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ahblif_cur_state_reg' using encoding 'one-hot' in module 'pa_ahbl_if_fo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               LOCK_IDLE |                              001 |                               00
                LOCK_WFS |                              010 |                               01
                LOCK_WFC |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lock_cur_state_reg' using encoding 'one-hot' in module 'pa_ahbl_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                     WFG |                            00010 |                              010
                     WFD |                            00100 |                              001
                  ERROR1 |                            01000 |                              110
                  ERROR2 |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ahblif_cur_state_reg' using encoding 'one-hot' in module 'pa_ahbl_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                   PULSE |                             0010 |                               01
              HAVE_RESET |                             0100 |                               10
                 PENDING |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'pa_dtu_cdc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             REGACC_IDLE |                             0000 |                             0000
            REGACC_WDSC0 |                             0001 |                             0001
         REGACC_DSC0_2_G |                             0010 |                             0101
         REGACC_G_2_DSC0 |                             0011 |                             0110
        REGACC_X6_2_DSC1 |                             0100 |                             0011
        REGACC_DSC0_2_X6 |                             0101 |                             1010
           REGACC_X6_2_C |                             0110 |                             1000
           REGACC_C_2_X6 |                             0111 |                             0111
        REGACC_X6_2_DSC0 |                             1000 |                             1001
        REGACC_DSC1_2_X6 |                             1001 |                             0100
            REGACC_RDSC0 |                             1010 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'regacc_cur_state_reg' using encoding 'sequential' in module 'tdt_dm'
WARNING: [Synth 8-327] inferring latch for variable 'clk_en_af_latch_reg' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/common/rtl/BUFGCE.v:30]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
               APB_SETUP |                               01 |                               01
              APB_ACCESS |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'p_state_reg' using encoding 'sequential' in module 'tdt_apb_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                R_SELECT |                              001 |                              011
                  ENABLE |                              010 |                              100
                   LATCH |                              011 |                              001
                W_SELECT |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'apb_bridge'
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/pmu/pmu.v:391]
WARNING: [Synth 8-327] inferring latch for variable 'pmu_apb_prdata_reg' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/pmu/pmu.v:225]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                            00001 |                            00001
                   START |                            00010 |                            00010
                    DATA |                            00100 |                            00100
                  PARITY |                            01000 |                            01000
                    STOP |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'uart_trans'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                           000001 |                           000001
                   START |                           000010 |                           000010
                    DATA |                           000100 |                           000100
                  PARITY |                           001000 |                           001000
                    STOP |                           010000 |                           010000
               CLECT_SIG |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'uart_receive'
WARNING: [Synth 8-327] inferring latch for variable 'prdata_reg' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/system/fpga_clk_gen.v:82]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1975.754 ; gain = 564.520
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[0].KID_DUMMY.x_pa_clic_kid' (pa_clic_kid_dummy) to 'u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[1].KID_DUMMY.x_pa_clic_kid'
INFO: [Synth 8-223] decloning instance 'u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[0].KID_DUMMY.x_pa_clic_kid' (pa_clic_kid_dummy) to 'u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[2].KID_DUMMY.x_pa_clic_kid'
INFO: [Synth 8-223] decloning instance 'u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[0].KID_DUMMY.x_pa_clic_kid' (pa_clic_kid_dummy) to 'u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[4].KID_DUMMY.x_pa_clic_kid'
INFO: [Synth 8-223] decloning instance 'u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[0].KID_DUMMY.x_pa_clic_kid' (pa_clic_kid_dummy) to 'u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[5].KID_DUMMY.x_pa_clic_kid'
INFO: [Synth 8-223] decloning instance 'u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[0].KID_DUMMY.x_pa_clic_kid' (pa_clic_kid_dummy) to 'u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[6].KID_DUMMY.x_pa_clic_kid'
INFO: [Synth 8-223] decloning instance 'u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[0].KID_DUMMY.x_pa_clic_kid' (pa_clic_kid_dummy) to 'u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[8].KID_DUMMY.x_pa_clic_kid'
INFO: [Synth 8-223] decloning instance 'u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[0].KID_DUMMY.x_pa_clic_kid' (pa_clic_kid_dummy) to 'u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[9].KID_DUMMY.x_pa_clic_kid'
INFO: [Synth 8-223] decloning instance 'u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[0].KID_DUMMY.x_pa_clic_kid' (pa_clic_kid_dummy) to 'u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[10].KID_DUMMY.x_pa_clic_kid'
INFO: [Synth 8-223] decloning instance 'u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[0].KID_DUMMY.x_pa_clic_kid' (pa_clic_kid_dummy) to 'u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[13].KID_DUMMY.x_pa_clic_kid'
INFO: [Synth 8-223] decloning instance 'u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[0].KID_DUMMY.x_pa_clic_kid' (pa_clic_kid_dummy) to 'u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[14].KID_DUMMY.x_pa_clic_kid'
INFO: [Synth 8-223] decloning instance 'u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[0].KID_DUMMY.x_pa_clic_kid' (pa_clic_kid_dummy) to 'u_soc/x_cpu_sub_system_ahb/x_e906_top/x_pa_tcipif_top/x_pa_clic_top/INT_KID[15].KID_DUMMY.x_pa_clic_kid'


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : No reusable genomes found


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 12    
	   2 Input   53 Bit       Adders := 2     
	   2 Input   48 Bit       Adders := 1     
	   4 Input   35 Bit       Adders := 1     
	   3 Input   35 Bit       Adders := 2     
	   2 Input   33 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 10    
	   3 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 2     
	   2 Input   28 Bit       Adders := 2     
	   3 Input   26 Bit       Adders := 17    
	   2 Input   26 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   3 Input   10 Bit       Adders := 4     
	   5 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 3     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 9     
	   3 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 16    
	   6 Input    3 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 5     
+---XORs : 
	   4 Input     68 Bit         XORs := 1     
	   2 Input     68 Bit         XORs := 1     
	   3 Input     67 Bit         XORs := 2     
	   3 Input     66 Bit         XORs := 5     
	   4 Input     66 Bit         XORs := 4     
	   2 Input     66 Bit         XORs := 4     
	   2 Input     53 Bit         XORs := 1     
	   2 Input     52 Bit         XORs := 1     
	   4 Input     50 Bit         XORs := 6     
	   2 Input     50 Bit         XORs := 6     
	   2 Input     32 Bit         XORs := 1     
	   2 Input     28 Bit         XORs := 2     
	   2 Input     16 Bit         XORs := 19    
	   2 Input      9 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 438   
	   3 Input      1 Bit         XORs := 2     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	              298 Bit    Registers := 1     
	               64 Bit    Registers := 19    
	               55 Bit    Registers := 1     
	               53 Bit    Registers := 3     
	               52 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               44 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 206   
	               31 Bit    Registers := 4     
	               30 Bit    Registers := 4     
	               28 Bit    Registers := 2     
	               27 Bit    Registers := 3     
	               26 Bit    Registers := 10    
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 8     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 10    
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 54    
	               15 Bit    Registers := 12    
	               13 Bit    Registers := 3     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 17    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 48    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 23    
	                5 Bit    Registers := 28    
	                4 Bit    Registers := 39    
	                3 Bit    Registers := 202   
	                2 Bit    Registers := 242   
	                1 Bit    Registers := 1839  
+---RAMs : 
	            1024K Bit	(131072 X 8 bit)          RAMs := 4     
	             512K Bit	(65536 X 8 bit)          RAMs := 8     
	             256K Bit	(32768 X 8 bit)          RAMs := 4     
	               2K Bit	(2048 X 1 bit)          RAMs := 64    
	             1024 Bit	(1024 X 1 bit)          RAMs := 128   
	              512 Bit	(512 X 1 bit)          RAMs := 16    
	              256 Bit	(256 X 1 bit)          RAMs := 85    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 48    
	   4 Input   64 Bit        Muxes := 2     
	   2 Input   60 Bit        Muxes := 1     
	   2 Input   53 Bit        Muxes := 5     
	   4 Input   53 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 2     
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   45 Bit        Muxes := 1     
	   2 Input   44 Bit        Muxes := 8     
	   5 Input   44 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 12    
	   2 Input   32 Bit        Muxes := 372   
	   7 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 4     
	  39 Input   32 Bit        Muxes := 1     
	  27 Input   32 Bit        Muxes := 8     
	  35 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 3     
	  15 Input   32 Bit        Muxes := 1     
	  16 Input   32 Bit        Muxes := 1     
	  32 Input   32 Bit        Muxes := 1     
	   8 Input   32 Bit        Muxes := 3     
	  24 Input   32 Bit        Muxes := 4     
	  12 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 4     
	   2 Input   30 Bit        Muxes := 4     
	   3 Input   30 Bit        Muxes := 2     
	  29 Input   28 Bit        Muxes := 2     
	   2 Input   28 Bit        Muxes := 7     
	   2 Input   27 Bit        Muxes := 4     
	   3 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 4     
	   3 Input   26 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 7     
	   2 Input   24 Bit        Muxes := 8     
	  26 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 8     
	   3 Input   23 Bit        Muxes := 3     
	  25 Input   23 Bit        Muxes := 1     
	   4 Input   23 Bit        Muxes := 3     
	   2 Input   22 Bit        Muxes := 1     
	  59 Input   20 Bit        Muxes := 1     
	  31 Input   20 Bit        Muxes := 1     
	   3 Input   20 Bit        Muxes := 2     
	   5 Input   20 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 13    
	  10 Input   20 Bit        Muxes := 1     
	   8 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 21    
	   2 Input   15 Bit        Muxes := 10    
	   2 Input   13 Bit        Muxes := 8     
	  53 Input   13 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 12    
	  11 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 17    
	  24 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 18    
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	   6 Input    9 Bit        Muxes := 1     
	   5 Input    9 Bit        Muxes := 2     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 67    
	   3 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 5     
	   7 Input    8 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	  17 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 9     
	   3 Input    7 Bit        Muxes := 1     
	  19 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 32    
	  59 Input    6 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 4     
	  31 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 3     
	   5 Input    6 Bit        Muxes := 3     
	   8 Input    6 Bit        Muxes := 2     
	   7 Input    6 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 2     
	  54 Input    6 Bit        Muxes := 1     
	  60 Input    6 Bit        Muxes := 1     
	  57 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 92    
	   5 Input    5 Bit        Muxes := 8     
	   7 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 3     
	   4 Input    5 Bit        Muxes := 5     
	   6 Input    5 Bit        Muxes := 2     
	  15 Input    5 Bit        Muxes := 1     
	  16 Input    5 Bit        Muxes := 2     
	  13 Input    5 Bit        Muxes := 2     
	  33 Input    5 Bit        Muxes := 1     
	  29 Input    5 Bit        Muxes := 4     
	  34 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 99    
	   8 Input    4 Bit        Muxes := 11    
	   3 Input    4 Bit        Muxes := 10    
	  12 Input    4 Bit        Muxes := 1     
	  28 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 24    
	   5 Input    4 Bit        Muxes := 5     
	  11 Input    4 Bit        Muxes := 10    
	  15 Input    4 Bit        Muxes := 3     
	  35 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 45    
	   8 Input    3 Bit        Muxes := 1     
	  13 Input    3 Bit        Muxes := 1     
	  14 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 16    
	   2 Input    3 Bit        Muxes := 139   
	  17 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	  18 Input    3 Bit        Muxes := 1     
	  26 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 24    
	  21 Input    3 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 2     
	  10 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 152   
	  22 Input    2 Bit        Muxes := 33    
	  10 Input    2 Bit        Muxes := 1     
	  17 Input    2 Bit        Muxes := 32    
	   4 Input    2 Bit        Muxes := 9     
	   3 Input    2 Bit        Muxes := 19    
	  12 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 3     
	  11 Input    2 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 1     
	   9 Input    2 Bit        Muxes := 4     
	   8 Input    2 Bit        Muxes := 33    
	  59 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 6     
	  31 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 35    
	   2 Input    1 Bit        Muxes := 1574  
	   3 Input    1 Bit        Muxes := 2     
	   8 Input    1 Bit        Muxes := 39    
	   6 Input    1 Bit        Muxes := 12    
	  17 Input    1 Bit        Muxes := 5     
	 207 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "decd_sync_func" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decd_sync_func" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decd_cache_func" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fpu_fwd_sel0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "div_fwd_sel0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_issue0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_fwd_sel2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sel1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sel2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sel0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_fwd_sel1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ipop_split_func" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ipush_split_func" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "int_clr_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_issue" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_src2_reg_reg[5]' (FDE) to 'x_pa_idu_dp/dp_ex1_src2_sel_reg'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_src2_sel_reg' (FDE) to 'x_pa_idu_dp/dp_ex1_mul_high_sel_reg'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_mul_high_sel_reg' (FDE) to 'x_pa_idu_dp/dp_ex1_rd_pair_reg'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_rd_pair_reg' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[8]'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_ex_st_rs2_vld_reg' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[8]'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_func_reg[8]' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[10]'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_func_reg[10]' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[11]'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_func_reg[11]' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[12]'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_func_reg[12]' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[13]'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_func_reg[13]' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[14]'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_func_reg[14]' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[15]'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_func_reg[15]' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[16]'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_func_reg[16]' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[17]'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_func_reg[17]' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[18]'
INFO: [Synth 8-3886] merging instance 'x_pa_idu_dp/dp_ex1_func_reg[18]' (FDE) to 'x_pa_idu_dp/dp_ex1_func_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_idu_dp/\dp_ex1_func_reg[19] )
WARNING: [Synth 8-3936] Found unconnected internal register 'x_pa_lsu_wb_entry_0/wb_entry_shift_reg' and it is trimmed from '3' to '2' bits. [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_wb_entry.v:276]
WARNING: [Synth 8-3936] Found unconnected internal register 'x_pa_lsu_wb_entry_1/wb_entry_shift_reg' and it is trimmed from '3' to '2' bits. [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/E906_RTL_FACTORY/gen_rtl/lsu/rtl/pa_lsu_wb_entry.v:276]
INFO: [Synth 8-5544] ROM "x_pa_lsu_stb_entry_0/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_pa_lsu_stb_entry_1/" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element x_pa_dcache_dirty_array/x_pa_spsram_256x4/x_pa_f_spsram_256x4/ram3/mem_reg was removed. 
WARNING: [Synth 8-3917] design pa_lsu_top has port lsu_dtu_debug_info[78] driven by constant 0
WARNING: [Synth 8-3917] design pa_lsu_top has port lsu_dtu_debug_info[77] driven by constant 0
WARNING: [Synth 8-3917] design pa_lsu_top has port lsu_dtu_debug_info[76] driven by constant 0
WARNING: [Synth 8-3917] design pa_lsu_top has port lsu_dtu_debug_info[75] driven by constant 0
WARNING: [Synth 8-3917] design pa_lsu_top has port lsu_dtu_debug_info[74] driven by constant 0
WARNING: [Synth 8-3917] design pa_lsu_top has port lsu_dtu_debug_info[73] driven by constant 0
WARNING: [Synth 8-3917] design pa_lsu_top has port lsu_dtu_debug_info[72] driven by constant 0
WARNING: [Synth 8-3917] design pa_lsu_top has port lsu_dtu_debug_info[71] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_lsu_rdl/pf_cache_hit_ff_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_pa_lsu_ncb/\ncb_prot_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_lsu_dahbif/\req_burst_ff_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_pa_rtu_top/x_pa_rtu_retire/retire_async_flush_reg' (FDC) to 'x_pa_rtu_top/x_pa_rtu_retire/FSM_sequential_flush_cur_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_iu_top/x_pa_iu_bju/\bju_ex2_not_pred_pc_reg[0] )
INFO: [Synth 8-3886] merging instance 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[0]' (FDE) to 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[1]' (FDE) to 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[2]' (FDE) to 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[3]' (FDE) to 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[4]' (FDE) to 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[5]' (FDE) to 'x_pa_iu_top/x_pa_iu_mul/mul_ex2_wb_res_1_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_iu_top/x_pa_iu_mul/\mul_ex2_wb_res_1_reg[6] )
INFO: [Synth 8-5544] ROM "ex1_e_onehot" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex1_e_onehot" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digit_bound_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digit_bound_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design pa_fpu_top has port fpu_rtu_wb_preg[5] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[29] )
INFO: [Synth 8-3886] merging instance 'x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_mult/ex2_partial_result_1_reg[0]' (FDE) to 'x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_mult/ex2_partial_result_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_mult/ex2_partial_result_1_reg[1]' (FDE) to 'x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_mult/ex2_partial_result_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_mult/ex2_partial_result_1_reg[2]' (FDE) to 'x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_mult/ex2_partial_result_1_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_mult/ex2_partial_result_1_reg[3]' (FDE) to 'x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_mult/ex2_partial_result_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_mult/ex2_partial_result_1_reg[4]' (FDE) to 'x_pa_fmau_top/x_pa_fmau_dp/x_pa_fmau_frac_mult/ex2_partial_result_1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fmau_top/\x_pa_fmau_dp/x_pa_fmau_frac_mult/ex2_partial_result_1_reg[5] )
INFO: [Synth 8-3886] merging instance 'x_pa_fpu_dp/ex2_fflags_reg[0]' (FDE) to 'x_pa_fpu_dp/ex2_fflags_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fpu_dp/\ex2_fflags_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_pa_falu_top/x_pa_fcnvt_single/ex3_expt_reg[1]' (FDRE) to 'x_pa_falu_top/x_pa_fcnvt_single/ex3_expt_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_falu_top/x_pa_fcnvt_single/\ex3_expt_reg[2] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[29]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[27] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[27]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[25] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[25]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[23] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[23]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[21] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[21]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[19] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[19]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[17] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[17]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[15] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[15]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[13] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[13]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[11] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[11]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[9] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[9]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[7] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[7]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[5] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[5]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[3] )
INFO: [Synth 8-3886] merging instance 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[3]' (FDRE) to 'x_pa_fdsu_top/x_pa_fdsu_srt/qt_rt_const_shift_std_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_fdsu_top/\x_pa_fdsu_srt/qt_rt_const_shift_std_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_ifu_top/x_pa_ifu_ifetch/\x_pa_ifu_icache/icache_rd_prot_reg[0] )
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry0/btb_tag_reg[0]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry0/btb_tag_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_ifu_top/x_pa_ifu_btb/\x_pa_ifu_btb_entry0/btb_tag_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry1/btb_tag_reg[0]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry1/btb_tag_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_ifu_top/x_pa_ifu_btb/\x_pa_ifu_btb_entry1/btb_tag_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry2/btb_tag_reg[0]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry2/btb_tag_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_ifu_top/x_pa_ifu_btb/\x_pa_ifu_btb_entry2/btb_tag_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry3/btb_tag_reg[0]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry3/btb_tag_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_ifu_top/x_pa_ifu_btb/\x_pa_ifu_btb_entry3/btb_tag_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry4/btb_tag_reg[0]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry4/btb_tag_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_ifu_top/x_pa_ifu_btb/\x_pa_ifu_btb_entry4/btb_tag_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry5/btb_tag_reg[0]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry5/btb_tag_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_ifu_top/x_pa_ifu_btb/\x_pa_ifu_btb_entry5/btb_tag_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry6/btb_tag_reg[0]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry6/btb_tag_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_ifu_top/x_pa_ifu_btb/\x_pa_ifu_btb_entry6/btb_tag_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry7/btb_tag_reg[0]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry7/btb_tag_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_ifu_top/x_pa_ifu_btb/\x_pa_ifu_btb_entry7/btb_tag_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry8/btb_tag_reg[0]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry8/btb_tag_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_ifu_top/x_pa_ifu_btb/\x_pa_ifu_btb_entry8/btb_tag_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry9/btb_tag_reg[0]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry9/btb_tag_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_ifu_top/x_pa_ifu_btb/\x_pa_ifu_btb_entry9/btb_tag_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[0]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry10/btb_tag_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_ifu_top/x_pa_ifu_btb/\x_pa_ifu_btb_entry10/btb_tag_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry11/btb_tag_reg[0]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry11/btb_tag_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_ifu_top/x_pa_ifu_btb/\x_pa_ifu_btb_entry11/btb_tag_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry12/btb_tag_reg[0]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry12/btb_tag_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_ifu_top/x_pa_ifu_btb/\x_pa_ifu_btb_entry12/btb_tag_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry13/btb_tag_reg[0]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry13/btb_tag_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_ifu_top/x_pa_ifu_btb/\x_pa_ifu_btb_entry13/btb_tag_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry14/btb_tag_reg[0]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry14/btb_tag_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_ifu_top/x_pa_ifu_btb/\x_pa_ifu_btb_entry14/btb_tag_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry15/btb_tag_reg[0]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_btb/x_pa_ifu_btb_entry15/btb_tag_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_ifu_top/x_pa_ifu_btb/\x_pa_ifu_btb_entry15/btb_tag_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_pred_taken_reg[0]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_pred_taken_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_pred_taken_reg[1]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[0]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[1]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[2]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[3]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[4]'
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[4]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[5]'
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[5]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[6]'
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[6]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[7]'
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[7]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[8]'
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[8]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[9]'
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[9]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[10]'
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[10]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[11]'
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[11]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[12]'
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[12]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[13]'
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[13]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_ibuf/x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_ifu_top/x_pa_ifu_ibuf/\x_pa_ifu_ibuf_pop_entry1/entry_halt_info_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_ifu_top/x_pa_ifu_id_pred/\id_pred_h0_pc_reg[0] )
INFO: [Synth 8-3886] merging instance 'x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_refill_addr_reg[0]' (FDCE) to 'x_pa_ifu_top/x_pa_ifu_ifetch/x_pa_ifu_icache/icache_refill_prot_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_pa_cp0_top/x_pa_cp0_regs/x_pa_cp0_trap_csr/mtvec_base_reg[0]' (FDCE) to 'x_pa_cp0_top/x_pa_cp0_regs/x_pa_cp0_trap_csr/mtvec_base_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_pa_cp0_top/x_pa_cp0_regs/x_pa_cp0_ext_csr/mexstatus_lpmd_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_pa_cp0_top/x_pa_cp0_regs/x_pa_cp0_trap_csr/mtvec_base_reg[1]' (FDCE) to 'x_pa_cp0_top/x_pa_cp0_regs/x_pa_cp0_trap_csr/mtvec_base_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_pa_cp0_top/x_pa_cp0_regs/x_pa_cp0_trap_csr/mtvec_base_reg[2]' (FDCE) to 'x_pa_cp0_top/x_pa_cp0_regs/x_pa_cp0_trap_csr/mtvec_base_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_pa_cp0_top/x_pa_cp0_regs/x_pa_cp0_trap_csr/mtvec_base_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_ifu_top/x_pa_ifu_ifetch/\x_pa_ifu_icache/icache_refill_prot_reg[0] )
INFO: [Synth 8-5544] ROM "tdata2_ldst_bytes_vld_four_bits" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tdata2_ldst_bytes_vld_four_bits" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tdata2_ldst_bytes_vld_four_bits" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_sahbl_top/\x_pa_ahbl_if/lock_cur_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/\x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/need_match_store_data_t0_trigger_f_reg )
INFO: [Synth 8-3886] merging instance 'x_pa_dtu_top/x_pa_dtu_ctrl/haltcause_reg[0]' (FDCE) to 'x_pa_dtu_top/x_pa_dtu_ctrl/dcsr_cause_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_pa_dtu_top/x_pa_dtu_ctrl/haltcause_reg[1]' (FDCE) to 'x_pa_dtu_top/x_pa_dtu_ctrl/dcsr_cause_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_pa_dtu_top/x_pa_dtu_ctrl/haltcause_reg[2]' (FDCE) to 'x_pa_dtu_top/x_pa_dtu_ctrl/dcsr_cause_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_dbginfo/xx_dbg_info_reg_reg[150]' (FDCE) to 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_dbginfo/xx_dbg_info_reg_reg[164]'
INFO: [Synth 8-3886] merging instance 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_dbginfo/xx_dbg_info_reg_reg[161]' (FDCE) to 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_dbginfo/xx_dbg_info_reg_reg[164]'
INFO: [Synth 8-3886] merging instance 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_dbginfo/xx_dbg_info_reg_reg[162]' (FDCE) to 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_dbginfo/xx_dbg_info_reg_reg[164]'
INFO: [Synth 8-3886] merging instance 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_dbginfo/xx_dbg_info_reg_reg[163]' (FDCE) to 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_dbginfo/xx_dbg_info_reg_reg[164]'
INFO: [Synth 8-3886] merging instance 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_dbginfo/xx_dbg_info_reg_reg[164]' (FDCE) to 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_dbginfo/xx_dbg_info_reg_reg[139]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_dbginfo/\xx_dbg_info_reg_reg[139] )
INFO: [Synth 8-3886] merging instance 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_dbginfo/xx_dbg_info_reg_reg[139]' (FDCE) to 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_dbginfo/xx_dbg_info_reg_reg[157]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_dbginfo/\xx_dbg_info_reg_reg[157] )
WARNING: [Synth 8-3332] Sequential element (x_pa_dtu_cdc/FSM_onehot_cur_state_reg[3]) is unused and will be removed from module pa_dtu_top.
INFO: [Synth 8-3886] merging instance 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_2/tdata1_match_reg[1]' (FDCE) to 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_2/tdata1_match_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_1/tdata1_match_reg[1]' (FDCE) to 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_1/tdata1_match_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_0/tdata1_match_reg[1]' (FDCE) to 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_0/tdata1_match_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_2/tdata1_match_reg[2]' (FDCE) to 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_2/tdata1_match_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_1/tdata1_match_reg[2]' (FDCE) to 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_1/tdata1_match_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_0/tdata1_match_reg[2]' (FDCE) to 'x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_0/tdata1_match_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/\x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_2/tdata1_match_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/\x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_1/tdata1_match_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_pa_dtu_top/x_pa_dtu_ctrl/x_pa_dtu_trigger_module/\x_pa_dtu_m_iie_all/x_pa_dtu_mcontrol_output_select/x_pa_dtu_mcontrol_0/tdata1_match_reg[3] )
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[27] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[26] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[25] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[24] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[23] driven by constant 1
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[22] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[21] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[20] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[19] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[18] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[17] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[16] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[15] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[14] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[13] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[12] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[11] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[10] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[9] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[8] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[7] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[6] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[5] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[4] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[3] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[2] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[1] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcip_cp0_clic_base[0] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[31] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[30] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[29] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[28] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[27] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[26] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[25] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[24] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[23] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[22] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[21] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[20] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[19] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[18] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[17] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[16] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[15] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[14] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[13] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[12] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[11] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[10] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[9] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[8] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[7] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[6] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[5] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[4] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[3] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[2] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[1] driven by constant 0
WARNING: [Synth 8-3917] design openE906__GC0 has port tcipif_bmu_ibus_data[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_pa_tcipif_top/x_pa_clic_top /\INT_KID[12].KID_TRUE.x_pa_clic_kid /int_vld_ff_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_tdt_top/x_tdt_dm_top/x_tdt_dm/cuscmderr_reg[2] )
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[5]' (FDC) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[6]'
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[6]' (FDC) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[9]'
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[7]' (FDC) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[21]'
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[9]' (FDC) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[10]'
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[10]' (FDC) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[11]'
INFO: [Synth 8-3886] merging instance 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[11]' (FDC) to 'x_pa_tcipif_top/x_pa_clic_top/x_pa_clic_busif/clic_tcipif_rdata_test_point_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_pa_tcipif_top/x_pa_clic_top /x_pa_clic_busif/\clic_tcipif_rdata_test_point_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_pa_tcipif_top/x_pa_clic_top /x_pa_clic_ctrl/\clic_int_id_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_pa_tcipif_top/x_pa_clic_top /\INT_KID[12].KID_TRUE.x_pa_clic_kid /int_vld_ff_2_reg)
INFO: [Synth 8-4471] merging register 'x_cpu2pmu_sync2/reg_clr_reg' into 'x_cpu2pmu_sync1/reg_clr_reg' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/system/sync.v:81]
INFO: [Synth 8-5544] ROM "x_smpu_comp_hit_0/addr_mask" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_smpu_comp_hit_1/addr_mask" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_smpu_comp_hit_2/addr_mask" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_smpu_comp_hit_0/addr_mask" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_smpu_comp_hit_1/addr_mask" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_smpu_comp_hit_2/addr_mask" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'x_wic_awake_en/x_wic_6/int_vld_ff_reg' into 'x_wic_awake_en/x_wic_1/int_vld_ff_reg' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/wic/wic.v:93]
INFO: [Synth 8-4471] merging register 'x_wic_awake_en/x_wic_26/int_vld_ff_reg' into 'x_wic_awake_en/x_wic_1/int_vld_ff_reg' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/wic/wic.v:93]
INFO: [Synth 8-4471] merging register 'x_wic_awake_en/x_wic_27/int_vld_ff_reg' into 'x_wic_awake_en/x_wic_1/int_vld_ff_reg' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/wic/wic.v:93]
INFO: [Synth 8-4471] merging register 'x_wic_awake_en/x_wic_28/int_vld_ff_reg' into 'x_wic_awake_en/x_wic_1/int_vld_ff_reg' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/wic/wic.v:93]
INFO: [Synth 8-4471] merging register 'x_wic_awake_en/x_wic_29/int_vld_ff_reg' into 'x_wic_awake_en/x_wic_1/int_vld_ff_reg' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/wic/wic.v:93]
INFO: [Synth 8-4471] merging register 'x_wic_awake_en/x_wic_30/int_vld_ff_reg' into 'x_wic_awake_en/x_wic_1/int_vld_ff_reg' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/wic/wic.v:93]
INFO: [Synth 8-4471] merging register 'x_wic_awake_en/x_wic_31/int_vld_ff_reg' into 'x_wic_awake_en/x_wic_1/int_vld_ff_reg' [E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.srcs/sources_1/imports/opene906-main/smart_run/logical/wic/wic.v:93]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/x_pmu/\x_tap2_sm/sm2_write_vld_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/x_gpio/\x_gpio_apbif/int_gpio_swporta_ctl_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/x_wic_top/\x_wic_awake_en/x_wic_31/int_pending_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_smem_ctrl/hresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/x_uart/\x_uart_apb_reg/uart_iir_iid_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/\x_fpga_clk_gen/prdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_ahb/busy_s4_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/x_pmu/\x_jtag2pmu_sync/sync_ff_clk2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/x_pmu/\x_jtag2pmu_sync/sync_ff1_clk1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/x_pmu/\x_jtag2pmu_sync/sync_ff1_clk1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/x_pmu/\x_jtag2pmu_sync/sync_ff1_clk1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/x_pmu/debug_pending_reg)
WARNING: [Synth 8-3332] Sequential element (x_fpga_clk_gen/prdata_reg[31]) is unused and will be removed from module apb.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:37 . Memory (MB): peak = 1994.742 ; gain = 583.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                  | RTL Object                                                                                                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[0].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[1].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[2].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[3].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[4].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[5].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[6].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[7].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[8].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[9].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[10].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[11].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[12].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[13].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[14].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[15].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[16].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[17].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[18].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[19].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[20].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[21].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[22].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[23].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[24].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[25].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[26].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[27].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[28].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[29].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[30].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[31].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[0].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[1].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[2].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[3].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[4].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[5].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[6].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[7].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[8].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[9].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[10].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[11].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[12].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[13].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[14].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[15].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[16].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[17].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[18].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[19].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[20].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[21].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[22].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[23].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[24].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[25].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[26].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[27].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[28].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[29].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[30].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[31].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[0].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[1].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[2].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[3].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[4].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[5].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[6].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[7].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[8].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[9].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[10].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[11].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[12].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[13].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[14].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[15].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[16].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[17].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[18].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[19].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[20].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[21].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[22].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[23].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[24].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[25].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[26].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[27].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[28].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[29].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[30].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[31].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[0].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[1].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[2].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[3].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[4].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[5].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[6].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[7].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[8].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[9].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[10].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[11].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[12].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[13].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[14].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[15].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[16].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[17].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[18].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[19].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[20].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[21].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[22].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[23].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[24].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[25].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[26].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[27].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[28].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[29].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[30].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[31].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[0].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[1].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[2].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[3].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[4].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[5].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[6].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[7].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[8].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[9].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[10].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[11].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[12].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[13].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[14].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[15].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[16].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[17].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[18].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[19].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[20].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[21].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[22].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[23].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[24].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[25].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[26].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[27].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[28].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[29].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[30].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[31].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[0].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[1].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[2].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[3].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[4].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[5].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[6].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[7].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[8].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[9].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[10].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[11].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[12].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[13].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[14].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[15].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[16].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[17].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[18].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[19].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[20].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[21].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[22].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[23].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[24].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[25].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[26].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[27].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[28].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[29].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[30].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[31].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|E906_top                     | x_dahb_mem_ctrl/ram0/mem_reg                                                                                                | 128 K x 8(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 
|E906_top                     | x_dahb_mem_ctrl/ram1/mem_reg                                                                                                | 128 K x 8(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 
|E906_top                     | x_dahb_mem_ctrl/ram2/mem_reg                                                                                                | 128 K x 8(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 
|E906_top                     | x_dahb_mem_ctrl/ram3/mem_reg                                                                                                | 128 K x 8(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 
|E906_top                     | x_dahb_mem_ctrl/ram4/mem_reg                                                                                                | 64 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 16     | 
|E906_top                     | x_dahb_mem_ctrl/ram5/mem_reg                                                                                                | 64 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 16     | 
|E906_top                     | x_dahb_mem_ctrl/ram6/mem_reg                                                                                                | 64 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 16     | 
|E906_top                     | x_dahb_mem_ctrl/ram7/mem_reg                                                                                                | 64 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 16     | 
|E906_top                     | x_iahb_mem_ctrl/ram0/mem_reg                                                                                                | 64 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 16     | 
|E906_top                     | x_iahb_mem_ctrl/ram1/mem_reg                                                                                                | 64 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 16     | 
|E906_top                     | x_iahb_mem_ctrl/ram2/mem_reg                                                                                                | 64 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 16     | 
|E906_top                     | x_iahb_mem_ctrl/ram3/mem_reg                                                                                                | 64 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 16     | 
|soc__GC0                     | x_smem_ctrl/ram0/mem_reg                                                                                                    | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|soc__GC0                     | x_smem_ctrl/ram1/mem_reg                                                                                                    | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|soc__GC0                     | x_smem_ctrl/ram2/mem_reg                                                                                                    | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|soc__GC0                     | x_smem_ctrl/ram3/mem_reg                                                                                                    | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                   | RTL Object                                                                                                             | Inference | Size (Depth x Width) | Primitives     | 
+------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[0].ram_instance/mem_reg                      | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[1].ram_instance/mem_reg                      | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[2].ram_instance/mem_reg                      | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[3].ram_instance/mem_reg                      | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[4].ram_instance/mem_reg                      | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[5].ram_instance/mem_reg                      | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[6].ram_instance/mem_reg                      | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[7].ram_instance/mem_reg                      | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[8].ram_instance/mem_reg                      | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[9].ram_instance/mem_reg                      | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[10].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[11].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[12].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[13].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[14].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[15].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[16].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[17].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[18].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[19].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[20].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[21].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[22].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[23].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[24].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[25].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[26].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[27].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[28].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[29].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[30].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[31].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[32].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[33].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[34].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[35].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[36].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[37].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[38].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[39].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_dirty_array/x_pa_spsram_256x4/x_pa_f_spsram_256x4/ram0/mem_reg                                             | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_dirty_array/x_pa_spsram_256x4/x_pa_f_spsram_256x4/ram1/mem_reg                                             | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_dirty_array/x_pa_spsram_256x4/x_pa_f_spsram_256x4/ram2/mem_reg                                             | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[40].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[0].ram_instance/mem_reg  | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[1].ram_instance/mem_reg  | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[2].ram_instance/mem_reg  | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[3].ram_instance/mem_reg  | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[4].ram_instance/mem_reg  | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[5].ram_instance/mem_reg  | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[6].ram_instance/mem_reg  | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[7].ram_instance/mem_reg  | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[8].ram_instance/mem_reg  | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[9].ram_instance/mem_reg  | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[10].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[11].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[12].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[13].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[14].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[15].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[16].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[17].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[18].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[19].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[20].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[21].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[22].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[23].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[24].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[25].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[26].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[27].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[28].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[29].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[30].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[31].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[32].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[33].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[34].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[35].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[36].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[37].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[38].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[39].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg            | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[1].ram_instance/mem_reg            | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[2].ram_instance/mem_reg            | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[3].ram_instance/mem_reg            | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[4].ram_instance/mem_reg            | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[5].ram_instance/mem_reg            | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[6].ram_instance/mem_reg            | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[7].ram_instance/mem_reg            | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[8].ram_instance/mem_reg            | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[9].ram_instance/mem_reg            | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[10].ram_instance/mem_reg           | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[11].ram_instance/mem_reg           | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[12].ram_instance/mem_reg           | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[13].ram_instance/mem_reg           | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[14].ram_instance/mem_reg           | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[15].ram_instance/mem_reg           | Implied   | 512 x 1              | RAM256X1S x 2  | 
+------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:43 . Memory (MB): peak = 2022.988 ; gain = 611.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (x_pa_ahbl_if/FSM_onehot_ahblif_cur_state_reg[3]) is unused and will be removed from module pa_iahbl_top.
WARNING: [Synth 8-3332] Sequential element (x_pa_ahbl_if/FSM_onehot_ahblif_cur_state_reg[3]) is unused and will be removed from module pa_dahbl_top.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:15 . Memory (MB): peak = 2347.844 ; gain = 936.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                  | RTL Object                                                                                                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[0].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[1].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[2].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[3].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[4].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[5].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[6].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[7].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[8].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[9].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[10].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[11].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[12].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[13].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[14].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[15].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[16].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[17].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[18].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[19].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[20].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[21].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[22].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[23].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[24].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[25].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[26].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[27].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[28].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[29].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[30].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[31].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[0].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[1].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[2].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[3].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[4].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[5].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[6].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[7].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[8].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[9].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[10].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[11].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[12].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[13].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[14].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[15].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[16].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[17].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[18].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[19].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[20].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[21].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[22].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[23].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[24].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[25].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[26].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[27].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[28].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[29].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[30].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way0_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[31].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[0].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[1].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[2].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[3].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[4].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[5].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[6].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[7].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[8].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[9].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[10].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[11].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[12].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[13].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[14].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[15].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[16].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[17].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[18].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[19].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[20].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[21].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[22].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[23].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[24].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[25].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[26].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[27].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[28].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[29].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[30].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank0/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[31].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[0].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[1].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[2].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[3].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[4].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[5].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[6].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[7].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[8].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[9].ram_instance/mem_reg             | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[10].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[11].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[12].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[13].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[14].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[15].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[16].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[17].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[18].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[19].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[20].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[21].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[22].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[23].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[24].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[25].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[26].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[27].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[28].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[29].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[30].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_dcache_top              | x_pa_dcache_data_array_way1_bank1/x_pa_spsram_1024x32/x_pa_f_spsram_1024x32/RAM_DIN_VEC[31].ram_instance/mem_reg            | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[0].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[1].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[2].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[3].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[4].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[5].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[6].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[7].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[8].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[9].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[10].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[11].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[12].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[13].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[14].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[15].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[16].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[17].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[18].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[19].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[20].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[21].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[22].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[23].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[24].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[25].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[26].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[27].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[28].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[29].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[30].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_1/x_pa_f_spsram_2048x32/RAM_DIN_VEC[31].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[0].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[1].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[2].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[3].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[4].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[5].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[6].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[7].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[8].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[9].ram_instance/mem_reg  | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[10].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[11].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[12].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[13].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[14].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[15].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[16].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[17].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[18].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[19].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[20].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[21].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[22].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[23].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[24].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[25].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[26].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[27].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[28].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[29].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[30].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|x_pa_ifu_top/x_pa_ifu_ifetch | x_pa_ifu_icache/x_pa_ifu_icache_data_array/x_pa_spsram_2048x32_0/x_pa_f_spsram_2048x32/RAM_DIN_VEC[31].ram_instance/mem_reg | 2 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|E906_top                     | x_dahb_mem_ctrl/ram0/mem_reg                                                                                                | 128 K x 8(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 
|E906_top                     | x_dahb_mem_ctrl/ram1/mem_reg                                                                                                | 128 K x 8(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 
|E906_top                     | x_dahb_mem_ctrl/ram2/mem_reg                                                                                                | 128 K x 8(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 
|E906_top                     | x_dahb_mem_ctrl/ram3/mem_reg                                                                                                | 128 K x 8(NO_CHANGE)   | W | R |                        |   |   | Port A           | 0      | 32     | 
|E906_top                     | x_dahb_mem_ctrl/ram4/mem_reg                                                                                                | 64 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 16     | 
|E906_top                     | x_dahb_mem_ctrl/ram5/mem_reg                                                                                                | 64 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 16     | 
|E906_top                     | x_dahb_mem_ctrl/ram6/mem_reg                                                                                                | 64 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 16     | 
|E906_top                     | x_dahb_mem_ctrl/ram7/mem_reg                                                                                                | 64 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 16     | 
|E906_top                     | x_iahb_mem_ctrl/ram0/mem_reg                                                                                                | 64 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 16     | 
|E906_top                     | x_iahb_mem_ctrl/ram1/mem_reg                                                                                                | 64 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 16     | 
|E906_top                     | x_iahb_mem_ctrl/ram2/mem_reg                                                                                                | 64 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 16     | 
|E906_top                     | x_iahb_mem_ctrl/ram3/mem_reg                                                                                                | 64 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 16     | 
|soc__GC0                     | x_smem_ctrl/ram0/mem_reg                                                                                                    | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|soc__GC0                     | x_smem_ctrl/ram1/mem_reg                                                                                                    | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|soc__GC0                     | x_smem_ctrl/ram2/mem_reg                                                                                                    | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
|soc__GC0                     | x_smem_ctrl/ram3/mem_reg                                                                                                    | 32 K x 8(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 8      | 
+-----------------------------+-----------------------------------------------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|Module Name                   | RTL Object                                                                                                             | Inference | Size (Depth x Width) | Primitives     | 
+------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[0].ram_instance/mem_reg                      | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[1].ram_instance/mem_reg                      | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[2].ram_instance/mem_reg                      | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[3].ram_instance/mem_reg                      | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[4].ram_instance/mem_reg                      | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[5].ram_instance/mem_reg                      | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[6].ram_instance/mem_reg                      | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[7].ram_instance/mem_reg                      | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[8].ram_instance/mem_reg                      | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[9].ram_instance/mem_reg                      | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[10].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[11].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[12].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[13].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[14].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[15].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[16].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[17].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[18].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[19].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[20].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[21].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[22].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[23].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[24].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[25].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[26].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[27].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[28].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[29].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[30].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[31].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[32].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[33].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[34].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[35].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[36].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[37].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[38].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_tag_array/x_pa_spsram_256x40/x_pa_f_spsram_256x40/RAM_DIN_VEC[39].ram_instance/mem_reg                     | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_dirty_array/x_pa_spsram_256x4/x_pa_f_spsram_256x4/ram0/mem_reg                                             | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_dirty_array/x_pa_spsram_256x4/x_pa_f_spsram_256x4/ram1/mem_reg                                             | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_dcache_top               | x_pa_dcache_dirty_array/x_pa_spsram_256x4/x_pa_f_spsram_256x4/ram2/mem_reg                                             | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[40].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[0].ram_instance/mem_reg  | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[1].ram_instance/mem_reg  | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[2].ram_instance/mem_reg  | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[3].ram_instance/mem_reg  | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[4].ram_instance/mem_reg  | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[5].ram_instance/mem_reg  | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[6].ram_instance/mem_reg  | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[7].ram_instance/mem_reg  | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[8].ram_instance/mem_reg  | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[9].ram_instance/mem_reg  | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[10].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[11].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[12].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[13].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[14].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[15].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[16].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[17].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[18].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[19].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[20].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[21].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[22].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[23].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[24].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[25].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[26].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[27].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[28].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[29].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[30].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[31].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[32].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[33].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[34].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[35].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[36].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[37].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[38].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_ifetch  | x_pa_ifu_icache/x_pa_ifu_icache_tag_array/x_pa_spsram_256x41/x_pa_f_spsram_256x41/RAM_DIN_VEC[39].ram_instance/mem_reg | Implied   | 256 x 1              | RAM256X1S x 1  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[0].ram_instance/mem_reg            | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[1].ram_instance/mem_reg            | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[2].ram_instance/mem_reg            | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[3].ram_instance/mem_reg            | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[4].ram_instance/mem_reg            | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[5].ram_instance/mem_reg            | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[6].ram_instance/mem_reg            | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[7].ram_instance/mem_reg            | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[8].ram_instance/mem_reg            | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[9].ram_instance/mem_reg            | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[10].ram_instance/mem_reg           | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[11].ram_instance/mem_reg           | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[12].ram_instance/mem_reg           | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[13].ram_instance/mem_reg           | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[14].ram_instance/mem_reg           | Implied   | 512 x 1              | RAM256X1S x 2  | 
|x_pa_ifu_top/x_pa_ifu_id_pred | x_pa_ifu_bht/x_pa_ifu_bht_array/x_pa_spsram_512x16/x_pa_f_spsram_512x16/RAM_DIN_VEC[15].ram_instance/mem_reg           | Implied   | 512 x 1              | RAM256X1S x 2  | 
+------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram0/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram0/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram0/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram0/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram0/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram0/mem_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram0/mem_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram0/mem_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram0/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram0/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram0/mem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram0/mem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram0/mem_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram0/mem_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram0/mem_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram0/mem_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram1/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram1/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram1/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram1/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram1/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram1/mem_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram1/mem_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram1/mem_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram1/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram1/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram1/mem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram1/mem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram1/mem_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram1/mem_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram1/mem_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram1/mem_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram2/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram2/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram2/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram2/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram2/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram2/mem_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram2/mem_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram2/mem_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram2/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram2/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram2/mem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram2/mem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram2/mem_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram2/mem_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram2/mem_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram2/mem_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram3/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram3/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram3/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram3/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram3/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram3/mem_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram3/mem_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram3/mem_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram3/mem_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram3/mem_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram3/mem_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram3/mem_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram3/mem_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram3/mem_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram3/mem_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram3/mem_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram4/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram4/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram4/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram4/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram4/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram4/mem_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram4/mem_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram4/mem_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram5/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram5/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram5/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram5/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram5/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram5/mem_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram5/mem_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram5/mem_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram6/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram6/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram6/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram6/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram6/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram6/mem_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram6/mem_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram6/mem_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram7/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram7/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram7/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram7/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram7/mem_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram7/mem_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram7/mem_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_dahb_mem_ctrl/ram7/mem_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_iahb_mem_ctrl/ram0/mem_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_iahb_mem_ctrl/ram0/mem_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_iahb_mem_ctrl/ram0/mem_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_cpu_sub_system_ahbi_4/x_iahb_mem_ctrl/ram0/mem_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:16 ; elapsed = 00:02:36 . Memory (MB): peak = 2347.844 ; gain = 936.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:23 ; elapsed = 00:02:44 . Memory (MB): peak = 2347.844 ; gain = 936.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:23 ; elapsed = 00:02:44 . Memory (MB): peak = 2347.844 ; gain = 936.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:29 ; elapsed = 00:02:51 . Memory (MB): peak = 2347.844 ; gain = 936.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:30 ; elapsed = 00:02:51 . Memory (MB): peak = 2347.844 ; gain = 936.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:31 ; elapsed = 00:02:52 . Memory (MB): peak = 2347.844 ; gain = 936.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:31 ; elapsed = 00:02:52 . Memory (MB): peak = 2347.844 ; gain = 936.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz   |     1|
|2     |BUFG      |     4|
|3     |CARRY4    |  1060|
|4     |LUT1      |   227|
|5     |LUT2      |  3001|
|6     |LUT3      |  4221|
|7     |LUT4      |  5472|
|8     |LUT5      |  7737|
|9     |LUT6      | 17537|
|10    |MUXF7     |  1177|
|11    |MUXF8     |   109|
|12    |RAM256X1S |   116|
|13    |RAMB18E1  |   192|
|15    |RAMB36E1  |   288|
|18    |FDCE      |  7792|
|19    |FDPE      |   681|
|20    |FDRE      |  5890|
|21    |FDSE      |     1|
|22    |LD        |    33|
|23    |IBUF      |     5|
|24    |IOBUF     |     8|
|25    |OBUF      |     2|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:32 ; elapsed = 00:02:53 . Memory (MB): peak = 2347.844 ; gain = 936.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 286 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:07 ; elapsed = 00:02:44 . Memory (MB): peak = 2347.844 ; gain = 725.816
Synthesis Optimization Complete : Time (s): cpu = 00:02:32 ; elapsed = 00:02:53 . Memory (MB): peak = 2347.844 ; gain = 936.609
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.891 . Memory (MB): peak = 2347.844 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2983 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2347.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 157 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  LD => LDCE: 32 instances
  LD => LDCE (inverted pins: G): 1 instance 
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 116 instances

Synth Design complete, checksum: 428779
INFO: [Common 17-83] Releasing license: Synthesis
722 Infos, 217 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:44 ; elapsed = 00:03:06 . Memory (MB): peak = 2347.844 ; gain = 936.609
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'E:/EDA/Ubuntu_share/vivado_files/E906_FPGA_1/E906_FPGA_1.runs/synth_1/E906_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2347.844 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file E906_top_utilization_synth.rpt -pb E906_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 17 13:15:18 2022...
