{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711799678978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711799678982 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 12:54:38 2024 " "Processing started: Sat Mar 30 12:54:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711799678982 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711799678982 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder_A_B_8_bits_decoders -c adder_A_B_8_bits_decoders " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder_A_B_8_bits_decoders -c adder_A_B_8_bits_decoders" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711799678982 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711799679374 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711799679374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 5/zadanie 5/adder_8_bits/adder_8_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 5/zadanie 5/adder_8_bits/adder_8_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8_bits " "Found entity 1: adder_8_bits" {  } { { "../adder_8_bits/adder_8_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_8_bits/adder_8_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711799685613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711799685613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 5/zadanie 5/adder_a_b_8_bits/adder_a_b_8_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 5/zadanie 5/adder_a_b_8_bits/adder_a_b_8_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_A_B_8_bits " "Found entity 1: adder_A_B_8_bits" {  } { { "../adder_A_B_8_bits/adder_A_B_8_bits.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_A_B_8_bits/adder_A_B_8_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711799685616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711799685616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 5/zadanie 5/reg_n_bits_with_areset/reg_n_bits_with_areset.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 5/zadanie 5/reg_n_bits_with_areset/reg_n_bits_with_areset.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_N_bits_with_areset " "Found entity 1: reg_N_bits_with_areset" {  } { { "../reg_N_bits_with_areset/reg_N_bits_with_areset.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/reg_N_bits_with_areset/reg_N_bits_with_areset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711799685619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711799685619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mateusz/desktop/systemy wbudowane/lab 4/zadanie 2/decoder_hex_16/decoder_hex_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mateusz/desktop/systemy wbudowane/lab 4/zadanie 2/decoder_hex_16/decoder_hex_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_hex_16 " "Found entity 1: decoder_hex_16" {  } { { "../../../LAB 4/Zadanie 2/decoder_hex_16/decoder_hex_16.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 4/Zadanie 2/decoder_hex_16/decoder_hex_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711799685622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711799685622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_a_b_8_bits_decoders.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_a_b_8_bits_decoders.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_A_B_8_bits_decoders " "Found entity 1: adder_A_B_8_bits_decoders" {  } { { "adder_A_B_8_bits_decoders.v" "" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_A_B_8_bits_decoders/adder_A_B_8_bits_decoders.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711799685624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711799685624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder_A_B_8_bits_decoders " "Elaborating entity \"adder_A_B_8_bits_decoders\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711799685643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_A_B_8_bits adder_A_B_8_bits:add_with_reg " "Elaborating entity \"adder_A_B_8_bits\" for hierarchy \"adder_A_B_8_bits:add_with_reg\"" {  } { { "adder_A_B_8_bits_decoders.v" "add_with_reg" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_A_B_8_bits_decoders/adder_A_B_8_bits_decoders.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711799685659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_N_bits_with_areset adder_A_B_8_bits:add_with_reg\|reg_N_bits_with_areset:reg0 " "Elaborating entity \"reg_N_bits_with_areset\" for hierarchy \"adder_A_B_8_bits:add_with_reg\|reg_N_bits_with_areset:reg0\"" {  } { { "../adder_A_B_8_bits/adder_A_B_8_bits.v" "reg0" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_A_B_8_bits/adder_A_B_8_bits.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711799685661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_8_bits adder_A_B_8_bits:add_with_reg\|adder_8_bits:add0 " "Elaborating entity \"adder_8_bits\" for hierarchy \"adder_A_B_8_bits:add_with_reg\|adder_8_bits:add0\"" {  } { { "../adder_A_B_8_bits/adder_A_B_8_bits.v" "add0" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_A_B_8_bits/adder_A_B_8_bits.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711799685663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_hex_16 decoder_hex_16:dec_A_or_B1 " "Elaborating entity \"decoder_hex_16\" for hierarchy \"decoder_hex_16:dec_A_or_B1\"" {  } { { "adder_A_B_8_bits_decoders.v" "dec_A_or_B1" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_A_B_8_bits_decoders/adder_A_B_8_bits_decoders.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711799685665 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711799686003 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "reg_out\[0\] " "Logic cell \"reg_out\[0\]\"" {  } { { "adder_A_B_8_bits_decoders.v" "reg_out\[0\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_A_B_8_bits_decoders/adder_A_B_8_bits_decoders.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711799686123 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_out\[1\] " "Logic cell \"reg_out\[1\]\"" {  } { { "adder_A_B_8_bits_decoders.v" "reg_out\[1\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_A_B_8_bits_decoders/adder_A_B_8_bits_decoders.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711799686123 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_out\[2\] " "Logic cell \"reg_out\[2\]\"" {  } { { "adder_A_B_8_bits_decoders.v" "reg_out\[2\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_A_B_8_bits_decoders/adder_A_B_8_bits_decoders.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711799686123 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_out\[3\] " "Logic cell \"reg_out\[3\]\"" {  } { { "adder_A_B_8_bits_decoders.v" "reg_out\[3\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_A_B_8_bits_decoders/adder_A_B_8_bits_decoders.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711799686123 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_out\[4\] " "Logic cell \"reg_out\[4\]\"" {  } { { "adder_A_B_8_bits_decoders.v" "reg_out\[4\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_A_B_8_bits_decoders/adder_A_B_8_bits_decoders.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711799686123 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_out\[5\] " "Logic cell \"reg_out\[5\]\"" {  } { { "adder_A_B_8_bits_decoders.v" "reg_out\[5\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_A_B_8_bits_decoders/adder_A_B_8_bits_decoders.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711799686123 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_out\[6\] " "Logic cell \"reg_out\[6\]\"" {  } { { "adder_A_B_8_bits_decoders.v" "reg_out\[6\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_A_B_8_bits_decoders/adder_A_B_8_bits_decoders.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711799686123 ""} { "Info" "ISCL_SCL_CELL_NAME" "reg_out\[7\] " "Logic cell \"reg_out\[7\]\"" {  } { { "adder_A_B_8_bits_decoders.v" "reg_out\[7\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_A_B_8_bits_decoders/adder_A_B_8_bits_decoders.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711799686123 ""} { "Info" "ISCL_SCL_CELL_NAME" "sum\[0\] " "Logic cell \"sum\[0\]\"" {  } { { "adder_A_B_8_bits_decoders.v" "sum\[0\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_A_B_8_bits_decoders/adder_A_B_8_bits_decoders.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711799686123 ""} { "Info" "ISCL_SCL_CELL_NAME" "sum\[1\] " "Logic cell \"sum\[1\]\"" {  } { { "adder_A_B_8_bits_decoders.v" "sum\[1\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_A_B_8_bits_decoders/adder_A_B_8_bits_decoders.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711799686123 ""} { "Info" "ISCL_SCL_CELL_NAME" "sum\[2\] " "Logic cell \"sum\[2\]\"" {  } { { "adder_A_B_8_bits_decoders.v" "sum\[2\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_A_B_8_bits_decoders/adder_A_B_8_bits_decoders.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711799686123 ""} { "Info" "ISCL_SCL_CELL_NAME" "sum\[3\] " "Logic cell \"sum\[3\]\"" {  } { { "adder_A_B_8_bits_decoders.v" "sum\[3\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_A_B_8_bits_decoders/adder_A_B_8_bits_decoders.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711799686123 ""} { "Info" "ISCL_SCL_CELL_NAME" "sum\[4\] " "Logic cell \"sum\[4\]\"" {  } { { "adder_A_B_8_bits_decoders.v" "sum\[4\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_A_B_8_bits_decoders/adder_A_B_8_bits_decoders.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711799686123 ""} { "Info" "ISCL_SCL_CELL_NAME" "sum\[5\] " "Logic cell \"sum\[5\]\"" {  } { { "adder_A_B_8_bits_decoders.v" "sum\[5\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_A_B_8_bits_decoders/adder_A_B_8_bits_decoders.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711799686123 ""} { "Info" "ISCL_SCL_CELL_NAME" "sum\[6\] " "Logic cell \"sum\[6\]\"" {  } { { "adder_A_B_8_bits_decoders.v" "sum\[6\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_A_B_8_bits_decoders/adder_A_B_8_bits_decoders.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711799686123 ""} { "Info" "ISCL_SCL_CELL_NAME" "sum\[7\] " "Logic cell \"sum\[7\]\"" {  } { { "adder_A_B_8_bits_decoders.v" "sum\[7\]" { Text "C:/Users/Mateusz/Desktop/Systemy wbudowane/LAB 5/Zadanie 5/adder_A_B_8_bits_decoders/adder_A_B_8_bits_decoders.v" 6 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1711799686123 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1711799686123 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711799686191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711799686191 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711799686210 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711799686210 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711799686210 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711799686210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711799686217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 12:54:46 2024 " "Processing ended: Sat Mar 30 12:54:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711799686217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711799686217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711799686217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711799686217 ""}
