Analysis & Synthesis report for Lab2
Wed Mar 12 10:22:06 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux"
 10. Port Connectivity Checks: "thirtyTwoBitALU:inst19|thirtyTwoBitCLA:arithmetic_unit"
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 12 10:22:06 2025      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; Lab2                                       ;
; Top-level Entity Name              ; testing_alu                                ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 110                                        ;
;     Total combinational functions  ; 110                                        ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 108                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; testing_alu        ; Lab2               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                     ; Library ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+
; twoBy32To32Mux.vhdl              ; yes             ; User VHDL File                     ; C:/Users/jadme/Desktop/uOttawa/courses/Current_Courses/CEG_3156/CEG3156_Lab2/MIPS_processor/Quartus_project/twoBy32To32Mux.vhdl  ;         ;
; thirtyTwoBitCLA.vhdl             ; yes             ; User VHDL File                     ; C:/Users/jadme/Desktop/uOttawa/courses/Current_Courses/CEG_3156/CEG3156_Lab2/MIPS_processor/Quartus_project/thirtyTwoBitCLA.vhdl ;         ;
; thirtyTwoBitALU.vhdl             ; yes             ; User VHDL File                     ; C:/Users/jadme/Desktop/uOttawa/courses/Current_Courses/CEG_3156/CEG3156_Lab2/MIPS_processor/Quartus_project/thirtyTwoBitALU.vhdl ;         ;
; or32.vhdl                        ; yes             ; User VHDL File                     ; C:/Users/jadme/Desktop/uOttawa/courses/Current_Courses/CEG_3156/CEG3156_Lab2/MIPS_processor/Quartus_project/or32.vhdl            ;         ;
; mux2.vhd                         ; yes             ; User VHDL File                     ; C:/Users/jadme/Desktop/uOttawa/courses/Current_Courses/CEG_3156/CEG3156_Lab2/MIPS_processor/Quartus_project/mux2.vhd             ;         ;
; testing_alu.bdf                  ; yes             ; User Block Diagram/Schematic File  ; C:/Users/jadme/Desktop/uOttawa/courses/Current_Courses/CEG_3156/CEG3156_Lab2/MIPS_processor/Quartus_project/testing_alu.bdf      ;         ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 110               ;
;                                             ;                   ;
; Total combinational functions               ; 110               ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 106               ;
;     -- 3 input functions                    ; 2                 ;
;     -- <=2 input functions                  ; 2                 ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 110               ;
;     -- arithmetic mode                      ; 0                 ;
;                                             ;                   ;
; Total registers                             ; 0                 ;
;     -- Dedicated logic registers            ; 0                 ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 108               ;
; Embedded Multiplier 9-bit elements          ; 0                 ;
; Maximum fan-out node                        ; ALU_ctrl[1]~input ;
; Maximum fan-out                             ; 64                ;
; Total fan-out                               ; 583               ;
; Average fan-out                             ; 1.79              ;
+---------------------------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                      ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                 ; Library Name ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
; |testing_alu                            ; 110 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 108  ; 0            ; |testing_alu                                                                        ; work         ;
;    |thirtyTwoBitALU:inst19|             ; 110 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19                                                 ; work         ;
;       |or32:zero_calc|                  ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|or32:zero_calc                                  ; work         ;
;       |thirtyTwoBitCLA:arithmetic_unit| ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|thirtyTwoBitCLA:arithmetic_unit                 ; work         ;
;       |twoBy32To32Mux:top_level_mux|    ; 64 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux                    ; work         ;
;          |mux2:\gen_mux:0:U|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:0:U  ; work         ;
;          |mux2:\gen_mux:10:U|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:10:U ; work         ;
;          |mux2:\gen_mux:11:U|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:11:U ; work         ;
;          |mux2:\gen_mux:12:U|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:12:U ; work         ;
;          |mux2:\gen_mux:13:U|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:13:U ; work         ;
;          |mux2:\gen_mux:14:U|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:14:U ; work         ;
;          |mux2:\gen_mux:15:U|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:15:U ; work         ;
;          |mux2:\gen_mux:16:U|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:16:U ; work         ;
;          |mux2:\gen_mux:17:U|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:17:U ; work         ;
;          |mux2:\gen_mux:18:U|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:18:U ; work         ;
;          |mux2:\gen_mux:19:U|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:19:U ; work         ;
;          |mux2:\gen_mux:1:U|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:1:U  ; work         ;
;          |mux2:\gen_mux:20:U|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:20:U ; work         ;
;          |mux2:\gen_mux:21:U|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:21:U ; work         ;
;          |mux2:\gen_mux:22:U|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:22:U ; work         ;
;          |mux2:\gen_mux:23:U|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:23:U ; work         ;
;          |mux2:\gen_mux:24:U|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:24:U ; work         ;
;          |mux2:\gen_mux:25:U|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:25:U ; work         ;
;          |mux2:\gen_mux:26:U|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:26:U ; work         ;
;          |mux2:\gen_mux:27:U|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:27:U ; work         ;
;          |mux2:\gen_mux:28:U|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:28:U ; work         ;
;          |mux2:\gen_mux:29:U|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:29:U ; work         ;
;          |mux2:\gen_mux:2:U|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:2:U  ; work         ;
;          |mux2:\gen_mux:30:U|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:30:U ; work         ;
;          |mux2:\gen_mux:31:U|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:31:U ; work         ;
;          |mux2:\gen_mux:3:U|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:3:U  ; work         ;
;          |mux2:\gen_mux:4:U|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:4:U  ; work         ;
;          |mux2:\gen_mux:5:U|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:5:U  ; work         ;
;          |mux2:\gen_mux:6:U|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:6:U  ; work         ;
;          |mux2:\gen_mux:7:U|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:7:U  ; work         ;
;          |mux2:\gen_mux:8:U|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:8:U  ; work         ;
;          |mux2:\gen_mux:9:U|            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |testing_alu|thirtyTwoBitALU:inst19|twoBy32To32Mux:top_level_mux|mux2:\gen_mux:9:U  ; work         ;
+-----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "thirtyTwoBitALU:inst19|twoBy32To32Mux:arithmetic_select_mux" ;
+----------+-------+----------+-----------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                   ;
+----------+-------+----------+-----------------------------------------------------------+
; b[31..1] ; Input ; Info     ; Stuck at GND                                              ;
+----------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "thirtyTwoBitALU:inst19|thirtyTwoBitCLA:arithmetic_unit"                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Mar 12 10:22:03 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file eightbitcomparator.vhdl
    Info (12022): Found design unit 1: eightBitComparator-structural
    Info (12023): Found entity 1: eightBitComparator
Info (12021): Found 2 design units, including 1 entities, in source file sorter.vhdl
    Info (12022): Found design unit 1: sorter-Structural
    Info (12023): Found entity 1: sorter
Info (12021): Found 2 design units, including 1 entities, in source file twoby32to32mux.vhdl
    Info (12022): Found design unit 1: twoBy32To32Mux-Structural
    Info (12023): Found entity 1: twoBy32To32Mux
Info (12021): Found 2 design units, including 1 entities, in source file thirtytwobitcla.vhdl
    Info (12022): Found design unit 1: thirtyTwoBitCLA-structural
    Info (12023): Found entity 1: thirtyTwoBitCLA
Info (12021): Found 2 design units, including 1 entities, in source file thirtytwobitalu.vhdl
    Info (12022): Found design unit 1: thirtyTwoBitALU-Structural
    Info (12023): Found entity 1: thirtyTwoBitALU
Info (12021): Found 2 design units, including 1 entities, in source file or32.vhdl
    Info (12022): Found design unit 1: or32-structural
    Info (12023): Found entity 1: or32
Info (12021): Found 2 design units, including 1 entities, in source file twoby8to8mux.vhdl
    Info (12022): Found design unit 1: twoBy8To8Mux-Structural
    Info (12023): Found entity 1: twoBy8To8Mux
Info (12021): Found 2 design units, including 1 entities, in source file eightbitcla.vhdl
    Info (12022): Found design unit 1: eightBitCLA-structural
    Info (12023): Found entity 1: eightBitCLA
Info (12021): Found 2 design units, including 1 entities, in source file eightbitalu.vhdl
    Info (12022): Found design unit 1: eightBitALU-Structural
    Info (12023): Found entity 1: eightBitALU
Info (12021): Found 2 design units, including 1 entities, in source file registerfile.vhdl
    Info (12022): Found design unit 1: registerFile-Structural
    Info (12023): Found entity 1: registerFile
Info (12021): Found 2 design units, including 1 entities, in source file enabler.vhdl
    Info (12022): Found design unit 1: enabler-Structural
    Info (12023): Found entity 1: enabler
Info (12021): Found 2 design units, including 1 entities, in source file eightx8to8mux_tb.vhdl
    Info (12022): Found design unit 1: eightX8To8Mux_tb-behavior
    Info (12023): Found entity 1: eightX8To8Mux_tb
Info (12021): Found 2 design units, including 1 entities, in source file eightx8to8mux.vhdl
    Info (12022): Found design unit 1: eightX8To8Mux-Structural
    Info (12023): Found entity 1: eightX8To8Mux
Info (12021): Found 2 design units, including 1 entities, in source file eightto1mux_tb.vhdl
    Info (12022): Found design unit 1: eightTo1Mux_tb-behavior
    Info (12023): Found entity 1: eightTo1Mux_tb
Info (12021): Found 2 design units, including 1 entities, in source file eightto1mux.vhdl
    Info (12022): Found design unit 1: eightTo1Mux-Structural
    Info (12023): Found entity 1: eightTo1Mux
Info (12021): Found 2 design units, including 1 entities, in source file asynceightbitregister.vhdl
    Info (12022): Found design unit 1: asyncEightBitRegister-Structural
    Info (12023): Found entity 1: asyncEightBitRegister
Info (12021): Found 1 design units, including 1 entities, in source file lab2.bdf
    Info (12023): Found entity 1: Lab2
Info (12021): Found 2 design units, including 1 entities, in source file eightbitasyncreg.vhd
    Info (12022): Found design unit 1: eightBitAsyncReg-structural
    Info (12023): Found entity 1: eightBitAsyncReg
Info (12021): Found 2 design units, including 1 entities, in source file decoder3to8.vhd
    Info (12022): Found design unit 1: decoder3to8-structural
    Info (12023): Found entity 1: decoder3to8
Info (12021): Found 2 design units, including 1 entities, in source file mux8to1_8bit.vhd
    Info (12022): Found design unit 1: mux8to1_8bit-struct
    Info (12023): Found entity 1: mux8to1_8bit
Info (12021): Found 2 design units, including 1 entities, in source file mux2to1_8bit.vhd
    Info (12022): Found design unit 1: mux2to1_8bit-struct
    Info (12023): Found entity 1: mux2to1_8bit
Info (12021): Found 1 design units, including 1 entities, in source file testing_reg_file.bdf
    Info (12023): Found entity 1: testing_reg_file
Info (12021): Found 2 design units, including 1 entities, in source file dlatch.vhd
    Info (12022): Found design unit 1: d_latch-Structural
    Info (12023): Found entity 1: d_latch
Info (12021): Found 2 design units, including 1 entities, in source file enardff_2.vhd
    Info (12022): Found design unit 1: enARdFF_2-rtl
    Info (12023): Found entity 1: enARdFF_2
Info (12021): Found 2 design units, including 1 entities, in source file eightbitregisterinc.vhd
    Info (12022): Found design unit 1: eightBitRegisterInc-structural
    Info (12023): Found entity 1: eightBitRegisterInc
Info (12021): Found 2 design units, including 1 entities, in source file mux2.vhd
    Info (12022): Found design unit 1: mux2-structural
    Info (12023): Found entity 1: mux2
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant0.vhd
    Info (12022): Found design unit 1: lpm_constant0-SYN
    Info (12023): Found entity 1: lpm_constant0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant1.vhd
    Info (12022): Found design unit 1: lpm_constant1-SYN
    Info (12023): Found entity 1: lpm_constant1
Info (12021): Found 2 design units, including 1 entities, in source file mux5.vhd
    Info (12022): Found design unit 1: mux5-structural
    Info (12023): Found entity 1: mux5
Info (12021): Found 1 design units, including 1 entities, in source file testingrtype.bdf
    Info (12023): Found entity 1: TestingRtype
Info (12021): Found 2 design units, including 1 entities, in source file sign_extender_16to32.vhd
    Info (12022): Found design unit 1: sign_extender_16to32-structural
    Info (12023): Found entity 1: sign_extender_16to32
Info (12021): Found 2 design units, including 1 entities, in source file control_unit.vhd
    Info (12022): Found design unit 1: control_unit-structural
    Info (12023): Found entity 1: control_unit
Info (12021): Found 1 design units, including 1 entities, in source file control_testing.bdf
    Info (12023): Found entity 1: Control_testing
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant2.vhd
    Info (12022): Found design unit 1: lpm_constant2-SYN
    Info (12023): Found entity 1: lpm_constant2
Info (12021): Found 2 design units, including 1 entities, in source file mux32x2.vhd
    Info (12022): Found design unit 1: mux32x2-structural
    Info (12023): Found entity 1: mux32x2
Info (12021): Found 1 design units, including 1 entities, in source file test.bdf
    Info (12023): Found entity 1: TEST
Info (12021): Found 1 design units, including 1 entities, in source file test_alucontrol.bdf
    Info (12023): Found entity 1: test_alucontrol
Info (12021): Found 1 design units, including 1 entities, in source file alucontrol.bdf
    Info (12023): Found entity 1: ALUControl
Info (12021): Found 1 design units, including 1 entities, in source file testing_alu.bdf
    Info (12023): Found entity 1: testing_alu
Info (12021): Found 2 design units, including 1 entities, in source file shift_left_2.vhd
    Info (12022): Found design unit 1: shift_left_2-dataflow
    Info (12023): Found entity 1: shift_left_2
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant3.vhd
    Info (12022): Found design unit 1: lpm_constant3-SYN
    Info (12023): Found entity 1: lpm_constant3
Info (12021): Found 2 design units, including 1 entities, in source file edgedetector.vhd
    Info (12022): Found design unit 1: EdgeDetector-Behavioral
    Info (12023): Found entity 1: EdgeDetector
Info (12021): Found 1 design units, including 1 entities, in source file test_edgedetector.bdf
    Info (12023): Found entity 1: test_edgedetector
Info (12021): Found 2 design units, including 1 entities, in source file shift_left_2_26_to_28.vhd
    Info (12022): Found design unit 1: shift_left_2_26_to_28-dataflow
    Info (12023): Found entity 1: shift_left_2_26_to_28
Info (12127): Elaborating entity "testing_alu" for the top level hierarchy
Warning (275083): Bus "result8[7..0]" found using same base name as "result", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "result" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "result[31..0]" to "result31..0"
Warning (275080): Converted elements in bus name "result8" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "result8[7..0]" to "result87..0"
Info (12128): Elaborating entity "thirtyTwoBitALU" for hierarchy "thirtyTwoBitALU:inst19"
Info (12128): Elaborating entity "twoBy32To32Mux" for hierarchy "thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux"
Info (12128): Elaborating entity "mux2" for hierarchy "thirtyTwoBitALU:inst19|twoBy32To32Mux:logical_select_mux|mux2:\gen_mux:31:U"
Info (12128): Elaborating entity "thirtyTwoBitCLA" for hierarchy "thirtyTwoBitALU:inst19|thirtyTwoBitCLA:arithmetic_unit"
Info (12128): Elaborating entity "or32" for hierarchy "thirtyTwoBitALU:inst19|or32:zero_calc"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 218 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 41 output pins
    Info (21061): Implemented 110 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4667 megabytes
    Info: Processing ended: Wed Mar 12 10:22:06 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


