

================================================================
== Vivado HLS Report for 'shift_reg_en'
================================================================
* Date:           Thu Apr  8 07:05:22 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Shift_Register
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.769 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    222|    -|
|Register         |        -|      -|     282|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     282|    222|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  15|          3|    1|          3|
    |ap_return_0                  |   9|          2|    8|         16|
    |ap_return_1                  |   9|          2|    8|         16|
    |ap_return_10                 |   9|          2|    8|         16|
    |ap_return_11                 |   9|          2|    8|         16|
    |ap_return_2                  |   9|          2|    8|         16|
    |ap_return_3                  |   9|          2|    8|         16|
    |ap_return_4                  |   9|          2|    8|         16|
    |ap_return_5                  |   9|          2|    8|         16|
    |ap_return_6                  |   9|          2|    8|         16|
    |ap_return_7                  |   9|          2|    8|         16|
    |ap_return_8                  |   9|          2|    8|         16|
    |ap_return_9                  |   9|          2|    8|         16|
    |dout_0_write_assign_reg_136  |   9|          2|    8|         16|
    |dout_10_write_assig_reg_46   |   9|          2|    8|         16|
    |dout_1_write_assign_reg_127  |   9|          2|    8|         16|
    |dout_2_write_assign_reg_118  |   9|          2|    8|         16|
    |dout_3_write_assign_reg_109  |   9|          2|    8|         16|
    |dout_4_write_assign_reg_100  |   9|          2|    8|         16|
    |dout_5_write_assign_reg_91   |   9|          2|    8|         16|
    |dout_6_write_assign_reg_82   |   9|          2|    8|         16|
    |dout_7_write_assign_reg_73   |   9|          2|    8|         16|
    |dout_8_write_assign_reg_64   |   9|          2|    8|         16|
    |dout_9_write_assign_reg_55   |   9|          2|    8|         16|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 222|         49|  185|        371|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  2|   0|    2|          0|
    |ap_return_0_preg             |  8|   0|    8|          0|
    |ap_return_10_preg            |  8|   0|    8|          0|
    |ap_return_11_preg            |  8|   0|    8|          0|
    |ap_return_1_preg             |  8|   0|    8|          0|
    |ap_return_2_preg             |  8|   0|    8|          0|
    |ap_return_3_preg             |  8|   0|    8|          0|
    |ap_return_4_preg             |  8|   0|    8|          0|
    |ap_return_5_preg             |  8|   0|    8|          0|
    |ap_return_6_preg             |  8|   0|    8|          0|
    |ap_return_7_preg             |  8|   0|    8|          0|
    |ap_return_8_preg             |  8|   0|    8|          0|
    |ap_return_9_preg             |  8|   0|    8|          0|
    |dout_0_write_assign_reg_136  |  8|   0|    8|          0|
    |dout_10_write_assig_reg_46   |  8|   0|    8|          0|
    |dout_1_write_assign_reg_127  |  8|   0|    8|          0|
    |dout_2_write_assign_reg_118  |  8|   0|    8|          0|
    |dout_3_write_assign_reg_109  |  8|   0|    8|          0|
    |dout_4_write_assign_reg_100  |  8|   0|    8|          0|
    |dout_5_write_assign_reg_91   |  8|   0|    8|          0|
    |dout_6_write_assign_reg_82   |  8|   0|    8|          0|
    |dout_7_write_assign_reg_73   |  8|   0|    8|          0|
    |dout_8_write_assign_reg_64   |  8|   0|    8|          0|
    |dout_9_write_assign_reg_55   |  8|   0|    8|          0|
    |regs_6_0                     |  8|   0|    8|          0|
    |regs_6_1                     |  8|   0|    8|          0|
    |regs_6_10                    |  8|   0|    8|          0|
    |regs_6_11                    |  8|   0|    8|          0|
    |regs_6_2                     |  8|   0|    8|          0|
    |regs_6_3                     |  8|   0|    8|          0|
    |regs_6_4                     |  8|   0|    8|          0|
    |regs_6_5                     |  8|   0|    8|          0|
    |regs_6_6                     |  8|   0|    8|          0|
    |regs_6_7                     |  8|   0|    8|          0|
    |regs_6_8                     |  8|   0|    8|          0|
    |regs_6_9                     |  8|   0|    8|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        |282|   0|  282|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | shift_reg_en | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | shift_reg_en | return value |
|ap_start      |  in |    1| ap_ctrl_hs | shift_reg_en | return value |
|ap_done       | out |    1| ap_ctrl_hs | shift_reg_en | return value |
|ap_idle       | out |    1| ap_ctrl_hs | shift_reg_en | return value |
|ap_ready      | out |    1| ap_ctrl_hs | shift_reg_en | return value |
|ap_return_0   | out |    8| ap_ctrl_hs | shift_reg_en | return value |
|ap_return_1   | out |    8| ap_ctrl_hs | shift_reg_en | return value |
|ap_return_2   | out |    8| ap_ctrl_hs | shift_reg_en | return value |
|ap_return_3   | out |    8| ap_ctrl_hs | shift_reg_en | return value |
|ap_return_4   | out |    8| ap_ctrl_hs | shift_reg_en | return value |
|ap_return_5   | out |    8| ap_ctrl_hs | shift_reg_en | return value |
|ap_return_6   | out |    8| ap_ctrl_hs | shift_reg_en | return value |
|ap_return_7   | out |    8| ap_ctrl_hs | shift_reg_en | return value |
|ap_return_8   | out |    8| ap_ctrl_hs | shift_reg_en | return value |
|ap_return_9   | out |    8| ap_ctrl_hs | shift_reg_en | return value |
|ap_return_10  | out |    8| ap_ctrl_hs | shift_reg_en | return value |
|ap_return_11  | out |    8| ap_ctrl_hs | shift_reg_en | return value |
|din           |  in |    8|   ap_none  |      din     |    scalar    |
|en            |  in |    1|   ap_none  |      en      |    scalar    |
+--------------+-----+-----+------------+--------------+--------------+

