// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Mon Mar 28 11:01:37 2022
// Host        : Jarvis running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file {D:/Graduation
//               Project/Narrowband-IoT-Receiver/src/fft/fft.sim/sim_1/synth/timing/xsim/butterfly_1_tb_time_synth.v}
// Design      : butterfly_1
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7s100fgga676-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module RAM32X1S_UNIQ_BASE_
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD158
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD159
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD160
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD161
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD162
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD163
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD164
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD165
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD166
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD167
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD168
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD169
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD170
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD171
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD172
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD173
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD174
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD175
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD176
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD177
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD178
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD179
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD180
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD181
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD182
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD183
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD184
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD185
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD186
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD187
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

module RAM32X1S_HD188
   (O,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    WCLK,
    WE);
  output O;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire O;
  wire WCLK;
  wire WE;

  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.ADR0(A0),
        .ADR1(A1),
        .ADR2(A2),
        .ADR3(A3),
        .ADR4(A4),
        .CLK(WCLK),
        .I(D),
        .O(O),
        .WE(WE));
endmodule

(* DATA_WIDTH = "16" *) (* SDF_Addr = "3" *) (* SDF_LENGTH = "8" *) 
(* NotValidForBitStream *)
module butterfly_1
   (clk,
    I_in,
    Q_in,
    sdf_addr,
    activeState,
    I_out,
    Q_out);
  input clk;
  input [15:0]I_in;
  input [15:0]Q_in;
  input [2:0]sdf_addr;
  input activeState;
  output [15:0]I_out;
  output [15:0]Q_out;

  wire [15:0]I_in;
  wire [15:0]I_in_IBUF;
  wire [15:0]I_out;
  wire [15:0]I_out0;
  wire \I_out[11]_i_2_n_0 ;
  wire \I_out[11]_i_3_n_0 ;
  wire \I_out[11]_i_4_n_0 ;
  wire \I_out[11]_i_5_n_0 ;
  wire \I_out[15]_i_2_n_0 ;
  wire \I_out[15]_i_3_n_0 ;
  wire \I_out[15]_i_4_n_0 ;
  wire \I_out[15]_i_5_n_0 ;
  wire \I_out[3]_i_2_n_0 ;
  wire \I_out[3]_i_3_n_0 ;
  wire \I_out[3]_i_4_n_0 ;
  wire \I_out[3]_i_5_n_0 ;
  wire \I_out[7]_i_2_n_0 ;
  wire \I_out[7]_i_3_n_0 ;
  wire \I_out[7]_i_4_n_0 ;
  wire \I_out[7]_i_5_n_0 ;
  wire [15:0]I_out_OBUF;
  wire \I_out_reg[11]_i_1_n_0 ;
  wire \I_out_reg[11]_i_1_n_1 ;
  wire \I_out_reg[11]_i_1_n_2 ;
  wire \I_out_reg[11]_i_1_n_3 ;
  wire \I_out_reg[15]_i_1_n_1 ;
  wire \I_out_reg[15]_i_1_n_2 ;
  wire \I_out_reg[15]_i_1_n_3 ;
  wire \I_out_reg[3]_i_1_n_0 ;
  wire \I_out_reg[3]_i_1_n_1 ;
  wire \I_out_reg[3]_i_1_n_2 ;
  wire \I_out_reg[3]_i_1_n_3 ;
  wire \I_out_reg[7]_i_1_n_0 ;
  wire \I_out_reg[7]_i_1_n_1 ;
  wire \I_out_reg[7]_i_1_n_2 ;
  wire \I_out_reg[7]_i_1_n_3 ;
  wire [15:0]Q_in;
  wire [15:0]Q_in_IBUF;
  wire [15:0]Q_out;
  wire [15:0]Q_out0;
  wire \Q_out[11]_i_2_n_0 ;
  wire \Q_out[11]_i_3_n_0 ;
  wire \Q_out[11]_i_4_n_0 ;
  wire \Q_out[11]_i_5_n_0 ;
  wire \Q_out[15]_i_2_n_0 ;
  wire \Q_out[15]_i_3_n_0 ;
  wire \Q_out[15]_i_4_n_0 ;
  wire \Q_out[15]_i_5_n_0 ;
  wire \Q_out[3]_i_2_n_0 ;
  wire \Q_out[3]_i_3_n_0 ;
  wire \Q_out[3]_i_4_n_0 ;
  wire \Q_out[3]_i_5_n_0 ;
  wire \Q_out[7]_i_2_n_0 ;
  wire \Q_out[7]_i_3_n_0 ;
  wire \Q_out[7]_i_4_n_0 ;
  wire \Q_out[7]_i_5_n_0 ;
  wire [15:0]Q_out_OBUF;
  wire \Q_out_reg[11]_i_1_n_0 ;
  wire \Q_out_reg[11]_i_1_n_1 ;
  wire \Q_out_reg[11]_i_1_n_2 ;
  wire \Q_out_reg[11]_i_1_n_3 ;
  wire \Q_out_reg[11]_i_1_n_4 ;
  wire \Q_out_reg[11]_i_1_n_5 ;
  wire \Q_out_reg[11]_i_1_n_6 ;
  wire \Q_out_reg[11]_i_1_n_7 ;
  wire \Q_out_reg[15]_i_1_n_1 ;
  wire \Q_out_reg[15]_i_1_n_2 ;
  wire \Q_out_reg[15]_i_1_n_3 ;
  wire \Q_out_reg[15]_i_1_n_4 ;
  wire \Q_out_reg[15]_i_1_n_5 ;
  wire \Q_out_reg[15]_i_1_n_6 ;
  wire \Q_out_reg[15]_i_1_n_7 ;
  wire \Q_out_reg[3]_i_1_n_0 ;
  wire \Q_out_reg[3]_i_1_n_1 ;
  wire \Q_out_reg[3]_i_1_n_2 ;
  wire \Q_out_reg[3]_i_1_n_3 ;
  wire \Q_out_reg[3]_i_1_n_4 ;
  wire \Q_out_reg[3]_i_1_n_5 ;
  wire \Q_out_reg[3]_i_1_n_6 ;
  wire \Q_out_reg[3]_i_1_n_7 ;
  wire \Q_out_reg[7]_i_1_n_0 ;
  wire \Q_out_reg[7]_i_1_n_1 ;
  wire \Q_out_reg[7]_i_1_n_2 ;
  wire \Q_out_reg[7]_i_1_n_3 ;
  wire \Q_out_reg[7]_i_1_n_4 ;
  wire \Q_out_reg[7]_i_1_n_5 ;
  wire \Q_out_reg[7]_i_1_n_6 ;
  wire \Q_out_reg[7]_i_1_n_7 ;
  wire activeState;
  wire activeState_IBUF;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire [15:0]p_0_in;
  wire r_sdf_ram_I_reg_0_7_0_0_i_1_n_0;
  wire r_sdf_ram_I_reg_0_7_0_0_i_2_n_0;
  wire r_sdf_ram_I_reg_0_7_0_0_i_2_n_1;
  wire r_sdf_ram_I_reg_0_7_0_0_i_2_n_2;
  wire r_sdf_ram_I_reg_0_7_0_0_i_2_n_3;
  wire r_sdf_ram_I_reg_0_7_0_0_i_2_n_4;
  wire r_sdf_ram_I_reg_0_7_0_0_i_2_n_5;
  wire r_sdf_ram_I_reg_0_7_0_0_i_2_n_6;
  wire r_sdf_ram_I_reg_0_7_0_0_i_2_n_7;
  wire r_sdf_ram_I_reg_0_7_0_0_i_3_n_0;
  wire r_sdf_ram_I_reg_0_7_0_0_i_4_n_0;
  wire r_sdf_ram_I_reg_0_7_0_0_i_5_n_0;
  wire r_sdf_ram_I_reg_0_7_0_0_i_6_n_0;
  wire r_sdf_ram_I_reg_0_7_10_10_i_1_n_0;
  wire r_sdf_ram_I_reg_0_7_11_11_i_1_n_0;
  wire r_sdf_ram_I_reg_0_7_12_12_i_1_n_0;
  wire r_sdf_ram_I_reg_0_7_12_12_i_2_n_1;
  wire r_sdf_ram_I_reg_0_7_12_12_i_2_n_2;
  wire r_sdf_ram_I_reg_0_7_12_12_i_2_n_3;
  wire r_sdf_ram_I_reg_0_7_12_12_i_2_n_4;
  wire r_sdf_ram_I_reg_0_7_12_12_i_2_n_5;
  wire r_sdf_ram_I_reg_0_7_12_12_i_2_n_6;
  wire r_sdf_ram_I_reg_0_7_12_12_i_2_n_7;
  wire r_sdf_ram_I_reg_0_7_12_12_i_3_n_0;
  wire r_sdf_ram_I_reg_0_7_12_12_i_4_n_0;
  wire r_sdf_ram_I_reg_0_7_12_12_i_5_n_0;
  wire r_sdf_ram_I_reg_0_7_12_12_i_6_n_0;
  wire r_sdf_ram_I_reg_0_7_13_13_i_1_n_0;
  wire r_sdf_ram_I_reg_0_7_14_14_i_1_n_0;
  wire r_sdf_ram_I_reg_0_7_15_15_i_1_n_0;
  wire r_sdf_ram_I_reg_0_7_1_1_i_1_n_0;
  wire r_sdf_ram_I_reg_0_7_2_2_i_1_n_0;
  wire r_sdf_ram_I_reg_0_7_3_3_i_1_n_0;
  wire r_sdf_ram_I_reg_0_7_4_4_i_1_n_0;
  wire r_sdf_ram_I_reg_0_7_4_4_i_2_n_0;
  wire r_sdf_ram_I_reg_0_7_4_4_i_2_n_1;
  wire r_sdf_ram_I_reg_0_7_4_4_i_2_n_2;
  wire r_sdf_ram_I_reg_0_7_4_4_i_2_n_3;
  wire r_sdf_ram_I_reg_0_7_4_4_i_2_n_4;
  wire r_sdf_ram_I_reg_0_7_4_4_i_2_n_5;
  wire r_sdf_ram_I_reg_0_7_4_4_i_2_n_6;
  wire r_sdf_ram_I_reg_0_7_4_4_i_2_n_7;
  wire r_sdf_ram_I_reg_0_7_4_4_i_3_n_0;
  wire r_sdf_ram_I_reg_0_7_4_4_i_4_n_0;
  wire r_sdf_ram_I_reg_0_7_4_4_i_5_n_0;
  wire r_sdf_ram_I_reg_0_7_4_4_i_6_n_0;
  wire r_sdf_ram_I_reg_0_7_5_5_i_1_n_0;
  wire r_sdf_ram_I_reg_0_7_6_6_i_1_n_0;
  wire r_sdf_ram_I_reg_0_7_7_7_i_1_n_0;
  wire r_sdf_ram_I_reg_0_7_8_8_i_1_n_0;
  wire r_sdf_ram_I_reg_0_7_8_8_i_2_n_0;
  wire r_sdf_ram_I_reg_0_7_8_8_i_2_n_1;
  wire r_sdf_ram_I_reg_0_7_8_8_i_2_n_2;
  wire r_sdf_ram_I_reg_0_7_8_8_i_2_n_3;
  wire r_sdf_ram_I_reg_0_7_8_8_i_2_n_4;
  wire r_sdf_ram_I_reg_0_7_8_8_i_2_n_5;
  wire r_sdf_ram_I_reg_0_7_8_8_i_2_n_6;
  wire r_sdf_ram_I_reg_0_7_8_8_i_2_n_7;
  wire r_sdf_ram_I_reg_0_7_8_8_i_3_n_0;
  wire r_sdf_ram_I_reg_0_7_8_8_i_4_n_0;
  wire r_sdf_ram_I_reg_0_7_8_8_i_5_n_0;
  wire r_sdf_ram_I_reg_0_7_8_8_i_6_n_0;
  wire r_sdf_ram_I_reg_0_7_9_9_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_7_0_0_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_7_0_0_i_2_n_0;
  wire r_sdf_ram_Q_reg_0_7_0_0_i_2_n_1;
  wire r_sdf_ram_Q_reg_0_7_0_0_i_2_n_2;
  wire r_sdf_ram_Q_reg_0_7_0_0_i_2_n_3;
  wire r_sdf_ram_Q_reg_0_7_0_0_i_2_n_4;
  wire r_sdf_ram_Q_reg_0_7_0_0_i_2_n_5;
  wire r_sdf_ram_Q_reg_0_7_0_0_i_2_n_6;
  wire r_sdf_ram_Q_reg_0_7_0_0_i_2_n_7;
  wire r_sdf_ram_Q_reg_0_7_0_0_i_3_n_0;
  wire r_sdf_ram_Q_reg_0_7_0_0_i_4_n_0;
  wire r_sdf_ram_Q_reg_0_7_0_0_i_5_n_0;
  wire r_sdf_ram_Q_reg_0_7_0_0_i_6_n_0;
  wire r_sdf_ram_Q_reg_0_7_10_10_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_7_11_11_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_7_12_12_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_7_12_12_i_2_n_1;
  wire r_sdf_ram_Q_reg_0_7_12_12_i_2_n_2;
  wire r_sdf_ram_Q_reg_0_7_12_12_i_2_n_3;
  wire r_sdf_ram_Q_reg_0_7_12_12_i_2_n_4;
  wire r_sdf_ram_Q_reg_0_7_12_12_i_2_n_5;
  wire r_sdf_ram_Q_reg_0_7_12_12_i_2_n_6;
  wire r_sdf_ram_Q_reg_0_7_12_12_i_2_n_7;
  wire r_sdf_ram_Q_reg_0_7_12_12_i_3_n_0;
  wire r_sdf_ram_Q_reg_0_7_12_12_i_4_n_0;
  wire r_sdf_ram_Q_reg_0_7_12_12_i_5_n_0;
  wire r_sdf_ram_Q_reg_0_7_12_12_i_6_n_0;
  wire r_sdf_ram_Q_reg_0_7_13_13_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_7_14_14_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_7_15_15_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_7_1_1_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_7_2_2_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_7_3_3_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_7_4_4_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_7_4_4_i_2_n_0;
  wire r_sdf_ram_Q_reg_0_7_4_4_i_2_n_1;
  wire r_sdf_ram_Q_reg_0_7_4_4_i_2_n_2;
  wire r_sdf_ram_Q_reg_0_7_4_4_i_2_n_3;
  wire r_sdf_ram_Q_reg_0_7_4_4_i_2_n_4;
  wire r_sdf_ram_Q_reg_0_7_4_4_i_2_n_5;
  wire r_sdf_ram_Q_reg_0_7_4_4_i_2_n_6;
  wire r_sdf_ram_Q_reg_0_7_4_4_i_2_n_7;
  wire r_sdf_ram_Q_reg_0_7_4_4_i_3_n_0;
  wire r_sdf_ram_Q_reg_0_7_4_4_i_4_n_0;
  wire r_sdf_ram_Q_reg_0_7_4_4_i_5_n_0;
  wire r_sdf_ram_Q_reg_0_7_4_4_i_6_n_0;
  wire r_sdf_ram_Q_reg_0_7_5_5_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_7_6_6_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_7_7_7_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_7_8_8_i_1_n_0;
  wire r_sdf_ram_Q_reg_0_7_8_8_i_2_n_0;
  wire r_sdf_ram_Q_reg_0_7_8_8_i_2_n_1;
  wire r_sdf_ram_Q_reg_0_7_8_8_i_2_n_2;
  wire r_sdf_ram_Q_reg_0_7_8_8_i_2_n_3;
  wire r_sdf_ram_Q_reg_0_7_8_8_i_2_n_4;
  wire r_sdf_ram_Q_reg_0_7_8_8_i_2_n_5;
  wire r_sdf_ram_Q_reg_0_7_8_8_i_2_n_6;
  wire r_sdf_ram_Q_reg_0_7_8_8_i_2_n_7;
  wire r_sdf_ram_Q_reg_0_7_8_8_i_3_n_0;
  wire r_sdf_ram_Q_reg_0_7_8_8_i_4_n_0;
  wire r_sdf_ram_Q_reg_0_7_8_8_i_5_n_0;
  wire r_sdf_ram_Q_reg_0_7_8_8_i_6_n_0;
  wire r_sdf_ram_Q_reg_0_7_9_9_i_1_n_0;
  wire [2:0]sdf_addr;
  wire [2:0]sdf_addr_IBUF;
  wire [3:3]\NLW_I_out_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Q_out_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_r_sdf_ram_I_reg_0_7_12_12_i_2_CO_UNCONNECTED;
  wire [3:3]NLW_r_sdf_ram_Q_reg_0_7_12_12_i_2_CO_UNCONNECTED;

initial begin
 $sdf_annotate("butterfly_1_tb_time_synth.sdf",,,,"tool_control");
end
  IBUF \I_in_IBUF[0]_inst 
       (.I(I_in[0]),
        .O(I_in_IBUF[0]));
  IBUF \I_in_IBUF[10]_inst 
       (.I(I_in[10]),
        .O(I_in_IBUF[10]));
  IBUF \I_in_IBUF[11]_inst 
       (.I(I_in[11]),
        .O(I_in_IBUF[11]));
  IBUF \I_in_IBUF[12]_inst 
       (.I(I_in[12]),
        .O(I_in_IBUF[12]));
  IBUF \I_in_IBUF[13]_inst 
       (.I(I_in[13]),
        .O(I_in_IBUF[13]));
  IBUF \I_in_IBUF[14]_inst 
       (.I(I_in[14]),
        .O(I_in_IBUF[14]));
  IBUF \I_in_IBUF[15]_inst 
       (.I(I_in[15]),
        .O(I_in_IBUF[15]));
  IBUF \I_in_IBUF[1]_inst 
       (.I(I_in[1]),
        .O(I_in_IBUF[1]));
  IBUF \I_in_IBUF[2]_inst 
       (.I(I_in[2]),
        .O(I_in_IBUF[2]));
  IBUF \I_in_IBUF[3]_inst 
       (.I(I_in[3]),
        .O(I_in_IBUF[3]));
  IBUF \I_in_IBUF[4]_inst 
       (.I(I_in[4]),
        .O(I_in_IBUF[4]));
  IBUF \I_in_IBUF[5]_inst 
       (.I(I_in[5]),
        .O(I_in_IBUF[5]));
  IBUF \I_in_IBUF[6]_inst 
       (.I(I_in[6]),
        .O(I_in_IBUF[6]));
  IBUF \I_in_IBUF[7]_inst 
       (.I(I_in[7]),
        .O(I_in_IBUF[7]));
  IBUF \I_in_IBUF[8]_inst 
       (.I(I_in[8]),
        .O(I_in_IBUF[8]));
  IBUF \I_in_IBUF[9]_inst 
       (.I(I_in[9]),
        .O(I_in_IBUF[9]));
  LUT3 #(
    .INIT(8'h78)) 
    \I_out[11]_i_2 
       (.I0(I_in_IBUF[11]),
        .I1(activeState_IBUF),
        .I2(I_out0[11]),
        .O(\I_out[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \I_out[11]_i_3 
       (.I0(I_in_IBUF[10]),
        .I1(activeState_IBUF),
        .I2(I_out0[10]),
        .O(\I_out[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \I_out[11]_i_4 
       (.I0(I_in_IBUF[9]),
        .I1(activeState_IBUF),
        .I2(I_out0[9]),
        .O(\I_out[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \I_out[11]_i_5 
       (.I0(I_in_IBUF[8]),
        .I1(activeState_IBUF),
        .I2(I_out0[8]),
        .O(\I_out[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \I_out[15]_i_2 
       (.I0(I_in_IBUF[15]),
        .I1(activeState_IBUF),
        .I2(I_out0[15]),
        .O(\I_out[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \I_out[15]_i_3 
       (.I0(I_in_IBUF[14]),
        .I1(activeState_IBUF),
        .I2(I_out0[14]),
        .O(\I_out[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \I_out[15]_i_4 
       (.I0(I_in_IBUF[13]),
        .I1(activeState_IBUF),
        .I2(I_out0[13]),
        .O(\I_out[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \I_out[15]_i_5 
       (.I0(I_in_IBUF[12]),
        .I1(activeState_IBUF),
        .I2(I_out0[12]),
        .O(\I_out[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \I_out[3]_i_2 
       (.I0(I_in_IBUF[3]),
        .I1(activeState_IBUF),
        .I2(I_out0[3]),
        .O(\I_out[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \I_out[3]_i_3 
       (.I0(I_in_IBUF[2]),
        .I1(activeState_IBUF),
        .I2(I_out0[2]),
        .O(\I_out[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \I_out[3]_i_4 
       (.I0(I_in_IBUF[1]),
        .I1(activeState_IBUF),
        .I2(I_out0[1]),
        .O(\I_out[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \I_out[3]_i_5 
       (.I0(I_in_IBUF[0]),
        .I1(activeState_IBUF),
        .I2(I_out0[0]),
        .O(\I_out[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \I_out[7]_i_2 
       (.I0(I_in_IBUF[7]),
        .I1(activeState_IBUF),
        .I2(I_out0[7]),
        .O(\I_out[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \I_out[7]_i_3 
       (.I0(I_in_IBUF[6]),
        .I1(activeState_IBUF),
        .I2(I_out0[6]),
        .O(\I_out[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \I_out[7]_i_4 
       (.I0(I_in_IBUF[5]),
        .I1(activeState_IBUF),
        .I2(I_out0[5]),
        .O(\I_out[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \I_out[7]_i_5 
       (.I0(I_in_IBUF[4]),
        .I1(activeState_IBUF),
        .I2(I_out0[4]),
        .O(\I_out[7]_i_5_n_0 ));
  OBUF \I_out_OBUF[0]_inst 
       (.I(I_out_OBUF[0]),
        .O(I_out[0]));
  OBUF \I_out_OBUF[10]_inst 
       (.I(I_out_OBUF[10]),
        .O(I_out[10]));
  OBUF \I_out_OBUF[11]_inst 
       (.I(I_out_OBUF[11]),
        .O(I_out[11]));
  OBUF \I_out_OBUF[12]_inst 
       (.I(I_out_OBUF[12]),
        .O(I_out[12]));
  OBUF \I_out_OBUF[13]_inst 
       (.I(I_out_OBUF[13]),
        .O(I_out[13]));
  OBUF \I_out_OBUF[14]_inst 
       (.I(I_out_OBUF[14]),
        .O(I_out[14]));
  OBUF \I_out_OBUF[15]_inst 
       (.I(I_out_OBUF[15]),
        .O(I_out[15]));
  OBUF \I_out_OBUF[1]_inst 
       (.I(I_out_OBUF[1]),
        .O(I_out[1]));
  OBUF \I_out_OBUF[2]_inst 
       (.I(I_out_OBUF[2]),
        .O(I_out[2]));
  OBUF \I_out_OBUF[3]_inst 
       (.I(I_out_OBUF[3]),
        .O(I_out[3]));
  OBUF \I_out_OBUF[4]_inst 
       (.I(I_out_OBUF[4]),
        .O(I_out[4]));
  OBUF \I_out_OBUF[5]_inst 
       (.I(I_out_OBUF[5]),
        .O(I_out[5]));
  OBUF \I_out_OBUF[6]_inst 
       (.I(I_out_OBUF[6]),
        .O(I_out[6]));
  OBUF \I_out_OBUF[7]_inst 
       (.I(I_out_OBUF[7]),
        .O(I_out[7]));
  OBUF \I_out_OBUF[8]_inst 
       (.I(I_out_OBUF[8]),
        .O(I_out[8]));
  OBUF \I_out_OBUF[9]_inst 
       (.I(I_out_OBUF[9]),
        .O(I_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(I_out_OBUF[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[10]),
        .Q(I_out_OBUF[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[11]),
        .Q(I_out_OBUF[11]),
        .R(1'b0));
  CARRY4 \I_out_reg[11]_i_1 
       (.CI(\I_out_reg[7]_i_1_n_0 ),
        .CO({\I_out_reg[11]_i_1_n_0 ,\I_out_reg[11]_i_1_n_1 ,\I_out_reg[11]_i_1_n_2 ,\I_out_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(I_out0[11:8]),
        .O(p_0_in[11:8]),
        .S({\I_out[11]_i_2_n_0 ,\I_out[11]_i_3_n_0 ,\I_out[11]_i_4_n_0 ,\I_out[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[12]),
        .Q(I_out_OBUF[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[13]),
        .Q(I_out_OBUF[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[14]),
        .Q(I_out_OBUF[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[15]),
        .Q(I_out_OBUF[15]),
        .R(1'b0));
  CARRY4 \I_out_reg[15]_i_1 
       (.CI(\I_out_reg[11]_i_1_n_0 ),
        .CO({\NLW_I_out_reg[15]_i_1_CO_UNCONNECTED [3],\I_out_reg[15]_i_1_n_1 ,\I_out_reg[15]_i_1_n_2 ,\I_out_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,I_out0[14:12]}),
        .O(p_0_in[15:12]),
        .S({\I_out[15]_i_2_n_0 ,\I_out[15]_i_3_n_0 ,\I_out[15]_i_4_n_0 ,\I_out[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(I_out_OBUF[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(I_out_OBUF[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(I_out_OBUF[3]),
        .R(1'b0));
  CARRY4 \I_out_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\I_out_reg[3]_i_1_n_0 ,\I_out_reg[3]_i_1_n_1 ,\I_out_reg[3]_i_1_n_2 ,\I_out_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(I_out0[3:0]),
        .O(p_0_in[3:0]),
        .S({\I_out[3]_i_2_n_0 ,\I_out[3]_i_3_n_0 ,\I_out[3]_i_4_n_0 ,\I_out[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(I_out_OBUF[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(I_out_OBUF[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(I_out_OBUF[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(I_out_OBUF[7]),
        .R(1'b0));
  CARRY4 \I_out_reg[7]_i_1 
       (.CI(\I_out_reg[3]_i_1_n_0 ),
        .CO({\I_out_reg[7]_i_1_n_0 ,\I_out_reg[7]_i_1_n_1 ,\I_out_reg[7]_i_1_n_2 ,\I_out_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(I_out0[7:4]),
        .O(p_0_in[7:4]),
        .S({\I_out[7]_i_2_n_0 ,\I_out[7]_i_3_n_0 ,\I_out[7]_i_4_n_0 ,\I_out[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(I_out_OBUF[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \I_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(p_0_in[9]),
        .Q(I_out_OBUF[9]),
        .R(1'b0));
  IBUF \Q_in_IBUF[0]_inst 
       (.I(Q_in[0]),
        .O(Q_in_IBUF[0]));
  IBUF \Q_in_IBUF[10]_inst 
       (.I(Q_in[10]),
        .O(Q_in_IBUF[10]));
  IBUF \Q_in_IBUF[11]_inst 
       (.I(Q_in[11]),
        .O(Q_in_IBUF[11]));
  IBUF \Q_in_IBUF[12]_inst 
       (.I(Q_in[12]),
        .O(Q_in_IBUF[12]));
  IBUF \Q_in_IBUF[13]_inst 
       (.I(Q_in[13]),
        .O(Q_in_IBUF[13]));
  IBUF \Q_in_IBUF[14]_inst 
       (.I(Q_in[14]),
        .O(Q_in_IBUF[14]));
  IBUF \Q_in_IBUF[15]_inst 
       (.I(Q_in[15]),
        .O(Q_in_IBUF[15]));
  IBUF \Q_in_IBUF[1]_inst 
       (.I(Q_in[1]),
        .O(Q_in_IBUF[1]));
  IBUF \Q_in_IBUF[2]_inst 
       (.I(Q_in[2]),
        .O(Q_in_IBUF[2]));
  IBUF \Q_in_IBUF[3]_inst 
       (.I(Q_in[3]),
        .O(Q_in_IBUF[3]));
  IBUF \Q_in_IBUF[4]_inst 
       (.I(Q_in[4]),
        .O(Q_in_IBUF[4]));
  IBUF \Q_in_IBUF[5]_inst 
       (.I(Q_in[5]),
        .O(Q_in_IBUF[5]));
  IBUF \Q_in_IBUF[6]_inst 
       (.I(Q_in[6]),
        .O(Q_in_IBUF[6]));
  IBUF \Q_in_IBUF[7]_inst 
       (.I(Q_in[7]),
        .O(Q_in_IBUF[7]));
  IBUF \Q_in_IBUF[8]_inst 
       (.I(Q_in[8]),
        .O(Q_in_IBUF[8]));
  IBUF \Q_in_IBUF[9]_inst 
       (.I(Q_in[9]),
        .O(Q_in_IBUF[9]));
  LUT3 #(
    .INIT(8'h78)) 
    \Q_out[11]_i_2 
       (.I0(Q_in_IBUF[11]),
        .I1(activeState_IBUF),
        .I2(Q_out0[11]),
        .O(\Q_out[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Q_out[11]_i_3 
       (.I0(Q_in_IBUF[10]),
        .I1(activeState_IBUF),
        .I2(Q_out0[10]),
        .O(\Q_out[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Q_out[11]_i_4 
       (.I0(Q_in_IBUF[9]),
        .I1(activeState_IBUF),
        .I2(Q_out0[9]),
        .O(\Q_out[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Q_out[11]_i_5 
       (.I0(Q_in_IBUF[8]),
        .I1(activeState_IBUF),
        .I2(Q_out0[8]),
        .O(\Q_out[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Q_out[15]_i_2 
       (.I0(Q_in_IBUF[15]),
        .I1(activeState_IBUF),
        .I2(Q_out0[15]),
        .O(\Q_out[15]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Q_out[15]_i_3 
       (.I0(Q_in_IBUF[14]),
        .I1(activeState_IBUF),
        .I2(Q_out0[14]),
        .O(\Q_out[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Q_out[15]_i_4 
       (.I0(Q_in_IBUF[13]),
        .I1(activeState_IBUF),
        .I2(Q_out0[13]),
        .O(\Q_out[15]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Q_out[15]_i_5 
       (.I0(Q_in_IBUF[12]),
        .I1(activeState_IBUF),
        .I2(Q_out0[12]),
        .O(\Q_out[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Q_out[3]_i_2 
       (.I0(Q_in_IBUF[3]),
        .I1(activeState_IBUF),
        .I2(Q_out0[3]),
        .O(\Q_out[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Q_out[3]_i_3 
       (.I0(Q_in_IBUF[2]),
        .I1(activeState_IBUF),
        .I2(Q_out0[2]),
        .O(\Q_out[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Q_out[3]_i_4 
       (.I0(Q_in_IBUF[1]),
        .I1(activeState_IBUF),
        .I2(Q_out0[1]),
        .O(\Q_out[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Q_out[3]_i_5 
       (.I0(Q_in_IBUF[0]),
        .I1(activeState_IBUF),
        .I2(Q_out0[0]),
        .O(\Q_out[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Q_out[7]_i_2 
       (.I0(Q_in_IBUF[7]),
        .I1(activeState_IBUF),
        .I2(Q_out0[7]),
        .O(\Q_out[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Q_out[7]_i_3 
       (.I0(Q_in_IBUF[6]),
        .I1(activeState_IBUF),
        .I2(Q_out0[6]),
        .O(\Q_out[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Q_out[7]_i_4 
       (.I0(Q_in_IBUF[5]),
        .I1(activeState_IBUF),
        .I2(Q_out0[5]),
        .O(\Q_out[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \Q_out[7]_i_5 
       (.I0(Q_in_IBUF[4]),
        .I1(activeState_IBUF),
        .I2(Q_out0[4]),
        .O(\Q_out[7]_i_5_n_0 ));
  OBUF \Q_out_OBUF[0]_inst 
       (.I(Q_out_OBUF[0]),
        .O(Q_out[0]));
  OBUF \Q_out_OBUF[10]_inst 
       (.I(Q_out_OBUF[10]),
        .O(Q_out[10]));
  OBUF \Q_out_OBUF[11]_inst 
       (.I(Q_out_OBUF[11]),
        .O(Q_out[11]));
  OBUF \Q_out_OBUF[12]_inst 
       (.I(Q_out_OBUF[12]),
        .O(Q_out[12]));
  OBUF \Q_out_OBUF[13]_inst 
       (.I(Q_out_OBUF[13]),
        .O(Q_out[13]));
  OBUF \Q_out_OBUF[14]_inst 
       (.I(Q_out_OBUF[14]),
        .O(Q_out[14]));
  OBUF \Q_out_OBUF[15]_inst 
       (.I(Q_out_OBUF[15]),
        .O(Q_out[15]));
  OBUF \Q_out_OBUF[1]_inst 
       (.I(Q_out_OBUF[1]),
        .O(Q_out[1]));
  OBUF \Q_out_OBUF[2]_inst 
       (.I(Q_out_OBUF[2]),
        .O(Q_out[2]));
  OBUF \Q_out_OBUF[3]_inst 
       (.I(Q_out_OBUF[3]),
        .O(Q_out[3]));
  OBUF \Q_out_OBUF[4]_inst 
       (.I(Q_out_OBUF[4]),
        .O(Q_out[4]));
  OBUF \Q_out_OBUF[5]_inst 
       (.I(Q_out_OBUF[5]),
        .O(Q_out[5]));
  OBUF \Q_out_OBUF[6]_inst 
       (.I(Q_out_OBUF[6]),
        .O(Q_out[6]));
  OBUF \Q_out_OBUF[7]_inst 
       (.I(Q_out_OBUF[7]),
        .O(Q_out[7]));
  OBUF \Q_out_OBUF[8]_inst 
       (.I(Q_out_OBUF[8]),
        .O(Q_out[8]));
  OBUF \Q_out_OBUF[9]_inst 
       (.I(Q_out_OBUF[9]),
        .O(Q_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out_reg[3]_i_1_n_7 ),
        .Q(Q_out_OBUF[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out_reg[11]_i_1_n_5 ),
        .Q(Q_out_OBUF[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out_reg[11]_i_1_n_4 ),
        .Q(Q_out_OBUF[11]),
        .R(1'b0));
  CARRY4 \Q_out_reg[11]_i_1 
       (.CI(\Q_out_reg[7]_i_1_n_0 ),
        .CO({\Q_out_reg[11]_i_1_n_0 ,\Q_out_reg[11]_i_1_n_1 ,\Q_out_reg[11]_i_1_n_2 ,\Q_out_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q_out0[11:8]),
        .O({\Q_out_reg[11]_i_1_n_4 ,\Q_out_reg[11]_i_1_n_5 ,\Q_out_reg[11]_i_1_n_6 ,\Q_out_reg[11]_i_1_n_7 }),
        .S({\Q_out[11]_i_2_n_0 ,\Q_out[11]_i_3_n_0 ,\Q_out[11]_i_4_n_0 ,\Q_out[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out_reg[15]_i_1_n_7 ),
        .Q(Q_out_OBUF[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out_reg[15]_i_1_n_6 ),
        .Q(Q_out_OBUF[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out_reg[15]_i_1_n_5 ),
        .Q(Q_out_OBUF[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out_reg[15]_i_1_n_4 ),
        .Q(Q_out_OBUF[15]),
        .R(1'b0));
  CARRY4 \Q_out_reg[15]_i_1 
       (.CI(\Q_out_reg[11]_i_1_n_0 ),
        .CO({\NLW_Q_out_reg[15]_i_1_CO_UNCONNECTED [3],\Q_out_reg[15]_i_1_n_1 ,\Q_out_reg[15]_i_1_n_2 ,\Q_out_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,Q_out0[14:12]}),
        .O({\Q_out_reg[15]_i_1_n_4 ,\Q_out_reg[15]_i_1_n_5 ,\Q_out_reg[15]_i_1_n_6 ,\Q_out_reg[15]_i_1_n_7 }),
        .S({\Q_out[15]_i_2_n_0 ,\Q_out[15]_i_3_n_0 ,\Q_out[15]_i_4_n_0 ,\Q_out[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out_reg[3]_i_1_n_6 ),
        .Q(Q_out_OBUF[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out_reg[3]_i_1_n_5 ),
        .Q(Q_out_OBUF[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out_reg[3]_i_1_n_4 ),
        .Q(Q_out_OBUF[3]),
        .R(1'b0));
  CARRY4 \Q_out_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\Q_out_reg[3]_i_1_n_0 ,\Q_out_reg[3]_i_1_n_1 ,\Q_out_reg[3]_i_1_n_2 ,\Q_out_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q_out0[3:0]),
        .O({\Q_out_reg[3]_i_1_n_4 ,\Q_out_reg[3]_i_1_n_5 ,\Q_out_reg[3]_i_1_n_6 ,\Q_out_reg[3]_i_1_n_7 }),
        .S({\Q_out[3]_i_2_n_0 ,\Q_out[3]_i_3_n_0 ,\Q_out[3]_i_4_n_0 ,\Q_out[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out_reg[7]_i_1_n_7 ),
        .Q(Q_out_OBUF[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out_reg[7]_i_1_n_6 ),
        .Q(Q_out_OBUF[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out_reg[7]_i_1_n_5 ),
        .Q(Q_out_OBUF[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out_reg[7]_i_1_n_4 ),
        .Q(Q_out_OBUF[7]),
        .R(1'b0));
  CARRY4 \Q_out_reg[7]_i_1 
       (.CI(\Q_out_reg[3]_i_1_n_0 ),
        .CO({\Q_out_reg[7]_i_1_n_0 ,\Q_out_reg[7]_i_1_n_1 ,\Q_out_reg[7]_i_1_n_2 ,\Q_out_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q_out0[7:4]),
        .O({\Q_out_reg[7]_i_1_n_4 ,\Q_out_reg[7]_i_1_n_5 ,\Q_out_reg[7]_i_1_n_6 ,\Q_out_reg[7]_i_1_n_7 }),
        .S({\Q_out[7]_i_2_n_0 ,\Q_out[7]_i_3_n_0 ,\Q_out[7]_i_4_n_0 ,\Q_out[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out_reg[11]_i_1_n_7 ),
        .Q(Q_out_OBUF[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \Q_out_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(1'b1),
        .D(\Q_out_reg[11]_i_1_n_6 ),
        .Q(Q_out_OBUF[9]),
        .R(1'b0));
  IBUF activeState_IBUF_inst
       (.I(activeState),
        .O(activeState_IBUF));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_UNIQ_BASE_ r_sdf_ram_I_reg_0_7_0_0
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_7_0_0_i_1_n_0),
        .O(I_out0[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_I_reg_0_7_0_0_i_1
       (.I0(r_sdf_ram_I_reg_0_7_0_0_i_2_n_7),
        .I1(I_in_IBUF[0]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_I_reg_0_7_0_0_i_1_n_0));
  CARRY4 r_sdf_ram_I_reg_0_7_0_0_i_2
       (.CI(1'b0),
        .CO({r_sdf_ram_I_reg_0_7_0_0_i_2_n_0,r_sdf_ram_I_reg_0_7_0_0_i_2_n_1,r_sdf_ram_I_reg_0_7_0_0_i_2_n_2,r_sdf_ram_I_reg_0_7_0_0_i_2_n_3}),
        .CYINIT(1'b1),
        .DI(I_out0[3:0]),
        .O({r_sdf_ram_I_reg_0_7_0_0_i_2_n_4,r_sdf_ram_I_reg_0_7_0_0_i_2_n_5,r_sdf_ram_I_reg_0_7_0_0_i_2_n_6,r_sdf_ram_I_reg_0_7_0_0_i_2_n_7}),
        .S({r_sdf_ram_I_reg_0_7_0_0_i_3_n_0,r_sdf_ram_I_reg_0_7_0_0_i_4_n_0,r_sdf_ram_I_reg_0_7_0_0_i_5_n_0,r_sdf_ram_I_reg_0_7_0_0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_I_reg_0_7_0_0_i_3
       (.I0(I_out0[3]),
        .I1(I_in_IBUF[3]),
        .O(r_sdf_ram_I_reg_0_7_0_0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_I_reg_0_7_0_0_i_4
       (.I0(I_out0[2]),
        .I1(I_in_IBUF[2]),
        .O(r_sdf_ram_I_reg_0_7_0_0_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_I_reg_0_7_0_0_i_5
       (.I0(I_out0[1]),
        .I1(I_in_IBUF[1]),
        .O(r_sdf_ram_I_reg_0_7_0_0_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_I_reg_0_7_0_0_i_6
       (.I0(I_out0[0]),
        .I1(I_in_IBUF[0]),
        .O(r_sdf_ram_I_reg_0_7_0_0_i_6_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD158 r_sdf_ram_I_reg_0_7_10_10
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_7_10_10_i_1_n_0),
        .O(I_out0[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_I_reg_0_7_10_10_i_1
       (.I0(r_sdf_ram_I_reg_0_7_8_8_i_2_n_5),
        .I1(I_in_IBUF[10]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_I_reg_0_7_10_10_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD159 r_sdf_ram_I_reg_0_7_11_11
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_7_11_11_i_1_n_0),
        .O(I_out0[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_I_reg_0_7_11_11_i_1
       (.I0(r_sdf_ram_I_reg_0_7_8_8_i_2_n_4),
        .I1(I_in_IBUF[11]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_I_reg_0_7_11_11_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD160 r_sdf_ram_I_reg_0_7_12_12
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_7_12_12_i_1_n_0),
        .O(I_out0[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_I_reg_0_7_12_12_i_1
       (.I0(r_sdf_ram_I_reg_0_7_12_12_i_2_n_7),
        .I1(I_in_IBUF[12]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_I_reg_0_7_12_12_i_1_n_0));
  CARRY4 r_sdf_ram_I_reg_0_7_12_12_i_2
       (.CI(r_sdf_ram_I_reg_0_7_8_8_i_2_n_0),
        .CO({NLW_r_sdf_ram_I_reg_0_7_12_12_i_2_CO_UNCONNECTED[3],r_sdf_ram_I_reg_0_7_12_12_i_2_n_1,r_sdf_ram_I_reg_0_7_12_12_i_2_n_2,r_sdf_ram_I_reg_0_7_12_12_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,I_out0[14:12]}),
        .O({r_sdf_ram_I_reg_0_7_12_12_i_2_n_4,r_sdf_ram_I_reg_0_7_12_12_i_2_n_5,r_sdf_ram_I_reg_0_7_12_12_i_2_n_6,r_sdf_ram_I_reg_0_7_12_12_i_2_n_7}),
        .S({r_sdf_ram_I_reg_0_7_12_12_i_3_n_0,r_sdf_ram_I_reg_0_7_12_12_i_4_n_0,r_sdf_ram_I_reg_0_7_12_12_i_5_n_0,r_sdf_ram_I_reg_0_7_12_12_i_6_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_I_reg_0_7_12_12_i_3
       (.I0(I_out0[15]),
        .I1(I_in_IBUF[15]),
        .O(r_sdf_ram_I_reg_0_7_12_12_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_I_reg_0_7_12_12_i_4
       (.I0(I_out0[14]),
        .I1(I_in_IBUF[14]),
        .O(r_sdf_ram_I_reg_0_7_12_12_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_I_reg_0_7_12_12_i_5
       (.I0(I_out0[13]),
        .I1(I_in_IBUF[13]),
        .O(r_sdf_ram_I_reg_0_7_12_12_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_I_reg_0_7_12_12_i_6
       (.I0(I_out0[12]),
        .I1(I_in_IBUF[12]),
        .O(r_sdf_ram_I_reg_0_7_12_12_i_6_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD161 r_sdf_ram_I_reg_0_7_13_13
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_7_13_13_i_1_n_0),
        .O(I_out0[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_I_reg_0_7_13_13_i_1
       (.I0(r_sdf_ram_I_reg_0_7_12_12_i_2_n_6),
        .I1(I_in_IBUF[13]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_I_reg_0_7_13_13_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD162 r_sdf_ram_I_reg_0_7_14_14
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_7_14_14_i_1_n_0),
        .O(I_out0[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_I_reg_0_7_14_14_i_1
       (.I0(r_sdf_ram_I_reg_0_7_12_12_i_2_n_5),
        .I1(I_in_IBUF[14]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_I_reg_0_7_14_14_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD163 r_sdf_ram_I_reg_0_7_15_15
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_7_15_15_i_1_n_0),
        .O(I_out0[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_I_reg_0_7_15_15_i_1
       (.I0(r_sdf_ram_I_reg_0_7_12_12_i_2_n_4),
        .I1(I_in_IBUF[15]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_I_reg_0_7_15_15_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD164 r_sdf_ram_I_reg_0_7_1_1
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_7_1_1_i_1_n_0),
        .O(I_out0[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_I_reg_0_7_1_1_i_1
       (.I0(r_sdf_ram_I_reg_0_7_0_0_i_2_n_6),
        .I1(I_in_IBUF[1]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_I_reg_0_7_1_1_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD165 r_sdf_ram_I_reg_0_7_2_2
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_7_2_2_i_1_n_0),
        .O(I_out0[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_I_reg_0_7_2_2_i_1
       (.I0(r_sdf_ram_I_reg_0_7_0_0_i_2_n_5),
        .I1(I_in_IBUF[2]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_I_reg_0_7_2_2_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD166 r_sdf_ram_I_reg_0_7_3_3
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_7_3_3_i_1_n_0),
        .O(I_out0[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_I_reg_0_7_3_3_i_1
       (.I0(r_sdf_ram_I_reg_0_7_0_0_i_2_n_4),
        .I1(I_in_IBUF[3]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_I_reg_0_7_3_3_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD167 r_sdf_ram_I_reg_0_7_4_4
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_7_4_4_i_1_n_0),
        .O(I_out0[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_I_reg_0_7_4_4_i_1
       (.I0(r_sdf_ram_I_reg_0_7_4_4_i_2_n_7),
        .I1(I_in_IBUF[4]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_I_reg_0_7_4_4_i_1_n_0));
  CARRY4 r_sdf_ram_I_reg_0_7_4_4_i_2
       (.CI(r_sdf_ram_I_reg_0_7_0_0_i_2_n_0),
        .CO({r_sdf_ram_I_reg_0_7_4_4_i_2_n_0,r_sdf_ram_I_reg_0_7_4_4_i_2_n_1,r_sdf_ram_I_reg_0_7_4_4_i_2_n_2,r_sdf_ram_I_reg_0_7_4_4_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(I_out0[7:4]),
        .O({r_sdf_ram_I_reg_0_7_4_4_i_2_n_4,r_sdf_ram_I_reg_0_7_4_4_i_2_n_5,r_sdf_ram_I_reg_0_7_4_4_i_2_n_6,r_sdf_ram_I_reg_0_7_4_4_i_2_n_7}),
        .S({r_sdf_ram_I_reg_0_7_4_4_i_3_n_0,r_sdf_ram_I_reg_0_7_4_4_i_4_n_0,r_sdf_ram_I_reg_0_7_4_4_i_5_n_0,r_sdf_ram_I_reg_0_7_4_4_i_6_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_I_reg_0_7_4_4_i_3
       (.I0(I_out0[7]),
        .I1(I_in_IBUF[7]),
        .O(r_sdf_ram_I_reg_0_7_4_4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_I_reg_0_7_4_4_i_4
       (.I0(I_out0[6]),
        .I1(I_in_IBUF[6]),
        .O(r_sdf_ram_I_reg_0_7_4_4_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_I_reg_0_7_4_4_i_5
       (.I0(I_out0[5]),
        .I1(I_in_IBUF[5]),
        .O(r_sdf_ram_I_reg_0_7_4_4_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_I_reg_0_7_4_4_i_6
       (.I0(I_out0[4]),
        .I1(I_in_IBUF[4]),
        .O(r_sdf_ram_I_reg_0_7_4_4_i_6_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD168 r_sdf_ram_I_reg_0_7_5_5
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_7_5_5_i_1_n_0),
        .O(I_out0[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_I_reg_0_7_5_5_i_1
       (.I0(r_sdf_ram_I_reg_0_7_4_4_i_2_n_6),
        .I1(I_in_IBUF[5]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_I_reg_0_7_5_5_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD169 r_sdf_ram_I_reg_0_7_6_6
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_7_6_6_i_1_n_0),
        .O(I_out0[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_I_reg_0_7_6_6_i_1
       (.I0(r_sdf_ram_I_reg_0_7_4_4_i_2_n_5),
        .I1(I_in_IBUF[6]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_I_reg_0_7_6_6_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD170 r_sdf_ram_I_reg_0_7_7_7
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_7_7_7_i_1_n_0),
        .O(I_out0[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_I_reg_0_7_7_7_i_1
       (.I0(r_sdf_ram_I_reg_0_7_4_4_i_2_n_4),
        .I1(I_in_IBUF[7]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_I_reg_0_7_7_7_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD171 r_sdf_ram_I_reg_0_7_8_8
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_7_8_8_i_1_n_0),
        .O(I_out0[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_I_reg_0_7_8_8_i_1
       (.I0(r_sdf_ram_I_reg_0_7_8_8_i_2_n_7),
        .I1(I_in_IBUF[8]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_I_reg_0_7_8_8_i_1_n_0));
  CARRY4 r_sdf_ram_I_reg_0_7_8_8_i_2
       (.CI(r_sdf_ram_I_reg_0_7_4_4_i_2_n_0),
        .CO({r_sdf_ram_I_reg_0_7_8_8_i_2_n_0,r_sdf_ram_I_reg_0_7_8_8_i_2_n_1,r_sdf_ram_I_reg_0_7_8_8_i_2_n_2,r_sdf_ram_I_reg_0_7_8_8_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(I_out0[11:8]),
        .O({r_sdf_ram_I_reg_0_7_8_8_i_2_n_4,r_sdf_ram_I_reg_0_7_8_8_i_2_n_5,r_sdf_ram_I_reg_0_7_8_8_i_2_n_6,r_sdf_ram_I_reg_0_7_8_8_i_2_n_7}),
        .S({r_sdf_ram_I_reg_0_7_8_8_i_3_n_0,r_sdf_ram_I_reg_0_7_8_8_i_4_n_0,r_sdf_ram_I_reg_0_7_8_8_i_5_n_0,r_sdf_ram_I_reg_0_7_8_8_i_6_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_I_reg_0_7_8_8_i_3
       (.I0(I_out0[11]),
        .I1(I_in_IBUF[11]),
        .O(r_sdf_ram_I_reg_0_7_8_8_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_I_reg_0_7_8_8_i_4
       (.I0(I_out0[10]),
        .I1(I_in_IBUF[10]),
        .O(r_sdf_ram_I_reg_0_7_8_8_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_I_reg_0_7_8_8_i_5
       (.I0(I_out0[9]),
        .I1(I_in_IBUF[9]),
        .O(r_sdf_ram_I_reg_0_7_8_8_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_I_reg_0_7_8_8_i_6
       (.I0(I_out0[8]),
        .I1(I_in_IBUF[8]),
        .O(r_sdf_ram_I_reg_0_7_8_8_i_6_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD172 r_sdf_ram_I_reg_0_7_9_9
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_I_reg_0_7_9_9_i_1_n_0),
        .O(I_out0[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_I_reg_0_7_9_9_i_1
       (.I0(r_sdf_ram_I_reg_0_7_8_8_i_2_n_6),
        .I1(I_in_IBUF[9]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_I_reg_0_7_9_9_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD173 r_sdf_ram_Q_reg_0_7_0_0
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_7_0_0_i_1_n_0),
        .O(Q_out0[0]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_Q_reg_0_7_0_0_i_1
       (.I0(r_sdf_ram_Q_reg_0_7_0_0_i_2_n_7),
        .I1(Q_in_IBUF[0]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_Q_reg_0_7_0_0_i_1_n_0));
  CARRY4 r_sdf_ram_Q_reg_0_7_0_0_i_2
       (.CI(1'b0),
        .CO({r_sdf_ram_Q_reg_0_7_0_0_i_2_n_0,r_sdf_ram_Q_reg_0_7_0_0_i_2_n_1,r_sdf_ram_Q_reg_0_7_0_0_i_2_n_2,r_sdf_ram_Q_reg_0_7_0_0_i_2_n_3}),
        .CYINIT(1'b1),
        .DI(Q_out0[3:0]),
        .O({r_sdf_ram_Q_reg_0_7_0_0_i_2_n_4,r_sdf_ram_Q_reg_0_7_0_0_i_2_n_5,r_sdf_ram_Q_reg_0_7_0_0_i_2_n_6,r_sdf_ram_Q_reg_0_7_0_0_i_2_n_7}),
        .S({r_sdf_ram_Q_reg_0_7_0_0_i_3_n_0,r_sdf_ram_Q_reg_0_7_0_0_i_4_n_0,r_sdf_ram_Q_reg_0_7_0_0_i_5_n_0,r_sdf_ram_Q_reg_0_7_0_0_i_6_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_Q_reg_0_7_0_0_i_3
       (.I0(Q_out0[3]),
        .I1(Q_in_IBUF[3]),
        .O(r_sdf_ram_Q_reg_0_7_0_0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_Q_reg_0_7_0_0_i_4
       (.I0(Q_out0[2]),
        .I1(Q_in_IBUF[2]),
        .O(r_sdf_ram_Q_reg_0_7_0_0_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_Q_reg_0_7_0_0_i_5
       (.I0(Q_out0[1]),
        .I1(Q_in_IBUF[1]),
        .O(r_sdf_ram_Q_reg_0_7_0_0_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_Q_reg_0_7_0_0_i_6
       (.I0(Q_out0[0]),
        .I1(Q_in_IBUF[0]),
        .O(r_sdf_ram_Q_reg_0_7_0_0_i_6_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD174 r_sdf_ram_Q_reg_0_7_10_10
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_7_10_10_i_1_n_0),
        .O(Q_out0[10]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_Q_reg_0_7_10_10_i_1
       (.I0(r_sdf_ram_Q_reg_0_7_8_8_i_2_n_5),
        .I1(Q_in_IBUF[10]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_Q_reg_0_7_10_10_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD175 r_sdf_ram_Q_reg_0_7_11_11
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_7_11_11_i_1_n_0),
        .O(Q_out0[11]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_Q_reg_0_7_11_11_i_1
       (.I0(r_sdf_ram_Q_reg_0_7_8_8_i_2_n_4),
        .I1(Q_in_IBUF[11]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_Q_reg_0_7_11_11_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD176 r_sdf_ram_Q_reg_0_7_12_12
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_7_12_12_i_1_n_0),
        .O(Q_out0[12]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_Q_reg_0_7_12_12_i_1
       (.I0(r_sdf_ram_Q_reg_0_7_12_12_i_2_n_7),
        .I1(Q_in_IBUF[12]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_Q_reg_0_7_12_12_i_1_n_0));
  CARRY4 r_sdf_ram_Q_reg_0_7_12_12_i_2
       (.CI(r_sdf_ram_Q_reg_0_7_8_8_i_2_n_0),
        .CO({NLW_r_sdf_ram_Q_reg_0_7_12_12_i_2_CO_UNCONNECTED[3],r_sdf_ram_Q_reg_0_7_12_12_i_2_n_1,r_sdf_ram_Q_reg_0_7_12_12_i_2_n_2,r_sdf_ram_Q_reg_0_7_12_12_i_2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,Q_out0[14:12]}),
        .O({r_sdf_ram_Q_reg_0_7_12_12_i_2_n_4,r_sdf_ram_Q_reg_0_7_12_12_i_2_n_5,r_sdf_ram_Q_reg_0_7_12_12_i_2_n_6,r_sdf_ram_Q_reg_0_7_12_12_i_2_n_7}),
        .S({r_sdf_ram_Q_reg_0_7_12_12_i_3_n_0,r_sdf_ram_Q_reg_0_7_12_12_i_4_n_0,r_sdf_ram_Q_reg_0_7_12_12_i_5_n_0,r_sdf_ram_Q_reg_0_7_12_12_i_6_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_Q_reg_0_7_12_12_i_3
       (.I0(Q_out0[15]),
        .I1(Q_in_IBUF[15]),
        .O(r_sdf_ram_Q_reg_0_7_12_12_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_Q_reg_0_7_12_12_i_4
       (.I0(Q_out0[14]),
        .I1(Q_in_IBUF[14]),
        .O(r_sdf_ram_Q_reg_0_7_12_12_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_Q_reg_0_7_12_12_i_5
       (.I0(Q_out0[13]),
        .I1(Q_in_IBUF[13]),
        .O(r_sdf_ram_Q_reg_0_7_12_12_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_Q_reg_0_7_12_12_i_6
       (.I0(Q_out0[12]),
        .I1(Q_in_IBUF[12]),
        .O(r_sdf_ram_Q_reg_0_7_12_12_i_6_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD177 r_sdf_ram_Q_reg_0_7_13_13
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_7_13_13_i_1_n_0),
        .O(Q_out0[13]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_Q_reg_0_7_13_13_i_1
       (.I0(r_sdf_ram_Q_reg_0_7_12_12_i_2_n_6),
        .I1(Q_in_IBUF[13]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_Q_reg_0_7_13_13_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD178 r_sdf_ram_Q_reg_0_7_14_14
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_7_14_14_i_1_n_0),
        .O(Q_out0[14]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_Q_reg_0_7_14_14_i_1
       (.I0(r_sdf_ram_Q_reg_0_7_12_12_i_2_n_5),
        .I1(Q_in_IBUF[14]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_Q_reg_0_7_14_14_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD179 r_sdf_ram_Q_reg_0_7_15_15
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_7_15_15_i_1_n_0),
        .O(Q_out0[15]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_Q_reg_0_7_15_15_i_1
       (.I0(r_sdf_ram_Q_reg_0_7_12_12_i_2_n_4),
        .I1(Q_in_IBUF[15]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_Q_reg_0_7_15_15_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD180 r_sdf_ram_Q_reg_0_7_1_1
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_7_1_1_i_1_n_0),
        .O(Q_out0[1]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_Q_reg_0_7_1_1_i_1
       (.I0(r_sdf_ram_Q_reg_0_7_0_0_i_2_n_6),
        .I1(Q_in_IBUF[1]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_Q_reg_0_7_1_1_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD181 r_sdf_ram_Q_reg_0_7_2_2
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_7_2_2_i_1_n_0),
        .O(Q_out0[2]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_Q_reg_0_7_2_2_i_1
       (.I0(r_sdf_ram_Q_reg_0_7_0_0_i_2_n_5),
        .I1(Q_in_IBUF[2]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_Q_reg_0_7_2_2_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD182 r_sdf_ram_Q_reg_0_7_3_3
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_7_3_3_i_1_n_0),
        .O(Q_out0[3]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_Q_reg_0_7_3_3_i_1
       (.I0(r_sdf_ram_Q_reg_0_7_0_0_i_2_n_4),
        .I1(Q_in_IBUF[3]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_Q_reg_0_7_3_3_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD183 r_sdf_ram_Q_reg_0_7_4_4
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_7_4_4_i_1_n_0),
        .O(Q_out0[4]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_Q_reg_0_7_4_4_i_1
       (.I0(r_sdf_ram_Q_reg_0_7_4_4_i_2_n_7),
        .I1(Q_in_IBUF[4]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_Q_reg_0_7_4_4_i_1_n_0));
  CARRY4 r_sdf_ram_Q_reg_0_7_4_4_i_2
       (.CI(r_sdf_ram_Q_reg_0_7_0_0_i_2_n_0),
        .CO({r_sdf_ram_Q_reg_0_7_4_4_i_2_n_0,r_sdf_ram_Q_reg_0_7_4_4_i_2_n_1,r_sdf_ram_Q_reg_0_7_4_4_i_2_n_2,r_sdf_ram_Q_reg_0_7_4_4_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(Q_out0[7:4]),
        .O({r_sdf_ram_Q_reg_0_7_4_4_i_2_n_4,r_sdf_ram_Q_reg_0_7_4_4_i_2_n_5,r_sdf_ram_Q_reg_0_7_4_4_i_2_n_6,r_sdf_ram_Q_reg_0_7_4_4_i_2_n_7}),
        .S({r_sdf_ram_Q_reg_0_7_4_4_i_3_n_0,r_sdf_ram_Q_reg_0_7_4_4_i_4_n_0,r_sdf_ram_Q_reg_0_7_4_4_i_5_n_0,r_sdf_ram_Q_reg_0_7_4_4_i_6_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_Q_reg_0_7_4_4_i_3
       (.I0(Q_out0[7]),
        .I1(Q_in_IBUF[7]),
        .O(r_sdf_ram_Q_reg_0_7_4_4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_Q_reg_0_7_4_4_i_4
       (.I0(Q_out0[6]),
        .I1(Q_in_IBUF[6]),
        .O(r_sdf_ram_Q_reg_0_7_4_4_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_Q_reg_0_7_4_4_i_5
       (.I0(Q_out0[5]),
        .I1(Q_in_IBUF[5]),
        .O(r_sdf_ram_Q_reg_0_7_4_4_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_Q_reg_0_7_4_4_i_6
       (.I0(Q_out0[4]),
        .I1(Q_in_IBUF[4]),
        .O(r_sdf_ram_Q_reg_0_7_4_4_i_6_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD184 r_sdf_ram_Q_reg_0_7_5_5
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_7_5_5_i_1_n_0),
        .O(Q_out0[5]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_Q_reg_0_7_5_5_i_1
       (.I0(r_sdf_ram_Q_reg_0_7_4_4_i_2_n_6),
        .I1(Q_in_IBUF[5]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_Q_reg_0_7_5_5_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD185 r_sdf_ram_Q_reg_0_7_6_6
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_7_6_6_i_1_n_0),
        .O(Q_out0[6]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_Q_reg_0_7_6_6_i_1
       (.I0(r_sdf_ram_Q_reg_0_7_4_4_i_2_n_5),
        .I1(Q_in_IBUF[6]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_Q_reg_0_7_6_6_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD186 r_sdf_ram_Q_reg_0_7_7_7
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_7_7_7_i_1_n_0),
        .O(Q_out0[7]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_Q_reg_0_7_7_7_i_1
       (.I0(r_sdf_ram_Q_reg_0_7_4_4_i_2_n_4),
        .I1(Q_in_IBUF[7]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_Q_reg_0_7_7_7_i_1_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD187 r_sdf_ram_Q_reg_0_7_8_8
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_7_8_8_i_1_n_0),
        .O(Q_out0[8]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_Q_reg_0_7_8_8_i_1
       (.I0(r_sdf_ram_Q_reg_0_7_8_8_i_2_n_7),
        .I1(Q_in_IBUF[8]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_Q_reg_0_7_8_8_i_1_n_0));
  CARRY4 r_sdf_ram_Q_reg_0_7_8_8_i_2
       (.CI(r_sdf_ram_Q_reg_0_7_4_4_i_2_n_0),
        .CO({r_sdf_ram_Q_reg_0_7_8_8_i_2_n_0,r_sdf_ram_Q_reg_0_7_8_8_i_2_n_1,r_sdf_ram_Q_reg_0_7_8_8_i_2_n_2,r_sdf_ram_Q_reg_0_7_8_8_i_2_n_3}),
        .CYINIT(1'b0),
        .DI(Q_out0[11:8]),
        .O({r_sdf_ram_Q_reg_0_7_8_8_i_2_n_4,r_sdf_ram_Q_reg_0_7_8_8_i_2_n_5,r_sdf_ram_Q_reg_0_7_8_8_i_2_n_6,r_sdf_ram_Q_reg_0_7_8_8_i_2_n_7}),
        .S({r_sdf_ram_Q_reg_0_7_8_8_i_3_n_0,r_sdf_ram_Q_reg_0_7_8_8_i_4_n_0,r_sdf_ram_Q_reg_0_7_8_8_i_5_n_0,r_sdf_ram_Q_reg_0_7_8_8_i_6_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_Q_reg_0_7_8_8_i_3
       (.I0(Q_out0[11]),
        .I1(Q_in_IBUF[11]),
        .O(r_sdf_ram_Q_reg_0_7_8_8_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_Q_reg_0_7_8_8_i_4
       (.I0(Q_out0[10]),
        .I1(Q_in_IBUF[10]),
        .O(r_sdf_ram_Q_reg_0_7_8_8_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_Q_reg_0_7_8_8_i_5
       (.I0(Q_out0[9]),
        .I1(Q_in_IBUF[9]),
        .O(r_sdf_ram_Q_reg_0_7_8_8_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    r_sdf_ram_Q_reg_0_7_8_8_i_6
       (.I0(Q_out0[8]),
        .I1(Q_in_IBUF[8]),
        .O(r_sdf_ram_Q_reg_0_7_8_8_i_6_n_0));
  (* INIT = "32'h00000000" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  RAM32X1S_HD188 r_sdf_ram_Q_reg_0_7_9_9
       (.A0(sdf_addr_IBUF[0]),
        .A1(sdf_addr_IBUF[1]),
        .A2(sdf_addr_IBUF[2]),
        .A3(1'b0),
        .A4(1'b0),
        .D(r_sdf_ram_Q_reg_0_7_9_9_i_1_n_0),
        .O(Q_out0[9]),
        .WCLK(clk_IBUF_BUFG),
        .WE(1'b1));
  LUT3 #(
    .INIT(8'hAC)) 
    r_sdf_ram_Q_reg_0_7_9_9_i_1
       (.I0(r_sdf_ram_Q_reg_0_7_8_8_i_2_n_6),
        .I1(Q_in_IBUF[9]),
        .I2(activeState_IBUF),
        .O(r_sdf_ram_Q_reg_0_7_9_9_i_1_n_0));
  IBUF \sdf_addr_IBUF[0]_inst 
       (.I(sdf_addr[0]),
        .O(sdf_addr_IBUF[0]));
  IBUF \sdf_addr_IBUF[1]_inst 
       (.I(sdf_addr[1]),
        .O(sdf_addr_IBUF[1]));
  IBUF \sdf_addr_IBUF[2]_inst 
       (.I(sdf_addr[2]),
        .O(sdf_addr_IBUF[2]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
