<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1045" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1045{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2_1045{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_1045{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1045{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1045{left:96px;bottom:1038px;}
#t6_1045{left:124px;bottom:1038px;letter-spacing:0.16px;word-spacing:-0.45px;}
#t7_1045{left:96px;bottom:1011px;}
#t8_1045{left:124px;bottom:1011px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t9_1045{left:96px;bottom:976px;letter-spacing:0.13px;word-spacing:-0.5px;}
#ta_1045{left:96px;bottom:954px;letter-spacing:0.11px;word-spacing:-0.5px;}
#tb_1045{left:96px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.58px;}
#tc_1045{left:96px;bottom:911px;letter-spacing:0.14px;word-spacing:-0.45px;}
#td_1045{left:96px;bottom:876px;letter-spacing:0.13px;word-spacing:-0.44px;}
#te_1045{left:96px;bottom:855px;letter-spacing:0.11px;word-spacing:-0.46px;}
#tf_1045{left:96px;bottom:834px;letter-spacing:0.05px;word-spacing:-0.35px;}
#tg_1045{left:96px;bottom:798px;letter-spacing:0.13px;word-spacing:-0.46px;}
#th_1045{left:96px;bottom:777px;letter-spacing:0.11px;word-spacing:-0.44px;}
#ti_1045{left:96px;bottom:756px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tj_1045{left:96px;bottom:716px;letter-spacing:0.14px;}
#tk_1045{left:168px;bottom:716px;letter-spacing:0.17px;word-spacing:0.05px;}
#tl_1045{left:96px;bottom:681px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tm_1045{left:96px;bottom:659px;letter-spacing:0.11px;word-spacing:-1.07px;}
#tn_1045{left:96px;bottom:638px;letter-spacing:0.13px;word-spacing:-0.45px;}
#to_1045{left:96px;bottom:617px;letter-spacing:0.09px;word-spacing:-0.42px;}
#tp_1045{left:96px;bottom:577px;letter-spacing:0.14px;}
#tq_1045{left:168px;bottom:577px;letter-spacing:0.17px;word-spacing:-0.01px;}
#tr_1045{left:96px;bottom:542px;letter-spacing:0.12px;word-spacing:-0.84px;}
#ts_1045{left:96px;bottom:520px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tt_1045{left:96px;bottom:499px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tu_1045{left:96px;bottom:477px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tv_1045{left:96px;bottom:456px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tw_1045{left:96px;bottom:435px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tx_1045{left:96px;bottom:413px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ty_1045{left:96px;bottom:392px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tz_1045{left:96px;bottom:357px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t10_1045{left:96px;bottom:335px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t11_1045{left:96px;bottom:314px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t12_1045{left:96px;bottom:274px;letter-spacing:0.14px;}
#t13_1045{left:168px;bottom:274px;letter-spacing:0.08px;word-spacing:0.09px;}
#t14_1045{left:96px;bottom:239px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t15_1045{left:96px;bottom:218px;letter-spacing:0.14px;word-spacing:-0.48px;}
#t16_1045{left:96px;bottom:196px;letter-spacing:0.13px;word-spacing:-0.39px;}
#t17_1045{left:96px;bottom:175px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t18_1045{left:96px;bottom:154px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t19_1045{left:96px;bottom:132px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1a_1045{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1045{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_1045{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_1045{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_1045{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_1045{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_1045{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_1045{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1045" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1045Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1045" style="-webkit-user-select: none;"><object width="935" height="1210" data="1045/1045.svg" type="image/svg+xml" id="pdf1045" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1045" class="t s1_1045">Secure Virtual Machine </span><span id="t2_1045" class="t s2_1045">590 </span>
<span id="t3_1045" class="t s3_1045">24593—Rev. 3.41—June 2023 </span><span id="t4_1045" class="t s3_1045">AMD64 Technology </span>
<span id="t5_1045" class="t s4_1045">• </span><span id="t6_1045" class="t s5_1045">MSR C001_0015 (HWCR) [SmmLock] must be set </span>
<span id="t7_1045" class="t s4_1045">• </span><span id="t8_1045" class="t s5_1045">ASID (VMCB offset 058h) must be within the allowed range for SEV </span>
<span id="t9_1045" class="t s5_1045">The allowed ASIDs for SEV operation may be a subset of the overall number of hardware supported </span>
<span id="ta_1045" class="t s5_1045">ASIDs. In this scenario, SEV-enabled guests must use ASIDs in the defined subset, while non-SEV </span>
<span id="tb_1045" class="t s5_1045">enabled guests can use the remaining ASID range. The range of ASIDs allowed for SEV-enabled </span>
<span id="tc_1045" class="t s5_1045">guests is from 1 to a maximum value defined via CPUID 8000_001F[ECX]. </span>
<span id="td_1045" class="t s5_1045">Note that on systems where CPUID Fn8000_001F_EAX[11] is set to 1, the hypervisor must be in 64- </span>
<span id="te_1045" class="t s5_1045">bit mode in order to execute a VMRUN to an SEV-enabled guest. If not, the VMRUN fails with a </span>
<span id="tf_1045" class="t s5_1045">VMEXIT_INVALID error code. </span>
<span id="tg_1045" class="t s5_1045">If any of the above consistency checks fail when SEV is enabled on a guest, the VMRUN instruction </span>
<span id="th_1045" class="t s5_1045">will terminate with a VMEXIT_INVALID error code. If MemEncryptionModEn is 0, SEV cannot be </span>
<span id="ti_1045" class="t s5_1045">enabled and the VMCB control bit for SEV is ignored. </span>
<span id="tj_1045" class="t s6_1045">15.34.4 </span><span id="tk_1045" class="t s6_1045">Supported Operating Modes </span>
<span id="tl_1045" class="t s5_1045">Secure Encrypted Virtualization may be enabled on guests running in any operating mode. However </span>
<span id="tm_1045" class="t s5_1045">the guest is only able to control memory encryption when operating in long mode or legacy PAE mode. </span>
<span id="tn_1045" class="t s5_1045">In all other modes, all guest memory accesses are unconditionally considered private and are </span>
<span id="to_1045" class="t s5_1045">encrypted with the guest-specific key. </span>
<span id="tp_1045" class="t s6_1045">15.34.5 </span><span id="tq_1045" class="t s6_1045">SEV Encryption Behavior </span>
<span id="tr_1045" class="t s5_1045">When a guest is executed with SEV enabled, the guest page tables are used to determine the C-bit for a </span>
<span id="ts_1045" class="t s5_1045">memory page and hence the encryption status of that memory page. This allows a guest to determine </span>
<span id="tt_1045" class="t s5_1045">which pages are private or shared, but this control is available only for data pages. Memory accesses </span>
<span id="tu_1045" class="t s5_1045">on behalf of instruction fetches and guest page table walks are always treated as private, regardless of </span>
<span id="tv_1045" class="t s5_1045">the software value of the C-bit. This behavior ensures non-guest entities (such as the hypervisor) </span>
<span id="tw_1045" class="t s5_1045">cannot inject their own code or data into an SEV-enabled guest. If a guest does wish to make data in </span>
<span id="tx_1045" class="t s5_1045">instruction pages or page tables accessible to code outside of the guest, this data must be explicitly </span>
<span id="ty_1045" class="t s5_1045">copied into a shared data page. </span>
<span id="tz_1045" class="t s5_1045">Note that while the guest may choose to set the C-bit explicitly on instruction pages and page table </span>
<span id="t10_1045" class="t s5_1045">addresses, the value of this bit is a don't-care in such situations as hardware always performs these as </span>
<span id="t11_1045" class="t s5_1045">private accesses. </span>
<span id="t12_1045" class="t s6_1045">15.34.6 </span><span id="t13_1045" class="t s6_1045">Page Table Support </span>
<span id="t14_1045" class="t s5_1045">An SEV-enabled guest controls encryption in its own guest page tables using the C-bit defined by </span>
<span id="t15_1045" class="t s5_1045">CPUID 8000_001F[EBX]. This location is the same C-bit location as defined under SME </span>
<span id="t16_1045" class="t s5_1045">(Section 7.10, “Secure Memory Encryption,” on page 237) in non-virtualized mode. If the C-bit is an </span>
<span id="t17_1045" class="t s5_1045">address bit, this bit is masked from the guest physical address when it is translated through the nested </span>
<span id="t18_1045" class="t s5_1045">page tables. Consequently, the hypervisor does not need to be aware of which pages the guest has </span>
<span id="t19_1045" class="t s5_1045">chosen to mark private. </span>
<span id="t1a_1045" class="t s7_1045">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
