library IEEE;
use ieee.std_logic_1164.all;
use IEEE.NUMERIC_STD.ALL;

entity counter1 is
port (
 I1 : in std_logic;
 I2 : in std_logic;
 C : out std_logic_vector(0 to 3));
end counter1;
architecture ct of counter1 is
signal cnt:integer := 0;
begin
c1: process(I1,I2) is
begin
if (rising_edge(I1)) and (I2 = '0') then
cnt <= cnt +1;
else if(I2 = '1') then 
cnt <= 0;
end if;
end if;
end process;
C <= std_logic_vector(to_unsigned(cnt, 4));
end architecture;
