#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Jul 18 08:51:43 2023
# Process ID: 6568
# Current directory: C:/Users/YiZhi_W/Desktop/tinyriscv-bram/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11204 C:\Users\YiZhi_W\Desktop\tinyriscv-bram\project_1\project_1.xpr
# Log file: C:/Users/YiZhi_W/Desktop/tinyriscv-bram/project_1/vivado.log
# Journal file: C:/Users/YiZhi_W/Desktop/tinyriscv-bram/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/YiZhi_W/Desktop/tinyriscv-bram/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1080.305 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
[Tue Jul 18 08:52:11 2023] Launched synth_1...
Run output will be captured here: C:/Users/YiZhi_W/Desktop/tinyriscv-bram/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu2cg-sfvc784-1-e
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1958.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 342 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1958.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 6 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2174.488 ; gain = 1094.184
set_property package_pin "" [get_ports [list  clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
place_ports clk AB11
place_ports halted_ind W13
set_property IOSTANDARD LVCMOS33 [get_ports [list halted_ind]]
place_ports jtag_TDO K12
set_property IOSTANDARD LVCMOS33 [get_ports [list jtag_TDO]]
place_ports jtag_TCK K13
set_property IOSTANDARD LVCMOS33 [get_ports [list jtag_TCK]]
place_ports jtag_TDI L13
set_property IOSTANDARD LVCMOS33 [get_ports [list jtag_TDI]]
place_ports jtag_TMS L14
set_property IOSTANDARD LVCMOS33 [get_ports [list jtag_TMS]]
place_ports rst_ext_i AA13
set_property IOSTANDARD LVCMOS33 [get_ports [list rst_ext_i]]
place_ports uart_tx_pin G10
place_ports uart_rx_pin H11
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_tx_pin]]
set_property IOSTANDARD LVCMOS33 [get_ports [list uart_rx_pin]]
startgroup
set_property package_pin "" [get_ports [list  uart_tx_pin]]
place_ports uart_rx_pin G10
endgroup
place_ports uart_tx_pin H11
place_ports {gpio[1]} A12
place_ports {gpio[0]} B13
set_property IOSTANDARD LVCMOS33 [get_ports [list {gpio[1]} {gpio[0]}]]
file mkdir C:/Users/YiZhi_W/Desktop/tinyriscv-bram/project_1/project_1.srcs/constrs_1/new
close [ open C:/Users/YiZhi_W/Desktop/tinyriscv-bram/project_1/project_1.srcs/constrs_1/new/cons.xdc w ]
add_files -fileset constrs_1 C:/Users/YiZhi_W/Desktop/tinyriscv-bram/project_1/project_1.srcs/constrs_1/new/cons.xdc
set_property target_constrs_file C:/Users/YiZhi_W/Desktop/tinyriscv-bram/project_1/project_1.srcs/constrs_1/new/cons.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Jul 18 09:11:07 2023] Launched synth_1...
Run output will be captured here: C:/Users/YiZhi_W/Desktop/tinyriscv-bram/project_1/project_1.runs/synth_1/runme.log
[Tue Jul 18 09:11:07 2023] Launched impl_1...
Run output will be captured here: C:/Users/YiZhi_W/Desktop/tinyriscv-bram/project_1/project_1.runs/impl_1/runme.log
close_design
reset_run impl_1
launch_runs impl_1 -jobs 16
[Tue Jul 18 12:20:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/YiZhi_W/Desktop/tinyriscv-bram/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jul 18 12:22:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/YiZhi_W/Desktop/tinyriscv-bram/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 4853.293 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 5680.617 ; gain = 827.324
set_property PROGRAM.FILE {C:/Users/YiZhi_W/Desktop/tinyriscv-bram/project_1/project_1.runs/impl_1/tinyriscv_soc_top.bit} [get_hw_devices xczu2_0]
current_hw_device [get_hw_devices xczu2_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu2_0] 0]
INFO: [Labtools 27-1435] Device xczu2 (JTAG device index = 0) is not programmed (DONE status = 0).
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu2_0]
set_property PROBES.FILE {} [get_hw_devices xczu2_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu2_0]
set_property PROGRAM.FILE {C:/Users/YiZhi_W/Desktop/tinyriscv-bram/project_1/project_1.runs/impl_1/tinyriscv_soc_top.bit} [get_hw_devices xczu2_0]
program_hw_devices [get_hw_devices xczu2_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu2_0] 0]
INFO: [Labtools 27-1434] Device xczu2 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_project
****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/YiZhi_W/Desktop/tinyriscv-bram/project_1/project_1.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 18 12:41:57 2023...
create_project project_2 C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2 -part xczu2cg-sfvc784-1-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Vivado/Vivado/2020.1/data/ip'.
add_files {C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/core/div.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/debug/uart_debug.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/utils/full_handshake_tx.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/utils/full_handshake_rx.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/soc/tinyriscv_soc_top.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/core/pc_reg.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/debug/jtag_top.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/perips/timer.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/perips/ram.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/debug/jtag_driver.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/core/if_id.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/utils/gen_dff.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/core/ctrl.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/core/id_ex.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/core/clint.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/core/tinyriscv.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/perips/gpio.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/perips/spi.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/core/defines.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/core/id.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/core/rib.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/perips/uart.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/core/csr_reg.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/core/regs.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/debug/jtag_dm.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/perips/rom.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/core/ex.v C:/Users/YiZhi_W/Desktop/tinyriscv-master/rtl/utils/gen_buf.v}
import_files -force
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
file mkdir C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.srcs/constrs_1/new
close [ open C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.srcs/constrs_1/new/cons.xdc w ]
add_files -fileset constrs_1 C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.srcs/constrs_1/new/cons.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
[Tue Jul 18 12:59:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Tue Jul 18 13:01:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jul 18 13:04:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5680.617 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.runs/impl_1/tinyriscv_soc_top.bit} [get_hw_devices xczu2_0]
current_hw_device [get_hw_devices xczu2_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu2_0] 0]
INFO: [Labtools 27-1434] Device xczu2 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu2_0]
set_property PROBES.FILE {} [get_hw_devices xczu2_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu2_0]
set_property PROGRAM.FILE {C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.runs/impl_1/tinyriscv_soc_top.bit} [get_hw_devices xczu2_0]
program_hw_devices [get_hw_devices xczu2_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu2_0] 0]
INFO: [Labtools 27-1434] Device xczu2 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir c:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.srcs/sources_1/ip
set_property -dict [list CONFIG.PRIM_IN_FREQ {25} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.CLKIN1_JITTER_PS {400.0} CONFIG.MMCM_CLKFBOUT_MULT_F {48.000} CONFIG.MMCM_CLKIN1_PERIOD {40.000} CONFIG.MMCM_CLKIN2_PERIOD {10.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {24.000} CONFIG.RESET_PORT {resetn} CONFIG.CLKOUT1_JITTER {207.962} CONFIG.CLKOUT1_PHASE_ERROR {222.305}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  c:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 16
[Tue Jul 18 13:32:22 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.ip_user_files -ipstatic_source_dir C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.cache/compile_simlib/questa} {riviera=C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jul 18 13:37:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.runs/synth_1/runme.log
[Tue Jul 18 13:37:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.runs/impl_1/runme.log
set_property -dict [list CONFIG.PRIM_IN_FREQ {12.5} CONFIG.CLKIN1_JITTER_PS {800.0} CONFIG.MMCM_CLKFBOUT_MULT_F {96.000} CONFIG.MMCM_CLKIN1_PERIOD {80.000} CONFIG.CLKOUT1_JITTER {271.908} CONFIG.CLKOUT1_PHASE_ERROR {353.086}] [get_ips clk_wiz_0]
generate_target all [get_files  c:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs clk_wiz_0_synth_1 -jobs 16
[Tue Jul 18 13:43:58 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.ip_user_files -ipstatic_source_dir C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.cache/compile_simlib/questa} {riviera=C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jul 18 13:44:06 2023] Launched clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.runs/clk_wiz_0_synth_1/runme.log
synth_1: C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.runs/synth_1/runme.log
[Tue Jul 18 13:44:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5680.617 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.runs/impl_1/tinyriscv_soc_top.bit} [get_hw_devices xczu2_0]
current_hw_device [get_hw_devices xczu2_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu2_0] 0]
INFO: [Labtools 27-1434] Device xczu2 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu2_0]
set_property PROBES.FILE {} [get_hw_devices xczu2_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu2_0]
set_property PROGRAM.FILE {C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.runs/impl_1/tinyriscv_soc_top.bit} [get_hw_devices xczu2_0]
program_hw_devices [get_hw_devices xczu2_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu2_0] 0]
INFO: [Labtools 27-1434] Device xczu2 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.runs/impl_1/tinyriscv_soc_top.bit} [get_hw_devices xczu2_0]
current_hw_device [get_hw_devices xczu2_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu2_0] 0]
INFO: [Labtools 27-1434] Device xczu2 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu2_0]
set_property PROBES.FILE {} [get_hw_devices xczu2_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu2_0]
set_property PROGRAM.FILE {C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.runs/impl_1/tinyriscv_soc_top.bit} [get_hw_devices xczu2_0]
program_hw_devices [get_hw_devices xczu2_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu2_0] 0]
INFO: [Labtools 27-1434] Device xczu2 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
CRITICAL WARNING: [Labtools 27-3421] xczu3_1 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
INFO: [Labtools 27-1435] Device xczu2 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xczu2_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu2_1]
set_property PROGRAM.FILE {C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.runs/impl_1/tinyriscv_soc_top.bit} [get_hw_devices xczu2_1]
program_hw_devices [get_hw_devices xczu2_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu2_1] 0]
INFO: [Labtools 27-1434] Device xczu2 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Jul 18 14:33:52 2023] Launched synth_1...
Run output will be captured here: C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.runs/synth_1/runme.log
[Tue Jul 18 14:33:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-09:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 5680.617 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
set_property PROGRAM.FILE {C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.runs/impl_1/tinyriscv_soc_top.bit} [get_hw_devices xczu2_0]
current_hw_device [get_hw_devices xczu2_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu2_0] 0]
INFO: [Labtools 27-1434] Device xczu2 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu2_0]
set_property PROBES.FILE {} [get_hw_devices xczu2_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu2_0]
set_property PROGRAM.FILE {C:/Users/YiZhi_W/Desktop/tinyriscv-master/project_2/project_2.runs/impl_1/tinyriscv_soc_top.bit} [get_hw_devices xczu2_0]
program_hw_devices [get_hw_devices xczu2_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu2_0] 0]
INFO: [Labtools 27-1434] Device xczu2 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 18 15:06:32 2023...
