0.7
2020.1
May 27 2020
20:09:33
E:/Xlinx_project/lab3_RAM/lab3_RAM.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sim_1/new/ram_design_db.v,1693471736,verilog,,,,regfile_tb,,,,,,,,
E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sources_1/ip/block_ram/sim/block_ram.v,1693310649,verilog,,E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sources_1/new/bram_top.v,,block_ram,,,,,,,,
E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sources_1/new/alu.v,1693471359,verilog,,E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sources_1/new/ram_design.v,,alu,,,,,,,,
E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sources_1/new/bram_top.v,1693310723,verilog,,,,ram_top,,,,,,,,
E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sources_1/new/ram_design.v,1693471099,verilog,,E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sim_1/new/ram_design_db.v,,ram_design,,,,,,,,
