# Reading C:/DESL/Quartus18/modelsim_ase/tcl/vsim/pref.tcl
cd C:/Users/guokenny/veri_nn-main/veri_nn-main/signed_setup
clear
# invalid command name "clear"
ls
# ModelSim
# signed_de1.v
# signed_modelsim.v
cd ModelSim
do testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:04:15 on Nov 15,2024
# vlog -reportprogress 300 -sv signed_arithmetic_fpga.v 
# ** Error: (vlog-7) Failed to open design unit file "signed_arithmetic_fpga.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:04:15 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/DESL/Quartus18/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./testbench.tcl line 9
# C:/DESL/Quartus18/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv signed_arithmetic_fpga.v"
do testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:21 on Nov 15,2024
# vlog -reportprogress 300 -sv signed_de1.v 
# ** Error: (vlog-7) Failed to open design unit file "signed_de1.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 16:05:21 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/DESL/Quartus18/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./testbench.tcl line 9
# C:/DESL/Quartus18/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv signed_de1.v"
do testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:33 on Nov 15,2024
# vlog -reportprogress 300 ../signed_de1.v 
# -- Compiling module signed_arithmetic_fpga
# 
# Top level modules:
# 	signed_arithmetic_fpga
# End time: 16:06:33 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:33 on Nov 15,2024
# vlog -reportprogress 300 ../signed_modelsim.v 
# -- Compiling module signed_arithmetic_tb
# 
# Top level modules:
# 	signed_arithmetic_tb
# End time: 16:06:33 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim signed_arithmetic_tb 
# Start time: 16:06:34 on Nov 15,2024
# Loading work.signed_arithmetic_tb
# Loading work.signed_arithmetic_fpga
# Test 1: a = -5, b = 10
# Expected add1, add2: 5 (9'd5), mul1, mul2: -50 (16'd65586)
# add1 =   5, add2 =   5, mul1 = 65486, mul2 = 65486
# Test 2: a = -128, b = -1
# Expected add1, add2: -129 (9'b110000111), mul1, mul2: 128 (16'd128)
# add1 = 383, add2 = 383, mul1 =   128, mul2 =   128
# Test 3: a = 20, b = 15
# Expected add1, add2: 35 (9'd35), mul1, mul2: 300 (16'd300)
# add1 =  35, add2 =  35, mul1 =   300, mul2 =   300
# ** Note: $finish    : ../signed_modelsim.v(46)
#    Time: 30 ns  Iteration: 0  Instance: /signed_arithmetic_tb
# 1
# Break in Module signed_arithmetic_tb at ../signed_modelsim.v line 46
do testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:06 on Nov 15,2024
# vlog -reportprogress 300 ../signed_de1.v 
# -- Compiling module signed_arithmetic_fpga
# 
# Top level modules:
# 	signed_arithmetic_fpga
# End time: 16:14:06 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:14:07 on Nov 15,2024
# vlog -reportprogress 300 ../signed_modelsim.v 
# -- Compiling module signed_arithmetic_tb
# 
# Top level modules:
# 	signed_arithmetic_tb
# End time: 16:14:07 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:14:10 on Nov 15,2024, Elapsed time: 0:07:36
# Errors: 0, Warnings: 0
# vsim signed_arithmetic_tb 
# Start time: 16:14:10 on Nov 15,2024
# Loading work.signed_arithmetic_tb
# Loading work.signed_arithmetic_fpga
# Test 1: a = -5, b = 10
# Expected add1, add2: 5 (9'd5), mul1, mul2: -50 (16'd65586)
# add1 =   5, add2 =   5, mul1 = 65486, mul2 = 65486
# Test 2: a = -128, b = -1
# Expected add1, add2: -129 (9'b110000111), mul1, mul2: 128 (16'd128)
# add1 = 383, add2 = 383, mul1 =   128, mul2 =   128
# Test 3: a = 20, b = 15
# Expected add1, add2: 35 (9'd35), mul1, mul2: 300 (16'd300)
# add1 =  35, add2 =  35, mul1 =   300, mul2 =   300
# ** Note: $finish    : ../signed_modelsim.v(46)
#    Time: 30 ns  Iteration: 0  Instance: /signed_arithmetic_tb
# 1
# Break in Module signed_arithmetic_tb at ../signed_modelsim.v line 46
do testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:53 on Nov 15,2024
# vlog -reportprogress 300 ../signed_de1.v 
# -- Compiling module signed_arithmetic_fpga
# 
# Top level modules:
# 	signed_arithmetic_fpga
# End time: 16:17:54 on Nov 15,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:54 on Nov 15,2024
# vlog -reportprogress 300 ../signed_modelsim.v 
# -- Compiling module signed_arithmetic_tb
# 
# Top level modules:
# 	signed_arithmetic_tb
# End time: 16:17:54 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:17:56 on Nov 15,2024, Elapsed time: 0:03:46
# Errors: 0, Warnings: 0
# vsim signed_arithmetic_tb 
# Start time: 16:17:56 on Nov 15,2024
# Loading work.signed_arithmetic_tb
# Loading work.signed_arithmetic_fpga
# Test 1: a = -5, b = 10
# Expected add1, add2: 5 (9'd5), mul1, mul2: -50 (16'd65586)
# add1 =    5, add2 =    5, mul1 =    -50, mul2 =    -50
# Test 2: a = -128, b = -1
# Expected add1, add2: -129 (9'b110000111), mul1, mul2: 128 (16'd128)
# add1 = -129, add2 = -129, mul1 =    128, mul2 =    128
# Test 3: a = 20, b = 15
# Expected add1, add2: 35 (9'd35), mul1, mul2: 300 (16'd300)
# add1 =   35, add2 =   35, mul1 =    300, mul2 =    300
# ** Note: $finish    : ../signed_modelsim.v(47)
#    Time: 30 ns  Iteration: 0  Instance: /signed_arithmetic_tb
# 1
# Break in Module signed_arithmetic_tb at ../signed_modelsim.v line 47
clear
# invalid command name "clear"
ls
# testbench.tcl
# work
cd ..
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
 cd ..
# Cannot change directory while a simulation is in progress.
# Use the "quit -sim" command to unload the design first.
quit -sim
# End time: 16:46:54 on Nov 15,2024, Elapsed time: 0:28:58
# Errors: 3, Warnings: 0
ls
# testbench.tcl
# work
cd ..
ls
# ModelSim
# signed_de1.v
# signed_modelsim.v
cd ..
l
# ambiguous command name "l": label labelframe langOf lappend lassign lattice_edition layout lcompare lconcat ldelete lecho left library_image light_green_class_image lindex linsert linux_edition list listbox live_item_image llength lmap lmember load loadTreeClassBindings local log logDebug logError logFatal logStuff logTiming logTrace logWarng log_nlview lost_file_image lower lrange lremove lrepeat lreplace lreverse lrmdups lrmdups2 ls lscopecompare lsearch lset lshift lsort lsublist ltTime lteTime luniq
ls
# Makefile
# ModelSim
# archive
# argmax.v
# docs
# image_memory.v
# jupyter
# matrix1.v
# matrix2.v
# matrix3.v
# matrix4.v
# matrix_multiply.v
# mm1_memory.v
# mm2_memory.v
# mm3_memory.v
# mm4_memory.v
# mm_working_setup
# relu.v
# relu1_memory.v
# relu2_memory.v
# relu3_memory.v
# run.bat
# scripts
# signed_setup
# tb_neural_network.v
# verilator
cd ..
ls
# veri_nn-main
cd ..
ls
# 3D Objects
# AppData
# Application Data
# Cookies
# Local Settings
# My Documents
# NTUSER.DAT
# NTUSER.DAT{53b39e88-18c4-11ea-a811-000d3aa4692b}.TM.blf
# NTUSER.DAT{53b39e88-18c4-11ea-a811-000d3aa4692b}.TMContainer00000000000000000001.regtrans-ms
# NTUSER.DAT{53b39e88-18c4-11ea-a811-000d3aa4692b}.TMContainer00000000000000000002.regtrans-ms
# NetHood
# PrintHood
# Recent
# SendTo
# Start Menu
# Templates
# eem4Iq3sD9M
# ntuser.dat.LOG1
# ntuser.dat.LOG2
# ntuser.ini
# quartus2.qreg
# quartus_full_rules_file.txt
# veri_nn
# veri_nn-main
# veri_nn-main (1).zip
cd veri_nn
cd veri_nn-main
clear
# invalid command name "clear"
ls
# Makefile
# ModelSim
# archive
# argmax.v
# docs
# image_memory.v
# jupyter
# matrix1.v
# matrix2.v
# matrix3.v
# matrix4.v
# matrix_multiply.v
# mm1_memory.v
# mm2_memory.v
# mm3_memory.v
# mm4_memory.v
# mm_working_setup
# relu.v
# relu1_memory.v
# relu2_memory.v
# relu3_memory.v
# run.bat
# scripts
# signed_setup
# tb_neural_network.v
# verilator
pwd
# C:/Users/guokenny/veri_nn/veri_nn-main
cd mm_working_setup
clear
# invalid command name "clear"
pwd
# C:/Users/guokenny/veri_nn/veri_nn-main/mm_working_setup
ls
# ModelSim
# image_memory.v
# images
# matrix_memory.v
# matrix_multiply.v
# tb_matrix_multiply.v
cd ModelSim
do testbench.tcl
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Copying C:/DESL/Quartus18/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:23 on Nov 15,2024
# vlog -reportprogress 300 ../matrix_memory.v 
# -- Compiling module matrix_memory
# 
# Top level modules:
# 	matrix_memory
# End time: 16:50:23 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:23 on Nov 15,2024
# vlog -reportprogress 300 ../image_memory.v 
# -- Compiling module image_memory
# 
# Top level modules:
# 	image_memory
# End time: 16:50:23 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:23 on Nov 15,2024
# vlog -reportprogress 300 ../matrix_multiply.v 
# -- Compiling module matrix_multiply
# 
# Top level modules:
# 	matrix_multiply
# End time: 16:50:23 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:50:23 on Nov 15,2024
# vlog -reportprogress 300 ../tb_matrix_multiply.v 
# -- Compiling module tb_matrix_multiply
# 
# Top level modules:
# 	tb_matrix_multiply
# End time: 16:50:23 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 1ps work.tb_matrix_multiply 
# Start time: 16:50:23 on Nov 15,2024
# Loading work.tb_matrix_multiply
# Loading work.image_memory
# Loading work.matrix_memory
# Loading work.matrix_multiply
# 0 ps
# 1 ns
# 
# Starting matrix multiplication...
# Writing to output_addr     0: 00d2f675
# Writing to output_addr     1: 00ce3525
# Writing to output_addr     2: 00c519b2
# Writing to output_addr     3: 00cabff5
# Writing to output_addr     4: 00c53425
# Writing to output_addr     5: 00c5240d
# Writing to output_addr     6: 00be03c9
# Writing to output_addr     7: 00bac1f3
# Writing to output_addr     8: 00c41a9a
# Writing to output_addr     9: 00bf3b51
# Writing to output_addr    10: 00c1ac1c
# Writing to output_addr    11: 00c453b8
# Writing to output_addr    12: 00bcfe11
# Writing to output_addr    13: 00c29140
# Writing to output_addr    14: 00c0ca0b
# Writing to output_addr    15: 00c31cd5
# Writing to output_addr    16: 00c41cb0
# Writing to output_addr    17: 00b35a64
# Writing to output_addr    18: 00c6341b
# Writing to output_addr    19: 00bdb6ad
# Writing to output_addr    20: 00c9be02
# Writing to output_addr    21: 00c896ad
# Writing to output_addr    22: 00c244ba
# Writing to output_addr    23: 00c7890a
# Writing to output_addr    24: 00c4b027
# 
# Matrix multiplication complete!
# Result matrix (5x5):
#    13825653    13514021    12917170    13287413    12923941
#    12919821    12452809    12239347    12851866    12532561
#    12692508    12866488    12385809    12751168    12634635
#    12786901    12852400    11754084    12989467    12433069
#    13221378    13145773    12731578    13076746    12890151
# 
# Starting matrix multiplication...
# ** Note: $finish    : ../tb_matrix_multiply.v(95)
#    Time: 392670 ps  Iteration: 0  Instance: /tb_matrix_multiply
# 1
# Break in Module tb_matrix_multiply at ../tb_matrix_multiply.v line 95
# A time value could not be extracted from the current line
do testbench.tcl
# End time: 16:57:04 on Nov 15,2024, Elapsed time: 0:06:41
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:04 on Nov 15,2024
# vlog -reportprogress 300 ../matrix_memory.v 
# -- Compiling module matrix_memory
# 
# Top level modules:
# 	matrix_memory
# End time: 16:57:04 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:04 on Nov 15,2024
# vlog -reportprogress 300 ../image_memory.v 
# -- Compiling module image_memory
# 
# Top level modules:
# 	image_memory
# End time: 16:57:04 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:04 on Nov 15,2024
# vlog -reportprogress 300 ../matrix_multiply.v 
# -- Compiling module matrix_multiply
# 
# Top level modules:
# 	matrix_multiply
# End time: 16:57:04 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:04 on Nov 15,2024
# vlog -reportprogress 300 ../tb_matrix_multiply.v 
# -- Compiling module tb_matrix_multiply
# 
# Top level modules:
# 	tb_matrix_multiply
# End time: 16:57:04 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 1ps work.tb_matrix_multiply 
# Start time: 16:57:04 on Nov 15,2024
# Loading work.tb_matrix_multiply
# Loading work.image_memory
# Loading work.matrix_memory
# Loading work.matrix_multiply
# 0 ps
# 1 ns
# 
# Starting matrix multiplication...
# Writing to output_addr     0: 00d2f675
# Writing to output_addr     1: 00ce3525
# Writing to output_addr     2: 00c519b2
# Writing to output_addr     3: 00cabff5
# Writing to output_addr     4: 00c53425
# Writing to output_addr     5: 00c5240d
# Writing to output_addr     6: 00be03c9
# Writing to output_addr     7: 00bac1f3
# Writing to output_addr     8: 00c41a9a
# Writing to output_addr     9: 00bf3b51
# Writing to output_addr    10: 00c1ac1c
# Writing to output_addr    11: 00c453b8
# Writing to output_addr    12: 00bcfe11
# Writing to output_addr    13: 00c29140
# Writing to output_addr    14: 00c0ca0b
# Writing to output_addr    15: 00c31cd5
# Writing to output_addr    16: 00c41cb0
# Writing to output_addr    17: 00b35a64
# Writing to output_addr    18: 00c6341b
# Writing to output_addr    19: 00bdb6ad
# Writing to output_addr    20: 00c9be02
# Writing to output_addr    21: 00c896ad
# Writing to output_addr    22: 00c244ba
# Writing to output_addr    23: 00c7890a
# Writing to output_addr    24: 00c4b027
# 
# Matrix multiplication complete!
# Result matrix (5x5):
#    13825653    13514021    12917170    13287413    12923941
#    12919821    12452809    12239347    12851866    12532561
#    12692508    12866488    12385809    12751168    12634635
#    12786901    12852400    11754084    12989467    12433069
#    13221378    13145773    12731578    13076746    12890151
# 
# Starting matrix multiplication...
# ** Note: $finish    : ../tb_matrix_multiply.v(95)
#    Time: 392670 ps  Iteration: 0  Instance: /tb_matrix_multiply
# 1
# Break in Module tb_matrix_multiply at ../tb_matrix_multiply.v line 95
# A time value could not be extracted from the current line
do testbench.tcl
# End time: 16:58:31 on Nov 15,2024, Elapsed time: 0:01:27
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:31 on Nov 15,2024
# vlog -reportprogress 300 ../matrix_memory.v 
# -- Compiling module matrix_memory
# 
# Top level modules:
# 	matrix_memory
# End time: 16:58:31 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:31 on Nov 15,2024
# vlog -reportprogress 300 ../image_memory.v 
# -- Compiling module image_memory
# 
# Top level modules:
# 	image_memory
# End time: 16:58:31 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:31 on Nov 15,2024
# vlog -reportprogress 300 ../matrix_multiply.v 
# -- Compiling module matrix_multiply
# 
# Top level modules:
# 	matrix_multiply
# End time: 16:58:31 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:31 on Nov 15,2024
# vlog -reportprogress 300 ../tb_matrix_multiply.v 
# -- Compiling module tb_matrix_multiply
# 
# Top level modules:
# 	tb_matrix_multiply
# End time: 16:58:31 on Nov 15,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -t 1ps work.tb_matrix_multiply 
# Start time: 16:58:31 on Nov 15,2024
# Loading work.tb_matrix_multiply
# Loading work.image_memory
# Loading work.matrix_memory
# Loading work.matrix_multiply
# 0 ps
# 1 ns
# 
# Starting matrix multiplication...
# Writing to output_addr     0: 00d2f675
# Writing to output_addr     1: 00ce3525
# Writing to output_addr     2: 00c519b2
# Writing to output_addr     3: 00cabff5
# Writing to output_addr     4: 00c53425
# Writing to output_addr     5: 00c5240d
# Writing to output_addr     6: 00be03c9
# Writing to output_addr     7: 00bac1f3
# Writing to output_addr     8: 00c41a9a
# Writing to output_addr     9: 00bf3b51
# Writing to output_addr    10: 00c1ac1c
# Writing to output_addr    11: 00c453b8
# Writing to output_addr    12: 00bcfe11
# Writing to output_addr    13: 00c29140
# Writing to output_addr    14: 00c0ca0b
# Writing to output_addr    15: 00c31cd5
# Writing to output_addr    16: 00c41cb0
# Writing to output_addr    17: 00b35a64
# Writing to output_addr    18: 00c6341b
# Writing to output_addr    19: 00bdb6ad
# Writing to output_addr    20: 00c9be02
# Writing to output_addr    21: 00c896ad
# Writing to output_addr    22: 00c244ba
# Writing to output_addr    23: 00c7890a
# Writing to output_addr    24: 00c4b027
# 
# Matrix multiplication complete!
# Result matrix (5x5):
#    13825653    13514021    12917170    13287413    12923941
#    12919821    12452809    12239347    12851866    12532561
#    12692508    12866488    12385809    12751168    12634635
#    12786901    12852400    11754084    12989467    12433069
#    13221378    13145773    12731578    13076746    12890151
# 
# Starting matrix multiplication...
# ** Note: $finish    : ../tb_matrix_multiply.v(95)
#    Time: 392670 ps  Iteration: 0  Instance: /tb_matrix_multiply
# 1
# Break in Module tb_matrix_multiply at ../tb_matrix_multiply.v line 95


