# do fsm_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/mrgeotech/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/mrgeotech/School/ECE 375/Labs/Lab1/fsm.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:27:43 on Sep 26,2024
# vcom -reportprogress 300 -93 -work work /home/mrgeotech/School/ECE 375/Labs/Lab1/fsm.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FSM
# -- Compiling architecture ARCH of FSM
# End time: 21:27:43 on Sep 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.fsm
# vsim work.fsm 
# Start time: 21:27:46 on Sep 26,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fsm(arch)
add wave -position insertpoint  \
sim:/fsm/X \
sim:/fsm/CLOCK \
sim:/fsm/RESET \
sim:/fsm/O \
sim:/fsm/STATE
force -freeze sim:/fsm/CLOCK 1 0, 0 {50 ps} -r 100
force -freeze sim:/fsm/X 1 0
run
run
run
force -freeze sim:/fsm/X 0 0
run
run
run
run
run
run
# End time: 21:46:23 on Sep 26,2024, Elapsed time: 0:18:37
# Errors: 0, Warnings: 0
