[{"DBLP title": "Dynamic Colocation Policies with Reinforcement Learning.", "DBLP authors": ["Yuhao Li", "Dan Sun", "Benjamin C. Lee"], "year": 2020, "MAG papers": [{"PaperId": 3009121635, "PaperTitle": "dynamic colocation policies with reinforcement learning", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "A Novel, Highly Integrated Simulator for Parallel and Distributed Systems.", "DBLP authors": ["Nikolaos Tampouratzis", "Ioannis Papaefstathiou", "Antonios Nikitakis", "Andreas Brokalakis", "Stamatis Andrianakis", "Apostolos Dollas", "Marco Marcon", "Emanuele Plebani"], "year": 2020, "MAG papers": [{"PaperId": 3009565526, "PaperTitle": "a novel highly integrated simulator for parallel and distributed systems", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"polytechnic university of milan": 1.0}}], "source": "ES"}, {"DBLP title": "Enabling Highly Efficient Batched Matrix Multiplications on SW26010 Many-core Processor.", "DBLP authors": ["Lijuan Jiang", "Chao Yang", "Wenjing Ma"], "year": 2020, "MAG papers": [{"PaperId": 3009472344, "PaperTitle": "enabling highly efficient batched matrix multiplications on sw26010 many core processor", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"chinese academy of sciences": 2.0, "peking university": 1.0}}], "source": "ES"}, {"DBLP title": "Informed Prefetching for Indirect Memory Accesses.", "DBLP authors": ["Mustafa Cavus", "Resit Sendag", "Joshua J. Yi"], "year": 2020, "MAG papers": [{"PaperId": 3009555218, "PaperTitle": "informed prefetching for indirect memory accesses", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of rhode island": 2.0}}], "source": "ES"}, {"DBLP title": "Application-Specific Arithmetic in High-Level Synthesis Tools.", "DBLP authors": ["Yohann Uguen", "Florent de Dinechin", "Victor Lezaud", "Steven Derrien"], "year": 2020, "MAG papers": [{"PaperId": 2961292910, "PaperTitle": "application specific arithmetic in high level synthesis tools", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of rennes": 1.0, "institut national des sciences appliquees de lyon": 3.0}}], "source": "ES"}, {"DBLP title": "Improving Memory Efficiency in Heterogeneous MPSoCs through Row-Buffer Locality-aware Forwarding.", "DBLP authors": ["Yang Song", "Bill Lin"], "year": 2020, "MAG papers": [{"PaperId": 3009450728, "PaperTitle": "improving memory efficiency in heterogeneous mpsocs through row buffer locality aware forwarding", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california san diego": 2.0}}], "source": "ES"}, {"DBLP title": "A Model-Based Software Solution for Simultaneous Multiple Kernels on GPUs.", "DBLP authors": ["Hao Wu", "Weizhi Liu", "Huanxin Lin", "Cho-Li Wang"], "year": 2020, "MAG papers": [{"PaperId": 3017087102, "PaperTitle": "a model based software solution for simultaneous multiple kernels on gpus", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of hong kong": 4.0}}], "source": "ES"}, {"DBLP title": "Optimizing the SSD Burst Buffer by Traffic Detection.", "DBLP authors": ["Xuanhua Shi", "Wei Liu", "Ligang He", "Hai Jin", "Ming Li", "Yong Chen"], "year": 2020, "MAG papers": [{"PaperId": 3010437116, "PaperTitle": "optimizing the ssd burst buffer by traffic detection", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"huazhong university of science and technology": 4.0, "university of warwick": 1.0, "texas tech university": 1.0}}], "source": "ES"}, {"DBLP title": "ArmorAll: Compiler-based Resilience Targeting GPU Applications.", "DBLP authors": ["Charu Kalra", "Fritz Previlon", "Norm Rubin", "David R. Kaeli"], "year": 2020, "MAG papers": [{"PaperId": 3031001329, "PaperTitle": "armorall compiler based resilience targeting gpu applications", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"northeastern university": 4.0}}], "source": "ES"}, {"DBLP title": "Dynamic Precision Autotuning with TAFFO.", "DBLP authors": ["Stefano Cherubin", "Daniele Cattaneo", "Michele Chiari", "Giovanni Agosta"], "year": 2020, "MAG papers": [{"PaperId": 3044486916, "PaperTitle": "dynamic precision autotuning with taffo", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"polytechnic university of milan": 4.0}}], "source": "ES"}, {"DBLP title": "Runtime Design Space Exploration and Mapping of DCNNs for the Ultra-Low-Power Orlando SoC.", "DBLP authors": ["Ahmet Erdem", "Cristina Silvano", "Thomas Boesch", "Andrea C. Ornstein", "Surinder-pal Singh", "Giuseppe Desoli"], "year": 2020, "MAG papers": [{"PaperId": 3043387812, "PaperTitle": "runtime design space exploration and mapping of dcnns for the ultra low power orlando soc", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"stmicroelectronics": 4.0, "polytechnic university of milan": 2.0}}], "source": "ES"}, {"DBLP title": "Reliability Analysis for Unreliable FSM Computations.", "DBLP authors": ["Amir Hossein Nodehi Sabet", "Junqiao Qiu", "Zhijia Zhao", "Sriram Krishnamoorthy"], "year": 2020, "MAG papers": [{"PaperId": 3044186242, "PaperTitle": "reliability analysis for unreliable fsm computations", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california riverside": 3.0, "pacific northwest national laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "Network Interface Architecture for Remote Indirect Memory Access (RIMA) in Datacenters.", "DBLP authors": ["Jiachen Xue", "T. N. Vijaykumar", "Mithuna Thottethodi"], "year": 2020, "MAG papers": [{"PaperId": 3030696077, "PaperTitle": "network interface architecture for remote indirect memory access rima in datacenters", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 2.0, "nvidia": 1.0}}], "source": "ES"}, {"DBLP title": "A Conflict-free Scheduler for High-performance Graph Processing on Multi-pipeline FPGAs.", "DBLP authors": ["Qinggang Wang", "Long Zheng", "Jieshan Zhao", "Xiaofei Liao", "Hai Jin", "Jingling Xue"], "year": 2020, "MAG papers": [{"PaperId": 3042639142, "PaperTitle": "a conflict free scheduler for high performance graph processing on multi pipeline fpgas", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"huazhong university of science and technology": 5.0, "university of new south wales": 1.0}}], "source": "ES"}, {"DBLP title": "SIMT-X: Extending Single-Instruction Multi-Threading to Out-of-Order Cores.", "DBLP authors": ["Anita Tino", "Caroline Collange", "Andr\u00e9 Seznec"], "year": 2020, "MAG papers": [{"PaperId": 3017116334, "PaperTitle": "simt x extending single instruction multi threading to out of order cores", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"french institute for research in computer science and automation": 3.0}}], "source": "ES"}, {"DBLP title": "Zeroploit: Exploiting Zero Valued Operands in Interactive Gaming Applications.", "DBLP authors": ["Ram Rangan", "Mark W. Stephenson", "Aditya Ukarande", "Shyam Murthy", "Virat Agarwal", "Marc Blackstein"], "year": 2020, "MAG papers": [{"PaperId": 3040989161, "PaperTitle": "zeroploit exploiting zero valued operands in interactive gaming applications", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"nvidia": 4.0, "university of wisconsin madison": 1.0, "xilinx": 1.0}}], "source": "ES"}, {"DBLP title": "GPU Fast Convolution via the Overlap-and-Save Method in Shared Memory.", "DBLP authors": ["Karel Ad\u00e1mek", "Sofia Dimoudi", "Mike Giles", "Wesley Armour"], "year": 2020, "MAG papers": [{"PaperId": 3040913567, "PaperTitle": "gpu fast convolution via the overlap and save method in shared memory", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of oxford": 3.0, "durham university": 1.0}}], "source": "ES"}, {"DBLP title": "FPDetect: Efficient Reasoning About Stencil Programs Using Selective Direct Evaluation.", "DBLP authors": ["Arnab Das", "Sriram Krishnamoorthy", "Ian Briggs", "Ganesh Gopalakrishnan", "Ramakrishna Tipireddy"], "year": 2020, "MAG papers": [{"PaperId": 3016055042, "PaperTitle": "fpdetect efficient reasoning about stencil programs using selective direct evaluation", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Cooperative Software-hardware Acceleration of K-means on a Tightly Coupled CPU-FPGA System.", "DBLP authors": ["Tarek S. Abdelrahman"], "year": 2020, "MAG papers": [{"PaperId": 3080250604, "PaperTitle": "cooperative software hardware acceleration of k means on a tightly coupled cpu fpga system", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of toronto": 1.0}}], "source": "ES"}, {"DBLP title": "Securing Branch Predictors with Two-Level Encryption.", "DBLP authors": ["Jaekyu Lee", "Yasuo Ishii", "Dam Sunwoo"], "year": 2020, "MAG papers": [{"PaperId": 3047462776, "PaperTitle": "securing branch predictors with two level encryption", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "EchoBay: Design and Optimization of Echo State Networks under Memory and Time Constraints.", "DBLP authors": ["Luca Cerina", "Marco D. Santambrogio", "Giuseppe Franco", "Claudio Gallicchio", "Alessio Micheli"], "year": 2020, "MAG papers": [{"PaperId": 3058788517, "PaperTitle": "echobay design and optimization of echo state networks under memory and time constraints", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of pisa": 3.0, "polytechnic university of milan": 2.0}}], "source": "ES"}, {"DBLP title": "Schedule Synthesis for Halide Pipelines on GPUs.", "DBLP authors": ["Savvas Sioutas", "Sander Stuijk", "Twan Basten", "Henk Corporaal", "Lou J. Somers"], "year": 2020, "MAG papers": [{"PaperId": 3047196046, "PaperTitle": "schedule synthesis for halide pipelines on gpus", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"eindhoven university of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Inter-kernel Reuse-aware Thread Block Scheduling.", "DBLP authors": ["Muhammad Huzaifa", "Johnathan Alsop", "Abdulrahman Mahmoud", "Giordano Salvador", "Matthew D. Sinclair", "Sarita V. Adve"], "year": 2020, "MAG papers": [{"PaperId": 3057934400, "PaperTitle": "inter kernel reuse aware thread block scheduling", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"advanced micro devices": 1.0, "university of wisconsin madison": 1.0, "university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "SHASTA: Synergic HW-SW Architecture for Spatio-temporal Approximation.", "DBLP authors": ["Gokul Subramanian Ravi", "Joshua San Miguel", "Mikko H. Lipasti"], "year": 2020, "MAG papers": [{"PaperId": 3091355678, "PaperTitle": "shasta synergic hw sw architecture for spatio temporal approximation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Effective Loop Fusion in Polyhedral Compilation Using Fusion Conflict Graphs.", "DBLP authors": ["Aravind Acharya", "Uday Bondhugula", "Albert Cohen"], "year": 2020, "MAG papers": [{"PaperId": 3091055609, "PaperTitle": "effective loop fusion in polyhedral compilation using fusion conflict graphs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"google": 1.0, "indian institute of science": 2.0}}], "source": "ES"}, {"DBLP title": "ECOTLB: Eventually Consistent TLBs.", "DBLP authors": ["Steffen Maass", "Mohan Kumar Kumar", "Taesoo Kim", "Tushar Krishna", "Abhishek Bhattacharjee"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "DisGCo: A Compiler for Distributed Graph Analytics.", "DBLP authors": ["Anchu Rajendran", "V. Krishna Nandivada"], "year": 2020, "MAG papers": [{"PaperId": 3090198206, "PaperTitle": "disgco a compiler for distributed graph analytics", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology madras": 2.0}}], "source": "ES"}, {"DBLP title": "AsynGraph: Maximizing Data Parallelism for Efficient Iterative Graph Processing on GPUs.", "DBLP authors": ["Yu Zhang", "Xiaofei Liao", "Lin Gu", "Hai Jin", "Kan Hu", "Haikun Liu", "Bingsheng He"], "year": 2020, "MAG papers": [{"PaperId": 3091559170, "PaperTitle": "asyngraph maximizing data parallelism for efficient iterative graph processing on gpus", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"huazhong university of science and technology": 6.0, "national university of singapore": 1.0}}], "source": "ES"}, {"DBLP title": "OD-SGD: One-Step Delay Stochastic Gradient Descent for Distributed Training.", "DBLP authors": ["Yemao Xu", "Dezun Dong", "Yawei Zhao", "Weixia Xu", "Xiangke Liao"], "year": 2020, "MAG papers": [{"PaperId": 3024904936, "PaperTitle": "od sgd one step delay stochastic gradient descent for distributed training", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national university of defense technology": 4.0}}, {"PaperId": 3090287616, "PaperTitle": "od sgd one step delay stochastic gradient descent for distributed training", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national university of defense technology": 5.0}}], "source": "ES"}, {"DBLP title": "NNBench-X: A Benchmarking Methodology for Neural Network Accelerator Designs.", "DBLP authors": ["Xinfeng Xie", "Xing Hu", "Peng Gu", "Shuangchen Li", "Yu Ji", "Yuan Xie"], "year": 2020, "MAG papers": [{"PaperId": 3098560359, "PaperTitle": "nnbench x a benchmarking methodology for neural network accelerator designs", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california santa barbara": 6.0}}], "source": "ES"}, {"DBLP title": "GEVO: GPU Code Optimization Using Evolutionary Computation.", "DBLP authors": ["Jhe-Yu Liou", "Xiaodong Wang", "Stephanie Forrest", "Carole-Jean Wu"], "year": 2020, "MAG papers": [{"PaperId": 3109066900, "PaperTitle": "gevo gpu code optimization using evolutionary computation", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"facebook": 1.0, "arizona state university": 2.0}}, {"PaperId": 3016562408, "PaperTitle": "gevo gpu code optimization using evolutionary computation", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"arizona state university": 2.0, "facebook": 1.0}}], "source": "ES"}, {"DBLP title": "A Black-box Monitoring Approach to Measure Microservices Runtime Performance.", "DBLP authors": ["Rolando Brondolin", "Marco D. Santambrogio"], "year": 2020, "MAG papers": [{"PaperId": 3100676516, "PaperTitle": "a black box monitoring approach to measure microservices runtime performance", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of milan": 2.0}}], "source": "ES"}, {"DBLP title": "On Architectural Support for Instruction Set Randomization.", "DBLP authors": ["George Christou", "Giorgos Vasiliadis", "Vassilis Papaefstathiou", "Antonis Papadogiannakis", "Sotiris Ioannidis"], "year": 2020, "MAG papers": [{"PaperId": 3101626044, "PaperTitle": "on architectural support for instruction set randomization", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technical university of crete": 1.0, "foundation for research technology hellas": 3.0}}], "source": "ES"}, {"DBLP title": "FastPath_MP: Low Overhead & Energy-efficient FPGA-based Storage Multi-paths.", "DBLP authors": ["Athanasios Stratikopoulos", "Christos Kotselidis", "John Goodacre", "Mikel Luj\u00e1n"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "A RISC-V Simulator and Benchmark Suite for Designing and Evaluating Vector Architectures.", "DBLP authors": ["Crist\u00f3bal Ram\u00edrez", "C\u00e9sar-Alejandro Hern\u00e1ndez-Calder\u00f3n", "Oscar Palomar", "Osman S. Unsal", "Marco A. Ram\u00edrez", "Adri\u00e1n Cristal"], "year": 2020, "MAG papers": [{"PaperId": 3102724434, "PaperTitle": "a risc v simulator and benchmark suite for designing and evaluating vector architectures", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"barcelona supercomputing center": 3.0, "polytechnic university of catalonia": 2.0, "instituto politecnico nacional": 1.0}}], "source": "ES"}, {"DBLP title": "SMAUG: End-to-End Full-Stack Simulation Infrastructure for Deep Learning Workloads.", "DBLP authors": ["Sam Likun Xi", "Yuan Yao", "Kshitij Bhardwaj", "Paul N. Whatmough", "Gu-Yeon Wei", "David Brooks"], "year": 2020, "MAG papers": [{"PaperId": 3102175148, "PaperTitle": "smaug end to end full stack simulation infrastructure for deep learning workloads", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"harvard university": 6.0}}], "source": "ES"}, {"DBLP title": "MemSZ: Squeezing Memory Traffic with Lossy Compression.", "DBLP authors": ["Albin Eldst\u00e5l-Ahrens", "Ioannis Sourdis"], "year": 2020, "MAG papers": [{"PaperId": 3105912033, "PaperTitle": "memsz squeezing memory traffic with lossy compression", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chalmers university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Design and Evaluation of an Ultra Low-power Human-quality Speech Recognition System.", "DBLP authors": ["Dennis Pinto", "Jos\u00e9-Mar\u00eda Arnau", "Antonio Gonz\u00e1lez"], "year": 2020, "MAG papers": [{"PaperId": 3103348415, "PaperTitle": "design and evaluation of an ultra low power human quality speech recognition system", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"polytechnic university of catalonia": 3.0}}], "source": "ES"}, {"DBLP title": "Optimizing Remote Communication in X10.", "DBLP authors": ["Arun Thangamani", "V. Krishna Nandivada"], "year": 2020, "MAG papers": [{"PaperId": 2979877239, "PaperTitle": "optimizing remote communication in x10", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of technology madras": 2.0}}], "source": "ES"}, {"DBLP title": "MetaStrider: Architectures for Scalable Memory-centric Reduction of Sparse Data Streams.", "DBLP authors": ["Sriseshan Srikanth", "Anirudh Jain", "Joseph M. Lennon", "Thomas M. Conte", "Erik DeBenedictis", "Jeanine E. Cook"], "year": 2020, "MAG papers": [{"PaperId": 2979707853, "PaperTitle": "metastrider architectures for scalable memory centric reduction of sparse data streams", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"sandia national laboratories": 2.0, "georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "DCMI: A Scalable Strategy for Accelerating Iterative Stencil Loops on FPGAs.", "DBLP authors": ["Mostafa Koraei", "Omid Fatemi", "Magnus Jahre"], "year": 2020, "MAG papers": [{"PaperId": 2980104160, "PaperTitle": "dcmi a scalable strategy for accelerating iterative stencil loops on fpgas", "Year": 2020, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"norwegian university of science and technology": 2.0, "university of tehran": 1.0}}], "source": "ES"}, {"DBLP title": "A Neural Network Prefetcher for Arbitrary Memory Access Patterns.", "DBLP authors": ["Leeor Peled", "Uri C. Weiser", "Yoav Etsion"], "year": 2020, "MAG papers": [{"PaperId": 3124943311, "PaperTitle": "a neural network prefetcher for arbitrary memory access patterns", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"technion israel institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "The Next 700 Accelerated Layers: From Mathematical Expressions of Network Computation Graphs to Accelerated GPU Kernels, Automatically.", "DBLP authors": ["Nicolas Vasilache", "Oleksandr Zinenko", "Theodoros Theodoridis", "Priya Goyal", "Zachary DeVito", "William S. Moses", "Sven Verdoolaege", "Andrew Adams", "Albert Cohen"], "year": 2020, "MAG papers": [{"PaperId": 2979365412, "PaperTitle": "the next 700 accelerated layers from mathematical expressions of network computation graphs to accelerated gpu kernels automatically", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"massachusetts institute of technology": 1.0, "facebook": 6.0, "eth zurich": 1.0, "ecole normale superieure": 1.0}}], "source": "ES"}, {"DBLP title": "Layup: Layer-adaptive and Multi-type Intermediate-oriented Memory Optimization for GPU-based CNNs.", "DBLP authors": ["Wenbin Jiang", "Yang Ma", "Bo Liu", "Haikun Liu", "Bing Bing Zhou", "Jian Zhu", "Song Wu", "Hai Jin"], "year": 2020, "MAG papers": [{"PaperId": 2979816092, "PaperTitle": "layup layer adaptive and multi type intermediate oriented memory optimization for gpu based cnns", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of sydney": 1.0, "huazhong university of science and technology": 7.0}}], "source": "ES"}, {"DBLP title": "Evaluating Auto-Vectorizing Compilers through Objective Withdrawal of Useful Information.", "DBLP authors": ["Sergi Siso", "Wes Armour", "Jeyarajan Thiyagalingam"], "year": 2020, "MAG papers": [{"PaperId": 2979513934, "PaperTitle": "evaluating auto vectorizing compilers through objective withdrawal of useful information", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"rutherford appleton laboratory": 1.0, "university of oxford": 1.0, "university of liverpool": 1.0}}], "source": "ES"}, {"DBLP title": "PIMBALL: Binary Neural Networks in Spintronic Memory.", "DBLP authors": ["Salonik Resch", "S. Karen Khatamifard", "Zamshed Iqbal Chowdhury", "Masoud Zabihi", "Zhengyang Zhao", "Jianping Wang", "Sachin S. Sapatnekar", "Ulya R. Karpuzcu"], "year": 2020, "MAG papers": [{"PaperId": 2980249334, "PaperTitle": "pimball binary neural networks in spintronic memory", "Year": 2020, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of minnesota": 8.0}}], "source": "ES"}, {"DBLP title": "Exploiting Bank Conflict-based Side-channel Timing Leakage of GPUs.", "DBLP authors": ["Zhen Hang Jiang", "Yunsi Fei", "David R. Kaeli"], "year": 2020, "MAG papers": [{"PaperId": 2983757913, "PaperTitle": "exploiting bank conflict based side channel timing leakage of gpus", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"northeastern university": 2.0, "facebook": 1.0}}], "source": "ES"}, {"DBLP title": "BitSAD v2: Compiler Optimization and Analysis for Bitstream Computing.", "DBLP authors": ["Kyle Daruwalla", "Heng Zhuo", "Rohit Shukla", "Mikko H. Lipasti"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "Chunking for Dynamic Linear Pipelines.", "DBLP authors": ["Aristeidis Mastoras", "Thomas R. Gross"], "year": 2020, "MAG papers": [{"PaperId": 2987548385, "PaperTitle": "chunking for dynamic linear pipelines", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"eth zurich": 2.0}}], "source": "ES"}, {"DBLP title": "Building a Polyhedral Representation from an Instrumented Execution: Making Dynamic Analyses of Nonaffine Programs Scalable.", "DBLP authors": ["Manuel Selva", "Fabian Gruber", "Diogo Sampaio", "Christophe Guillon", "Louis-No\u00ebl Pouchet", "Fabrice Rastello"], "year": 2020, "MAG papers": [{"PaperId": 2908475304, "PaperTitle": "building a polyhedral representation from an instrumented execution making dynamic analyses of nonaffine programs scalable", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of grenoble": 3.0, "stmicroelectronics": 1.0, "colorado state university": 1.0, "french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "A Metric-Guided Method for Discovering Impactful Features and Architectural Insights for Skylake-Based Processors.", "DBLP authors": ["Ahmad Yasin", "Jawad Haj-Yahya", "Yosi Ben-Asher", "Avi Mendelson"], "year": 2020, "MAG papers": [{"PaperId": 2996353500, "PaperTitle": "a metric guided method for discovering impactful features and architectural insights for skylake based processors", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"technion israel institute of technology": 1.0, "university of haifa": 2.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "Flextended Tiles: A Flexible Extension of Overlapped Tiles for Polyhedral Compilation.", "DBLP authors": ["Jie Zhao", "Albert Cohen"], "year": 2020, "MAG papers": [{"PaperId": 2995257150, "PaperTitle": "flextended tiles a flexible extension of overlapped tiles for polyhedral compilation", "Year": 2020, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ecole normale superieure": 1.0, "google": 1.0}}], "source": "ES"}, {"DBLP title": "Nested MIMD-SIMD Parallelization for Heterogeneous Microprocessors.", "DBLP authors": ["Daniel Gerzhoy", "Xiaowu Sun", "Michael Zuzak", "Donald Yeung"], "year": 2020, "MAG papers": [{"PaperId": 2996123223, "PaperTitle": "nested mimd simd parallelization for heterogeneous microprocessors", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of maryland college park": 4.0}}], "source": "ES"}, {"DBLP title": "DNNTune: Automatic Benchmarking DNN Models for Mobile-cloud Computing.", "DBLP authors": ["Chunwei Xia", "Jiacheng Zhao", "Huimin Cui", "Xiaobing Feng", "Jingling Xue"], "year": 2020, "MAG papers": [{"PaperId": 2997215450, "PaperTitle": "dnntune automatic benchmarking dnn models for mobile cloud computing", "Year": 2020, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"chinese academy of sciences": 4.0, "university of new south wales": 1.0}}], "source": "ES"}, {"DBLP title": "FailAmp: Relativization Transformation for Soft Error Detection in Structured Address Generation.", "DBLP authors": ["Ian Briggs", "Arnab Das", "Mark Baranowski", "Vishal Chandra Sharma", "Sriram Krishnamoorthy", "Zvonimir Rakamaric", "Ganesh Gopalakrishnan"], "year": 2020, "MAG papers": [{"PaperId": 2996635007, "PaperTitle": "failamp relativization transformation for soft error detection in structured address generation", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of utah": 5.0, "microsoft": 1.0, "pacific northwest national laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "Data-driven Mixed Precision Sparse Matrix Vector Multiplication for GPUs.", "DBLP authors": ["Khalid Ahmad", "Hari Sundar", "Mary W. Hall"], "year": 2020, "MAG papers": [{"PaperId": 2996522450, "PaperTitle": "data driven mixed precision sparse matrix vector multiplication for gpus", "Year": 2020, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of utah": 3.0}}], "source": "ES"}, {"DBLP title": "Tiling Optimizations for Stencil Computations Using Rewrite Rules in Lift.", "DBLP authors": ["Larisa Stoltzfus", "Bastian Hagedorn", "Michel Steuwer", "Sergei Gorlatch", "Christophe Dubach"], "year": 2020, "MAG papers": [], "source": null}, {"DBLP title": "Exploring Complex Brain-Simulation Workloads on Multi-GPU Deployments.", "DBLP authors": ["Michiel A. van der Vlag", "Georgios Smaragdos", "Zaid Al-Ars", "Christos Strydis"], "year": 2020, "MAG papers": [{"PaperId": 2994884340, "PaperTitle": "exploring complex brain simulation workloads on multi gpu deployments", "Year": 2020, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"erasmus university rotterdam": 3.0, "delft university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Compiler-support for Critical Data Persistence in NVM.", "DBLP authors": ["Reem Elkhouly", "Mohammad A. Alshboul", "Akihiro Hayashi", "Yan Solihin", "Keiji Kimura"], "year": 2020, "MAG papers": [{"PaperId": 2998229282, "PaperTitle": "compiler support for critical data persistence in nvm", "Year": 2020, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of central florida": 1.0, "north carolina state university": 1.0, "waseda university": 2.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Declarative Loop Tactics for Domain-specific Optimization.", "DBLP authors": ["Lorenzo Chelini", "Oleksandr Zinenko", "Tobias Grosser", "Henk Corporaal"], "year": 2020, "MAG papers": [{"PaperId": 2997238241, "PaperTitle": "declarative loop tactics for domain specific optimization", "Year": 2020, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"eindhoven university of technology": 2.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "ShiftsReduce: Minimizing Shifts in Racetrack Memory 4.0.", "DBLP authors": ["Asif Ali Khan", "Fazal Hameed", "Robin Bl\u00e4sing", "Stuart S. P. Parkin", "Jer\u00f3nimo Castrill\u00f3n"], "year": 2020, "MAG papers": [{"PaperId": 3100951578, "PaperTitle": "shiftsreduce minimizing shifts in racetrack memory 4 0", "Year": 2020, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"dresden university of technology": 3.0, "max planck society": 2.0}}], "source": "ES"}]