INFO: [HLS 200-10] For user 'llb' on host 'llb-XiaoXinPro-14-APH8' (Linux_x86_64 version 6.11.0-26-generic) on Thu May 22 16:59:25 CST 2025
INFO: [HLS 200-10] On os Ubuntu 24.04.2 LTS
INFO: [HLS 200-10] In directory '/home/llb/college/dla/npu_dla/lab3_student'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script '/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/export.tcl'
INFO: [HLS 200-1510] Running: source /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/export.tcl
INFO: [HLS 200-1510] Running: open_project lstm_hls 
INFO: [HLS 200-10] Opening project '/home/llb/college/dla/npu_dla/lab3_student/lstm_hls'.
INFO: [HLS 200-1510] Running: set_top LSTM_Top 
INFO: [HLS 200-1510] Running: add_files lstm_hls/rnn.cpp 
INFO: [HLS 200-10] Adding design file 'lstm_hls/rnn.cpp' to the project
INFO: [HLS 200-1510] Running: add_files lstm_hls/rnn.h 
INFO: [HLS 200-10] Adding design file 'lstm_hls/rnn.h' to the project
INFO: [HLS 200-1510] Running: add_files lstm_hls/rnn_top.cpp 
INFO: [HLS 200-10] Adding design file 'lstm_hls/rnn_top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files lstm_hls/utils.h 
INFO: [HLS 200-10] Adding design file 'lstm_hls/utils.h' to the project
INFO: [HLS 200-1510] Running: add_files lstm_hls/weight.h 
INFO: [HLS 200-10] Adding design file 'lstm_hls/weight.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb lstm_hls/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'lstm_hls/main.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: source ./lstm_hls/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name LSTM_Top LSTM_Top 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu May 22 16:59:30 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/solution1_data.json outdir=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip srcdir=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip/misc
INFO: Copied 92 verilog file(s) to /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip/hdl/verilog
INFO: Copied 77 vhdl file(s) to /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip/hdl/vhdl
Generating 9 subcores in /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip/hdl/ip.tmp:
impl/misc/LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl
impl/misc/LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
impl/misc/LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
impl/misc/LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl
impl/misc/LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl
impl/misc/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
impl/misc/LSTM_Top_fpext_32ns_64_2_no_dsp_1_ip.tcl
impl/misc/LSTM_Top_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
impl/misc/LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Using COE_DIR=/home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip/hdl/verilog
INFO: Generating LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1_ip via file impl/misc/LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1_ip'...
INFO: Done generating LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1_ip via file impl/misc/LSTM_Top_dadd_64ns_64ns_64_7_full_dsp_1_ip.tcl
INFO: Generating LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: Done generating LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/LSTM_Top_fadd_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Generating LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1_ip'...
INFO: Done generating LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1_ip via file impl/misc/LSTM_Top_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl
INFO: Generating LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1_ip via file impl/misc/LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1_ip'...
INFO: Done generating LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1_ip via file impl/misc/LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1_ip.tcl
INFO: Generating LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1_ip via file impl/misc/LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1_ip'...
INFO: Done generating LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1_ip via file impl/misc/LSTM_Top_fexp_32ns_32ns_32_10_full_dsp_1_ip.tcl
INFO: Generating LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: Done generating LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip via file impl/misc/LSTM_Top_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl
INFO: Generating LSTM_Top_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/LSTM_Top_fpext_32ns_64_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LSTM_Top_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'LSTM_Top_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: Done generating LSTM_Top_fpext_32ns_64_2_no_dsp_1_ip via file impl/misc/LSTM_Top_fpext_32ns_64_2_no_dsp_1_ip.tcl
INFO: Generating LSTM_Top_fptrunc_64ns_32_2_no_dsp_1_ip via file impl/misc/LSTM_Top_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LSTM_Top_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'LSTM_Top_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: Done generating LSTM_Top_fptrunc_64ns_32_2_no_dsp_1_ip via file impl/misc/LSTM_Top_fptrunc_64ns_32_2_no_dsp_1_ip.tcl
INFO: Generating LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1_ip'...
INFO: Done generating LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1_ip via file impl/misc/LSTM_Top_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl
INFO: Import ports from HDL: /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip/hdl/vhdl/LSTM_Top.vhd (LSTM_Top)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add axi4stream interface in_r
INFO: Add axi4stream interface out_r
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip/component.xml
INFO: Created IP archive /home/llb/college/dla/npu_dla/lab3_student/lstm_hls/solution1/impl/ip/xilinx_com_hls_LSTM_Top_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Thu May 22 16:59:50 2025...
INFO: [HLS 200-802] Generated output file lstm_hls/solution1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:34; Allocated memory: 8.508 MB.
INFO: [HLS 200-112] Total CPU user time: 26.52 seconds. Total CPU system time: 1.12 seconds. Total elapsed time: 36.69 seconds; peak allocated memory: 298.594 MB.
