
TER_PEDAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039c8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003ad4  08003ad4  00013ad4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003af8  08003af8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003af8  08003af8  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003af8  08003af8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003af8  08003af8  00013af8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003afc  08003afc  00013afc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003b00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000568  20000010  08003b0c  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000578  08003b0c  00020578  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY
 13 .debug_info   000090f2  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002734  00000000  00000000  0002916a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a58  00000000  00000000  0002b8a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000079d  00000000  00000000  0002c2f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018354  00000000  00000000  0002ca95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c1cf  00000000  00000000  00044de9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00087a37  00000000  00000000  00050fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000027b4  00000000  00000000  000d89f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000db1a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000010 	.word	0x20000010
 8000128:	00000000 	.word	0x00000000
 800012c:	08003abc 	.word	0x08003abc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000014 	.word	0x20000014
 8000148:	08003abc 	.word	0x08003abc

0800014c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000152:	1d3b      	adds	r3, r7, #4
 8000154:	2200      	movs	r2, #0
 8000156:	601a      	str	r2, [r3, #0]
 8000158:	605a      	str	r2, [r3, #4]
 800015a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800015c:	4b2e      	ldr	r3, [pc, #184]	; (8000218 <MX_ADC1_Init+0xcc>)
 800015e:	4a2f      	ldr	r2, [pc, #188]	; (800021c <MX_ADC1_Init+0xd0>)
 8000160:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000162:	4b2d      	ldr	r3, [pc, #180]	; (8000218 <MX_ADC1_Init+0xcc>)
 8000164:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000168:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800016a:	4b2b      	ldr	r3, [pc, #172]	; (8000218 <MX_ADC1_Init+0xcc>)
 800016c:	2201      	movs	r2, #1
 800016e:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000170:	4b29      	ldr	r3, [pc, #164]	; (8000218 <MX_ADC1_Init+0xcc>)
 8000172:	2200      	movs	r2, #0
 8000174:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000176:	4b28      	ldr	r3, [pc, #160]	; (8000218 <MX_ADC1_Init+0xcc>)
 8000178:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800017c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800017e:	4b26      	ldr	r3, [pc, #152]	; (8000218 <MX_ADC1_Init+0xcc>)
 8000180:	2200      	movs	r2, #0
 8000182:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8000184:	4b24      	ldr	r3, [pc, #144]	; (8000218 <MX_ADC1_Init+0xcc>)
 8000186:	2204      	movs	r2, #4
 8000188:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800018a:	4823      	ldr	r0, [pc, #140]	; (8000218 <MX_ADC1_Init+0xcc>)
 800018c:	f001 f82a 	bl	80011e4 <HAL_ADC_Init>
 8000190:	4603      	mov	r3, r0
 8000192:	2b00      	cmp	r3, #0
 8000194:	d001      	beq.n	800019a <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000196:	f000 fe33 	bl	8000e00 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800019a:	2306      	movs	r3, #6
 800019c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800019e:	2301      	movs	r3, #1
 80001a0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80001a2:	2300      	movs	r3, #0
 80001a4:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001a6:	1d3b      	adds	r3, r7, #4
 80001a8:	4619      	mov	r1, r3
 80001aa:	481b      	ldr	r0, [pc, #108]	; (8000218 <MX_ADC1_Init+0xcc>)
 80001ac:	f001 f9ec 	bl	8001588 <HAL_ADC_ConfigChannel>
 80001b0:	4603      	mov	r3, r0
 80001b2:	2b00      	cmp	r3, #0
 80001b4:	d001      	beq.n	80001ba <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80001b6:	f000 fe23 	bl	8000e00 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80001ba:	2307      	movs	r3, #7
 80001bc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80001be:	2302      	movs	r3, #2
 80001c0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001c2:	1d3b      	adds	r3, r7, #4
 80001c4:	4619      	mov	r1, r3
 80001c6:	4814      	ldr	r0, [pc, #80]	; (8000218 <MX_ADC1_Init+0xcc>)
 80001c8:	f001 f9de 	bl	8001588 <HAL_ADC_ConfigChannel>
 80001cc:	4603      	mov	r3, r0
 80001ce:	2b00      	cmp	r3, #0
 80001d0:	d001      	beq.n	80001d6 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80001d2:	f000 fe15 	bl	8000e00 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80001d6:	2308      	movs	r3, #8
 80001d8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80001da:	2303      	movs	r3, #3
 80001dc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001de:	1d3b      	adds	r3, r7, #4
 80001e0:	4619      	mov	r1, r3
 80001e2:	480d      	ldr	r0, [pc, #52]	; (8000218 <MX_ADC1_Init+0xcc>)
 80001e4:	f001 f9d0 	bl	8001588 <HAL_ADC_ConfigChannel>
 80001e8:	4603      	mov	r3, r0
 80001ea:	2b00      	cmp	r3, #0
 80001ec:	d001      	beq.n	80001f2 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80001ee:	f000 fe07 	bl	8000e00 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80001f2:	2309      	movs	r3, #9
 80001f4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80001f6:	2304      	movs	r3, #4
 80001f8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001fa:	1d3b      	adds	r3, r7, #4
 80001fc:	4619      	mov	r1, r3
 80001fe:	4806      	ldr	r0, [pc, #24]	; (8000218 <MX_ADC1_Init+0xcc>)
 8000200:	f001 f9c2 	bl	8001588 <HAL_ADC_ConfigChannel>
 8000204:	4603      	mov	r3, r0
 8000206:	2b00      	cmp	r3, #0
 8000208:	d001      	beq.n	800020e <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 800020a:	f000 fdf9 	bl	8000e00 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800020e:	bf00      	nop
 8000210:	3710      	adds	r7, #16
 8000212:	46bd      	mov	sp, r7
 8000214:	bd80      	pop	{r7, pc}
 8000216:	bf00      	nop
 8000218:	2000002c 	.word	0x2000002c
 800021c:	40012400 	.word	0x40012400

08000220 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b08a      	sub	sp, #40	; 0x28
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000228:	f107 0318 	add.w	r3, r7, #24
 800022c:	2200      	movs	r2, #0
 800022e:	601a      	str	r2, [r3, #0]
 8000230:	605a      	str	r2, [r3, #4]
 8000232:	609a      	str	r2, [r3, #8]
 8000234:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	4a33      	ldr	r2, [pc, #204]	; (8000308 <HAL_ADC_MspInit+0xe8>)
 800023c:	4293      	cmp	r3, r2
 800023e:	d15f      	bne.n	8000300 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000240:	4b32      	ldr	r3, [pc, #200]	; (800030c <HAL_ADC_MspInit+0xec>)
 8000242:	699b      	ldr	r3, [r3, #24]
 8000244:	4a31      	ldr	r2, [pc, #196]	; (800030c <HAL_ADC_MspInit+0xec>)
 8000246:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800024a:	6193      	str	r3, [r2, #24]
 800024c:	4b2f      	ldr	r3, [pc, #188]	; (800030c <HAL_ADC_MspInit+0xec>)
 800024e:	699b      	ldr	r3, [r3, #24]
 8000250:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000254:	617b      	str	r3, [r7, #20]
 8000256:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000258:	4b2c      	ldr	r3, [pc, #176]	; (800030c <HAL_ADC_MspInit+0xec>)
 800025a:	699b      	ldr	r3, [r3, #24]
 800025c:	4a2b      	ldr	r2, [pc, #172]	; (800030c <HAL_ADC_MspInit+0xec>)
 800025e:	f043 0304 	orr.w	r3, r3, #4
 8000262:	6193      	str	r3, [r2, #24]
 8000264:	4b29      	ldr	r3, [pc, #164]	; (800030c <HAL_ADC_MspInit+0xec>)
 8000266:	699b      	ldr	r3, [r3, #24]
 8000268:	f003 0304 	and.w	r3, r3, #4
 800026c:	613b      	str	r3, [r7, #16]
 800026e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000270:	4b26      	ldr	r3, [pc, #152]	; (800030c <HAL_ADC_MspInit+0xec>)
 8000272:	699b      	ldr	r3, [r3, #24]
 8000274:	4a25      	ldr	r2, [pc, #148]	; (800030c <HAL_ADC_MspInit+0xec>)
 8000276:	f043 0308 	orr.w	r3, r3, #8
 800027a:	6193      	str	r3, [r2, #24]
 800027c:	4b23      	ldr	r3, [pc, #140]	; (800030c <HAL_ADC_MspInit+0xec>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	f003 0308 	and.w	r3, r3, #8
 8000284:	60fb      	str	r3, [r7, #12]
 8000286:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000288:	23c0      	movs	r3, #192	; 0xc0
 800028a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800028c:	2303      	movs	r3, #3
 800028e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000290:	f107 0318 	add.w	r3, r7, #24
 8000294:	4619      	mov	r1, r3
 8000296:	481e      	ldr	r0, [pc, #120]	; (8000310 <HAL_ADC_MspInit+0xf0>)
 8000298:	f002 fda6 	bl	8002de8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800029c:	2303      	movs	r3, #3
 800029e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002a0:	2303      	movs	r3, #3
 80002a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80002a4:	f107 0318 	add.w	r3, r7, #24
 80002a8:	4619      	mov	r1, r3
 80002aa:	481a      	ldr	r0, [pc, #104]	; (8000314 <HAL_ADC_MspInit+0xf4>)
 80002ac:	f002 fd9c 	bl	8002de8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80002b0:	4b19      	ldr	r3, [pc, #100]	; (8000318 <HAL_ADC_MspInit+0xf8>)
 80002b2:	4a1a      	ldr	r2, [pc, #104]	; (800031c <HAL_ADC_MspInit+0xfc>)
 80002b4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80002b6:	4b18      	ldr	r3, [pc, #96]	; (8000318 <HAL_ADC_MspInit+0xf8>)
 80002b8:	2200      	movs	r2, #0
 80002ba:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80002bc:	4b16      	ldr	r3, [pc, #88]	; (8000318 <HAL_ADC_MspInit+0xf8>)
 80002be:	2200      	movs	r2, #0
 80002c0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80002c2:	4b15      	ldr	r3, [pc, #84]	; (8000318 <HAL_ADC_MspInit+0xf8>)
 80002c4:	2280      	movs	r2, #128	; 0x80
 80002c6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80002c8:	4b13      	ldr	r3, [pc, #76]	; (8000318 <HAL_ADC_MspInit+0xf8>)
 80002ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80002ce:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80002d0:	4b11      	ldr	r3, [pc, #68]	; (8000318 <HAL_ADC_MspInit+0xf8>)
 80002d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80002d6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80002d8:	4b0f      	ldr	r3, [pc, #60]	; (8000318 <HAL_ADC_MspInit+0xf8>)
 80002da:	2220      	movs	r2, #32
 80002dc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80002de:	4b0e      	ldr	r3, [pc, #56]	; (8000318 <HAL_ADC_MspInit+0xf8>)
 80002e0:	2200      	movs	r2, #0
 80002e2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80002e4:	480c      	ldr	r0, [pc, #48]	; (8000318 <HAL_ADC_MspInit+0xf8>)
 80002e6:	f002 fa97 	bl	8002818 <HAL_DMA_Init>
 80002ea:	4603      	mov	r3, r0
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d001      	beq.n	80002f4 <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 80002f0:	f000 fd86 	bl	8000e00 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80002f4:	687b      	ldr	r3, [r7, #4]
 80002f6:	4a08      	ldr	r2, [pc, #32]	; (8000318 <HAL_ADC_MspInit+0xf8>)
 80002f8:	621a      	str	r2, [r3, #32]
 80002fa:	4a07      	ldr	r2, [pc, #28]	; (8000318 <HAL_ADC_MspInit+0xf8>)
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000300:	bf00      	nop
 8000302:	3728      	adds	r7, #40	; 0x28
 8000304:	46bd      	mov	sp, r7
 8000306:	bd80      	pop	{r7, pc}
 8000308:	40012400 	.word	0x40012400
 800030c:	40021000 	.word	0x40021000
 8000310:	40010800 	.word	0x40010800
 8000314:	40010c00 	.word	0x40010c00
 8000318:	2000005c 	.word	0x2000005c
 800031c:	40020008 	.word	0x40020008

08000320 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b08a      	sub	sp, #40	; 0x28
 8000324:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000326:	4b25      	ldr	r3, [pc, #148]	; (80003bc <MX_CAN_Init+0x9c>)
 8000328:	4a25      	ldr	r2, [pc, #148]	; (80003c0 <MX_CAN_Init+0xa0>)
 800032a:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 1;
 800032c:	4b23      	ldr	r3, [pc, #140]	; (80003bc <MX_CAN_Init+0x9c>)
 800032e:	2201      	movs	r2, #1
 8000330:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000332:	4b22      	ldr	r3, [pc, #136]	; (80003bc <MX_CAN_Init+0x9c>)
 8000334:	2200      	movs	r2, #0
 8000336:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8000338:	4b20      	ldr	r3, [pc, #128]	; (80003bc <MX_CAN_Init+0x9c>)
 800033a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800033e:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 8000340:	4b1e      	ldr	r3, [pc, #120]	; (80003bc <MX_CAN_Init+0x9c>)
 8000342:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 8000346:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000348:	4b1c      	ldr	r3, [pc, #112]	; (80003bc <MX_CAN_Init+0x9c>)
 800034a:	2200      	movs	r2, #0
 800034c:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800034e:	4b1b      	ldr	r3, [pc, #108]	; (80003bc <MX_CAN_Init+0x9c>)
 8000350:	2200      	movs	r2, #0
 8000352:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000354:	4b19      	ldr	r3, [pc, #100]	; (80003bc <MX_CAN_Init+0x9c>)
 8000356:	2200      	movs	r2, #0
 8000358:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800035a:	4b18      	ldr	r3, [pc, #96]	; (80003bc <MX_CAN_Init+0x9c>)
 800035c:	2200      	movs	r2, #0
 800035e:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000360:	4b16      	ldr	r3, [pc, #88]	; (80003bc <MX_CAN_Init+0x9c>)
 8000362:	2200      	movs	r2, #0
 8000364:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000366:	4b15      	ldr	r3, [pc, #84]	; (80003bc <MX_CAN_Init+0x9c>)
 8000368:	2200      	movs	r2, #0
 800036a:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 800036c:	4b13      	ldr	r3, [pc, #76]	; (80003bc <MX_CAN_Init+0x9c>)
 800036e:	2200      	movs	r2, #0
 8000370:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000372:	4812      	ldr	r0, [pc, #72]	; (80003bc <MX_CAN_Init+0x9c>)
 8000374:	f001 fb01 	bl	800197a <HAL_CAN_Init>
 8000378:	4603      	mov	r3, r0
 800037a:	2b00      	cmp	r3, #0
 800037c:	d001      	beq.n	8000382 <MX_CAN_Init+0x62>
  {
    Error_Handler();
 800037e:	f000 fd3f 	bl	8000e00 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  CAN_FilterTypeDef canfilterconfig;

    canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8000382:	2301      	movs	r3, #1
 8000384:	623b      	str	r3, [r7, #32]
    canfilterconfig.FilterBank = 0;  // which filter bank to use from the assigned ones
 8000386:	2300      	movs	r3, #0
 8000388:	617b      	str	r3, [r7, #20]
    canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800038a:	2300      	movs	r3, #0
 800038c:	613b      	str	r3, [r7, #16]
    canfilterconfig.FilterIdHigh = TER_PEDAL_CMD_FRAME_ID<<5;
 800038e:	2380      	movs	r3, #128	; 0x80
 8000390:	603b      	str	r3, [r7, #0]
    canfilterconfig.FilterIdLow = 0;
 8000392:	2300      	movs	r3, #0
 8000394:	607b      	str	r3, [r7, #4]
    canfilterconfig.FilterMaskIdHigh = TER_PEDAL_CMD_FRAME_ID<<5;
 8000396:	2380      	movs	r3, #128	; 0x80
 8000398:	60bb      	str	r3, [r7, #8]
    canfilterconfig.FilterMaskIdLow = 0x0000;
 800039a:	2300      	movs	r3, #0
 800039c:	60fb      	str	r3, [r7, #12]
    canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800039e:	2300      	movs	r3, #0
 80003a0:	61bb      	str	r3, [r7, #24]
    canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80003a2:	2301      	movs	r3, #1
 80003a4:	61fb      	str	r3, [r7, #28]
    canfilterconfig.SlaveStartFilterBank = 0;  // doesn't matter in single can controllers
 80003a6:	2300      	movs	r3, #0
 80003a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 80003aa:	463b      	mov	r3, r7
 80003ac:	4619      	mov	r1, r3
 80003ae:	4803      	ldr	r0, [pc, #12]	; (80003bc <MX_CAN_Init+0x9c>)
 80003b0:	f001 fbde 	bl	8001b70 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN_Init 2 */

}
 80003b4:	bf00      	nop
 80003b6:	3728      	adds	r7, #40	; 0x28
 80003b8:	46bd      	mov	sp, r7
 80003ba:	bd80      	pop	{r7, pc}
 80003bc:	200000a0 	.word	0x200000a0
 80003c0:	40006400 	.word	0x40006400

080003c4 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80003c4:	b580      	push	{r7, lr}
 80003c6:	b088      	sub	sp, #32
 80003c8:	af00      	add	r7, sp, #0
 80003ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003cc:	f107 0310 	add.w	r3, r7, #16
 80003d0:	2200      	movs	r2, #0
 80003d2:	601a      	str	r2, [r3, #0]
 80003d4:	605a      	str	r2, [r3, #4]
 80003d6:	609a      	str	r2, [r3, #8]
 80003d8:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	4a1c      	ldr	r2, [pc, #112]	; (8000450 <HAL_CAN_MspInit+0x8c>)
 80003e0:	4293      	cmp	r3, r2
 80003e2:	d131      	bne.n	8000448 <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80003e4:	4b1b      	ldr	r3, [pc, #108]	; (8000454 <HAL_CAN_MspInit+0x90>)
 80003e6:	69db      	ldr	r3, [r3, #28]
 80003e8:	4a1a      	ldr	r2, [pc, #104]	; (8000454 <HAL_CAN_MspInit+0x90>)
 80003ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80003ee:	61d3      	str	r3, [r2, #28]
 80003f0:	4b18      	ldr	r3, [pc, #96]	; (8000454 <HAL_CAN_MspInit+0x90>)
 80003f2:	69db      	ldr	r3, [r3, #28]
 80003f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80003f8:	60fb      	str	r3, [r7, #12]
 80003fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003fc:	4b15      	ldr	r3, [pc, #84]	; (8000454 <HAL_CAN_MspInit+0x90>)
 80003fe:	699b      	ldr	r3, [r3, #24]
 8000400:	4a14      	ldr	r2, [pc, #80]	; (8000454 <HAL_CAN_MspInit+0x90>)
 8000402:	f043 0304 	orr.w	r3, r3, #4
 8000406:	6193      	str	r3, [r2, #24]
 8000408:	4b12      	ldr	r3, [pc, #72]	; (8000454 <HAL_CAN_MspInit+0x90>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	f003 0304 	and.w	r3, r3, #4
 8000410:	60bb      	str	r3, [r7, #8]
 8000412:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000414:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000418:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800041a:	2300      	movs	r3, #0
 800041c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800041e:	2300      	movs	r3, #0
 8000420:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000422:	f107 0310 	add.w	r3, r7, #16
 8000426:	4619      	mov	r1, r3
 8000428:	480b      	ldr	r0, [pc, #44]	; (8000458 <HAL_CAN_MspInit+0x94>)
 800042a:	f002 fcdd 	bl	8002de8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800042e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000432:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000434:	2302      	movs	r3, #2
 8000436:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000438:	2303      	movs	r3, #3
 800043a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800043c:	f107 0310 	add.w	r3, r7, #16
 8000440:	4619      	mov	r1, r3
 8000442:	4805      	ldr	r0, [pc, #20]	; (8000458 <HAL_CAN_MspInit+0x94>)
 8000444:	f002 fcd0 	bl	8002de8 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8000448:	bf00      	nop
 800044a:	3720      	adds	r7, #32
 800044c:	46bd      	mov	sp, r7
 800044e:	bd80      	pop	{r7, pc}
 8000450:	40006400 	.word	0x40006400
 8000454:	40021000 	.word	0x40021000
 8000458:	40010800 	.word	0x40010800

0800045c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800045c:	b480      	push	{r7}
 800045e:	b083      	sub	sp, #12
 8000460:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000462:	4b08      	ldr	r3, [pc, #32]	; (8000484 <MX_DMA_Init+0x28>)
 8000464:	695b      	ldr	r3, [r3, #20]
 8000466:	4a07      	ldr	r2, [pc, #28]	; (8000484 <MX_DMA_Init+0x28>)
 8000468:	f043 0301 	orr.w	r3, r3, #1
 800046c:	6153      	str	r3, [r2, #20]
 800046e:	4b05      	ldr	r3, [pc, #20]	; (8000484 <MX_DMA_Init+0x28>)
 8000470:	695b      	ldr	r3, [r3, #20]
 8000472:	f003 0301 	and.w	r3, r3, #1
 8000476:	607b      	str	r3, [r7, #4]
 8000478:	687b      	ldr	r3, [r7, #4]

}
 800047a:	bf00      	nop
 800047c:	370c      	adds	r7, #12
 800047e:	46bd      	mov	sp, r7
 8000480:	bc80      	pop	{r7}
 8000482:	4770      	bx	lr
 8000484:	40021000 	.word	0x40021000

08000488 <ee_init>:
uint8_t ee_ram[_EE_USE_RAM_BYTE];
#endif

//##########################################################################################################
bool ee_init(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	af00      	add	r7, sp, #0
#if (_EE_USE_RAM_BYTE > 0)
  return ee_read(0, _EE_USE_RAM_BYTE, NULL);
 800048c:	2200      	movs	r2, #0
 800048e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000492:	2000      	movs	r0, #0
 8000494:	f000 f840 	bl	8000518 <ee_read>
 8000498:	4603      	mov	r3, r0
#else
  return true;
#endif
}
 800049a:	4618      	mov	r0, r3
 800049c:	bd80      	pop	{r7, pc}
	...

080004a0 <ee_format>:
//##########################################################################################################
bool ee_format(bool keepRamData)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b088      	sub	sp, #32
 80004a4:	af00      	add	r7, sp, #0
 80004a6:	4603      	mov	r3, r0
 80004a8:	71fb      	strb	r3, [r7, #7]
  uint32_t error;
  HAL_FLASH_Unlock();
 80004aa:	f002 fb0d 	bl	8002ac8 <HAL_FLASH_Unlock>
  FLASH_EraseInitTypeDef flashErase;
#if _EE_PAGE_OR_SECTOR == PAGE
	flashErase.NbPages = 1;
 80004ae:	2301      	movs	r3, #1
 80004b0:	61bb      	str	r3, [r7, #24]
  flashErase.PageAddress = _EE_ADDR_INUSE;
 80004b2:	4b17      	ldr	r3, [pc, #92]	; (8000510 <ee_format+0x70>)
 80004b4:	617b      	str	r3, [r7, #20]
  flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 80004b6:	2300      	movs	r3, #0
 80004b8:	60fb      	str	r3, [r7, #12]
  flashErase.NbPages = 1;
  flashErase.Page = _EE_USE_FLASH_PAGE_OR_SECTOR;
  flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
#endif
#ifdef _EE_FLASH_BANK
  flashErase.Banks = _EE_FLASH_BANK;
 80004ba:	2301      	movs	r3, #1
 80004bc:	613b      	str	r3, [r7, #16]
#endif
#ifdef _EE_VOLTAGE_RANGE
  flashErase.VoltageRange = _EE_VOLTAGE_RANGE;
#endif
  if (HAL_FLASHEx_Erase(&flashErase, &error) == HAL_OK)
 80004be:	f107 021c 	add.w	r2, r7, #28
 80004c2:	f107 030c 	add.w	r3, r7, #12
 80004c6:	4611      	mov	r1, r2
 80004c8:	4618      	mov	r0, r3
 80004ca:	f002 fbe5 	bl	8002c98 <HAL_FLASHEx_Erase>
 80004ce:	4603      	mov	r3, r0
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d115      	bne.n	8000500 <ee_format+0x60>
  {
    HAL_FLASH_Lock();
 80004d4:	f002 fb1e 	bl	8002b14 <HAL_FLASH_Lock>
    if (error != 0xFFFFFFFF)
 80004d8:	69fb      	ldr	r3, [r7, #28]
 80004da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80004de:	d001      	beq.n	80004e4 <ee_format+0x44>
      return false;
 80004e0:	2300      	movs	r3, #0
 80004e2:	e010      	b.n	8000506 <ee_format+0x66>
    else
    {
#if (_EE_USE_RAM_BYTE > 0)
      if (keepRamData == false)
 80004e4:	79fb      	ldrb	r3, [r7, #7]
 80004e6:	f083 0301 	eor.w	r3, r3, #1
 80004ea:	b2db      	uxtb	r3, r3
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d005      	beq.n	80004fc <ee_format+0x5c>
        memset(ee_ram, 0xFF, _EE_USE_RAM_BYTE);
 80004f0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80004f4:	21ff      	movs	r1, #255	; 0xff
 80004f6:	4807      	ldr	r0, [pc, #28]	; (8000514 <ee_format+0x74>)
 80004f8:	f003 faa6 	bl	8003a48 <memset>
#endif
      return true;
 80004fc:	2301      	movs	r3, #1
 80004fe:	e002      	b.n	8000506 <ee_format+0x66>
    }
  }
  HAL_FLASH_Lock();
 8000500:	f002 fb08 	bl	8002b14 <HAL_FLASH_Lock>
  return false;
 8000504:	2300      	movs	r3, #0
}
 8000506:	4618      	mov	r0, r3
 8000508:	3720      	adds	r7, #32
 800050a:	46bd      	mov	sp, r7
 800050c:	bd80      	pop	{r7, pc}
 800050e:	bf00      	nop
 8000510:	08007c00 	.word	0x08007c00
 8000514:	200000c8 	.word	0x200000c8

08000518 <ee_read>:
//##########################################################################################################
bool ee_read(uint32_t startVirtualAddress, uint32_t len, uint8_t* data)
{
 8000518:	b480      	push	{r7}
 800051a:	b087      	sub	sp, #28
 800051c:	af00      	add	r7, sp, #0
 800051e:	60f8      	str	r0, [r7, #12]
 8000520:	60b9      	str	r1, [r7, #8]
 8000522:	607a      	str	r2, [r7, #4]
  if ((startVirtualAddress + len) > _EE_SIZE)
 8000524:	68fa      	ldr	r2, [r7, #12]
 8000526:	68bb      	ldr	r3, [r7, #8]
 8000528:	4413      	add	r3, r2
 800052a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800052e:	d901      	bls.n	8000534 <ee_read+0x1c>
    return false;
 8000530:	2300      	movs	r3, #0
 8000532:	e02b      	b.n	800058c <ee_read+0x74>
  for (uint32_t i = startVirtualAddress; i < len + startVirtualAddress; i++)
 8000534:	68fb      	ldr	r3, [r7, #12]
 8000536:	617b      	str	r3, [r7, #20]
 8000538:	e021      	b.n	800057e <ee_read+0x66>
  {
    if (data != NULL)
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	2b00      	cmp	r3, #0
 800053e:	d00b      	beq.n	8000558 <ee_read+0x40>
    {
      *data = (*(__IO uint8_t*) (i + _EE_ADDR_INUSE));
 8000540:	697b      	ldr	r3, [r7, #20]
 8000542:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8000546:	f503 43f8 	add.w	r3, r3, #31744	; 0x7c00
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	b2da      	uxtb	r2, r3
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	701a      	strb	r2, [r3, #0]
      data++;
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	3301      	adds	r3, #1
 8000556:	607b      	str	r3, [r7, #4]
    }
#if (_EE_USE_RAM_BYTE > 0)
    if (i < _EE_USE_RAM_BYTE)
 8000558:	697b      	ldr	r3, [r7, #20]
 800055a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800055e:	d20b      	bcs.n	8000578 <ee_read+0x60>
      ee_ram[i] = (*(__IO uint8_t*) (i + _EE_ADDR_INUSE));
 8000560:	697b      	ldr	r3, [r7, #20]
 8000562:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8000566:	f503 43f8 	add.w	r3, r3, #31744	; 0x7c00
 800056a:	781b      	ldrb	r3, [r3, #0]
 800056c:	b2d9      	uxtb	r1, r3
 800056e:	4a0a      	ldr	r2, [pc, #40]	; (8000598 <ee_read+0x80>)
 8000570:	697b      	ldr	r3, [r7, #20]
 8000572:	4413      	add	r3, r2
 8000574:	460a      	mov	r2, r1
 8000576:	701a      	strb	r2, [r3, #0]
  for (uint32_t i = startVirtualAddress; i < len + startVirtualAddress; i++)
 8000578:	697b      	ldr	r3, [r7, #20]
 800057a:	3301      	adds	r3, #1
 800057c:	617b      	str	r3, [r7, #20]
 800057e:	68ba      	ldr	r2, [r7, #8]
 8000580:	68fb      	ldr	r3, [r7, #12]
 8000582:	4413      	add	r3, r2
 8000584:	697a      	ldr	r2, [r7, #20]
 8000586:	429a      	cmp	r2, r3
 8000588:	d3d7      	bcc.n	800053a <ee_read+0x22>
#endif
  }
  return true;
 800058a:	2301      	movs	r3, #1
}
 800058c:	4618      	mov	r0, r3
 800058e:	371c      	adds	r7, #28
 8000590:	46bd      	mov	sp, r7
 8000592:	bc80      	pop	{r7}
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	200000c8 	.word	0x200000c8

0800059c <ee_write>:
//##########################################################################################################
bool ee_write(uint32_t startVirtualAddress, uint32_t len, uint8_t *data)
{
 800059c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80005a0:	b0a2      	sub	sp, #136	; 0x88
 80005a2:	af00      	add	r7, sp, #0
 80005a4:	6778      	str	r0, [r7, #116]	; 0x74
 80005a6:	6739      	str	r1, [r7, #112]	; 0x70
 80005a8:	66fa      	str	r2, [r7, #108]	; 0x6c
  if ((startVirtualAddress + len) > _EE_SIZE)
 80005aa:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80005ac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80005ae:	4413      	add	r3, r2
 80005b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80005b4:	d901      	bls.n	80005ba <ee_write+0x1e>
    return false;
 80005b6:	2300      	movs	r3, #0
 80005b8:	e124      	b.n	8000804 <ee_write+0x268>
  if (data == NULL)
 80005ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d101      	bne.n	80005c4 <ee_write+0x28>
    return false;
 80005c0:	2300      	movs	r3, #0
 80005c2:	e11f      	b.n	8000804 <ee_write+0x268>
  HAL_FLASH_Unlock();
 80005c4:	f002 fa80 	bl	8002ac8 <HAL_FLASH_Unlock>
      return false;
    }
  }	
#endif
#ifdef FLASH_TYPEPROGRAM_HALFWORD
  for (uint32_t i = 0; i < len ; i+=2)
 80005c8:	2300      	movs	r3, #0
 80005ca:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80005ce:	e029      	b.n	8000624 <ee_write+0x88>
  {		
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, ((i + startVirtualAddress)) + _EE_ADDR_INUSE, (uint64_t)(data[i] | (data[i+1] << 8))) != HAL_OK)
 80005d0:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80005d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80005d6:	4413      	add	r3, r2
 80005d8:	f103 6100 	add.w	r1, r3, #134217728	; 0x8000000
 80005dc:	f501 41f8 	add.w	r1, r1, #31744	; 0x7c00
 80005e0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80005e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80005e6:	4413      	add	r3, r2
 80005e8:	781b      	ldrb	r3, [r3, #0]
 80005ea:	4618      	mov	r0, r3
 80005ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80005f0:	1c5a      	adds	r2, r3, #1
 80005f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80005f4:	4413      	add	r3, r2
 80005f6:	781b      	ldrb	r3, [r3, #0]
 80005f8:	021b      	lsls	r3, r3, #8
 80005fa:	4303      	orrs	r3, r0
 80005fc:	17da      	asrs	r2, r3, #31
 80005fe:	461c      	mov	r4, r3
 8000600:	4615      	mov	r5, r2
 8000602:	4622      	mov	r2, r4
 8000604:	462b      	mov	r3, r5
 8000606:	2001      	movs	r0, #1
 8000608:	f002 f9ee 	bl	80029e8 <HAL_FLASH_Program>
 800060c:	4603      	mov	r3, r0
 800060e:	2b00      	cmp	r3, #0
 8000610:	d003      	beq.n	800061a <ee_write+0x7e>
    {
      HAL_FLASH_Lock();
 8000612:	f002 fa7f 	bl	8002b14 <HAL_FLASH_Lock>
      return false;
 8000616:	2300      	movs	r3, #0
 8000618:	e0f4      	b.n	8000804 <ee_write+0x268>
  for (uint32_t i = 0; i < len ; i+=2)
 800061a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800061e:	3302      	adds	r3, #2
 8000620:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8000624:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8000628:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800062a:	429a      	cmp	r2, r3
 800062c:	d3d0      	bcc.n	80005d0 <ee_write+0x34>
    }
  }	
#endif
#ifdef FLASH_TYPEPROGRAM_DOUBLEWORD
  for (uint32_t i = 0; i < len; i += 8)
 800062e:	2300      	movs	r3, #0
 8000630:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8000634:	e0dd      	b.n	80007f2 <ee_write+0x256>
  {
    uint64_t data64 = data[i];
 8000636:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000638:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800063c:	4413      	add	r3, r2
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	b2db      	uxtb	r3, r3
 8000642:	2200      	movs	r2, #0
 8000644:	62bb      	str	r3, [r7, #40]	; 0x28
 8000646:	62fa      	str	r2, [r7, #44]	; 0x2c
 8000648:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800064c:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
    data64 += data[i + 1] * 0x100;
 8000650:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000654:	1c5a      	adds	r2, r3, #1
 8000656:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000658:	4413      	add	r3, r2
 800065a:	781b      	ldrb	r3, [r3, #0]
 800065c:	021b      	lsls	r3, r3, #8
 800065e:	17da      	asrs	r2, r3, #31
 8000660:	663b      	str	r3, [r7, #96]	; 0x60
 8000662:	667a      	str	r2, [r7, #100]	; 0x64
 8000664:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8000668:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800066c:	4621      	mov	r1, r4
 800066e:	1851      	adds	r1, r2, r1
 8000670:	6239      	str	r1, [r7, #32]
 8000672:	4629      	mov	r1, r5
 8000674:	414b      	adcs	r3, r1
 8000676:	627b      	str	r3, [r7, #36]	; 0x24
 8000678:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800067c:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
    data64 += data[i + 2] * 0x10000;
 8000680:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000684:	1c9a      	adds	r2, r3, #2
 8000686:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000688:	4413      	add	r3, r2
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	041b      	lsls	r3, r3, #16
 800068e:	17da      	asrs	r2, r3, #31
 8000690:	65bb      	str	r3, [r7, #88]	; 0x58
 8000692:	65fa      	str	r2, [r7, #92]	; 0x5c
 8000694:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8000698:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 800069c:	4621      	mov	r1, r4
 800069e:	1851      	adds	r1, r2, r1
 80006a0:	61b9      	str	r1, [r7, #24]
 80006a2:	4629      	mov	r1, r5
 80006a4:	414b      	adcs	r3, r1
 80006a6:	61fb      	str	r3, [r7, #28]
 80006a8:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 80006ac:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
    data64 += data[i + 3] * 0x1000000;
 80006b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80006b4:	1cda      	adds	r2, r3, #3
 80006b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80006b8:	4413      	add	r3, r2
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	061b      	lsls	r3, r3, #24
 80006be:	17da      	asrs	r2, r3, #31
 80006c0:	653b      	str	r3, [r7, #80]	; 0x50
 80006c2:	657a      	str	r2, [r7, #84]	; 0x54
 80006c4:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80006c8:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 80006cc:	4621      	mov	r1, r4
 80006ce:	1851      	adds	r1, r2, r1
 80006d0:	6139      	str	r1, [r7, #16]
 80006d2:	4629      	mov	r1, r5
 80006d4:	414b      	adcs	r3, r1
 80006d6:	617b      	str	r3, [r7, #20]
 80006d8:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80006dc:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
    data64 += data[i + 4] * 0x100000000;
 80006e0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80006e4:	1d1a      	adds	r2, r3, #4
 80006e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80006e8:	4413      	add	r3, r2
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	b2db      	uxtb	r3, r3
 80006ee:	2200      	movs	r2, #0
 80006f0:	64bb      	str	r3, [r7, #72]	; 0x48
 80006f2:	64fa      	str	r2, [r7, #76]	; 0x4c
 80006f4:	f04f 0200 	mov.w	r2, #0
 80006f8:	f04f 0300 	mov.w	r3, #0
 80006fc:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80006fe:	000b      	movs	r3, r1
 8000700:	2200      	movs	r2, #0
 8000702:	4610      	mov	r0, r2
 8000704:	4619      	mov	r1, r3
 8000706:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800070a:	1814      	adds	r4, r2, r0
 800070c:	60bc      	str	r4, [r7, #8]
 800070e:	414b      	adcs	r3, r1
 8000710:	60fb      	str	r3, [r7, #12]
 8000712:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8000716:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
    data64 += data[i + 5] * 0x10000000000;
 800071a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800071e:	1d5a      	adds	r2, r3, #5
 8000720:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000722:	4413      	add	r3, r2
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	b2db      	uxtb	r3, r3
 8000728:	2200      	movs	r2, #0
 800072a:	643b      	str	r3, [r7, #64]	; 0x40
 800072c:	647a      	str	r2, [r7, #68]	; 0x44
 800072e:	f04f 0200 	mov.w	r2, #0
 8000732:	f04f 0300 	mov.w	r3, #0
 8000736:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8000738:	020b      	lsls	r3, r1, #8
 800073a:	2200      	movs	r2, #0
 800073c:	4610      	mov	r0, r2
 800073e:	4619      	mov	r1, r3
 8000740:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8000744:	1814      	adds	r4, r2, r0
 8000746:	603c      	str	r4, [r7, #0]
 8000748:	414b      	adcs	r3, r1
 800074a:	607b      	str	r3, [r7, #4]
 800074c:	e9d7 3400 	ldrd	r3, r4, [r7]
 8000750:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
    data64 += data[i + 6] * 0x1000000000000;
 8000754:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8000758:	1d9a      	adds	r2, r3, #6
 800075a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800075c:	4413      	add	r3, r2
 800075e:	781b      	ldrb	r3, [r3, #0]
 8000760:	b2db      	uxtb	r3, r3
 8000762:	2200      	movs	r2, #0
 8000764:	63bb      	str	r3, [r7, #56]	; 0x38
 8000766:	63fa      	str	r2, [r7, #60]	; 0x3c
 8000768:	f04f 0200 	mov.w	r2, #0
 800076c:	f04f 0300 	mov.w	r3, #0
 8000770:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8000772:	040b      	lsls	r3, r1, #16
 8000774:	2200      	movs	r2, #0
 8000776:	4610      	mov	r0, r2
 8000778:	4619      	mov	r1, r3
 800077a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800077e:	eb12 0a00 	adds.w	sl, r2, r0
 8000782:	eb43 0b01 	adc.w	fp, r3, r1
 8000786:	e9c7 ab1e 	strd	sl, fp, [r7, #120]	; 0x78
    data64 += data[i + 7] * 0x100000000000000;
 800078a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800078e:	1dda      	adds	r2, r3, #7
 8000790:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000792:	4413      	add	r3, r2
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	b2db      	uxtb	r3, r3
 8000798:	2200      	movs	r2, #0
 800079a:	633b      	str	r3, [r7, #48]	; 0x30
 800079c:	637a      	str	r2, [r7, #52]	; 0x34
 800079e:	f04f 0200 	mov.w	r2, #0
 80007a2:	f04f 0300 	mov.w	r3, #0
 80007a6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80007a8:	060b      	lsls	r3, r1, #24
 80007aa:	2200      	movs	r2, #0
 80007ac:	4610      	mov	r0, r2
 80007ae:	4619      	mov	r1, r3
 80007b0:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80007b4:	eb12 0800 	adds.w	r8, r2, r0
 80007b8:	eb43 0901 	adc.w	r9, r3, r1
 80007bc:	e9c7 891e 	strd	r8, r9, [r7, #120]	; 0x78
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, ((i + startVirtualAddress)) + _EE_ADDR_INUSE, data64) != HAL_OK)
 80007c0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80007c4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80007c6:	4413      	add	r3, r2
 80007c8:	f103 6100 	add.w	r1, r3, #134217728	; 0x8000000
 80007cc:	f501 41f8 	add.w	r1, r1, #31744	; 0x7c00
 80007d0:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 80007d4:	2003      	movs	r0, #3
 80007d6:	f002 f907 	bl	80029e8 <HAL_FLASH_Program>
 80007da:	4603      	mov	r3, r0
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d003      	beq.n	80007e8 <ee_write+0x24c>
    {
      HAL_FLASH_Lock();
 80007e0:	f002 f998 	bl	8002b14 <HAL_FLASH_Lock>
      return false;
 80007e4:	2300      	movs	r3, #0
 80007e6:	e00d      	b.n	8000804 <ee_write+0x268>
  for (uint32_t i = 0; i < len; i += 8)
 80007e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80007ec:	3308      	adds	r3, #8
 80007ee:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80007f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80007f6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80007f8:	429a      	cmp	r2, r3
 80007fa:	f4ff af1c 	bcc.w	8000636 <ee_write+0x9a>
    }
  }
#endif
  HAL_FLASH_Lock();
 80007fe:	f002 f989 	bl	8002b14 <HAL_FLASH_Lock>
  return true;
 8000802:	2301      	movs	r3, #1
}
 8000804:	4618      	mov	r0, r3
 8000806:	3788      	adds	r7, #136	; 0x88
 8000808:	46bd      	mov	sp, r7
 800080a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08000810 <ee_writeToRam>:
//##########################################################################################################
bool ee_writeToRam(uint32_t startVirtualAddress, uint32_t len, uint8_t* data)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b084      	sub	sp, #16
 8000814:	af00      	add	r7, sp, #0
 8000816:	60f8      	str	r0, [r7, #12]
 8000818:	60b9      	str	r1, [r7, #8]
 800081a:	607a      	str	r2, [r7, #4]
#if (_EE_USE_RAM_BYTE > 0)
  if ((startVirtualAddress + len) > _EE_USE_RAM_BYTE)
 800081c:	68fa      	ldr	r2, [r7, #12]
 800081e:	68bb      	ldr	r3, [r7, #8]
 8000820:	4413      	add	r3, r2
 8000822:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000826:	d901      	bls.n	800082c <ee_writeToRam+0x1c>
    return false;
 8000828:	2300      	movs	r3, #0
 800082a:	e00d      	b.n	8000848 <ee_writeToRam+0x38>
  if (data == NULL)
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	2b00      	cmp	r3, #0
 8000830:	d101      	bne.n	8000836 <ee_writeToRam+0x26>
    return false;
 8000832:	2300      	movs	r3, #0
 8000834:	e008      	b.n	8000848 <ee_writeToRam+0x38>
  memcpy(&ee_ram[startVirtualAddress], data, len);
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	4a05      	ldr	r2, [pc, #20]	; (8000850 <ee_writeToRam+0x40>)
 800083a:	4413      	add	r3, r2
 800083c:	68ba      	ldr	r2, [r7, #8]
 800083e:	6879      	ldr	r1, [r7, #4]
 8000840:	4618      	mov	r0, r3
 8000842:	f003 f92d 	bl	8003aa0 <memcpy>
  return true;
 8000846:	2301      	movs	r3, #1
#else
  return false;
#endif
}
 8000848:	4618      	mov	r0, r3
 800084a:	3710      	adds	r7, #16
 800084c:	46bd      	mov	sp, r7
 800084e:	bd80      	pop	{r7, pc}
 8000850:	200000c8 	.word	0x200000c8

08000854 <ee_commit>:
//##########################################################################################################
bool  ee_commit(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
#if (_EE_USE_RAM_BYTE > 0)
  if (ee_format(true) == false)
 8000858:	2001      	movs	r0, #1
 800085a:	f7ff fe21 	bl	80004a0 <ee_format>
 800085e:	4603      	mov	r3, r0
 8000860:	f083 0301 	eor.w	r3, r3, #1
 8000864:	b2db      	uxtb	r3, r3
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <ee_commit+0x1a>
    return false;
 800086a:	2300      	movs	r3, #0
 800086c:	e006      	b.n	800087c <ee_commit+0x28>
  return ee_write(0, _EE_USE_RAM_BYTE, ee_ram);
 800086e:	4a04      	ldr	r2, [pc, #16]	; (8000880 <ee_commit+0x2c>)
 8000870:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000874:	2000      	movs	r0, #0
 8000876:	f7ff fe91 	bl	800059c <ee_write>
 800087a:	4603      	mov	r3, r0
#else
  return false;
#endif
}
 800087c:	4618      	mov	r0, r3
 800087e:	bd80      	pop	{r7, pc}
 8000880:	200000c8 	.word	0x200000c8

08000884 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000884:	b580      	push	{r7, lr}
 8000886:	b088      	sub	sp, #32
 8000888:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800088a:	f107 0310 	add.w	r3, r7, #16
 800088e:	2200      	movs	r2, #0
 8000890:	601a      	str	r2, [r3, #0]
 8000892:	605a      	str	r2, [r3, #4]
 8000894:	609a      	str	r2, [r3, #8]
 8000896:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000898:	4b1d      	ldr	r3, [pc, #116]	; (8000910 <MX_GPIO_Init+0x8c>)
 800089a:	699b      	ldr	r3, [r3, #24]
 800089c:	4a1c      	ldr	r2, [pc, #112]	; (8000910 <MX_GPIO_Init+0x8c>)
 800089e:	f043 0320 	orr.w	r3, r3, #32
 80008a2:	6193      	str	r3, [r2, #24]
 80008a4:	4b1a      	ldr	r3, [pc, #104]	; (8000910 <MX_GPIO_Init+0x8c>)
 80008a6:	699b      	ldr	r3, [r3, #24]
 80008a8:	f003 0320 	and.w	r3, r3, #32
 80008ac:	60fb      	str	r3, [r7, #12]
 80008ae:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b0:	4b17      	ldr	r3, [pc, #92]	; (8000910 <MX_GPIO_Init+0x8c>)
 80008b2:	699b      	ldr	r3, [r3, #24]
 80008b4:	4a16      	ldr	r2, [pc, #88]	; (8000910 <MX_GPIO_Init+0x8c>)
 80008b6:	f043 0304 	orr.w	r3, r3, #4
 80008ba:	6193      	str	r3, [r2, #24]
 80008bc:	4b14      	ldr	r3, [pc, #80]	; (8000910 <MX_GPIO_Init+0x8c>)
 80008be:	699b      	ldr	r3, [r3, #24]
 80008c0:	f003 0304 	and.w	r3, r3, #4
 80008c4:	60bb      	str	r3, [r7, #8]
 80008c6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008c8:	4b11      	ldr	r3, [pc, #68]	; (8000910 <MX_GPIO_Init+0x8c>)
 80008ca:	699b      	ldr	r3, [r3, #24]
 80008cc:	4a10      	ldr	r2, [pc, #64]	; (8000910 <MX_GPIO_Init+0x8c>)
 80008ce:	f043 0308 	orr.w	r3, r3, #8
 80008d2:	6193      	str	r3, [r2, #24]
 80008d4:	4b0e      	ldr	r3, [pc, #56]	; (8000910 <MX_GPIO_Init+0x8c>)
 80008d6:	699b      	ldr	r3, [r3, #24]
 80008d8:	f003 0308 	and.w	r3, r3, #8
 80008dc:	607b      	str	r3, [r7, #4]
 80008de:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 80008e0:	2200      	movs	r2, #0
 80008e2:	2118      	movs	r1, #24
 80008e4:	480b      	ldr	r0, [pc, #44]	; (8000914 <MX_GPIO_Init+0x90>)
 80008e6:	f002 fc03 	bl	80030f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80008ea:	2318      	movs	r3, #24
 80008ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ee:	2301      	movs	r3, #1
 80008f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f2:	2300      	movs	r3, #0
 80008f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f6:	2302      	movs	r3, #2
 80008f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008fa:	f107 0310 	add.w	r3, r7, #16
 80008fe:	4619      	mov	r1, r3
 8000900:	4804      	ldr	r0, [pc, #16]	; (8000914 <MX_GPIO_Init+0x90>)
 8000902:	f002 fa71 	bl	8002de8 <HAL_GPIO_Init>

}
 8000906:	bf00      	nop
 8000908:	3720      	adds	r7, #32
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	40021000 	.word	0x40021000
 8000914:	40010800 	.word	0x40010800

08000918 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800091c:	f000 fbdc 	bl	80010d8 <HAL_Init>

	/* USER CODE BEGIN Init */
	ee_init(); //Inicializamos la flash (EEPROM virtual)
 8000920:	f7ff fdb2 	bl	8000488 <ee_init>
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000924:	f000 f858 	bl	80009d8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000928:	f7ff ffac 	bl	8000884 <MX_GPIO_Init>
	MX_DMA_Init();
 800092c:	f7ff fd96 	bl	800045c <MX_DMA_Init>
	MX_ADC1_Init();
 8000930:	f7ff fc0c 	bl	800014c <MX_ADC1_Init>
	MX_CAN_Init();
 8000934:	f7ff fcf4 	bl	8000320 <MX_CAN_Init>

	/* Initialize interrupts */
	MX_NVIC_Init();
 8000938:	f000 f89d 	bl	8000a76 <MX_NVIC_Init>
	/* USER CODE BEGIN 2 */
	//Inicializamos el DMA para que copie nuestros datos al buffer de lecturas
	//Hemos desactivado las interrupciones del mismo en el NVIC para que no obstruyan, solo nos interesa que anden disponibles
	HAL_ADC_Start_DMA(&hadc1, adcReadings, 4); // Arrancamos el ADC en modo DMA
 800093c:	2204      	movs	r2, #4
 800093e:	4922      	ldr	r1, [pc, #136]	; (80009c8 <main+0xb0>)
 8000940:	4822      	ldr	r0, [pc, #136]	; (80009cc <main+0xb4>)
 8000942:	f000 fd27 	bl	8001394 <HAL_ADC_Start_DMA>

	//Inicializacion del periferico CAN
	HAL_CAN_Start(&hcan); //Activamos el can
 8000946:	4822      	ldr	r0, [pc, #136]	; (80009d0 <main+0xb8>)
 8000948:	f001 f9db 	bl	8001d02 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING); //Activamos notificacin de mensaje pendiente a lectura
 800094c:	2102      	movs	r1, #2
 800094e:	4820      	ldr	r0, [pc, #128]	; (80009d0 <main+0xb8>)
 8000950:	f001 fc0b 	bl	800216a <HAL_CAN_ActivateNotification>

	//Carga de los offsets
	ee_read(0, sizeof(offset), (uint8_t*) &offset); //Lee de memoria el struct
 8000954:	4a1f      	ldr	r2, [pc, #124]	; (80009d4 <main+0xbc>)
 8000956:	2124      	movs	r1, #36	; 0x24
 8000958:	2000      	movs	r0, #0
 800095a:	f7ff fddd 	bl	8000518 <ee_read>

	//Plausability for apps calibration value
	//Para Programar si se borra la flash

if(!offset.written){ // En un futuro lo ideal sera ver que los valores estn en rangos lgicos
 800095e:	4b1d      	ldr	r3, [pc, #116]	; (80009d4 <main+0xbc>)
 8000960:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000964:	2b00      	cmp	r3, #0
 8000966:	d126      	bne.n	80009b6 <main+0x9e>
	 offset.high[0] = 4096;//Valores por defecto
 8000968:	4b1a      	ldr	r3, [pc, #104]	; (80009d4 <main+0xbc>)
 800096a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800096e:	611a      	str	r2, [r3, #16]
	 offset.high[1] = 4096;
 8000970:	4b18      	ldr	r3, [pc, #96]	; (80009d4 <main+0xbc>)
 8000972:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000976:	615a      	str	r2, [r3, #20]
	 offset.high[2] = 4096;
 8000978:	4b16      	ldr	r3, [pc, #88]	; (80009d4 <main+0xbc>)
 800097a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800097e:	619a      	str	r2, [r3, #24]
	 offset.high[3] = 4096;
 8000980:	4b14      	ldr	r3, [pc, #80]	; (80009d4 <main+0xbc>)
 8000982:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000986:	61da      	str	r2, [r3, #28]
	 offset.low[0] = 0;
 8000988:	4b12      	ldr	r3, [pc, #72]	; (80009d4 <main+0xbc>)
 800098a:	2200      	movs	r2, #0
 800098c:	601a      	str	r2, [r3, #0]
	 offset.low[1] = 0;
 800098e:	4b11      	ldr	r3, [pc, #68]	; (80009d4 <main+0xbc>)
 8000990:	2200      	movs	r2, #0
 8000992:	605a      	str	r2, [r3, #4]
	 offset.low[2] = 0;
 8000994:	4b0f      	ldr	r3, [pc, #60]	; (80009d4 <main+0xbc>)
 8000996:	2200      	movs	r2, #0
 8000998:	609a      	str	r2, [r3, #8]
	 offset.low[3] = 0;
 800099a:	4b0e      	ldr	r3, [pc, #56]	; (80009d4 <main+0xbc>)
 800099c:	2200      	movs	r2, #0
 800099e:	60da      	str	r2, [r3, #12]

	 offset.written = 1; // Establece un byte en memoria que indica que la placa ha sido programada
 80009a0:	4b0c      	ldr	r3, [pc, #48]	; (80009d4 <main+0xbc>)
 80009a2:	2201      	movs	r2, #1
 80009a4:	f883 2020 	strb.w	r2, [r3, #32]
	 ee_writeToRam(0, sizeof(offset), (uint8_t*) &offset);
 80009a8:	4a0a      	ldr	r2, [pc, #40]	; (80009d4 <main+0xbc>)
 80009aa:	2124      	movs	r1, #36	; 0x24
 80009ac:	2000      	movs	r0, #0
 80009ae:	f7ff ff2f 	bl	8000810 <ee_writeToRam>
	 ee_commit();
 80009b2:	f7ff ff4f 	bl	8000854 <ee_commit>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		//Zona Lectura de Sensores
		readSensors();
 80009b6:	f000 f86b 	bl	8000a90 <readSensors>
		//envio del CAN
		sendCan();
 80009ba:	f000 f967 	bl	8000c8c <sendCan>
		HAL_Delay(100);	//Por ahora llevar el envio de mensajes as, para ser elegantes habra que utilizar interrupciones temporizadas.
 80009be:	2064      	movs	r0, #100	; 0x64
 80009c0:	f000 fbec 	bl	800119c <HAL_Delay>
		readSensors();
 80009c4:	e7f7      	b.n	80009b6 <main+0x9e>
 80009c6:	bf00      	nop
 80009c8:	20000544 	.word	0x20000544
 80009cc:	2000002c 	.word	0x2000002c
 80009d0:	200000a0 	.word	0x200000a0
 80009d4:	20000514 	.word	0x20000514

080009d8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80009d8:	b580      	push	{r7, lr}
 80009da:	b094      	sub	sp, #80	; 0x50
 80009dc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80009de:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80009e2:	2228      	movs	r2, #40	; 0x28
 80009e4:	2100      	movs	r1, #0
 80009e6:	4618      	mov	r0, r3
 80009e8:	f003 f82e 	bl	8003a48 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80009ec:	f107 0314 	add.w	r3, r7, #20
 80009f0:	2200      	movs	r2, #0
 80009f2:	601a      	str	r2, [r3, #0]
 80009f4:	605a      	str	r2, [r3, #4]
 80009f6:	609a      	str	r2, [r3, #8]
 80009f8:	60da      	str	r2, [r3, #12]
 80009fa:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 80009fc:	1d3b      	adds	r3, r7, #4
 80009fe:	2200      	movs	r2, #0
 8000a00:	601a      	str	r2, [r3, #0]
 8000a02:	605a      	str	r2, [r3, #4]
 8000a04:	609a      	str	r2, [r3, #8]
 8000a06:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a0c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a10:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a12:	2300      	movs	r3, #0
 8000a14:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000a16:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f002 fb80 	bl	8003120 <HAL_RCC_OscConfig>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d001      	beq.n	8000a2a <SystemClock_Config+0x52>
		Error_Handler();
 8000a26:	f000 f9eb 	bl	8000e00 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000a2a:	230f      	movs	r3, #15
 8000a2c:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a32:	2300      	movs	r3, #0
 8000a34:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a36:	2300      	movs	r3, #0
 8000a38:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000a3e:	f107 0314 	add.w	r3, r7, #20
 8000a42:	2100      	movs	r1, #0
 8000a44:	4618      	mov	r0, r3
 8000a46:	f002 fded 	bl	8003624 <HAL_RCC_ClockConfig>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d001      	beq.n	8000a54 <SystemClock_Config+0x7c>
		Error_Handler();
 8000a50:	f000 f9d6 	bl	8000e00 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000a54:	2302      	movs	r3, #2
 8000a56:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000a5c:	1d3b      	adds	r3, r7, #4
 8000a5e:	4618      	mov	r0, r3
 8000a60:	f002 ff3c 	bl	80038dc <HAL_RCCEx_PeriphCLKConfig>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <SystemClock_Config+0x96>
		Error_Handler();
 8000a6a:	f000 f9c9 	bl	8000e00 <Error_Handler>
	}
}
 8000a6e:	bf00      	nop
 8000a70:	3750      	adds	r7, #80	; 0x50
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}

08000a76 <MX_NVIC_Init>:

/**
 * @brief NVIC Configuration.
 * @retval None
 */
static void MX_NVIC_Init(void) {
 8000a76:	b580      	push	{r7, lr}
 8000a78:	af00      	add	r7, sp, #0
	/* USB_LP_CAN1_RX0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	2100      	movs	r1, #0
 8000a7e:	2014      	movs	r0, #20
 8000a80:	f001 fe93 	bl	80027aa <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8000a84:	2014      	movs	r0, #20
 8000a86:	f001 feac 	bl	80027e2 <HAL_NVIC_EnableIRQ>
}
 8000a8a:	bf00      	nop
 8000a8c:	bd80      	pop	{r7, pc}
	...

08000a90 <readSensors>:

/* USER CODE BEGIN 4 */
void readSensors() {
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af02      	add	r7, sp, #8

	//Se leen y convierten las seales
	bpps.bpps = map(adcReadings[3], offset.low[3], offset.high[3], 0, 255); //Lectura del PRESUROMETRO
 8000a96:	4b3d      	ldr	r3, [pc, #244]	; (8000b8c <readSensors+0xfc>)
 8000a98:	68db      	ldr	r3, [r3, #12]
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	4b3c      	ldr	r3, [pc, #240]	; (8000b90 <readSensors+0x100>)
 8000a9e:	68db      	ldr	r3, [r3, #12]
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4b3b      	ldr	r3, [pc, #236]	; (8000b90 <readSensors+0x100>)
 8000aa4:	69db      	ldr	r3, [r3, #28]
 8000aa6:	461a      	mov	r2, r3
 8000aa8:	23ff      	movs	r3, #255	; 0xff
 8000aaa:	9300      	str	r3, [sp, #0]
 8000aac:	2300      	movs	r3, #0
 8000aae:	f000 f95f 	bl	8000d70 <map>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	b2da      	uxtb	r2, r3
 8000ab6:	4b37      	ldr	r3, [pc, #220]	; (8000b94 <readSensors+0x104>)
 8000ab8:	701a      	strb	r2, [r3, #0]
	apps.apps_2 = map(adcReadings[2], offset.low[2], offset.high[2], 0, 255); //Lectura de APPS1
 8000aba:	4b34      	ldr	r3, [pc, #208]	; (8000b8c <readSensors+0xfc>)
 8000abc:	689b      	ldr	r3, [r3, #8]
 8000abe:	4618      	mov	r0, r3
 8000ac0:	4b33      	ldr	r3, [pc, #204]	; (8000b90 <readSensors+0x100>)
 8000ac2:	689b      	ldr	r3, [r3, #8]
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	4b32      	ldr	r3, [pc, #200]	; (8000b90 <readSensors+0x100>)
 8000ac8:	699b      	ldr	r3, [r3, #24]
 8000aca:	461a      	mov	r2, r3
 8000acc:	23ff      	movs	r3, #255	; 0xff
 8000ace:	9300      	str	r3, [sp, #0]
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	f000 f94d 	bl	8000d70 <map>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	b2da      	uxtb	r2, r3
 8000ada:	4b2f      	ldr	r3, [pc, #188]	; (8000b98 <readSensors+0x108>)
 8000adc:	705a      	strb	r2, [r3, #1]
	apps.apps_1 = map(adcReadings[1], offset.low[1], offset.high[1], 0, 255); //Lectura del APPS2
 8000ade:	4b2b      	ldr	r3, [pc, #172]	; (8000b8c <readSensors+0xfc>)
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	4b2a      	ldr	r3, [pc, #168]	; (8000b90 <readSensors+0x100>)
 8000ae6:	685b      	ldr	r3, [r3, #4]
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4b29      	ldr	r3, [pc, #164]	; (8000b90 <readSensors+0x100>)
 8000aec:	695b      	ldr	r3, [r3, #20]
 8000aee:	461a      	mov	r2, r3
 8000af0:	23ff      	movs	r3, #255	; 0xff
 8000af2:	9300      	str	r3, [sp, #0]
 8000af4:	2300      	movs	r3, #0
 8000af6:	f000 f93b 	bl	8000d70 <map>
 8000afa:	4603      	mov	r3, r0
 8000afc:	b2da      	uxtb	r2, r3
 8000afe:	4b26      	ldr	r3, [pc, #152]	; (8000b98 <readSensors+0x108>)
 8000b00:	701a      	strb	r2, [r3, #0]
	steer.angle = map(adcReadings[0], offset.low[0], offset.high[0],MAXWHEELANGLE, -MAXWHEELANGLE); //Lectura ANGULO de giro (Poner factor)
 8000b02:	4b22      	ldr	r3, [pc, #136]	; (8000b8c <readSensors+0xfc>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4618      	mov	r0, r3
 8000b08:	4b21      	ldr	r3, [pc, #132]	; (8000b90 <readSensors+0x100>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4b20      	ldr	r3, [pc, #128]	; (8000b90 <readSensors+0x100>)
 8000b10:	691b      	ldr	r3, [r3, #16]
 8000b12:	461a      	mov	r2, r3
 8000b14:	f06f 031d 	mvn.w	r3, #29
 8000b18:	9300      	str	r3, [sp, #0]
 8000b1a:	231e      	movs	r3, #30
 8000b1c:	f000 f928 	bl	8000d70 <map>
 8000b20:	4603      	mov	r3, r0
 8000b22:	b21a      	sxth	r2, r3
 8000b24:	4b1d      	ldr	r3, [pc, #116]	; (8000b9c <readSensors+0x10c>)
 8000b26:	801a      	strh	r2, [r3, #0]



	//Check for implausability
	if (abs(apps.apps_1 - apps.apps_2) > 255 * 10 / 100) { //T 11.8.9 Desviacion de 10 puntos en %
 8000b28:	4b1b      	ldr	r3, [pc, #108]	; (8000b98 <readSensors+0x108>)
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	461a      	mov	r2, r3
 8000b2e:	4b1a      	ldr	r3, [pc, #104]	; (8000b98 <readSensors+0x108>)
 8000b30:	785b      	ldrb	r3, [r3, #1]
 8000b32:	1ad3      	subs	r3, r2, r3
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	bfb8      	it	lt
 8000b38:	425b      	neglt	r3, r3
 8000b3a:	2b19      	cmp	r3, #25
 8000b3c:	dd18      	ble.n	8000b70 <readSensors+0xe0>
		if (imp_timestamp == 0) {	 //Si no haba timestamp activalo
 8000b3e:	4b18      	ldr	r3, [pc, #96]	; (8000ba0 <readSensors+0x110>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d105      	bne.n	8000b52 <readSensors+0xc2>
			imp_timestamp = HAL_GetTick();
 8000b46:	f000 fb1f 	bl	8001188 <HAL_GetTick>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	4a14      	ldr	r2, [pc, #80]	; (8000ba0 <readSensors+0x110>)
 8000b4e:	6013      	str	r3, [r2, #0]
 8000b50:	e011      	b.n	8000b76 <readSensors+0xe6>
		} else if (HAL_GetTick() - imp_timestamp > 100) {//Si el tiempo es mayor que 100 millis
 8000b52:	f000 fb19 	bl	8001188 <HAL_GetTick>
 8000b56:	4602      	mov	r2, r0
 8000b58:	4b11      	ldr	r3, [pc, #68]	; (8000ba0 <readSensors+0x110>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	1ad3      	subs	r3, r2, r3
 8000b5e:	2b64      	cmp	r3, #100	; 0x64
 8000b60:	d909      	bls.n	8000b76 <readSensors+0xe6>
			apps.imp_flag = 1; //Activa el implausability y dejalo latched
 8000b62:	4b0d      	ldr	r3, [pc, #52]	; (8000b98 <readSensors+0x108>)
 8000b64:	2201      	movs	r2, #1
 8000b66:	709a      	strb	r2, [r3, #2]
			imp_timestamp = 0; //Resetea el counter
 8000b68:	4b0d      	ldr	r3, [pc, #52]	; (8000ba0 <readSensors+0x110>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	601a      	str	r2, [r3, #0]
 8000b6e:	e002      	b.n	8000b76 <readSensors+0xe6>
		}
	} else { //Si vuelve a estar bien desactiva el contador
		imp_timestamp = 0;
 8000b70:	4b0b      	ldr	r3, [pc, #44]	; (8000ba0 <readSensors+0x110>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	601a      	str	r2, [r3, #0]
	}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, apps.imp_flag); //Actualizamos el estado del led
 8000b76:	4b08      	ldr	r3, [pc, #32]	; (8000b98 <readSensors+0x108>)
 8000b78:	789b      	ldrb	r3, [r3, #2]
 8000b7a:	461a      	mov	r2, r3
 8000b7c:	2108      	movs	r1, #8
 8000b7e:	4809      	ldr	r0, [pc, #36]	; (8000ba4 <readSensors+0x114>)
 8000b80:	f002 fab6 	bl	80030f0 <HAL_GPIO_WritePin>
}
 8000b84:	bf00      	nop
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	20000544 	.word	0x20000544
 8000b90:	20000514 	.word	0x20000514
 8000b94:	2000053c 	.word	0x2000053c
 8000b98:	20000538 	.word	0x20000538
 8000b9c:	20000540 	.word	0x20000540
 8000ba0:	20000510 	.word	0x20000510
 8000ba4:	40010800 	.word	0x40010800

08000ba8 <command>:




void command(uint8_t cmd, uint8_t *args) {
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b082      	sub	sp, #8
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4603      	mov	r3, r0
 8000bb0:	6039      	str	r1, [r7, #0]
 8000bb2:	71fb      	strb	r3, [r7, #7]
	switch (cmd) {
 8000bb4:	79fb      	ldrb	r3, [r7, #7]
 8000bb6:	3b01      	subs	r3, #1
 8000bb8:	2b06      	cmp	r3, #6
 8000bba:	d85b      	bhi.n	8000c74 <command+0xcc>
 8000bbc:	a201      	add	r2, pc, #4	; (adr r2, 8000bc4 <command+0x1c>)
 8000bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bc2:	bf00      	nop
 8000bc4:	08000be1 	.word	0x08000be1
 8000bc8:	08000c01 	.word	0x08000c01
 8000bcc:	08000c1d 	.word	0x08000c1d
 8000bd0:	08000c31 	.word	0x08000c31
 8000bd4:	08000c45 	.word	0x08000c45
 8000bd8:	08000c59 	.word	0x08000c59
 8000bdc:	08000c6d 	.word	0x08000c6d
	case 1: //Calibrate ACC 0% Pos and Store
		offset.low[2] = adcReadings[2]; //Recoje el valor actual
 8000be0:	4b27      	ldr	r3, [pc, #156]	; (8000c80 <command+0xd8>)
 8000be2:	689b      	ldr	r3, [r3, #8]
 8000be4:	4a27      	ldr	r2, [pc, #156]	; (8000c84 <command+0xdc>)
 8000be6:	6093      	str	r3, [r2, #8]
		offset.low[1] = adcReadings[1];
 8000be8:	4b25      	ldr	r3, [pc, #148]	; (8000c80 <command+0xd8>)
 8000bea:	685b      	ldr	r3, [r3, #4]
 8000bec:	4a25      	ldr	r2, [pc, #148]	; (8000c84 <command+0xdc>)
 8000bee:	6053      	str	r3, [r2, #4]
		ee_writeToRam(0, sizeof(offset), (uint8_t*) &offset); //Almacena
 8000bf0:	4a24      	ldr	r2, [pc, #144]	; (8000c84 <command+0xdc>)
 8000bf2:	2124      	movs	r1, #36	; 0x24
 8000bf4:	2000      	movs	r0, #0
 8000bf6:	f7ff fe0b 	bl	8000810 <ee_writeToRam>
		ee_commit();
 8000bfa:	f7ff fe2b 	bl	8000854 <ee_commit>
		break;
 8000bfe:	e039      	b.n	8000c74 <command+0xcc>

	case 2: //Calibrate ACC 100% Pos and Store
		offset.high[2] = adcReadings[2]; //Recoje el valor actual
 8000c00:	4b1f      	ldr	r3, [pc, #124]	; (8000c80 <command+0xd8>)
 8000c02:	689b      	ldr	r3, [r3, #8]
 8000c04:	4a1f      	ldr	r2, [pc, #124]	; (8000c84 <command+0xdc>)
 8000c06:	6193      	str	r3, [r2, #24]
		offset.high[1] = adcReadings[1];
 8000c08:	4b1d      	ldr	r3, [pc, #116]	; (8000c80 <command+0xd8>)
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	4a1d      	ldr	r2, [pc, #116]	; (8000c84 <command+0xdc>)
 8000c0e:	6153      	str	r3, [r2, #20]
		ee_writeToRam(0, sizeof(offset), (uint8_t*) &offset); //Almacena
 8000c10:	4a1c      	ldr	r2, [pc, #112]	; (8000c84 <command+0xdc>)
 8000c12:	2124      	movs	r1, #36	; 0x24
 8000c14:	2000      	movs	r0, #0
 8000c16:	f7ff fdfb 	bl	8000810 <ee_writeToRam>
		break;
 8000c1a:	e02b      	b.n	8000c74 <command+0xcc>
	case 3: //Calibrate BPPS 0% Pos
		offset.low[3] = adcReadings[3]; //Recoje el valor actual
 8000c1c:	4b18      	ldr	r3, [pc, #96]	; (8000c80 <command+0xd8>)
 8000c1e:	68db      	ldr	r3, [r3, #12]
 8000c20:	4a18      	ldr	r2, [pc, #96]	; (8000c84 <command+0xdc>)
 8000c22:	60d3      	str	r3, [r2, #12]
		ee_writeToRam(0, sizeof(offset), (uint8_t*) &offset); //Almacena
 8000c24:	4a17      	ldr	r2, [pc, #92]	; (8000c84 <command+0xdc>)
 8000c26:	2124      	movs	r1, #36	; 0x24
 8000c28:	2000      	movs	r0, #0
 8000c2a:	f7ff fdf1 	bl	8000810 <ee_writeToRam>
		break;
 8000c2e:	e021      	b.n	8000c74 <command+0xcc>

	case 4: //Calibrate BPPS 100% Pos
		offset.high[3] = adcReadings[3]; //Recoje el valor actual
 8000c30:	4b13      	ldr	r3, [pc, #76]	; (8000c80 <command+0xd8>)
 8000c32:	68db      	ldr	r3, [r3, #12]
 8000c34:	4a13      	ldr	r2, [pc, #76]	; (8000c84 <command+0xdc>)
 8000c36:	61d3      	str	r3, [r2, #28]
		ee_writeToRam(0, sizeof(offset), (uint8_t*) &offset); //Almacena
 8000c38:	4a12      	ldr	r2, [pc, #72]	; (8000c84 <command+0xdc>)
 8000c3a:	2124      	movs	r1, #36	; 0x24
 8000c3c:	2000      	movs	r0, #0
 8000c3e:	f7ff fde7 	bl	8000810 <ee_writeToRam>
		break;
 8000c42:	e017      	b.n	8000c74 <command+0xcc>

	case 5: //Calibrate Rightest Steer Position
		offset.low[0] = adcReadings[0]; //Recoje el valor actual
 8000c44:	4b0e      	ldr	r3, [pc, #56]	; (8000c80 <command+0xd8>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4a0e      	ldr	r2, [pc, #56]	; (8000c84 <command+0xdc>)
 8000c4a:	6013      	str	r3, [r2, #0]
		ee_writeToRam(0, sizeof(offset), (uint8_t*) &offset); //Almacena
 8000c4c:	4a0d      	ldr	r2, [pc, #52]	; (8000c84 <command+0xdc>)
 8000c4e:	2124      	movs	r1, #36	; 0x24
 8000c50:	2000      	movs	r0, #0
 8000c52:	f7ff fddd 	bl	8000810 <ee_writeToRam>
		break;
 8000c56:	e00d      	b.n	8000c74 <command+0xcc>

	case 6: //Calibrate Leftest Steer Position
		offset.high[0] = adcReadings[0]; //Recoje el valor actual
 8000c58:	4b09      	ldr	r3, [pc, #36]	; (8000c80 <command+0xd8>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a09      	ldr	r2, [pc, #36]	; (8000c84 <command+0xdc>)
 8000c5e:	6113      	str	r3, [r2, #16]
		ee_writeToRam(0, sizeof(offset), (uint8_t*) &offset); //Almacena
 8000c60:	4a08      	ldr	r2, [pc, #32]	; (8000c84 <command+0xdc>)
 8000c62:	2124      	movs	r1, #36	; 0x24
 8000c64:	2000      	movs	r0, #0
 8000c66:	f7ff fdd3 	bl	8000810 <ee_writeToRam>
		break;
 8000c6a:	e003      	b.n	8000c74 <command+0xcc>

	case 7: //Reset de la implausability
		apps.imp_flag = 0;
 8000c6c:	4b06      	ldr	r3, [pc, #24]	; (8000c88 <command+0xe0>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	709a      	strb	r2, [r3, #2]
		break;
 8000c72:	bf00      	nop

	}
	ee_commit(); //Almacena en la flash la calibracin
 8000c74:	f7ff fdee 	bl	8000854 <ee_commit>

}
 8000c78:	bf00      	nop
 8000c7a:	3708      	adds	r7, #8
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bd80      	pop	{r7, pc}
 8000c80:	20000544 	.word	0x20000544
 8000c84:	20000514 	.word	0x20000514
 8000c88:	20000538 	.word	0x20000538

08000c8c <sendCan>:

void sendCan() {
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
	//APPS
	TxHeader.IDE = CAN_ID_STD;
 8000c90:	4b2f      	ldr	r3, [pc, #188]	; (8000d50 <sendCan+0xc4>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	609a      	str	r2, [r3, #8]
	TxHeader.StdId = TER_APPS_FRAME_ID;
 8000c96:	4b2e      	ldr	r3, [pc, #184]	; (8000d50 <sendCan+0xc4>)
 8000c98:	2201      	movs	r2, #1
 8000c9a:	601a      	str	r2, [r3, #0]
	TxHeader.RTR = CAN_RTR_DATA;
 8000c9c:	4b2c      	ldr	r3, [pc, #176]	; (8000d50 <sendCan+0xc4>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	60da      	str	r2, [r3, #12]
	TxHeader.DLC = TER_APPS_LENGTH;
 8000ca2:	4b2b      	ldr	r3, [pc, #172]	; (8000d50 <sendCan+0xc4>)
 8000ca4:	2208      	movs	r2, #8
 8000ca6:	611a      	str	r2, [r3, #16]
	ter_apps_pack(TxData, &apps, sizeof(TxData)); //Empaquetamos
 8000ca8:	2208      	movs	r2, #8
 8000caa:	492a      	ldr	r1, [pc, #168]	; (8000d54 <sendCan+0xc8>)
 8000cac:	482a      	ldr	r0, [pc, #168]	; (8000d58 <sendCan+0xcc>)
 8000cae:	f000 f96e 	bl	8000f8e <ter_apps_pack>
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK) {
 8000cb2:	4b2a      	ldr	r3, [pc, #168]	; (8000d5c <sendCan+0xd0>)
 8000cb4:	4a28      	ldr	r2, [pc, #160]	; (8000d58 <sendCan+0xcc>)
 8000cb6:	4926      	ldr	r1, [pc, #152]	; (8000d50 <sendCan+0xc4>)
 8000cb8:	4829      	ldr	r0, [pc, #164]	; (8000d60 <sendCan+0xd4>)
 8000cba:	f001 f866 	bl	8001d8a <HAL_CAN_AddTxMessage>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d004      	beq.n	8000cce <sendCan+0x42>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 1); //Indicate Error with light
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	2108      	movs	r1, #8
 8000cc8:	4826      	ldr	r0, [pc, #152]	; (8000d64 <sendCan+0xd8>)
 8000cca:	f002 fa11 	bl	80030f0 <HAL_GPIO_WritePin>
	}
	//BPPS
	TxHeader.IDE = CAN_ID_STD;
 8000cce:	4b20      	ldr	r3, [pc, #128]	; (8000d50 <sendCan+0xc4>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	609a      	str	r2, [r3, #8]
	TxHeader.StdId = TER_BPPS_FRAME_ID;
 8000cd4:	4b1e      	ldr	r3, [pc, #120]	; (8000d50 <sendCan+0xc4>)
 8000cd6:	2202      	movs	r2, #2
 8000cd8:	601a      	str	r2, [r3, #0]
	TxHeader.RTR = CAN_RTR_DATA;
 8000cda:	4b1d      	ldr	r3, [pc, #116]	; (8000d50 <sendCan+0xc4>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	60da      	str	r2, [r3, #12]
	TxHeader.DLC = TER_BPPS_LENGTH;
 8000ce0:	4b1b      	ldr	r3, [pc, #108]	; (8000d50 <sendCan+0xc4>)
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	611a      	str	r2, [r3, #16]
	ter_bpps_pack(TxData, &bpps, sizeof(TxData)); //Empaquetamos
 8000ce6:	2208      	movs	r2, #8
 8000ce8:	491f      	ldr	r1, [pc, #124]	; (8000d68 <sendCan+0xdc>)
 8000cea:	481b      	ldr	r0, [pc, #108]	; (8000d58 <sendCan+0xcc>)
 8000cec:	f000 f996 	bl	800101c <ter_bpps_pack>
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK) {
 8000cf0:	4b1a      	ldr	r3, [pc, #104]	; (8000d5c <sendCan+0xd0>)
 8000cf2:	4a19      	ldr	r2, [pc, #100]	; (8000d58 <sendCan+0xcc>)
 8000cf4:	4916      	ldr	r1, [pc, #88]	; (8000d50 <sendCan+0xc4>)
 8000cf6:	481a      	ldr	r0, [pc, #104]	; (8000d60 <sendCan+0xd4>)
 8000cf8:	f001 f847 	bl	8001d8a <HAL_CAN_AddTxMessage>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d004      	beq.n	8000d0c <sendCan+0x80>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 1); //Indicate Error with light
 8000d02:	2201      	movs	r2, #1
 8000d04:	2108      	movs	r1, #8
 8000d06:	4817      	ldr	r0, [pc, #92]	; (8000d64 <sendCan+0xd8>)
 8000d08:	f002 f9f2 	bl	80030f0 <HAL_GPIO_WritePin>
	}
	//STEER
	//BPPS
	TxHeader.IDE = CAN_ID_STD;
 8000d0c:	4b10      	ldr	r3, [pc, #64]	; (8000d50 <sendCan+0xc4>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	609a      	str	r2, [r3, #8]
	TxHeader.StdId = TER_STEER_FRAME_ID;
 8000d12:	4b0f      	ldr	r3, [pc, #60]	; (8000d50 <sendCan+0xc4>)
 8000d14:	2205      	movs	r2, #5
 8000d16:	601a      	str	r2, [r3, #0]
	TxHeader.RTR = CAN_RTR_DATA;
 8000d18:	4b0d      	ldr	r3, [pc, #52]	; (8000d50 <sendCan+0xc4>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	60da      	str	r2, [r3, #12]
	TxHeader.DLC = TER_STEER_LENGTH;
 8000d1e:	4b0c      	ldr	r3, [pc, #48]	; (8000d50 <sendCan+0xc4>)
 8000d20:	2208      	movs	r2, #8
 8000d22:	611a      	str	r2, [r3, #16]
	ter_steer_pack(TxData, &steer, sizeof(TxData)); //Empaquetamos
 8000d24:	2208      	movs	r2, #8
 8000d26:	4911      	ldr	r1, [pc, #68]	; (8000d6c <sendCan+0xe0>)
 8000d28:	480b      	ldr	r0, [pc, #44]	; (8000d58 <sendCan+0xcc>)
 8000d2a:	f000 f99c 	bl	8001066 <ter_steer_pack>
	if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox) != HAL_OK) {
 8000d2e:	4b0b      	ldr	r3, [pc, #44]	; (8000d5c <sendCan+0xd0>)
 8000d30:	4a09      	ldr	r2, [pc, #36]	; (8000d58 <sendCan+0xcc>)
 8000d32:	4907      	ldr	r1, [pc, #28]	; (8000d50 <sendCan+0xc4>)
 8000d34:	480a      	ldr	r0, [pc, #40]	; (8000d60 <sendCan+0xd4>)
 8000d36:	f001 f828 	bl	8001d8a <HAL_CAN_AddTxMessage>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d004      	beq.n	8000d4a <sendCan+0xbe>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 1); //Indicate Error with light
 8000d40:	2201      	movs	r2, #1
 8000d42:	2108      	movs	r1, #8
 8000d44:	4807      	ldr	r0, [pc, #28]	; (8000d64 <sendCan+0xd8>)
 8000d46:	f002 f9d3 	bl	80030f0 <HAL_GPIO_WritePin>
	}

}
 8000d4a:	bf00      	nop
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	200004c8 	.word	0x200004c8
 8000d54:	20000538 	.word	0x20000538
 8000d58:	200004e0 	.word	0x200004e0
 8000d5c:	200004e8 	.word	0x200004e8
 8000d60:	200000a0 	.word	0x200000a0
 8000d64:	40010800 	.word	0x40010800
 8000d68:	2000053c 	.word	0x2000053c
 8000d6c:	20000540 	.word	0x20000540

08000d70 <map>:

int32_t map(int32_t x, int32_t in_min, int32_t in_max, int32_t out_min,
		int32_t out_max) {
 8000d70:	b480      	push	{r7}
 8000d72:	b087      	sub	sp, #28
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	60f8      	str	r0, [r7, #12]
 8000d78:	60b9      	str	r1, [r7, #8]
 8000d7a:	607a      	str	r2, [r7, #4]
 8000d7c:	603b      	str	r3, [r7, #0]
	//Saturar las salidas si la entrada excede el lmite de calibracion
	if(x < in_min) return out_min;
 8000d7e:	68fa      	ldr	r2, [r7, #12]
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	429a      	cmp	r2, r3
 8000d84:	da01      	bge.n	8000d8a <map+0x1a>
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	e016      	b.n	8000db8 <map+0x48>
	if(x > in_max) return out_max;
 8000d8a:	68fa      	ldr	r2, [r7, #12]
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	dd01      	ble.n	8000d96 <map+0x26>
 8000d92:	6a3b      	ldr	r3, [r7, #32]
 8000d94:	e010      	b.n	8000db8 <map+0x48>
	//Mapear si estamos en rango seguro
	long val = (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8000d96:	68fa      	ldr	r2, [r7, #12]
 8000d98:	68bb      	ldr	r3, [r7, #8]
 8000d9a:	1ad3      	subs	r3, r2, r3
 8000d9c:	6a39      	ldr	r1, [r7, #32]
 8000d9e:	683a      	ldr	r2, [r7, #0]
 8000da0:	1a8a      	subs	r2, r1, r2
 8000da2:	fb03 f202 	mul.w	r2, r3, r2
 8000da6:	6879      	ldr	r1, [r7, #4]
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	1acb      	subs	r3, r1, r3
 8000dac:	fb92 f3f3 	sdiv	r3, r2, r3
 8000db0:	683a      	ldr	r2, [r7, #0]
 8000db2:	4413      	add	r3, r2
 8000db4:	617b      	str	r3, [r7, #20]
	return val;
 8000db6:	697b      	ldr	r3, [r7, #20]
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	371c      	adds	r7, #28
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bc80      	pop	{r7}
 8000dc0:	4770      	bx	lr
	...

08000dc4 <HAL_CAN_RxFifo0MsgPendingCallback>:

///////////////////////////////////////////////////////////////[Interrupciones]////////////////////////////////////////////////////////////////////////////////
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData); //Recoge el mensaje
 8000dcc:	4b09      	ldr	r3, [pc, #36]	; (8000df4 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8000dce:	4a0a      	ldr	r2, [pc, #40]	; (8000df8 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	6878      	ldr	r0, [r7, #4]
 8000dd4:	f001 f8a8 	bl	8001f28 <HAL_CAN_GetRxMessage>
	if (RxHeader.StdId == TER_PEDAL_CMD_FRAME_ID) { //Issued Command
 8000dd8:	4b07      	ldr	r3, [pc, #28]	; (8000df8 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	2b04      	cmp	r3, #4
 8000dde:	d105      	bne.n	8000dec <HAL_CAN_RxFifo0MsgPendingCallback+0x28>
		command(RxData[0], &RxData[1]); //Envia comando y argumentos
 8000de0:	4b04      	ldr	r3, [pc, #16]	; (8000df4 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	4905      	ldr	r1, [pc, #20]	; (8000dfc <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8000de6:	4618      	mov	r0, r3
 8000de8:	f7ff fede 	bl	8000ba8 <command>
	}
}
 8000dec:	bf00      	nop
 8000dee:	3708      	adds	r7, #8
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	20000508 	.word	0x20000508
 8000df8:	200004ec 	.word	0x200004ec
 8000dfc:	20000509 	.word	0x20000509

08000e00 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e04:	b672      	cpsid	i
}
 8000e06:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000e08:	e7fe      	b.n	8000e08 <Error_Handler+0x8>
	...

08000e0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e12:	4b0e      	ldr	r3, [pc, #56]	; (8000e4c <HAL_MspInit+0x40>)
 8000e14:	699b      	ldr	r3, [r3, #24]
 8000e16:	4a0d      	ldr	r2, [pc, #52]	; (8000e4c <HAL_MspInit+0x40>)
 8000e18:	f043 0301 	orr.w	r3, r3, #1
 8000e1c:	6193      	str	r3, [r2, #24]
 8000e1e:	4b0b      	ldr	r3, [pc, #44]	; (8000e4c <HAL_MspInit+0x40>)
 8000e20:	699b      	ldr	r3, [r3, #24]
 8000e22:	f003 0301 	and.w	r3, r3, #1
 8000e26:	607b      	str	r3, [r7, #4]
 8000e28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e2a:	4b08      	ldr	r3, [pc, #32]	; (8000e4c <HAL_MspInit+0x40>)
 8000e2c:	69db      	ldr	r3, [r3, #28]
 8000e2e:	4a07      	ldr	r2, [pc, #28]	; (8000e4c <HAL_MspInit+0x40>)
 8000e30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e34:	61d3      	str	r3, [r2, #28]
 8000e36:	4b05      	ldr	r3, [pc, #20]	; (8000e4c <HAL_MspInit+0x40>)
 8000e38:	69db      	ldr	r3, [r3, #28]
 8000e3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e3e:	603b      	str	r3, [r7, #0]
 8000e40:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e42:	bf00      	nop
 8000e44:	370c      	adds	r7, #12
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bc80      	pop	{r7}
 8000e4a:	4770      	bx	lr
 8000e4c:	40021000 	.word	0x40021000

08000e50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e54:	e7fe      	b.n	8000e54 <NMI_Handler+0x4>

08000e56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e56:	b480      	push	{r7}
 8000e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e5a:	e7fe      	b.n	8000e5a <HardFault_Handler+0x4>

08000e5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e60:	e7fe      	b.n	8000e60 <MemManage_Handler+0x4>

08000e62 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e62:	b480      	push	{r7}
 8000e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e66:	e7fe      	b.n	8000e66 <BusFault_Handler+0x4>

08000e68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e6c:	e7fe      	b.n	8000e6c <UsageFault_Handler+0x4>

08000e6e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e6e:	b480      	push	{r7}
 8000e70:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e72:	bf00      	nop
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bc80      	pop	{r7}
 8000e78:	4770      	bx	lr

08000e7a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e7a:	b480      	push	{r7}
 8000e7c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e7e:	bf00      	nop
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bc80      	pop	{r7}
 8000e84:	4770      	bx	lr

08000e86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e86:	b480      	push	{r7}
 8000e88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e8a:	bf00      	nop
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bc80      	pop	{r7}
 8000e90:	4770      	bx	lr

08000e92 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e96:	f000 f965 	bl	8001164 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e9a:	bf00      	nop
 8000e9c:	bd80      	pop	{r7, pc}
	...

08000ea0 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000ea4:	4802      	ldr	r0, [pc, #8]	; (8000eb0 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000ea6:	f001 f985 	bl	80021b4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000eaa:	bf00      	nop
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	200000a0 	.word	0x200000a0

08000eb4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000eb8:	bf00      	nop
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bc80      	pop	{r7}
 8000ebe:	4770      	bx	lr

08000ec0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ec0:	480c      	ldr	r0, [pc, #48]	; (8000ef4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000ec2:	490d      	ldr	r1, [pc, #52]	; (8000ef8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000ec4:	4a0d      	ldr	r2, [pc, #52]	; (8000efc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000ec6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ec8:	e002      	b.n	8000ed0 <LoopCopyDataInit>

08000eca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ecc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ece:	3304      	adds	r3, #4

08000ed0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ed0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ed2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ed4:	d3f9      	bcc.n	8000eca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ed6:	4a0a      	ldr	r2, [pc, #40]	; (8000f00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ed8:	4c0a      	ldr	r4, [pc, #40]	; (8000f04 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000eda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000edc:	e001      	b.n	8000ee2 <LoopFillZerobss>

08000ede <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ede:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ee0:	3204      	adds	r2, #4

08000ee2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ee2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ee4:	d3fb      	bcc.n	8000ede <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000ee6:	f7ff ffe5 	bl	8000eb4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000eea:	f002 fdb5 	bl	8003a58 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000eee:	f7ff fd13 	bl	8000918 <main>
  bx lr
 8000ef2:	4770      	bx	lr
  ldr r0, =_sdata
 8000ef4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ef8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000efc:	08003b00 	.word	0x08003b00
  ldr r2, =_sbss
 8000f00:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000f04:	20000578 	.word	0x20000578

08000f08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f08:	e7fe      	b.n	8000f08 <ADC1_2_IRQHandler>

08000f0a <pack_left_shift_u8>:

static inline uint8_t pack_left_shift_u8(
    uint8_t value,
    uint8_t shift,
    uint8_t mask)
{
 8000f0a:	b480      	push	{r7}
 8000f0c:	b083      	sub	sp, #12
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	4603      	mov	r3, r0
 8000f12:	71fb      	strb	r3, [r7, #7]
 8000f14:	460b      	mov	r3, r1
 8000f16:	71bb      	strb	r3, [r7, #6]
 8000f18:	4613      	mov	r3, r2
 8000f1a:	717b      	strb	r3, [r7, #5]
    return (uint8_t)((uint8_t)(value << shift) & mask);
 8000f1c:	79fa      	ldrb	r2, [r7, #7]
 8000f1e:	79bb      	ldrb	r3, [r7, #6]
 8000f20:	fa02 f303 	lsl.w	r3, r2, r3
 8000f24:	b2da      	uxtb	r2, r3
 8000f26:	797b      	ldrb	r3, [r7, #5]
 8000f28:	4013      	ands	r3, r2
 8000f2a:	b2db      	uxtb	r3, r3
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	370c      	adds	r7, #12
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bc80      	pop	{r7}
 8000f34:	4770      	bx	lr

08000f36 <pack_left_shift_u16>:

static inline uint8_t pack_left_shift_u16(
    uint16_t value,
    uint8_t shift,
    uint8_t mask)
{
 8000f36:	b480      	push	{r7}
 8000f38:	b083      	sub	sp, #12
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	80fb      	strh	r3, [r7, #6]
 8000f40:	460b      	mov	r3, r1
 8000f42:	717b      	strb	r3, [r7, #5]
 8000f44:	4613      	mov	r3, r2
 8000f46:	713b      	strb	r3, [r7, #4]
    return (uint8_t)((uint8_t)(value << shift) & mask);
 8000f48:	88fa      	ldrh	r2, [r7, #6]
 8000f4a:	797b      	ldrb	r3, [r7, #5]
 8000f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f50:	b2da      	uxtb	r2, r3
 8000f52:	793b      	ldrb	r3, [r7, #4]
 8000f54:	4013      	ands	r3, r2
 8000f56:	b2db      	uxtb	r3, r3
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	370c      	adds	r7, #12
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bc80      	pop	{r7}
 8000f60:	4770      	bx	lr

08000f62 <pack_right_shift_u16>:

static inline uint8_t pack_right_shift_u16(
    uint16_t value,
    uint8_t shift,
    uint8_t mask)
{
 8000f62:	b480      	push	{r7}
 8000f64:	b083      	sub	sp, #12
 8000f66:	af00      	add	r7, sp, #0
 8000f68:	4603      	mov	r3, r0
 8000f6a:	80fb      	strh	r3, [r7, #6]
 8000f6c:	460b      	mov	r3, r1
 8000f6e:	717b      	strb	r3, [r7, #5]
 8000f70:	4613      	mov	r3, r2
 8000f72:	713b      	strb	r3, [r7, #4]
    return (uint8_t)((uint8_t)(value >> shift) & mask);
 8000f74:	88fa      	ldrh	r2, [r7, #6]
 8000f76:	797b      	ldrb	r3, [r7, #5]
 8000f78:	fa42 f303 	asr.w	r3, r2, r3
 8000f7c:	b2da      	uxtb	r2, r3
 8000f7e:	793b      	ldrb	r3, [r7, #4]
 8000f80:	4013      	ands	r3, r2
 8000f82:	b2db      	uxtb	r3, r3
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	370c      	adds	r7, #12
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bc80      	pop	{r7}
 8000f8c:	4770      	bx	lr

08000f8e <ter_apps_pack>:

int ter_apps_pack(
    uint8_t *dst_p,
    const struct ter_apps_t *src_p,
    size_t size)
{
 8000f8e:	b580      	push	{r7, lr}
 8000f90:	b084      	sub	sp, #16
 8000f92:	af00      	add	r7, sp, #0
 8000f94:	60f8      	str	r0, [r7, #12]
 8000f96:	60b9      	str	r1, [r7, #8]
 8000f98:	607a      	str	r2, [r7, #4]
    if (size < 8u) {
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2b07      	cmp	r3, #7
 8000f9e:	d802      	bhi.n	8000fa6 <ter_apps_pack+0x18>
        return (-EINVAL);
 8000fa0:	f06f 0315 	mvn.w	r3, #21
 8000fa4:	e036      	b.n	8001014 <ter_apps_pack+0x86>
    }

    memset(&dst_p[0], 0, 8);
 8000fa6:	2208      	movs	r2, #8
 8000fa8:	2100      	movs	r1, #0
 8000faa:	68f8      	ldr	r0, [r7, #12]
 8000fac:	f002 fd4c 	bl	8003a48 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->apps_1, 0u, 0xffu);
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	781b      	ldrb	r3, [r3, #0]
 8000fb4:	22ff      	movs	r2, #255	; 0xff
 8000fb6:	2100      	movs	r1, #0
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f7ff ffa6 	bl	8000f0a <pack_left_shift_u8>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	b2da      	uxtb	r2, r3
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u8(src_p->apps_2, 0u, 0xffu);
 8000fce:	68bb      	ldr	r3, [r7, #8]
 8000fd0:	785b      	ldrb	r3, [r3, #1]
 8000fd2:	22ff      	movs	r2, #255	; 0xff
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f7ff ff97 	bl	8000f0a <pack_left_shift_u8>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	4619      	mov	r1, r3
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	3301      	adds	r3, #1
 8000fe4:	781a      	ldrb	r2, [r3, #0]
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	3301      	adds	r3, #1
 8000fea:	430a      	orrs	r2, r1
 8000fec:	b2d2      	uxtb	r2, r2
 8000fee:	701a      	strb	r2, [r3, #0]
    dst_p[2] |= pack_left_shift_u8(src_p->imp_flag, 0u, 0xffu);
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	789b      	ldrb	r3, [r3, #2]
 8000ff4:	22ff      	movs	r2, #255	; 0xff
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f7ff ff86 	bl	8000f0a <pack_left_shift_u8>
 8000ffe:	4603      	mov	r3, r0
 8001000:	4619      	mov	r1, r3
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	3302      	adds	r3, #2
 8001006:	781a      	ldrb	r2, [r3, #0]
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	3302      	adds	r3, #2
 800100c:	430a      	orrs	r2, r1
 800100e:	b2d2      	uxtb	r2, r2
 8001010:	701a      	strb	r2, [r3, #0]

    return (8);
 8001012:	2308      	movs	r3, #8
}
 8001014:	4618      	mov	r0, r3
 8001016:	3710      	adds	r7, #16
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}

0800101c <ter_bpps_pack>:

int ter_bpps_pack(
    uint8_t *dst_p,
    const struct ter_bpps_t *src_p,
    size_t size)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b084      	sub	sp, #16
 8001020:	af00      	add	r7, sp, #0
 8001022:	60f8      	str	r0, [r7, #12]
 8001024:	60b9      	str	r1, [r7, #8]
 8001026:	607a      	str	r2, [r7, #4]
    if (size < 1u) {
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d102      	bne.n	8001034 <ter_bpps_pack+0x18>
        return (-EINVAL);
 800102e:	f06f 0315 	mvn.w	r3, #21
 8001032:	e014      	b.n	800105e <ter_bpps_pack+0x42>
    }

    memset(&dst_p[0], 0, 1);
 8001034:	2201      	movs	r2, #1
 8001036:	2100      	movs	r1, #0
 8001038:	68f8      	ldr	r0, [r7, #12]
 800103a:	f002 fd05 	bl	8003a48 <memset>

    dst_p[0] |= pack_left_shift_u8(src_p->bpps, 0u, 0xffu);
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	22ff      	movs	r2, #255	; 0xff
 8001044:	2100      	movs	r1, #0
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff ff5f 	bl	8000f0a <pack_left_shift_u8>
 800104c:	4603      	mov	r3, r0
 800104e:	461a      	mov	r2, r3
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	4313      	orrs	r3, r2
 8001056:	b2da      	uxtb	r2, r3
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	701a      	strb	r2, [r3, #0]

    return (1);
 800105c:	2301      	movs	r3, #1
}
 800105e:	4618      	mov	r0, r3
 8001060:	3710      	adds	r7, #16
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <ter_steer_pack>:

int ter_steer_pack(
    uint8_t *dst_p,
    const struct ter_steer_t *src_p,
    size_t size)
{
 8001066:	b580      	push	{r7, lr}
 8001068:	b086      	sub	sp, #24
 800106a:	af00      	add	r7, sp, #0
 800106c:	60f8      	str	r0, [r7, #12]
 800106e:	60b9      	str	r1, [r7, #8]
 8001070:	607a      	str	r2, [r7, #4]
    uint16_t angle;

    if (size < 8u) {
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	2b07      	cmp	r3, #7
 8001076:	d802      	bhi.n	800107e <ter_steer_pack+0x18>
        return (-EINVAL);
 8001078:	f06f 0315 	mvn.w	r3, #21
 800107c:	e027      	b.n	80010ce <ter_steer_pack+0x68>
    }

    memset(&dst_p[0], 0, 8);
 800107e:	2208      	movs	r2, #8
 8001080:	2100      	movs	r1, #0
 8001082:	68f8      	ldr	r0, [r7, #12]
 8001084:	f002 fce0 	bl	8003a48 <memset>

    angle = (uint16_t)src_p->angle;
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800108e:	82fb      	strh	r3, [r7, #22]
    dst_p[0] |= pack_right_shift_u16(angle, 8u, 0xffu);
 8001090:	8afb      	ldrh	r3, [r7, #22]
 8001092:	22ff      	movs	r2, #255	; 0xff
 8001094:	2108      	movs	r1, #8
 8001096:	4618      	mov	r0, r3
 8001098:	f7ff ff63 	bl	8000f62 <pack_right_shift_u16>
 800109c:	4603      	mov	r3, r0
 800109e:	461a      	mov	r2, r3
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	4313      	orrs	r3, r2
 80010a6:	b2da      	uxtb	r2, r3
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	701a      	strb	r2, [r3, #0]
    dst_p[1] |= pack_left_shift_u16(angle, 0u, 0xffu);
 80010ac:	8afb      	ldrh	r3, [r7, #22]
 80010ae:	22ff      	movs	r2, #255	; 0xff
 80010b0:	2100      	movs	r1, #0
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff ff3f 	bl	8000f36 <pack_left_shift_u16>
 80010b8:	4603      	mov	r3, r0
 80010ba:	4619      	mov	r1, r3
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	3301      	adds	r3, #1
 80010c0:	781a      	ldrb	r2, [r3, #0]
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	3301      	adds	r3, #1
 80010c6:	430a      	orrs	r2, r1
 80010c8:	b2d2      	uxtb	r2, r2
 80010ca:	701a      	strb	r2, [r3, #0]

    return (8);
 80010cc:	2308      	movs	r3, #8
}
 80010ce:	4618      	mov	r0, r3
 80010d0:	3718      	adds	r7, #24
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
	...

080010d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010dc:	4b08      	ldr	r3, [pc, #32]	; (8001100 <HAL_Init+0x28>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a07      	ldr	r2, [pc, #28]	; (8001100 <HAL_Init+0x28>)
 80010e2:	f043 0310 	orr.w	r3, r3, #16
 80010e6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010e8:	2003      	movs	r0, #3
 80010ea:	f001 fb53 	bl	8002794 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010ee:	200f      	movs	r0, #15
 80010f0:	f000 f808 	bl	8001104 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010f4:	f7ff fe8a 	bl	8000e0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010f8:	2300      	movs	r3, #0
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	40022000 	.word	0x40022000

08001104 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800110c:	4b12      	ldr	r3, [pc, #72]	; (8001158 <HAL_InitTick+0x54>)
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	4b12      	ldr	r3, [pc, #72]	; (800115c <HAL_InitTick+0x58>)
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	4619      	mov	r1, r3
 8001116:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800111a:	fbb3 f3f1 	udiv	r3, r3, r1
 800111e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001122:	4618      	mov	r0, r3
 8001124:	f001 fb6b 	bl	80027fe <HAL_SYSTICK_Config>
 8001128:	4603      	mov	r3, r0
 800112a:	2b00      	cmp	r3, #0
 800112c:	d001      	beq.n	8001132 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800112e:	2301      	movs	r3, #1
 8001130:	e00e      	b.n	8001150 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2b0f      	cmp	r3, #15
 8001136:	d80a      	bhi.n	800114e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001138:	2200      	movs	r2, #0
 800113a:	6879      	ldr	r1, [r7, #4]
 800113c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001140:	f001 fb33 	bl	80027aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001144:	4a06      	ldr	r2, [pc, #24]	; (8001160 <HAL_InitTick+0x5c>)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800114a:	2300      	movs	r3, #0
 800114c:	e000      	b.n	8001150 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800114e:	2301      	movs	r3, #1
}
 8001150:	4618      	mov	r0, r3
 8001152:	3708      	adds	r7, #8
 8001154:	46bd      	mov	sp, r7
 8001156:	bd80      	pop	{r7, pc}
 8001158:	20000000 	.word	0x20000000
 800115c:	20000008 	.word	0x20000008
 8001160:	20000004 	.word	0x20000004

08001164 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001168:	4b05      	ldr	r3, [pc, #20]	; (8001180 <HAL_IncTick+0x1c>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	461a      	mov	r2, r3
 800116e:	4b05      	ldr	r3, [pc, #20]	; (8001184 <HAL_IncTick+0x20>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	4413      	add	r3, r2
 8001174:	4a03      	ldr	r2, [pc, #12]	; (8001184 <HAL_IncTick+0x20>)
 8001176:	6013      	str	r3, [r2, #0]
}
 8001178:	bf00      	nop
 800117a:	46bd      	mov	sp, r7
 800117c:	bc80      	pop	{r7}
 800117e:	4770      	bx	lr
 8001180:	20000008 	.word	0x20000008
 8001184:	20000554 	.word	0x20000554

08001188 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
  return uwTick;
 800118c:	4b02      	ldr	r3, [pc, #8]	; (8001198 <HAL_GetTick+0x10>)
 800118e:	681b      	ldr	r3, [r3, #0]
}
 8001190:	4618      	mov	r0, r3
 8001192:	46bd      	mov	sp, r7
 8001194:	bc80      	pop	{r7}
 8001196:	4770      	bx	lr
 8001198:	20000554 	.word	0x20000554

0800119c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80011a4:	f7ff fff0 	bl	8001188 <HAL_GetTick>
 80011a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80011b4:	d005      	beq.n	80011c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011b6:	4b0a      	ldr	r3, [pc, #40]	; (80011e0 <HAL_Delay+0x44>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	461a      	mov	r2, r3
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	4413      	add	r3, r2
 80011c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011c2:	bf00      	nop
 80011c4:	f7ff ffe0 	bl	8001188 <HAL_GetTick>
 80011c8:	4602      	mov	r2, r0
 80011ca:	68bb      	ldr	r3, [r7, #8]
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	68fa      	ldr	r2, [r7, #12]
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d8f7      	bhi.n	80011c4 <HAL_Delay+0x28>
  {
  }
}
 80011d4:	bf00      	nop
 80011d6:	bf00      	nop
 80011d8:	3710      	adds	r7, #16
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	20000008 	.word	0x20000008

080011e4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b086      	sub	sp, #24
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011ec:	2300      	movs	r3, #0
 80011ee:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80011f0:	2300      	movs	r3, #0
 80011f2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80011f4:	2300      	movs	r3, #0
 80011f6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80011f8:	2300      	movs	r3, #0
 80011fa:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d101      	bne.n	8001206 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001202:	2301      	movs	r3, #1
 8001204:	e0be      	b.n	8001384 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	689b      	ldr	r3, [r3, #8]
 800120a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001210:	2b00      	cmp	r3, #0
 8001212:	d109      	bne.n	8001228 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2200      	movs	r2, #0
 8001218:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2200      	movs	r2, #0
 800121e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001222:	6878      	ldr	r0, [r7, #4]
 8001224:	f7fe fffc 	bl	8000220 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001228:	6878      	ldr	r0, [r7, #4]
 800122a:	f000 faff 	bl	800182c <ADC_ConversionStop_Disable>
 800122e:	4603      	mov	r3, r0
 8001230:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001236:	f003 0310 	and.w	r3, r3, #16
 800123a:	2b00      	cmp	r3, #0
 800123c:	f040 8099 	bne.w	8001372 <HAL_ADC_Init+0x18e>
 8001240:	7dfb      	ldrb	r3, [r7, #23]
 8001242:	2b00      	cmp	r3, #0
 8001244:	f040 8095 	bne.w	8001372 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800124c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001250:	f023 0302 	bic.w	r3, r3, #2
 8001254:	f043 0202 	orr.w	r2, r3, #2
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001264:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	7b1b      	ldrb	r3, [r3, #12]
 800126a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800126c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800126e:	68ba      	ldr	r2, [r7, #8]
 8001270:	4313      	orrs	r3, r2
 8001272:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	689b      	ldr	r3, [r3, #8]
 8001278:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800127c:	d003      	beq.n	8001286 <HAL_ADC_Init+0xa2>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	2b01      	cmp	r3, #1
 8001284:	d102      	bne.n	800128c <HAL_ADC_Init+0xa8>
 8001286:	f44f 7380 	mov.w	r3, #256	; 0x100
 800128a:	e000      	b.n	800128e <HAL_ADC_Init+0xaa>
 800128c:	2300      	movs	r3, #0
 800128e:	693a      	ldr	r2, [r7, #16]
 8001290:	4313      	orrs	r3, r2
 8001292:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	7d1b      	ldrb	r3, [r3, #20]
 8001298:	2b01      	cmp	r3, #1
 800129a:	d119      	bne.n	80012d0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	7b1b      	ldrb	r3, [r3, #12]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d109      	bne.n	80012b8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	699b      	ldr	r3, [r3, #24]
 80012a8:	3b01      	subs	r3, #1
 80012aa:	035a      	lsls	r2, r3, #13
 80012ac:	693b      	ldr	r3, [r7, #16]
 80012ae:	4313      	orrs	r3, r2
 80012b0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80012b4:	613b      	str	r3, [r7, #16]
 80012b6:	e00b      	b.n	80012d0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012bc:	f043 0220 	orr.w	r2, r3, #32
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012c8:	f043 0201 	orr.w	r2, r3, #1
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	685b      	ldr	r3, [r3, #4]
 80012d6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	693a      	ldr	r2, [r7, #16]
 80012e0:	430a      	orrs	r2, r1
 80012e2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	689a      	ldr	r2, [r3, #8]
 80012ea:	4b28      	ldr	r3, [pc, #160]	; (800138c <HAL_ADC_Init+0x1a8>)
 80012ec:	4013      	ands	r3, r2
 80012ee:	687a      	ldr	r2, [r7, #4]
 80012f0:	6812      	ldr	r2, [r2, #0]
 80012f2:	68b9      	ldr	r1, [r7, #8]
 80012f4:	430b      	orrs	r3, r1
 80012f6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001300:	d003      	beq.n	800130a <HAL_ADC_Init+0x126>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	2b01      	cmp	r3, #1
 8001308:	d104      	bne.n	8001314 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	691b      	ldr	r3, [r3, #16]
 800130e:	3b01      	subs	r3, #1
 8001310:	051b      	lsls	r3, r3, #20
 8001312:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800131a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	68fa      	ldr	r2, [r7, #12]
 8001324:	430a      	orrs	r2, r1
 8001326:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	689a      	ldr	r2, [r3, #8]
 800132e:	4b18      	ldr	r3, [pc, #96]	; (8001390 <HAL_ADC_Init+0x1ac>)
 8001330:	4013      	ands	r3, r2
 8001332:	68ba      	ldr	r2, [r7, #8]
 8001334:	429a      	cmp	r2, r3
 8001336:	d10b      	bne.n	8001350 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	2200      	movs	r2, #0
 800133c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001342:	f023 0303 	bic.w	r3, r3, #3
 8001346:	f043 0201 	orr.w	r2, r3, #1
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800134e:	e018      	b.n	8001382 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001354:	f023 0312 	bic.w	r3, r3, #18
 8001358:	f043 0210 	orr.w	r2, r3, #16
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001364:	f043 0201 	orr.w	r2, r3, #1
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800136c:	2301      	movs	r3, #1
 800136e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001370:	e007      	b.n	8001382 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001376:	f043 0210 	orr.w	r2, r3, #16
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001382:	7dfb      	ldrb	r3, [r7, #23]
}
 8001384:	4618      	mov	r0, r3
 8001386:	3718      	adds	r7, #24
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	ffe1f7fd 	.word	0xffe1f7fd
 8001390:	ff1f0efe 	.word	0xff1f0efe

08001394 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af00      	add	r7, sp, #0
 800139a:	60f8      	str	r0, [r7, #12]
 800139c:	60b9      	str	r1, [r7, #8]
 800139e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013a0:	2300      	movs	r3, #0
 80013a2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a64      	ldr	r2, [pc, #400]	; (800153c <HAL_ADC_Start_DMA+0x1a8>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d004      	beq.n	80013b8 <HAL_ADC_Start_DMA+0x24>
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a63      	ldr	r2, [pc, #396]	; (8001540 <HAL_ADC_Start_DMA+0x1ac>)
 80013b4:	4293      	cmp	r3, r2
 80013b6:	d106      	bne.n	80013c6 <HAL_ADC_Start_DMA+0x32>
 80013b8:	4b60      	ldr	r3, [pc, #384]	; (800153c <HAL_ADC_Start_DMA+0x1a8>)
 80013ba:	685b      	ldr	r3, [r3, #4]
 80013bc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	f040 80b3 	bne.w	800152c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80013cc:	2b01      	cmp	r3, #1
 80013ce:	d101      	bne.n	80013d4 <HAL_ADC_Start_DMA+0x40>
 80013d0:	2302      	movs	r3, #2
 80013d2:	e0ae      	b.n	8001532 <HAL_ADC_Start_DMA+0x19e>
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	2201      	movs	r2, #1
 80013d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80013dc:	68f8      	ldr	r0, [r7, #12]
 80013de:	f000 f9cb 	bl	8001778 <ADC_Enable>
 80013e2:	4603      	mov	r3, r0
 80013e4:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80013e6:	7dfb      	ldrb	r3, [r7, #23]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	f040 809a 	bne.w	8001522 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013f2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80013f6:	f023 0301 	bic.w	r3, r3, #1
 80013fa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4a4e      	ldr	r2, [pc, #312]	; (8001540 <HAL_ADC_Start_DMA+0x1ac>)
 8001408:	4293      	cmp	r3, r2
 800140a:	d105      	bne.n	8001418 <HAL_ADC_Start_DMA+0x84>
 800140c:	4b4b      	ldr	r3, [pc, #300]	; (800153c <HAL_ADC_Start_DMA+0x1a8>)
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8001414:	2b00      	cmp	r3, #0
 8001416:	d115      	bne.n	8001444 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800141c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800142e:	2b00      	cmp	r3, #0
 8001430:	d026      	beq.n	8001480 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001436:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800143a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001442:	e01d      	b.n	8001480 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001448:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a39      	ldr	r2, [pc, #228]	; (800153c <HAL_ADC_Start_DMA+0x1a8>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d004      	beq.n	8001464 <HAL_ADC_Start_DMA+0xd0>
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4a38      	ldr	r2, [pc, #224]	; (8001540 <HAL_ADC_Start_DMA+0x1ac>)
 8001460:	4293      	cmp	r3, r2
 8001462:	d10d      	bne.n	8001480 <HAL_ADC_Start_DMA+0xec>
 8001464:	4b35      	ldr	r3, [pc, #212]	; (800153c <HAL_ADC_Start_DMA+0x1a8>)
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800146c:	2b00      	cmp	r3, #0
 800146e:	d007      	beq.n	8001480 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001474:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001478:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001484:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001488:	2b00      	cmp	r3, #0
 800148a:	d006      	beq.n	800149a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001490:	f023 0206 	bic.w	r2, r3, #6
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	62da      	str	r2, [r3, #44]	; 0x2c
 8001498:	e002      	b.n	80014a0 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	2200      	movs	r2, #0
 800149e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	2200      	movs	r2, #0
 80014a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	6a1b      	ldr	r3, [r3, #32]
 80014ac:	4a25      	ldr	r2, [pc, #148]	; (8001544 <HAL_ADC_Start_DMA+0x1b0>)
 80014ae:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	6a1b      	ldr	r3, [r3, #32]
 80014b4:	4a24      	ldr	r2, [pc, #144]	; (8001548 <HAL_ADC_Start_DMA+0x1b4>)
 80014b6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	6a1b      	ldr	r3, [r3, #32]
 80014bc:	4a23      	ldr	r2, [pc, #140]	; (800154c <HAL_ADC_Start_DMA+0x1b8>)
 80014be:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f06f 0202 	mvn.w	r2, #2
 80014c8:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	689a      	ldr	r2, [r3, #8]
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80014d8:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	6a18      	ldr	r0, [r3, #32]
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	334c      	adds	r3, #76	; 0x4c
 80014e4:	4619      	mov	r1, r3
 80014e6:	68ba      	ldr	r2, [r7, #8]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	f001 f9ef 	bl	80028cc <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80014f8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80014fc:	d108      	bne.n	8001510 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	689a      	ldr	r2, [r3, #8]
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800150c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800150e:	e00f      	b.n	8001530 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	689a      	ldr	r2, [r3, #8]
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800151e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001520:	e006      	b.n	8001530 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	2200      	movs	r2, #0
 8001526:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800152a:	e001      	b.n	8001530 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800152c:	2301      	movs	r3, #1
 800152e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001530:	7dfb      	ldrb	r3, [r7, #23]
}
 8001532:	4618      	mov	r0, r3
 8001534:	3718      	adds	r7, #24
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	40012400 	.word	0x40012400
 8001540:	40012800 	.word	0x40012800
 8001544:	080018af 	.word	0x080018af
 8001548:	0800192b 	.word	0x0800192b
 800154c:	08001947 	.word	0x08001947

08001550 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001558:	bf00      	nop
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	bc80      	pop	{r7}
 8001560:	4770      	bx	lr

08001562 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001562:	b480      	push	{r7}
 8001564:	b083      	sub	sp, #12
 8001566:	af00      	add	r7, sp, #0
 8001568:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800156a:	bf00      	nop
 800156c:	370c      	adds	r7, #12
 800156e:	46bd      	mov	sp, r7
 8001570:	bc80      	pop	{r7}
 8001572:	4770      	bx	lr

08001574 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001574:	b480      	push	{r7}
 8001576:	b083      	sub	sp, #12
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800157c:	bf00      	nop
 800157e:	370c      	adds	r7, #12
 8001580:	46bd      	mov	sp, r7
 8001582:	bc80      	pop	{r7}
 8001584:	4770      	bx	lr
	...

08001588 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001588:	b480      	push	{r7}
 800158a:	b085      	sub	sp, #20
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001592:	2300      	movs	r3, #0
 8001594:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001596:	2300      	movs	r3, #0
 8001598:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d101      	bne.n	80015a8 <HAL_ADC_ConfigChannel+0x20>
 80015a4:	2302      	movs	r3, #2
 80015a6:	e0dc      	b.n	8001762 <HAL_ADC_ConfigChannel+0x1da>
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2201      	movs	r2, #1
 80015ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	2b06      	cmp	r3, #6
 80015b6:	d81c      	bhi.n	80015f2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	685a      	ldr	r2, [r3, #4]
 80015c2:	4613      	mov	r3, r2
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	4413      	add	r3, r2
 80015c8:	3b05      	subs	r3, #5
 80015ca:	221f      	movs	r2, #31
 80015cc:	fa02 f303 	lsl.w	r3, r2, r3
 80015d0:	43db      	mvns	r3, r3
 80015d2:	4019      	ands	r1, r3
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	6818      	ldr	r0, [r3, #0]
 80015d8:	683b      	ldr	r3, [r7, #0]
 80015da:	685a      	ldr	r2, [r3, #4]
 80015dc:	4613      	mov	r3, r2
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	4413      	add	r3, r2
 80015e2:	3b05      	subs	r3, #5
 80015e4:	fa00 f203 	lsl.w	r2, r0, r3
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	430a      	orrs	r2, r1
 80015ee:	635a      	str	r2, [r3, #52]	; 0x34
 80015f0:	e03c      	b.n	800166c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	2b0c      	cmp	r3, #12
 80015f8:	d81c      	bhi.n	8001634 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	685a      	ldr	r2, [r3, #4]
 8001604:	4613      	mov	r3, r2
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	4413      	add	r3, r2
 800160a:	3b23      	subs	r3, #35	; 0x23
 800160c:	221f      	movs	r2, #31
 800160e:	fa02 f303 	lsl.w	r3, r2, r3
 8001612:	43db      	mvns	r3, r3
 8001614:	4019      	ands	r1, r3
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	6818      	ldr	r0, [r3, #0]
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	685a      	ldr	r2, [r3, #4]
 800161e:	4613      	mov	r3, r2
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	4413      	add	r3, r2
 8001624:	3b23      	subs	r3, #35	; 0x23
 8001626:	fa00 f203 	lsl.w	r2, r0, r3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	430a      	orrs	r2, r1
 8001630:	631a      	str	r2, [r3, #48]	; 0x30
 8001632:	e01b      	b.n	800166c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	685a      	ldr	r2, [r3, #4]
 800163e:	4613      	mov	r3, r2
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	4413      	add	r3, r2
 8001644:	3b41      	subs	r3, #65	; 0x41
 8001646:	221f      	movs	r2, #31
 8001648:	fa02 f303 	lsl.w	r3, r2, r3
 800164c:	43db      	mvns	r3, r3
 800164e:	4019      	ands	r1, r3
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	6818      	ldr	r0, [r3, #0]
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	685a      	ldr	r2, [r3, #4]
 8001658:	4613      	mov	r3, r2
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	4413      	add	r3, r2
 800165e:	3b41      	subs	r3, #65	; 0x41
 8001660:	fa00 f203 	lsl.w	r2, r0, r3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	430a      	orrs	r2, r1
 800166a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	2b09      	cmp	r3, #9
 8001672:	d91c      	bls.n	80016ae <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	68d9      	ldr	r1, [r3, #12]
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	681a      	ldr	r2, [r3, #0]
 800167e:	4613      	mov	r3, r2
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	4413      	add	r3, r2
 8001684:	3b1e      	subs	r3, #30
 8001686:	2207      	movs	r2, #7
 8001688:	fa02 f303 	lsl.w	r3, r2, r3
 800168c:	43db      	mvns	r3, r3
 800168e:	4019      	ands	r1, r3
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	6898      	ldr	r0, [r3, #8]
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	4613      	mov	r3, r2
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	4413      	add	r3, r2
 800169e:	3b1e      	subs	r3, #30
 80016a0:	fa00 f203 	lsl.w	r2, r0, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	430a      	orrs	r2, r1
 80016aa:	60da      	str	r2, [r3, #12]
 80016ac:	e019      	b.n	80016e2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	6919      	ldr	r1, [r3, #16]
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	4613      	mov	r3, r2
 80016ba:	005b      	lsls	r3, r3, #1
 80016bc:	4413      	add	r3, r2
 80016be:	2207      	movs	r2, #7
 80016c0:	fa02 f303 	lsl.w	r3, r2, r3
 80016c4:	43db      	mvns	r3, r3
 80016c6:	4019      	ands	r1, r3
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	6898      	ldr	r0, [r3, #8]
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	681a      	ldr	r2, [r3, #0]
 80016d0:	4613      	mov	r3, r2
 80016d2:	005b      	lsls	r3, r3, #1
 80016d4:	4413      	add	r3, r2
 80016d6:	fa00 f203 	lsl.w	r2, r0, r3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	430a      	orrs	r2, r1
 80016e0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	2b10      	cmp	r3, #16
 80016e8:	d003      	beq.n	80016f2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80016ee:	2b11      	cmp	r3, #17
 80016f0:	d132      	bne.n	8001758 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a1d      	ldr	r2, [pc, #116]	; (800176c <HAL_ADC_ConfigChannel+0x1e4>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d125      	bne.n	8001748 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	689b      	ldr	r3, [r3, #8]
 8001702:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001706:	2b00      	cmp	r3, #0
 8001708:	d126      	bne.n	8001758 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	689a      	ldr	r2, [r3, #8]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001718:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	2b10      	cmp	r3, #16
 8001720:	d11a      	bne.n	8001758 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001722:	4b13      	ldr	r3, [pc, #76]	; (8001770 <HAL_ADC_ConfigChannel+0x1e8>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a13      	ldr	r2, [pc, #76]	; (8001774 <HAL_ADC_ConfigChannel+0x1ec>)
 8001728:	fba2 2303 	umull	r2, r3, r2, r3
 800172c:	0c9a      	lsrs	r2, r3, #18
 800172e:	4613      	mov	r3, r2
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	4413      	add	r3, r2
 8001734:	005b      	lsls	r3, r3, #1
 8001736:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001738:	e002      	b.n	8001740 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800173a:	68bb      	ldr	r3, [r7, #8]
 800173c:	3b01      	subs	r3, #1
 800173e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d1f9      	bne.n	800173a <HAL_ADC_ConfigChannel+0x1b2>
 8001746:	e007      	b.n	8001758 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800174c:	f043 0220 	orr.w	r2, r3, #32
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	2200      	movs	r2, #0
 800175c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001760:	7bfb      	ldrb	r3, [r7, #15]
}
 8001762:	4618      	mov	r0, r3
 8001764:	3714      	adds	r7, #20
 8001766:	46bd      	mov	sp, r7
 8001768:	bc80      	pop	{r7}
 800176a:	4770      	bx	lr
 800176c:	40012400 	.word	0x40012400
 8001770:	20000000 	.word	0x20000000
 8001774:	431bde83 	.word	0x431bde83

08001778 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b084      	sub	sp, #16
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001780:	2300      	movs	r3, #0
 8001782:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001784:	2300      	movs	r3, #0
 8001786:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	2b01      	cmp	r3, #1
 8001794:	d040      	beq.n	8001818 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	689a      	ldr	r2, [r3, #8]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f042 0201 	orr.w	r2, r2, #1
 80017a4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80017a6:	4b1f      	ldr	r3, [pc, #124]	; (8001824 <ADC_Enable+0xac>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4a1f      	ldr	r2, [pc, #124]	; (8001828 <ADC_Enable+0xb0>)
 80017ac:	fba2 2303 	umull	r2, r3, r2, r3
 80017b0:	0c9b      	lsrs	r3, r3, #18
 80017b2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80017b4:	e002      	b.n	80017bc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	3b01      	subs	r3, #1
 80017ba:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d1f9      	bne.n	80017b6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80017c2:	f7ff fce1 	bl	8001188 <HAL_GetTick>
 80017c6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80017c8:	e01f      	b.n	800180a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80017ca:	f7ff fcdd 	bl	8001188 <HAL_GetTick>
 80017ce:	4602      	mov	r2, r0
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d918      	bls.n	800180a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	689b      	ldr	r3, [r3, #8]
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d011      	beq.n	800180a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017ea:	f043 0210 	orr.w	r2, r3, #16
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017f6:	f043 0201 	orr.w	r2, r3, #1
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2200      	movs	r2, #0
 8001802:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8001806:	2301      	movs	r3, #1
 8001808:	e007      	b.n	800181a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	f003 0301 	and.w	r3, r3, #1
 8001814:	2b01      	cmp	r3, #1
 8001816:	d1d8      	bne.n	80017ca <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	3710      	adds	r7, #16
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	20000000 	.word	0x20000000
 8001828:	431bde83 	.word	0x431bde83

0800182c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b084      	sub	sp, #16
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001834:	2300      	movs	r3, #0
 8001836:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	689b      	ldr	r3, [r3, #8]
 800183e:	f003 0301 	and.w	r3, r3, #1
 8001842:	2b01      	cmp	r3, #1
 8001844:	d12e      	bne.n	80018a4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	689a      	ldr	r2, [r3, #8]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f022 0201 	bic.w	r2, r2, #1
 8001854:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001856:	f7ff fc97 	bl	8001188 <HAL_GetTick>
 800185a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800185c:	e01b      	b.n	8001896 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800185e:	f7ff fc93 	bl	8001188 <HAL_GetTick>
 8001862:	4602      	mov	r2, r0
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	1ad3      	subs	r3, r2, r3
 8001868:	2b02      	cmp	r3, #2
 800186a:	d914      	bls.n	8001896 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	f003 0301 	and.w	r3, r3, #1
 8001876:	2b01      	cmp	r3, #1
 8001878:	d10d      	bne.n	8001896 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800187e:	f043 0210 	orr.w	r2, r3, #16
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800188a:	f043 0201 	orr.w	r2, r3, #1
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e007      	b.n	80018a6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	f003 0301 	and.w	r3, r3, #1
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d0dc      	beq.n	800185e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80018a4:	2300      	movs	r3, #0
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	3710      	adds	r7, #16
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}

080018ae <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80018ae:	b580      	push	{r7, lr}
 80018b0:	b084      	sub	sp, #16
 80018b2:	af00      	add	r7, sp, #0
 80018b4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ba:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018c0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d127      	bne.n	8001918 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018cc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80018de:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80018e2:	d115      	bne.n	8001910 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d111      	bne.n	8001910 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001900:	2b00      	cmp	r3, #0
 8001902:	d105      	bne.n	8001910 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001908:	f043 0201 	orr.w	r2, r3, #1
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001910:	68f8      	ldr	r0, [r7, #12]
 8001912:	f7ff fe1d 	bl	8001550 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001916:	e004      	b.n	8001922 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	6a1b      	ldr	r3, [r3, #32]
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	4798      	blx	r3
}
 8001922:	bf00      	nop
 8001924:	3710      	adds	r7, #16
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}

0800192a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800192a:	b580      	push	{r7, lr}
 800192c:	b084      	sub	sp, #16
 800192e:	af00      	add	r7, sp, #0
 8001930:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001936:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001938:	68f8      	ldr	r0, [r7, #12]
 800193a:	f7ff fe12 	bl	8001562 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800193e:	bf00      	nop
 8001940:	3710      	adds	r7, #16
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001946:	b580      	push	{r7, lr}
 8001948:	b084      	sub	sp, #16
 800194a:	af00      	add	r7, sp, #0
 800194c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001952:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001958:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001964:	f043 0204 	orr.w	r2, r3, #4
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800196c:	68f8      	ldr	r0, [r7, #12]
 800196e:	f7ff fe01 	bl	8001574 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001972:	bf00      	nop
 8001974:	3710      	adds	r7, #16
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}

0800197a <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800197a:	b580      	push	{r7, lr}
 800197c:	b084      	sub	sp, #16
 800197e:	af00      	add	r7, sp, #0
 8001980:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d101      	bne.n	800198c <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001988:	2301      	movs	r3, #1
 800198a:	e0ed      	b.n	8001b68 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001992:	b2db      	uxtb	r3, r3
 8001994:	2b00      	cmp	r3, #0
 8001996:	d102      	bne.n	800199e <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001998:	6878      	ldr	r0, [r7, #4]
 800199a:	f7fe fd13 	bl	80003c4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	681a      	ldr	r2, [r3, #0]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f042 0201 	orr.w	r2, r2, #1
 80019ac:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80019ae:	f7ff fbeb 	bl	8001188 <HAL_GetTick>
 80019b2:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80019b4:	e012      	b.n	80019dc <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80019b6:	f7ff fbe7 	bl	8001188 <HAL_GetTick>
 80019ba:	4602      	mov	r2, r0
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	2b0a      	cmp	r3, #10
 80019c2:	d90b      	bls.n	80019dc <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c8:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2205      	movs	r2, #5
 80019d4:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80019d8:	2301      	movs	r3, #1
 80019da:	e0c5      	b.n	8001b68 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d0e5      	beq.n	80019b6 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f022 0202 	bic.w	r2, r2, #2
 80019f8:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80019fa:	f7ff fbc5 	bl	8001188 <HAL_GetTick>
 80019fe:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001a00:	e012      	b.n	8001a28 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001a02:	f7ff fbc1 	bl	8001188 <HAL_GetTick>
 8001a06:	4602      	mov	r2, r0
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	2b0a      	cmp	r3, #10
 8001a0e:	d90b      	bls.n	8001a28 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a14:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2205      	movs	r2, #5
 8001a20:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001a24:	2301      	movs	r3, #1
 8001a26:	e09f      	b.n	8001b68 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	f003 0302 	and.w	r3, r3, #2
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d1e5      	bne.n	8001a02 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	7e1b      	ldrb	r3, [r3, #24]
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d108      	bne.n	8001a50 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001a4c:	601a      	str	r2, [r3, #0]
 8001a4e:	e007      	b.n	8001a60 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001a5e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	7e5b      	ldrb	r3, [r3, #25]
 8001a64:	2b01      	cmp	r3, #1
 8001a66:	d108      	bne.n	8001a7a <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	e007      	b.n	8001a8a <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001a88:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	7e9b      	ldrb	r3, [r3, #26]
 8001a8e:	2b01      	cmp	r3, #1
 8001a90:	d108      	bne.n	8001aa4 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f042 0220 	orr.w	r2, r2, #32
 8001aa0:	601a      	str	r2, [r3, #0]
 8001aa2:	e007      	b.n	8001ab4 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	f022 0220 	bic.w	r2, r2, #32
 8001ab2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	7edb      	ldrb	r3, [r3, #27]
 8001ab8:	2b01      	cmp	r3, #1
 8001aba:	d108      	bne.n	8001ace <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f022 0210 	bic.w	r2, r2, #16
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	e007      	b.n	8001ade <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	681a      	ldr	r2, [r3, #0]
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	f042 0210 	orr.w	r2, r2, #16
 8001adc:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	7f1b      	ldrb	r3, [r3, #28]
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d108      	bne.n	8001af8 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f042 0208 	orr.w	r2, r2, #8
 8001af4:	601a      	str	r2, [r3, #0]
 8001af6:	e007      	b.n	8001b08 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f022 0208 	bic.w	r2, r2, #8
 8001b06:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	7f5b      	ldrb	r3, [r3, #29]
 8001b0c:	2b01      	cmp	r3, #1
 8001b0e:	d108      	bne.n	8001b22 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f042 0204 	orr.w	r2, r2, #4
 8001b1e:	601a      	str	r2, [r3, #0]
 8001b20:	e007      	b.n	8001b32 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f022 0204 	bic.w	r2, r2, #4
 8001b30:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	689a      	ldr	r2, [r3, #8]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	68db      	ldr	r3, [r3, #12]
 8001b3a:	431a      	orrs	r2, r3
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	691b      	ldr	r3, [r3, #16]
 8001b40:	431a      	orrs	r2, r3
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	695b      	ldr	r3, [r3, #20]
 8001b46:	ea42 0103 	orr.w	r1, r2, r3
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	1e5a      	subs	r2, r3, #1
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	430a      	orrs	r2, r1
 8001b56:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2201      	movs	r2, #1
 8001b62:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001b66:	2300      	movs	r3, #0
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3710      	adds	r7, #16
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b087      	sub	sp, #28
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b86:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001b88:	7cfb      	ldrb	r3, [r7, #19]
 8001b8a:	2b01      	cmp	r3, #1
 8001b8c:	d003      	beq.n	8001b96 <HAL_CAN_ConfigFilter+0x26>
 8001b8e:	7cfb      	ldrb	r3, [r7, #19]
 8001b90:	2b02      	cmp	r3, #2
 8001b92:	f040 80aa 	bne.w	8001cea <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001b9c:	f043 0201 	orr.w	r2, r3, #1
 8001ba0:	697b      	ldr	r3, [r7, #20]
 8001ba2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	695b      	ldr	r3, [r3, #20]
 8001baa:	f003 031f 	and.w	r3, r3, #31
 8001bae:	2201      	movs	r2, #1
 8001bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb4:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	43db      	mvns	r3, r3
 8001bc0:	401a      	ands	r2, r3
 8001bc2:	697b      	ldr	r3, [r7, #20]
 8001bc4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	69db      	ldr	r3, [r3, #28]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d123      	bne.n	8001c18 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	43db      	mvns	r3, r3
 8001bda:	401a      	ands	r2, r3
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001bee:	683a      	ldr	r2, [r7, #0]
 8001bf0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001bf2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	3248      	adds	r2, #72	; 0x48
 8001bf8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c0c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c0e:	6979      	ldr	r1, [r7, #20]
 8001c10:	3348      	adds	r3, #72	; 0x48
 8001c12:	00db      	lsls	r3, r3, #3
 8001c14:	440b      	add	r3, r1
 8001c16:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	69db      	ldr	r3, [r3, #28]
 8001c1c:	2b01      	cmp	r3, #1
 8001c1e:	d122      	bne.n	8001c66 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	431a      	orrs	r2, r3
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c3c:	683a      	ldr	r2, [r7, #0]
 8001c3e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001c40:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	3248      	adds	r2, #72	; 0x48
 8001c46:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	68db      	ldr	r3, [r3, #12]
 8001c54:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001c5a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001c5c:	6979      	ldr	r1, [r7, #20]
 8001c5e:	3348      	adds	r3, #72	; 0x48
 8001c60:	00db      	lsls	r3, r3, #3
 8001c62:	440b      	add	r3, r1
 8001c64:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	699b      	ldr	r3, [r3, #24]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d109      	bne.n	8001c82 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	43db      	mvns	r3, r3
 8001c78:	401a      	ands	r2, r3
 8001c7a:	697b      	ldr	r3, [r7, #20]
 8001c7c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8001c80:	e007      	b.n	8001c92 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001c82:	697b      	ldr	r3, [r7, #20]
 8001c84:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	431a      	orrs	r2, r3
 8001c8c:	697b      	ldr	r3, [r7, #20]
 8001c8e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	691b      	ldr	r3, [r3, #16]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d109      	bne.n	8001cae <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	43db      	mvns	r3, r3
 8001ca4:	401a      	ands	r2, r3
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8001cac:	e007      	b.n	8001cbe <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	431a      	orrs	r2, r3
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	6a1b      	ldr	r3, [r3, #32]
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d107      	bne.n	8001cd6 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	431a      	orrs	r2, r3
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001cdc:	f023 0201 	bic.w	r2, r3, #1
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	e006      	b.n	8001cf8 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cee:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
  }
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	371c      	adds	r7, #28
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bc80      	pop	{r7}
 8001d00:	4770      	bx	lr

08001d02 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001d02:	b580      	push	{r7, lr}
 8001d04:	b084      	sub	sp, #16
 8001d06:	af00      	add	r7, sp, #0
 8001d08:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d12e      	bne.n	8001d74 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2202      	movs	r2, #2
 8001d1a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	681a      	ldr	r2, [r3, #0]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f022 0201 	bic.w	r2, r2, #1
 8001d2c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001d2e:	f7ff fa2b 	bl	8001188 <HAL_GetTick>
 8001d32:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001d34:	e012      	b.n	8001d5c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001d36:	f7ff fa27 	bl	8001188 <HAL_GetTick>
 8001d3a:	4602      	mov	r2, r0
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	2b0a      	cmp	r3, #10
 8001d42:	d90b      	bls.n	8001d5c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d48:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2205      	movs	r2, #5
 8001d54:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001d58:	2301      	movs	r3, #1
 8001d5a:	e012      	b.n	8001d82 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	f003 0301 	and.w	r3, r3, #1
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d1e5      	bne.n	8001d36 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001d70:	2300      	movs	r3, #0
 8001d72:	e006      	b.n	8001d82 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d78:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
  }
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3710      	adds	r7, #16
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}

08001d8a <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	b089      	sub	sp, #36	; 0x24
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	60f8      	str	r0, [r7, #12]
 8001d92:	60b9      	str	r1, [r7, #8]
 8001d94:	607a      	str	r2, [r7, #4]
 8001d96:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d9e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001da8:	7ffb      	ldrb	r3, [r7, #31]
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d003      	beq.n	8001db6 <HAL_CAN_AddTxMessage+0x2c>
 8001dae:	7ffb      	ldrb	r3, [r7, #31]
 8001db0:	2b02      	cmp	r3, #2
 8001db2:	f040 80ad 	bne.w	8001f10 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d10a      	bne.n	8001dd6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001dc0:	69bb      	ldr	r3, [r7, #24]
 8001dc2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d105      	bne.n	8001dd6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	f000 8095 	beq.w	8001f00 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001dd6:	69bb      	ldr	r3, [r7, #24]
 8001dd8:	0e1b      	lsrs	r3, r3, #24
 8001dda:	f003 0303 	and.w	r3, r3, #3
 8001dde:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001de0:	2201      	movs	r2, #1
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	409a      	lsls	r2, r3
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001dea:	68bb      	ldr	r3, [r7, #8]
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d10d      	bne.n	8001e0e <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001dfc:	68f9      	ldr	r1, [r7, #12]
 8001dfe:	6809      	ldr	r1, [r1, #0]
 8001e00:	431a      	orrs	r2, r3
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	3318      	adds	r3, #24
 8001e06:	011b      	lsls	r3, r3, #4
 8001e08:	440b      	add	r3, r1
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	e00f      	b.n	8001e2e <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001e0e:	68bb      	ldr	r3, [r7, #8]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001e18:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001e1a:	68bb      	ldr	r3, [r7, #8]
 8001e1c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001e1e:	68f9      	ldr	r1, [r7, #12]
 8001e20:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001e22:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	3318      	adds	r3, #24
 8001e28:	011b      	lsls	r3, r3, #4
 8001e2a:	440b      	add	r3, r1
 8001e2c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	6819      	ldr	r1, [r3, #0]
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	691a      	ldr	r2, [r3, #16]
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	3318      	adds	r3, #24
 8001e3a:	011b      	lsls	r3, r3, #4
 8001e3c:	440b      	add	r3, r1
 8001e3e:	3304      	adds	r3, #4
 8001e40:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001e42:	68bb      	ldr	r3, [r7, #8]
 8001e44:	7d1b      	ldrb	r3, [r3, #20]
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d111      	bne.n	8001e6e <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	3318      	adds	r3, #24
 8001e52:	011b      	lsls	r3, r3, #4
 8001e54:	4413      	add	r3, r2
 8001e56:	3304      	adds	r3, #4
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	68fa      	ldr	r2, [r7, #12]
 8001e5c:	6811      	ldr	r1, [r2, #0]
 8001e5e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	3318      	adds	r3, #24
 8001e66:	011b      	lsls	r3, r3, #4
 8001e68:	440b      	add	r3, r1
 8001e6a:	3304      	adds	r3, #4
 8001e6c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	3307      	adds	r3, #7
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	061a      	lsls	r2, r3, #24
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	3306      	adds	r3, #6
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	041b      	lsls	r3, r3, #16
 8001e7e:	431a      	orrs	r2, r3
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	3305      	adds	r3, #5
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	021b      	lsls	r3, r3, #8
 8001e88:	4313      	orrs	r3, r2
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	3204      	adds	r2, #4
 8001e8e:	7812      	ldrb	r2, [r2, #0]
 8001e90:	4610      	mov	r0, r2
 8001e92:	68fa      	ldr	r2, [r7, #12]
 8001e94:	6811      	ldr	r1, [r2, #0]
 8001e96:	ea43 0200 	orr.w	r2, r3, r0
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	011b      	lsls	r3, r3, #4
 8001e9e:	440b      	add	r3, r1
 8001ea0:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001ea4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	3303      	adds	r3, #3
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	061a      	lsls	r2, r3, #24
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	3302      	adds	r3, #2
 8001eb2:	781b      	ldrb	r3, [r3, #0]
 8001eb4:	041b      	lsls	r3, r3, #16
 8001eb6:	431a      	orrs	r2, r3
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	3301      	adds	r3, #1
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	021b      	lsls	r3, r3, #8
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	7812      	ldrb	r2, [r2, #0]
 8001ec6:	4610      	mov	r0, r2
 8001ec8:	68fa      	ldr	r2, [r7, #12]
 8001eca:	6811      	ldr	r1, [r2, #0]
 8001ecc:	ea43 0200 	orr.w	r2, r3, r0
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	011b      	lsls	r3, r3, #4
 8001ed4:	440b      	add	r3, r1
 8001ed6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8001eda:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	3318      	adds	r3, #24
 8001ee4:	011b      	lsls	r3, r3, #4
 8001ee6:	4413      	add	r3, r2
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	68fa      	ldr	r2, [r7, #12]
 8001eec:	6811      	ldr	r1, [r2, #0]
 8001eee:	f043 0201 	orr.w	r2, r3, #1
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	3318      	adds	r3, #24
 8001ef6:	011b      	lsls	r3, r3, #4
 8001ef8:	440b      	add	r3, r1
 8001efa:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001efc:	2300      	movs	r3, #0
 8001efe:	e00e      	b.n	8001f1e <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f04:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e006      	b.n	8001f1e <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f14:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
  }
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3724      	adds	r7, #36	; 0x24
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bc80      	pop	{r7}
 8001f26:	4770      	bx	lr

08001f28 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b087      	sub	sp, #28
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]
 8001f34:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f3c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001f3e:	7dfb      	ldrb	r3, [r7, #23]
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d003      	beq.n	8001f4c <HAL_CAN_GetRxMessage+0x24>
 8001f44:	7dfb      	ldrb	r3, [r7, #23]
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	f040 8103 	bne.w	8002152 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d10e      	bne.n	8001f70 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	f003 0303 	and.w	r3, r3, #3
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d116      	bne.n	8001f8e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f64:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e0f7      	b.n	8002160 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	691b      	ldr	r3, [r3, #16]
 8001f76:	f003 0303 	and.w	r3, r3, #3
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d107      	bne.n	8001f8e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f82:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e0e8      	b.n	8002160 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	68bb      	ldr	r3, [r7, #8]
 8001f94:	331b      	adds	r3, #27
 8001f96:	011b      	lsls	r3, r3, #4
 8001f98:	4413      	add	r3, r2
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 0204 	and.w	r2, r3, #4
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d10c      	bne.n	8001fc6 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	331b      	adds	r3, #27
 8001fb4:	011b      	lsls	r3, r3, #4
 8001fb6:	4413      	add	r3, r2
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	0d5b      	lsrs	r3, r3, #21
 8001fbc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	601a      	str	r2, [r3, #0]
 8001fc4:	e00b      	b.n	8001fde <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	68bb      	ldr	r3, [r7, #8]
 8001fcc:	331b      	adds	r3, #27
 8001fce:	011b      	lsls	r3, r3, #4
 8001fd0:	4413      	add	r3, r2
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	08db      	lsrs	r3, r3, #3
 8001fd6:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	331b      	adds	r3, #27
 8001fe6:	011b      	lsls	r3, r3, #4
 8001fe8:	4413      	add	r3, r2
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 0202 	and.w	r2, r3, #2
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	331b      	adds	r3, #27
 8001ffc:	011b      	lsls	r3, r3, #4
 8001ffe:	4413      	add	r3, r2
 8002000:	3304      	adds	r3, #4
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f003 0308 	and.w	r3, r3, #8
 8002008:	2b00      	cmp	r3, #0
 800200a:	d003      	beq.n	8002014 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2208      	movs	r2, #8
 8002010:	611a      	str	r2, [r3, #16]
 8002012:	e00b      	b.n	800202c <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	331b      	adds	r3, #27
 800201c:	011b      	lsls	r3, r3, #4
 800201e:	4413      	add	r3, r2
 8002020:	3304      	adds	r3, #4
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f003 020f 	and.w	r2, r3, #15
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	331b      	adds	r3, #27
 8002034:	011b      	lsls	r3, r3, #4
 8002036:	4413      	add	r3, r2
 8002038:	3304      	adds	r3, #4
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	0a1b      	lsrs	r3, r3, #8
 800203e:	b2da      	uxtb	r2, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	331b      	adds	r3, #27
 800204c:	011b      	lsls	r3, r3, #4
 800204e:	4413      	add	r3, r2
 8002050:	3304      	adds	r3, #4
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	0c1b      	lsrs	r3, r3, #16
 8002056:	b29a      	uxth	r2, r3
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	011b      	lsls	r3, r3, #4
 8002064:	4413      	add	r3, r2
 8002066:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	b2da      	uxtb	r2, r3
 800206e:	683b      	ldr	r3, [r7, #0]
 8002070:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	011b      	lsls	r3, r3, #4
 800207a:	4413      	add	r3, r2
 800207c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	0a1a      	lsrs	r2, r3, #8
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	3301      	adds	r3, #1
 8002088:	b2d2      	uxtb	r2, r2
 800208a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	68bb      	ldr	r3, [r7, #8]
 8002092:	011b      	lsls	r3, r3, #4
 8002094:	4413      	add	r3, r2
 8002096:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	0c1a      	lsrs	r2, r3, #16
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	3302      	adds	r3, #2
 80020a2:	b2d2      	uxtb	r2, r2
 80020a4:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	011b      	lsls	r3, r3, #4
 80020ae:	4413      	add	r3, r2
 80020b0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	0e1a      	lsrs	r2, r3, #24
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	3303      	adds	r3, #3
 80020bc:	b2d2      	uxtb	r2, r2
 80020be:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	011b      	lsls	r3, r3, #4
 80020c8:	4413      	add	r3, r2
 80020ca:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	3304      	adds	r3, #4
 80020d4:	b2d2      	uxtb	r2, r2
 80020d6:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	011b      	lsls	r3, r3, #4
 80020e0:	4413      	add	r3, r2
 80020e2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	0a1a      	lsrs	r2, r3, #8
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	3305      	adds	r3, #5
 80020ee:	b2d2      	uxtb	r2, r2
 80020f0:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	011b      	lsls	r3, r3, #4
 80020fa:	4413      	add	r3, r2
 80020fc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	0c1a      	lsrs	r2, r3, #16
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	3306      	adds	r3, #6
 8002108:	b2d2      	uxtb	r2, r2
 800210a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681a      	ldr	r2, [r3, #0]
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	011b      	lsls	r3, r3, #4
 8002114:	4413      	add	r3, r2
 8002116:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	0e1a      	lsrs	r2, r3, #24
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	3307      	adds	r3, #7
 8002122:	b2d2      	uxtb	r2, r2
 8002124:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d108      	bne.n	800213e <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	68da      	ldr	r2, [r3, #12]
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f042 0220 	orr.w	r2, r2, #32
 800213a:	60da      	str	r2, [r3, #12]
 800213c:	e007      	b.n	800214e <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	691a      	ldr	r2, [r3, #16]
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f042 0220 	orr.w	r2, r2, #32
 800214c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800214e:	2300      	movs	r3, #0
 8002150:	e006      	b.n	8002160 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002156:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
  }
}
 8002160:	4618      	mov	r0, r3
 8002162:	371c      	adds	r7, #28
 8002164:	46bd      	mov	sp, r7
 8002166:	bc80      	pop	{r7}
 8002168:	4770      	bx	lr

0800216a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800216a:	b480      	push	{r7}
 800216c:	b085      	sub	sp, #20
 800216e:	af00      	add	r7, sp, #0
 8002170:	6078      	str	r0, [r7, #4]
 8002172:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	f893 3020 	ldrb.w	r3, [r3, #32]
 800217a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800217c:	7bfb      	ldrb	r3, [r7, #15]
 800217e:	2b01      	cmp	r3, #1
 8002180:	d002      	beq.n	8002188 <HAL_CAN_ActivateNotification+0x1e>
 8002182:	7bfb      	ldrb	r3, [r7, #15]
 8002184:	2b02      	cmp	r3, #2
 8002186:	d109      	bne.n	800219c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	6959      	ldr	r1, [r3, #20]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	683a      	ldr	r2, [r7, #0]
 8002194:	430a      	orrs	r2, r1
 8002196:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002198:	2300      	movs	r3, #0
 800219a:	e006      	b.n	80021aa <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
  }
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3714      	adds	r7, #20
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bc80      	pop	{r7}
 80021b2:	4770      	bx	lr

080021b4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b08a      	sub	sp, #40	; 0x28
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80021bc:	2300      	movs	r3, #0
 80021be:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	695b      	ldr	r3, [r3, #20]
 80021c6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	689b      	ldr	r3, [r3, #8]
 80021d6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	68db      	ldr	r3, [r3, #12]
 80021de:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	691b      	ldr	r3, [r3, #16]
 80021e6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	699b      	ldr	r3, [r3, #24]
 80021ee:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80021f0:	6a3b      	ldr	r3, [r7, #32]
 80021f2:	f003 0301 	and.w	r3, r3, #1
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d07c      	beq.n	80022f4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80021fa:	69bb      	ldr	r3, [r7, #24]
 80021fc:	f003 0301 	and.w	r3, r3, #1
 8002200:	2b00      	cmp	r3, #0
 8002202:	d023      	beq.n	800224c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2201      	movs	r2, #1
 800220a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800220c:	69bb      	ldr	r3, [r7, #24]
 800220e:	f003 0302 	and.w	r3, r3, #2
 8002212:	2b00      	cmp	r3, #0
 8002214:	d003      	beq.n	800221e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002216:	6878      	ldr	r0, [r7, #4]
 8002218:	f000 f983 	bl	8002522 <HAL_CAN_TxMailbox0CompleteCallback>
 800221c:	e016      	b.n	800224c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800221e:	69bb      	ldr	r3, [r7, #24]
 8002220:	f003 0304 	and.w	r3, r3, #4
 8002224:	2b00      	cmp	r3, #0
 8002226:	d004      	beq.n	8002232 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800222a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800222e:	627b      	str	r3, [r7, #36]	; 0x24
 8002230:	e00c      	b.n	800224c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002232:	69bb      	ldr	r3, [r7, #24]
 8002234:	f003 0308 	and.w	r3, r3, #8
 8002238:	2b00      	cmp	r3, #0
 800223a:	d004      	beq.n	8002246 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800223c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800223e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002242:	627b      	str	r3, [r7, #36]	; 0x24
 8002244:	e002      	b.n	800224c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002246:	6878      	ldr	r0, [r7, #4]
 8002248:	f000 f986 	bl	8002558 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800224c:	69bb      	ldr	r3, [r7, #24]
 800224e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002252:	2b00      	cmp	r3, #0
 8002254:	d024      	beq.n	80022a0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800225e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002260:	69bb      	ldr	r3, [r7, #24]
 8002262:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002266:	2b00      	cmp	r3, #0
 8002268:	d003      	beq.n	8002272 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800226a:	6878      	ldr	r0, [r7, #4]
 800226c:	f000 f962 	bl	8002534 <HAL_CAN_TxMailbox1CompleteCallback>
 8002270:	e016      	b.n	80022a0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002272:	69bb      	ldr	r3, [r7, #24]
 8002274:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002278:	2b00      	cmp	r3, #0
 800227a:	d004      	beq.n	8002286 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800227c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800227e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002282:	627b      	str	r3, [r7, #36]	; 0x24
 8002284:	e00c      	b.n	80022a0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002286:	69bb      	ldr	r3, [r7, #24]
 8002288:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800228c:	2b00      	cmp	r3, #0
 800228e:	d004      	beq.n	800229a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002292:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002296:	627b      	str	r3, [r7, #36]	; 0x24
 8002298:	e002      	b.n	80022a0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f000 f965 	bl	800256a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80022a0:	69bb      	ldr	r3, [r7, #24]
 80022a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d024      	beq.n	80022f4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80022b2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80022b4:	69bb      	ldr	r3, [r7, #24]
 80022b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d003      	beq.n	80022c6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80022be:	6878      	ldr	r0, [r7, #4]
 80022c0:	f000 f941 	bl	8002546 <HAL_CAN_TxMailbox2CompleteCallback>
 80022c4:	e016      	b.n	80022f4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80022c6:	69bb      	ldr	r3, [r7, #24]
 80022c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d004      	beq.n	80022da <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80022d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022d6:	627b      	str	r3, [r7, #36]	; 0x24
 80022d8:	e00c      	b.n	80022f4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80022da:	69bb      	ldr	r3, [r7, #24]
 80022dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d004      	beq.n	80022ee <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80022e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80022ea:	627b      	str	r3, [r7, #36]	; 0x24
 80022ec:	e002      	b.n	80022f4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f000 f944 	bl	800257c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80022f4:	6a3b      	ldr	r3, [r7, #32]
 80022f6:	f003 0308 	and.w	r3, r3, #8
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d00c      	beq.n	8002318 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	f003 0310 	and.w	r3, r3, #16
 8002304:	2b00      	cmp	r3, #0
 8002306:	d007      	beq.n	8002318 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800230a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800230e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	2210      	movs	r2, #16
 8002316:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002318:	6a3b      	ldr	r3, [r7, #32]
 800231a:	f003 0304 	and.w	r3, r3, #4
 800231e:	2b00      	cmp	r3, #0
 8002320:	d00b      	beq.n	800233a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	f003 0308 	and.w	r3, r3, #8
 8002328:	2b00      	cmp	r3, #0
 800232a:	d006      	beq.n	800233a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	2208      	movs	r2, #8
 8002332:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f000 f92a 	bl	800258e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800233a:	6a3b      	ldr	r3, [r7, #32]
 800233c:	f003 0302 	and.w	r3, r3, #2
 8002340:	2b00      	cmp	r3, #0
 8002342:	d009      	beq.n	8002358 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	68db      	ldr	r3, [r3, #12]
 800234a:	f003 0303 	and.w	r3, r3, #3
 800234e:	2b00      	cmp	r3, #0
 8002350:	d002      	beq.n	8002358 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	f7fe fd36 	bl	8000dc4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002358:	6a3b      	ldr	r3, [r7, #32]
 800235a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800235e:	2b00      	cmp	r3, #0
 8002360:	d00c      	beq.n	800237c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	f003 0310 	and.w	r3, r3, #16
 8002368:	2b00      	cmp	r3, #0
 800236a:	d007      	beq.n	800237c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800236c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800236e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002372:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	2210      	movs	r2, #16
 800237a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800237c:	6a3b      	ldr	r3, [r7, #32]
 800237e:	f003 0320 	and.w	r3, r3, #32
 8002382:	2b00      	cmp	r3, #0
 8002384:	d00b      	beq.n	800239e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	f003 0308 	and.w	r3, r3, #8
 800238c:	2b00      	cmp	r3, #0
 800238e:	d006      	beq.n	800239e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2208      	movs	r2, #8
 8002396:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002398:	6878      	ldr	r0, [r7, #4]
 800239a:	f000 f90a 	bl	80025b2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800239e:	6a3b      	ldr	r3, [r7, #32]
 80023a0:	f003 0310 	and.w	r3, r3, #16
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d009      	beq.n	80023bc <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	691b      	ldr	r3, [r3, #16]
 80023ae:	f003 0303 	and.w	r3, r3, #3
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d002      	beq.n	80023bc <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80023b6:	6878      	ldr	r0, [r7, #4]
 80023b8:	f000 f8f2 	bl	80025a0 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80023bc:	6a3b      	ldr	r3, [r7, #32]
 80023be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d00b      	beq.n	80023de <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80023c6:	69fb      	ldr	r3, [r7, #28]
 80023c8:	f003 0310 	and.w	r3, r3, #16
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d006      	beq.n	80023de <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2210      	movs	r2, #16
 80023d6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	f000 f8f3 	bl	80025c4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80023de:	6a3b      	ldr	r3, [r7, #32]
 80023e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d00b      	beq.n	8002400 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80023e8:	69fb      	ldr	r3, [r7, #28]
 80023ea:	f003 0308 	and.w	r3, r3, #8
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d006      	beq.n	8002400 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	2208      	movs	r2, #8
 80023f8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f000 f8eb 	bl	80025d6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002400:	6a3b      	ldr	r3, [r7, #32]
 8002402:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d07b      	beq.n	8002502 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	f003 0304 	and.w	r3, r3, #4
 8002410:	2b00      	cmp	r3, #0
 8002412:	d072      	beq.n	80024fa <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002414:	6a3b      	ldr	r3, [r7, #32]
 8002416:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800241a:	2b00      	cmp	r3, #0
 800241c:	d008      	beq.n	8002430 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002424:	2b00      	cmp	r3, #0
 8002426:	d003      	beq.n	8002430 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800242a:	f043 0301 	orr.w	r3, r3, #1
 800242e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002430:	6a3b      	ldr	r3, [r7, #32]
 8002432:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002436:	2b00      	cmp	r3, #0
 8002438:	d008      	beq.n	800244c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002440:	2b00      	cmp	r3, #0
 8002442:	d003      	beq.n	800244c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002446:	f043 0302 	orr.w	r3, r3, #2
 800244a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800244c:	6a3b      	ldr	r3, [r7, #32]
 800244e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002452:	2b00      	cmp	r3, #0
 8002454:	d008      	beq.n	8002468 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800245c:	2b00      	cmp	r3, #0
 800245e:	d003      	beq.n	8002468 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002462:	f043 0304 	orr.w	r3, r3, #4
 8002466:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002468:	6a3b      	ldr	r3, [r7, #32]
 800246a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800246e:	2b00      	cmp	r3, #0
 8002470:	d043      	beq.n	80024fa <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002478:	2b00      	cmp	r3, #0
 800247a:	d03e      	beq.n	80024fa <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002482:	2b60      	cmp	r3, #96	; 0x60
 8002484:	d02b      	beq.n	80024de <HAL_CAN_IRQHandler+0x32a>
 8002486:	2b60      	cmp	r3, #96	; 0x60
 8002488:	d82e      	bhi.n	80024e8 <HAL_CAN_IRQHandler+0x334>
 800248a:	2b50      	cmp	r3, #80	; 0x50
 800248c:	d022      	beq.n	80024d4 <HAL_CAN_IRQHandler+0x320>
 800248e:	2b50      	cmp	r3, #80	; 0x50
 8002490:	d82a      	bhi.n	80024e8 <HAL_CAN_IRQHandler+0x334>
 8002492:	2b40      	cmp	r3, #64	; 0x40
 8002494:	d019      	beq.n	80024ca <HAL_CAN_IRQHandler+0x316>
 8002496:	2b40      	cmp	r3, #64	; 0x40
 8002498:	d826      	bhi.n	80024e8 <HAL_CAN_IRQHandler+0x334>
 800249a:	2b30      	cmp	r3, #48	; 0x30
 800249c:	d010      	beq.n	80024c0 <HAL_CAN_IRQHandler+0x30c>
 800249e:	2b30      	cmp	r3, #48	; 0x30
 80024a0:	d822      	bhi.n	80024e8 <HAL_CAN_IRQHandler+0x334>
 80024a2:	2b10      	cmp	r3, #16
 80024a4:	d002      	beq.n	80024ac <HAL_CAN_IRQHandler+0x2f8>
 80024a6:	2b20      	cmp	r3, #32
 80024a8:	d005      	beq.n	80024b6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80024aa:	e01d      	b.n	80024e8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80024ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ae:	f043 0308 	orr.w	r3, r3, #8
 80024b2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80024b4:	e019      	b.n	80024ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80024b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b8:	f043 0310 	orr.w	r3, r3, #16
 80024bc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80024be:	e014      	b.n	80024ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80024c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024c2:	f043 0320 	orr.w	r3, r3, #32
 80024c6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80024c8:	e00f      	b.n	80024ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80024ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80024d0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80024d2:	e00a      	b.n	80024ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80024d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024da:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80024dc:	e005      	b.n	80024ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80024de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024e4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80024e6:	e000      	b.n	80024ea <HAL_CAN_IRQHandler+0x336>
            break;
 80024e8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	699a      	ldr	r2, [r3, #24]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80024f8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	2204      	movs	r2, #4
 8002500:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002504:	2b00      	cmp	r3, #0
 8002506:	d008      	beq.n	800251a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800250c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800250e:	431a      	orrs	r2, r3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002514:	6878      	ldr	r0, [r7, #4]
 8002516:	f000 f867 	bl	80025e8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800251a:	bf00      	nop
 800251c:	3728      	adds	r7, #40	; 0x28
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}

08002522 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002522:	b480      	push	{r7}
 8002524:	b083      	sub	sp, #12
 8002526:	af00      	add	r7, sp, #0
 8002528:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800252a:	bf00      	nop
 800252c:	370c      	adds	r7, #12
 800252e:	46bd      	mov	sp, r7
 8002530:	bc80      	pop	{r7}
 8002532:	4770      	bx	lr

08002534 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800253c:	bf00      	nop
 800253e:	370c      	adds	r7, #12
 8002540:	46bd      	mov	sp, r7
 8002542:	bc80      	pop	{r7}
 8002544:	4770      	bx	lr

08002546 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002546:	b480      	push	{r7}
 8002548:	b083      	sub	sp, #12
 800254a:	af00      	add	r7, sp, #0
 800254c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800254e:	bf00      	nop
 8002550:	370c      	adds	r7, #12
 8002552:	46bd      	mov	sp, r7
 8002554:	bc80      	pop	{r7}
 8002556:	4770      	bx	lr

08002558 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002560:	bf00      	nop
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	bc80      	pop	{r7}
 8002568:	4770      	bx	lr

0800256a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800256a:	b480      	push	{r7}
 800256c:	b083      	sub	sp, #12
 800256e:	af00      	add	r7, sp, #0
 8002570:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002572:	bf00      	nop
 8002574:	370c      	adds	r7, #12
 8002576:	46bd      	mov	sp, r7
 8002578:	bc80      	pop	{r7}
 800257a:	4770      	bx	lr

0800257c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002584:	bf00      	nop
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	bc80      	pop	{r7}
 800258c:	4770      	bx	lr

0800258e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800258e:	b480      	push	{r7}
 8002590:	b083      	sub	sp, #12
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002596:	bf00      	nop
 8002598:	370c      	adds	r7, #12
 800259a:	46bd      	mov	sp, r7
 800259c:	bc80      	pop	{r7}
 800259e:	4770      	bx	lr

080025a0 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80025a8:	bf00      	nop
 80025aa:	370c      	adds	r7, #12
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bc80      	pop	{r7}
 80025b0:	4770      	bx	lr

080025b2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80025b2:	b480      	push	{r7}
 80025b4:	b083      	sub	sp, #12
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80025ba:	bf00      	nop
 80025bc:	370c      	adds	r7, #12
 80025be:	46bd      	mov	sp, r7
 80025c0:	bc80      	pop	{r7}
 80025c2:	4770      	bx	lr

080025c4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80025cc:	bf00      	nop
 80025ce:	370c      	adds	r7, #12
 80025d0:	46bd      	mov	sp, r7
 80025d2:	bc80      	pop	{r7}
 80025d4:	4770      	bx	lr

080025d6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80025d6:	b480      	push	{r7}
 80025d8:	b083      	sub	sp, #12
 80025da:	af00      	add	r7, sp, #0
 80025dc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80025de:	bf00      	nop
 80025e0:	370c      	adds	r7, #12
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bc80      	pop	{r7}
 80025e6:	4770      	bx	lr

080025e8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80025f0:	bf00      	nop
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bc80      	pop	{r7}
 80025f8:	4770      	bx	lr
	...

080025fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025fc:	b480      	push	{r7}
 80025fe:	b085      	sub	sp, #20
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	f003 0307 	and.w	r3, r3, #7
 800260a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800260c:	4b0c      	ldr	r3, [pc, #48]	; (8002640 <__NVIC_SetPriorityGrouping+0x44>)
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002612:	68ba      	ldr	r2, [r7, #8]
 8002614:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002618:	4013      	ands	r3, r2
 800261a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002620:	68bb      	ldr	r3, [r7, #8]
 8002622:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002624:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002628:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800262c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800262e:	4a04      	ldr	r2, [pc, #16]	; (8002640 <__NVIC_SetPriorityGrouping+0x44>)
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	60d3      	str	r3, [r2, #12]
}
 8002634:	bf00      	nop
 8002636:	3714      	adds	r7, #20
 8002638:	46bd      	mov	sp, r7
 800263a:	bc80      	pop	{r7}
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	e000ed00 	.word	0xe000ed00

08002644 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002644:	b480      	push	{r7}
 8002646:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002648:	4b04      	ldr	r3, [pc, #16]	; (800265c <__NVIC_GetPriorityGrouping+0x18>)
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	0a1b      	lsrs	r3, r3, #8
 800264e:	f003 0307 	and.w	r3, r3, #7
}
 8002652:	4618      	mov	r0, r3
 8002654:	46bd      	mov	sp, r7
 8002656:	bc80      	pop	{r7}
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	e000ed00 	.word	0xe000ed00

08002660 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002660:	b480      	push	{r7}
 8002662:	b083      	sub	sp, #12
 8002664:	af00      	add	r7, sp, #0
 8002666:	4603      	mov	r3, r0
 8002668:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800266a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800266e:	2b00      	cmp	r3, #0
 8002670:	db0b      	blt.n	800268a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002672:	79fb      	ldrb	r3, [r7, #7]
 8002674:	f003 021f 	and.w	r2, r3, #31
 8002678:	4906      	ldr	r1, [pc, #24]	; (8002694 <__NVIC_EnableIRQ+0x34>)
 800267a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800267e:	095b      	lsrs	r3, r3, #5
 8002680:	2001      	movs	r0, #1
 8002682:	fa00 f202 	lsl.w	r2, r0, r2
 8002686:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800268a:	bf00      	nop
 800268c:	370c      	adds	r7, #12
 800268e:	46bd      	mov	sp, r7
 8002690:	bc80      	pop	{r7}
 8002692:	4770      	bx	lr
 8002694:	e000e100 	.word	0xe000e100

08002698 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
 800269e:	4603      	mov	r3, r0
 80026a0:	6039      	str	r1, [r7, #0]
 80026a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	db0a      	blt.n	80026c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	b2da      	uxtb	r2, r3
 80026b0:	490c      	ldr	r1, [pc, #48]	; (80026e4 <__NVIC_SetPriority+0x4c>)
 80026b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b6:	0112      	lsls	r2, r2, #4
 80026b8:	b2d2      	uxtb	r2, r2
 80026ba:	440b      	add	r3, r1
 80026bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026c0:	e00a      	b.n	80026d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	b2da      	uxtb	r2, r3
 80026c6:	4908      	ldr	r1, [pc, #32]	; (80026e8 <__NVIC_SetPriority+0x50>)
 80026c8:	79fb      	ldrb	r3, [r7, #7]
 80026ca:	f003 030f 	and.w	r3, r3, #15
 80026ce:	3b04      	subs	r3, #4
 80026d0:	0112      	lsls	r2, r2, #4
 80026d2:	b2d2      	uxtb	r2, r2
 80026d4:	440b      	add	r3, r1
 80026d6:	761a      	strb	r2, [r3, #24]
}
 80026d8:	bf00      	nop
 80026da:	370c      	adds	r7, #12
 80026dc:	46bd      	mov	sp, r7
 80026de:	bc80      	pop	{r7}
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	e000e100 	.word	0xe000e100
 80026e8:	e000ed00 	.word	0xe000ed00

080026ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b089      	sub	sp, #36	; 0x24
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	f003 0307 	and.w	r3, r3, #7
 80026fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002700:	69fb      	ldr	r3, [r7, #28]
 8002702:	f1c3 0307 	rsb	r3, r3, #7
 8002706:	2b04      	cmp	r3, #4
 8002708:	bf28      	it	cs
 800270a:	2304      	movcs	r3, #4
 800270c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800270e:	69fb      	ldr	r3, [r7, #28]
 8002710:	3304      	adds	r3, #4
 8002712:	2b06      	cmp	r3, #6
 8002714:	d902      	bls.n	800271c <NVIC_EncodePriority+0x30>
 8002716:	69fb      	ldr	r3, [r7, #28]
 8002718:	3b03      	subs	r3, #3
 800271a:	e000      	b.n	800271e <NVIC_EncodePriority+0x32>
 800271c:	2300      	movs	r3, #0
 800271e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002720:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002724:	69bb      	ldr	r3, [r7, #24]
 8002726:	fa02 f303 	lsl.w	r3, r2, r3
 800272a:	43da      	mvns	r2, r3
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	401a      	ands	r2, r3
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002734:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	fa01 f303 	lsl.w	r3, r1, r3
 800273e:	43d9      	mvns	r1, r3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002744:	4313      	orrs	r3, r2
         );
}
 8002746:	4618      	mov	r0, r3
 8002748:	3724      	adds	r7, #36	; 0x24
 800274a:	46bd      	mov	sp, r7
 800274c:	bc80      	pop	{r7}
 800274e:	4770      	bx	lr

08002750 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	3b01      	subs	r3, #1
 800275c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002760:	d301      	bcc.n	8002766 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002762:	2301      	movs	r3, #1
 8002764:	e00f      	b.n	8002786 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002766:	4a0a      	ldr	r2, [pc, #40]	; (8002790 <SysTick_Config+0x40>)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	3b01      	subs	r3, #1
 800276c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800276e:	210f      	movs	r1, #15
 8002770:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002774:	f7ff ff90 	bl	8002698 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002778:	4b05      	ldr	r3, [pc, #20]	; (8002790 <SysTick_Config+0x40>)
 800277a:	2200      	movs	r2, #0
 800277c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800277e:	4b04      	ldr	r3, [pc, #16]	; (8002790 <SysTick_Config+0x40>)
 8002780:	2207      	movs	r2, #7
 8002782:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002784:	2300      	movs	r3, #0
}
 8002786:	4618      	mov	r0, r3
 8002788:	3708      	adds	r7, #8
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	e000e010 	.word	0xe000e010

08002794 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b082      	sub	sp, #8
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	f7ff ff2d 	bl	80025fc <__NVIC_SetPriorityGrouping>
}
 80027a2:	bf00      	nop
 80027a4:	3708      	adds	r7, #8
 80027a6:	46bd      	mov	sp, r7
 80027a8:	bd80      	pop	{r7, pc}

080027aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027aa:	b580      	push	{r7, lr}
 80027ac:	b086      	sub	sp, #24
 80027ae:	af00      	add	r7, sp, #0
 80027b0:	4603      	mov	r3, r0
 80027b2:	60b9      	str	r1, [r7, #8]
 80027b4:	607a      	str	r2, [r7, #4]
 80027b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027b8:	2300      	movs	r3, #0
 80027ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027bc:	f7ff ff42 	bl	8002644 <__NVIC_GetPriorityGrouping>
 80027c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	68b9      	ldr	r1, [r7, #8]
 80027c6:	6978      	ldr	r0, [r7, #20]
 80027c8:	f7ff ff90 	bl	80026ec <NVIC_EncodePriority>
 80027cc:	4602      	mov	r2, r0
 80027ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027d2:	4611      	mov	r1, r2
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7ff ff5f 	bl	8002698 <__NVIC_SetPriority>
}
 80027da:	bf00      	nop
 80027dc:	3718      	adds	r7, #24
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}

080027e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027e2:	b580      	push	{r7, lr}
 80027e4:	b082      	sub	sp, #8
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	4603      	mov	r3, r0
 80027ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f0:	4618      	mov	r0, r3
 80027f2:	f7ff ff35 	bl	8002660 <__NVIC_EnableIRQ>
}
 80027f6:	bf00      	nop
 80027f8:	3708      	adds	r7, #8
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bd80      	pop	{r7, pc}

080027fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027fe:	b580      	push	{r7, lr}
 8002800:	b082      	sub	sp, #8
 8002802:	af00      	add	r7, sp, #0
 8002804:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002806:	6878      	ldr	r0, [r7, #4]
 8002808:	f7ff ffa2 	bl	8002750 <SysTick_Config>
 800280c:	4603      	mov	r3, r0
}
 800280e:	4618      	mov	r0, r3
 8002810:	3708      	adds	r7, #8
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
	...

08002818 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002818:	b480      	push	{r7}
 800281a:	b085      	sub	sp, #20
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002820:	2300      	movs	r3, #0
 8002822:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d101      	bne.n	800282e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e043      	b.n	80028b6 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	461a      	mov	r2, r3
 8002834:	4b22      	ldr	r3, [pc, #136]	; (80028c0 <HAL_DMA_Init+0xa8>)
 8002836:	4413      	add	r3, r2
 8002838:	4a22      	ldr	r2, [pc, #136]	; (80028c4 <HAL_DMA_Init+0xac>)
 800283a:	fba2 2303 	umull	r2, r3, r2, r3
 800283e:	091b      	lsrs	r3, r3, #4
 8002840:	009a      	lsls	r2, r3, #2
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a1f      	ldr	r2, [pc, #124]	; (80028c8 <HAL_DMA_Init+0xb0>)
 800284a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2202      	movs	r2, #2
 8002850:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002862:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002866:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002870:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	68db      	ldr	r3, [r3, #12]
 8002876:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800287c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	695b      	ldr	r3, [r3, #20]
 8002882:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002888:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	69db      	ldr	r3, [r3, #28]
 800288e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002890:	68fa      	ldr	r2, [r7, #12]
 8002892:	4313      	orrs	r3, r2
 8002894:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	68fa      	ldr	r2, [r7, #12]
 800289c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2201      	movs	r2, #1
 80028a8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80028b4:	2300      	movs	r3, #0
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3714      	adds	r7, #20
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bc80      	pop	{r7}
 80028be:	4770      	bx	lr
 80028c0:	bffdfff8 	.word	0xbffdfff8
 80028c4:	cccccccd 	.word	0xcccccccd
 80028c8:	40020000 	.word	0x40020000

080028cc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b086      	sub	sp, #24
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	60f8      	str	r0, [r7, #12]
 80028d4:	60b9      	str	r1, [r7, #8]
 80028d6:	607a      	str	r2, [r7, #4]
 80028d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80028da:	2300      	movs	r3, #0
 80028dc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	d101      	bne.n	80028ec <HAL_DMA_Start_IT+0x20>
 80028e8:	2302      	movs	r3, #2
 80028ea:	e04b      	b.n	8002984 <HAL_DMA_Start_IT+0xb8>
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	2b01      	cmp	r3, #1
 80028fe:	d13a      	bne.n	8002976 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2202      	movs	r2, #2
 8002904:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2200      	movs	r2, #0
 800290c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f022 0201 	bic.w	r2, r2, #1
 800291c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	687a      	ldr	r2, [r7, #4]
 8002922:	68b9      	ldr	r1, [r7, #8]
 8002924:	68f8      	ldr	r0, [r7, #12]
 8002926:	f000 f831 	bl	800298c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800292e:	2b00      	cmp	r3, #0
 8002930:	d008      	beq.n	8002944 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	681a      	ldr	r2, [r3, #0]
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f042 020e 	orr.w	r2, r2, #14
 8002940:	601a      	str	r2, [r3, #0]
 8002942:	e00f      	b.n	8002964 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f022 0204 	bic.w	r2, r2, #4
 8002952:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f042 020a 	orr.w	r2, r2, #10
 8002962:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f042 0201 	orr.w	r2, r2, #1
 8002972:	601a      	str	r2, [r3, #0]
 8002974:	e005      	b.n	8002982 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	2200      	movs	r2, #0
 800297a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800297e:	2302      	movs	r3, #2
 8002980:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002982:	7dfb      	ldrb	r3, [r7, #23]
}
 8002984:	4618      	mov	r0, r3
 8002986:	3718      	adds	r7, #24
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}

0800298c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800298c:	b480      	push	{r7}
 800298e:	b085      	sub	sp, #20
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
 8002998:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029a2:	2101      	movs	r1, #1
 80029a4:	fa01 f202 	lsl.w	r2, r1, r2
 80029a8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	683a      	ldr	r2, [r7, #0]
 80029b0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	2b10      	cmp	r3, #16
 80029b8:	d108      	bne.n	80029cc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	68ba      	ldr	r2, [r7, #8]
 80029c8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80029ca:	e007      	b.n	80029dc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	68ba      	ldr	r2, [r7, #8]
 80029d2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	60da      	str	r2, [r3, #12]
}
 80029dc:	bf00      	nop
 80029de:	3714      	adds	r7, #20
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bc80      	pop	{r7}
 80029e4:	4770      	bx	lr
	...

080029e8 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80029e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029ea:	b087      	sub	sp, #28
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	60b9      	str	r1, [r7, #8]
 80029f2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 80029f6:	2301      	movs	r3, #1
 80029f8:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 80029fa:	2300      	movs	r3, #0
 80029fc:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 80029fe:	2300      	movs	r3, #0
 8002a00:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002a02:	4b2f      	ldr	r3, [pc, #188]	; (8002ac0 <HAL_FLASH_Program+0xd8>)
 8002a04:	7e1b      	ldrb	r3, [r3, #24]
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d101      	bne.n	8002a0e <HAL_FLASH_Program+0x26>
 8002a0a:	2302      	movs	r3, #2
 8002a0c:	e054      	b.n	8002ab8 <HAL_FLASH_Program+0xd0>
 8002a0e:	4b2c      	ldr	r3, [pc, #176]	; (8002ac0 <HAL_FLASH_Program+0xd8>)
 8002a10:	2201      	movs	r2, #1
 8002a12:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002a14:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002a18:	f000 f8a8 	bl	8002b6c <FLASH_WaitForLastOperation>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002a20:	7dfb      	ldrb	r3, [r7, #23]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d144      	bne.n	8002ab0 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d102      	bne.n	8002a32 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002a2c:	2301      	movs	r3, #1
 8002a2e:	757b      	strb	r3, [r7, #21]
 8002a30:	e007      	b.n	8002a42 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d102      	bne.n	8002a3e <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002a38:	2302      	movs	r3, #2
 8002a3a:	757b      	strb	r3, [r7, #21]
 8002a3c:	e001      	b.n	8002a42 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002a3e:	2304      	movs	r3, #4
 8002a40:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002a42:	2300      	movs	r3, #0
 8002a44:	75bb      	strb	r3, [r7, #22]
 8002a46:	e02d      	b.n	8002aa4 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002a48:	7dbb      	ldrb	r3, [r7, #22]
 8002a4a:	005a      	lsls	r2, r3, #1
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	eb02 0c03 	add.w	ip, r2, r3
 8002a52:	7dbb      	ldrb	r3, [r7, #22]
 8002a54:	0119      	lsls	r1, r3, #4
 8002a56:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002a5a:	f1c1 0620 	rsb	r6, r1, #32
 8002a5e:	f1a1 0020 	sub.w	r0, r1, #32
 8002a62:	fa22 f401 	lsr.w	r4, r2, r1
 8002a66:	fa03 f606 	lsl.w	r6, r3, r6
 8002a6a:	4334      	orrs	r4, r6
 8002a6c:	fa23 f000 	lsr.w	r0, r3, r0
 8002a70:	4304      	orrs	r4, r0
 8002a72:	fa23 f501 	lsr.w	r5, r3, r1
 8002a76:	b2a3      	uxth	r3, r4
 8002a78:	4619      	mov	r1, r3
 8002a7a:	4660      	mov	r0, ip
 8002a7c:	f000 f85a 	bl	8002b34 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002a80:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002a84:	f000 f872 	bl	8002b6c <FLASH_WaitForLastOperation>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002a8c:	4b0d      	ldr	r3, [pc, #52]	; (8002ac4 <HAL_FLASH_Program+0xdc>)
 8002a8e:	691b      	ldr	r3, [r3, #16]
 8002a90:	4a0c      	ldr	r2, [pc, #48]	; (8002ac4 <HAL_FLASH_Program+0xdc>)
 8002a92:	f023 0301 	bic.w	r3, r3, #1
 8002a96:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002a98:	7dfb      	ldrb	r3, [r7, #23]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d107      	bne.n	8002aae <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8002a9e:	7dbb      	ldrb	r3, [r7, #22]
 8002aa0:	3301      	adds	r3, #1
 8002aa2:	75bb      	strb	r3, [r7, #22]
 8002aa4:	7dba      	ldrb	r2, [r7, #22]
 8002aa6:	7d7b      	ldrb	r3, [r7, #21]
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d3cd      	bcc.n	8002a48 <HAL_FLASH_Program+0x60>
 8002aac:	e000      	b.n	8002ab0 <HAL_FLASH_Program+0xc8>
      {
        break;
 8002aae:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002ab0:	4b03      	ldr	r3, [pc, #12]	; (8002ac0 <HAL_FLASH_Program+0xd8>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	761a      	strb	r2, [r3, #24]

  return status;
 8002ab6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	371c      	adds	r7, #28
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ac0:	20000558 	.word	0x20000558
 8002ac4:	40022000 	.word	0x40022000

08002ac8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002ad2:	4b0d      	ldr	r3, [pc, #52]	; (8002b08 <HAL_FLASH_Unlock+0x40>)
 8002ad4:	691b      	ldr	r3, [r3, #16]
 8002ad6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d00d      	beq.n	8002afa <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002ade:	4b0a      	ldr	r3, [pc, #40]	; (8002b08 <HAL_FLASH_Unlock+0x40>)
 8002ae0:	4a0a      	ldr	r2, [pc, #40]	; (8002b0c <HAL_FLASH_Unlock+0x44>)
 8002ae2:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002ae4:	4b08      	ldr	r3, [pc, #32]	; (8002b08 <HAL_FLASH_Unlock+0x40>)
 8002ae6:	4a0a      	ldr	r2, [pc, #40]	; (8002b10 <HAL_FLASH_Unlock+0x48>)
 8002ae8:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002aea:	4b07      	ldr	r3, [pc, #28]	; (8002b08 <HAL_FLASH_Unlock+0x40>)
 8002aec:	691b      	ldr	r3, [r3, #16]
 8002aee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d001      	beq.n	8002afa <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8002afa:	79fb      	ldrb	r3, [r7, #7]
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	370c      	adds	r7, #12
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bc80      	pop	{r7}
 8002b04:	4770      	bx	lr
 8002b06:	bf00      	nop
 8002b08:	40022000 	.word	0x40022000
 8002b0c:	45670123 	.word	0x45670123
 8002b10:	cdef89ab 	.word	0xcdef89ab

08002b14 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002b18:	4b05      	ldr	r3, [pc, #20]	; (8002b30 <HAL_FLASH_Lock+0x1c>)
 8002b1a:	691b      	ldr	r3, [r3, #16]
 8002b1c:	4a04      	ldr	r2, [pc, #16]	; (8002b30 <HAL_FLASH_Lock+0x1c>)
 8002b1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b22:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8002b24:	2300      	movs	r3, #0
}
 8002b26:	4618      	mov	r0, r3
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bc80      	pop	{r7}
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	40022000 	.word	0x40022000

08002b34 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002b34:	b480      	push	{r7}
 8002b36:	b083      	sub	sp, #12
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
 8002b3c:	460b      	mov	r3, r1
 8002b3e:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002b40:	4b08      	ldr	r3, [pc, #32]	; (8002b64 <FLASH_Program_HalfWord+0x30>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002b46:	4b08      	ldr	r3, [pc, #32]	; (8002b68 <FLASH_Program_HalfWord+0x34>)
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	4a07      	ldr	r2, [pc, #28]	; (8002b68 <FLASH_Program_HalfWord+0x34>)
 8002b4c:	f043 0301 	orr.w	r3, r3, #1
 8002b50:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	887a      	ldrh	r2, [r7, #2]
 8002b56:	801a      	strh	r2, [r3, #0]
}
 8002b58:	bf00      	nop
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bc80      	pop	{r7}
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	20000558 	.word	0x20000558
 8002b68:	40022000 	.word	0x40022000

08002b6c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8002b74:	f7fe fb08 	bl	8001188 <HAL_GetTick>
 8002b78:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002b7a:	e010      	b.n	8002b9e <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b82:	d00c      	beq.n	8002b9e <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d007      	beq.n	8002b9a <FLASH_WaitForLastOperation+0x2e>
 8002b8a:	f7fe fafd 	bl	8001188 <HAL_GetTick>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	687a      	ldr	r2, [r7, #4]
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d201      	bcs.n	8002b9e <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	e025      	b.n	8002bea <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002b9e:	4b15      	ldr	r3, [pc, #84]	; (8002bf4 <FLASH_WaitForLastOperation+0x88>)
 8002ba0:	68db      	ldr	r3, [r3, #12]
 8002ba2:	f003 0301 	and.w	r3, r3, #1
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d1e8      	bne.n	8002b7c <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002baa:	4b12      	ldr	r3, [pc, #72]	; (8002bf4 <FLASH_WaitForLastOperation+0x88>)
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	f003 0320 	and.w	r3, r3, #32
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d002      	beq.n	8002bbc <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002bb6:	4b0f      	ldr	r3, [pc, #60]	; (8002bf4 <FLASH_WaitForLastOperation+0x88>)
 8002bb8:	2220      	movs	r2, #32
 8002bba:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002bbc:	4b0d      	ldr	r3, [pc, #52]	; (8002bf4 <FLASH_WaitForLastOperation+0x88>)
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	f003 0310 	and.w	r3, r3, #16
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d10b      	bne.n	8002be0 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002bc8:	4b0a      	ldr	r3, [pc, #40]	; (8002bf4 <FLASH_WaitForLastOperation+0x88>)
 8002bca:	69db      	ldr	r3, [r3, #28]
 8002bcc:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d105      	bne.n	8002be0 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002bd4:	4b07      	ldr	r3, [pc, #28]	; (8002bf4 <FLASH_WaitForLastOperation+0x88>)
 8002bd6:	68db      	ldr	r3, [r3, #12]
 8002bd8:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d003      	beq.n	8002be8 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002be0:	f000 f80a 	bl	8002bf8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e000      	b.n	8002bea <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002be8:	2300      	movs	r3, #0
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3710      	adds	r7, #16
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	40022000 	.word	0x40022000

08002bf8 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002bfe:	2300      	movs	r3, #0
 8002c00:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002c02:	4b23      	ldr	r3, [pc, #140]	; (8002c90 <FLASH_SetErrorCode+0x98>)
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	f003 0310 	and.w	r3, r3, #16
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d009      	beq.n	8002c22 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002c0e:	4b21      	ldr	r3, [pc, #132]	; (8002c94 <FLASH_SetErrorCode+0x9c>)
 8002c10:	69db      	ldr	r3, [r3, #28]
 8002c12:	f043 0302 	orr.w	r3, r3, #2
 8002c16:	4a1f      	ldr	r2, [pc, #124]	; (8002c94 <FLASH_SetErrorCode+0x9c>)
 8002c18:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f043 0310 	orr.w	r3, r3, #16
 8002c20:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002c22:	4b1b      	ldr	r3, [pc, #108]	; (8002c90 <FLASH_SetErrorCode+0x98>)
 8002c24:	68db      	ldr	r3, [r3, #12]
 8002c26:	f003 0304 	and.w	r3, r3, #4
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d009      	beq.n	8002c42 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002c2e:	4b19      	ldr	r3, [pc, #100]	; (8002c94 <FLASH_SetErrorCode+0x9c>)
 8002c30:	69db      	ldr	r3, [r3, #28]
 8002c32:	f043 0301 	orr.w	r3, r3, #1
 8002c36:	4a17      	ldr	r2, [pc, #92]	; (8002c94 <FLASH_SetErrorCode+0x9c>)
 8002c38:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f043 0304 	orr.w	r3, r3, #4
 8002c40:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8002c42:	4b13      	ldr	r3, [pc, #76]	; (8002c90 <FLASH_SetErrorCode+0x98>)
 8002c44:	69db      	ldr	r3, [r3, #28]
 8002c46:	f003 0301 	and.w	r3, r3, #1
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d00b      	beq.n	8002c66 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002c4e:	4b11      	ldr	r3, [pc, #68]	; (8002c94 <FLASH_SetErrorCode+0x9c>)
 8002c50:	69db      	ldr	r3, [r3, #28]
 8002c52:	f043 0304 	orr.w	r3, r3, #4
 8002c56:	4a0f      	ldr	r2, [pc, #60]	; (8002c94 <FLASH_SetErrorCode+0x9c>)
 8002c58:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002c5a:	4b0d      	ldr	r3, [pc, #52]	; (8002c90 <FLASH_SetErrorCode+0x98>)
 8002c5c:	69db      	ldr	r3, [r3, #28]
 8002c5e:	4a0c      	ldr	r2, [pc, #48]	; (8002c90 <FLASH_SetErrorCode+0x98>)
 8002c60:	f023 0301 	bic.w	r3, r3, #1
 8002c64:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	f240 1201 	movw	r2, #257	; 0x101
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d106      	bne.n	8002c7e <FLASH_SetErrorCode+0x86>
 8002c70:	4b07      	ldr	r3, [pc, #28]	; (8002c90 <FLASH_SetErrorCode+0x98>)
 8002c72:	69db      	ldr	r3, [r3, #28]
 8002c74:	4a06      	ldr	r2, [pc, #24]	; (8002c90 <FLASH_SetErrorCode+0x98>)
 8002c76:	f023 0301 	bic.w	r3, r3, #1
 8002c7a:	61d3      	str	r3, [r2, #28]
}  
 8002c7c:	e002      	b.n	8002c84 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002c7e:	4a04      	ldr	r2, [pc, #16]	; (8002c90 <FLASH_SetErrorCode+0x98>)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	60d3      	str	r3, [r2, #12]
}  
 8002c84:	bf00      	nop
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bc80      	pop	{r7}
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	40022000 	.word	0x40022000
 8002c94:	20000558 	.word	0x20000558

08002c98 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b084      	sub	sp, #16
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]
 8002ca0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002ca2:	2301      	movs	r3, #1
 8002ca4:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002caa:	4b2f      	ldr	r3, [pc, #188]	; (8002d68 <HAL_FLASHEx_Erase+0xd0>)
 8002cac:	7e1b      	ldrb	r3, [r3, #24]
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d101      	bne.n	8002cb6 <HAL_FLASHEx_Erase+0x1e>
 8002cb2:	2302      	movs	r3, #2
 8002cb4:	e053      	b.n	8002d5e <HAL_FLASHEx_Erase+0xc6>
 8002cb6:	4b2c      	ldr	r3, [pc, #176]	; (8002d68 <HAL_FLASHEx_Erase+0xd0>)
 8002cb8:	2201      	movs	r2, #1
 8002cba:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d116      	bne.n	8002cf2 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002cc4:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002cc8:	f7ff ff50 	bl	8002b6c <FLASH_WaitForLastOperation>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d141      	bne.n	8002d56 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8002cd2:	2001      	movs	r0, #1
 8002cd4:	f000 f84c 	bl	8002d70 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002cd8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002cdc:	f7ff ff46 	bl	8002b6c <FLASH_WaitForLastOperation>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8002ce4:	4b21      	ldr	r3, [pc, #132]	; (8002d6c <HAL_FLASHEx_Erase+0xd4>)
 8002ce6:	691b      	ldr	r3, [r3, #16]
 8002ce8:	4a20      	ldr	r2, [pc, #128]	; (8002d6c <HAL_FLASHEx_Erase+0xd4>)
 8002cea:	f023 0304 	bic.w	r3, r3, #4
 8002cee:	6113      	str	r3, [r2, #16]
 8002cf0:	e031      	b.n	8002d56 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002cf2:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002cf6:	f7ff ff39 	bl	8002b6c <FLASH_WaitForLastOperation>
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d12a      	bne.n	8002d56 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002d06:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	60bb      	str	r3, [r7, #8]
 8002d0e:	e019      	b.n	8002d44 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8002d10:	68b8      	ldr	r0, [r7, #8]
 8002d12:	f000 f849 	bl	8002da8 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002d16:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002d1a:	f7ff ff27 	bl	8002b6c <FLASH_WaitForLastOperation>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8002d22:	4b12      	ldr	r3, [pc, #72]	; (8002d6c <HAL_FLASHEx_Erase+0xd4>)
 8002d24:	691b      	ldr	r3, [r3, #16]
 8002d26:	4a11      	ldr	r2, [pc, #68]	; (8002d6c <HAL_FLASHEx_Erase+0xd4>)
 8002d28:	f023 0302 	bic.w	r3, r3, #2
 8002d2c:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8002d2e:	7bfb      	ldrb	r3, [r7, #15]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d003      	beq.n	8002d3c <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	68ba      	ldr	r2, [r7, #8]
 8002d38:	601a      	str	r2, [r3, #0]
            break;
 8002d3a:	e00c      	b.n	8002d56 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002d42:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	68db      	ldr	r3, [r3, #12]
 8002d48:	029a      	lsls	r2, r3, #10
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	4413      	add	r3, r2
 8002d50:	68ba      	ldr	r2, [r7, #8]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d3dc      	bcc.n	8002d10 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002d56:	4b04      	ldr	r3, [pc, #16]	; (8002d68 <HAL_FLASHEx_Erase+0xd0>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	761a      	strb	r2, [r3, #24]

  return status;
 8002d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3710      	adds	r7, #16
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	20000558 	.word	0x20000558
 8002d6c:	40022000 	.word	0x40022000

08002d70 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8002d70:	b480      	push	{r7}
 8002d72:	b083      	sub	sp, #12
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002d78:	4b09      	ldr	r3, [pc, #36]	; (8002da0 <FLASH_MassErase+0x30>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8002d7e:	4b09      	ldr	r3, [pc, #36]	; (8002da4 <FLASH_MassErase+0x34>)
 8002d80:	691b      	ldr	r3, [r3, #16]
 8002d82:	4a08      	ldr	r2, [pc, #32]	; (8002da4 <FLASH_MassErase+0x34>)
 8002d84:	f043 0304 	orr.w	r3, r3, #4
 8002d88:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002d8a:	4b06      	ldr	r3, [pc, #24]	; (8002da4 <FLASH_MassErase+0x34>)
 8002d8c:	691b      	ldr	r3, [r3, #16]
 8002d8e:	4a05      	ldr	r2, [pc, #20]	; (8002da4 <FLASH_MassErase+0x34>)
 8002d90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d94:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002d96:	bf00      	nop
 8002d98:	370c      	adds	r7, #12
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bc80      	pop	{r7}
 8002d9e:	4770      	bx	lr
 8002da0:	20000558 	.word	0x20000558
 8002da4:	40022000 	.word	0x40022000

08002da8 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002db0:	4b0b      	ldr	r3, [pc, #44]	; (8002de0 <FLASH_PageErase+0x38>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002db6:	4b0b      	ldr	r3, [pc, #44]	; (8002de4 <FLASH_PageErase+0x3c>)
 8002db8:	691b      	ldr	r3, [r3, #16]
 8002dba:	4a0a      	ldr	r2, [pc, #40]	; (8002de4 <FLASH_PageErase+0x3c>)
 8002dbc:	f043 0302 	orr.w	r3, r3, #2
 8002dc0:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8002dc2:	4a08      	ldr	r2, [pc, #32]	; (8002de4 <FLASH_PageErase+0x3c>)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002dc8:	4b06      	ldr	r3, [pc, #24]	; (8002de4 <FLASH_PageErase+0x3c>)
 8002dca:	691b      	ldr	r3, [r3, #16]
 8002dcc:	4a05      	ldr	r2, [pc, #20]	; (8002de4 <FLASH_PageErase+0x3c>)
 8002dce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002dd2:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bc80      	pop	{r7}
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	20000558 	.word	0x20000558
 8002de4:	40022000 	.word	0x40022000

08002de8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b08b      	sub	sp, #44	; 0x2c
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
 8002df0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002df2:	2300      	movs	r3, #0
 8002df4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002df6:	2300      	movs	r3, #0
 8002df8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dfa:	e169      	b.n	80030d0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e00:	fa02 f303 	lsl.w	r3, r2, r3
 8002e04:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	69fa      	ldr	r2, [r7, #28]
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002e10:	69ba      	ldr	r2, [r7, #24]
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	429a      	cmp	r2, r3
 8002e16:	f040 8158 	bne.w	80030ca <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	4a9a      	ldr	r2, [pc, #616]	; (8003088 <HAL_GPIO_Init+0x2a0>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d05e      	beq.n	8002ee2 <HAL_GPIO_Init+0xfa>
 8002e24:	4a98      	ldr	r2, [pc, #608]	; (8003088 <HAL_GPIO_Init+0x2a0>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d875      	bhi.n	8002f16 <HAL_GPIO_Init+0x12e>
 8002e2a:	4a98      	ldr	r2, [pc, #608]	; (800308c <HAL_GPIO_Init+0x2a4>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d058      	beq.n	8002ee2 <HAL_GPIO_Init+0xfa>
 8002e30:	4a96      	ldr	r2, [pc, #600]	; (800308c <HAL_GPIO_Init+0x2a4>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d86f      	bhi.n	8002f16 <HAL_GPIO_Init+0x12e>
 8002e36:	4a96      	ldr	r2, [pc, #600]	; (8003090 <HAL_GPIO_Init+0x2a8>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d052      	beq.n	8002ee2 <HAL_GPIO_Init+0xfa>
 8002e3c:	4a94      	ldr	r2, [pc, #592]	; (8003090 <HAL_GPIO_Init+0x2a8>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d869      	bhi.n	8002f16 <HAL_GPIO_Init+0x12e>
 8002e42:	4a94      	ldr	r2, [pc, #592]	; (8003094 <HAL_GPIO_Init+0x2ac>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d04c      	beq.n	8002ee2 <HAL_GPIO_Init+0xfa>
 8002e48:	4a92      	ldr	r2, [pc, #584]	; (8003094 <HAL_GPIO_Init+0x2ac>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d863      	bhi.n	8002f16 <HAL_GPIO_Init+0x12e>
 8002e4e:	4a92      	ldr	r2, [pc, #584]	; (8003098 <HAL_GPIO_Init+0x2b0>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d046      	beq.n	8002ee2 <HAL_GPIO_Init+0xfa>
 8002e54:	4a90      	ldr	r2, [pc, #576]	; (8003098 <HAL_GPIO_Init+0x2b0>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d85d      	bhi.n	8002f16 <HAL_GPIO_Init+0x12e>
 8002e5a:	2b12      	cmp	r3, #18
 8002e5c:	d82a      	bhi.n	8002eb4 <HAL_GPIO_Init+0xcc>
 8002e5e:	2b12      	cmp	r3, #18
 8002e60:	d859      	bhi.n	8002f16 <HAL_GPIO_Init+0x12e>
 8002e62:	a201      	add	r2, pc, #4	; (adr r2, 8002e68 <HAL_GPIO_Init+0x80>)
 8002e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e68:	08002ee3 	.word	0x08002ee3
 8002e6c:	08002ebd 	.word	0x08002ebd
 8002e70:	08002ecf 	.word	0x08002ecf
 8002e74:	08002f11 	.word	0x08002f11
 8002e78:	08002f17 	.word	0x08002f17
 8002e7c:	08002f17 	.word	0x08002f17
 8002e80:	08002f17 	.word	0x08002f17
 8002e84:	08002f17 	.word	0x08002f17
 8002e88:	08002f17 	.word	0x08002f17
 8002e8c:	08002f17 	.word	0x08002f17
 8002e90:	08002f17 	.word	0x08002f17
 8002e94:	08002f17 	.word	0x08002f17
 8002e98:	08002f17 	.word	0x08002f17
 8002e9c:	08002f17 	.word	0x08002f17
 8002ea0:	08002f17 	.word	0x08002f17
 8002ea4:	08002f17 	.word	0x08002f17
 8002ea8:	08002f17 	.word	0x08002f17
 8002eac:	08002ec5 	.word	0x08002ec5
 8002eb0:	08002ed9 	.word	0x08002ed9
 8002eb4:	4a79      	ldr	r2, [pc, #484]	; (800309c <HAL_GPIO_Init+0x2b4>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d013      	beq.n	8002ee2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002eba:	e02c      	b.n	8002f16 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	623b      	str	r3, [r7, #32]
          break;
 8002ec2:	e029      	b.n	8002f18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	3304      	adds	r3, #4
 8002eca:	623b      	str	r3, [r7, #32]
          break;
 8002ecc:	e024      	b.n	8002f18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	3308      	adds	r3, #8
 8002ed4:	623b      	str	r3, [r7, #32]
          break;
 8002ed6:	e01f      	b.n	8002f18 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	68db      	ldr	r3, [r3, #12]
 8002edc:	330c      	adds	r3, #12
 8002ede:	623b      	str	r3, [r7, #32]
          break;
 8002ee0:	e01a      	b.n	8002f18 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d102      	bne.n	8002ef0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002eea:	2304      	movs	r3, #4
 8002eec:	623b      	str	r3, [r7, #32]
          break;
 8002eee:	e013      	b.n	8002f18 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d105      	bne.n	8002f04 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ef8:	2308      	movs	r3, #8
 8002efa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	69fa      	ldr	r2, [r7, #28]
 8002f00:	611a      	str	r2, [r3, #16]
          break;
 8002f02:	e009      	b.n	8002f18 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f04:	2308      	movs	r3, #8
 8002f06:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	69fa      	ldr	r2, [r7, #28]
 8002f0c:	615a      	str	r2, [r3, #20]
          break;
 8002f0e:	e003      	b.n	8002f18 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f10:	2300      	movs	r3, #0
 8002f12:	623b      	str	r3, [r7, #32]
          break;
 8002f14:	e000      	b.n	8002f18 <HAL_GPIO_Init+0x130>
          break;
 8002f16:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f18:	69bb      	ldr	r3, [r7, #24]
 8002f1a:	2bff      	cmp	r3, #255	; 0xff
 8002f1c:	d801      	bhi.n	8002f22 <HAL_GPIO_Init+0x13a>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	e001      	b.n	8002f26 <HAL_GPIO_Init+0x13e>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	3304      	adds	r3, #4
 8002f26:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f28:	69bb      	ldr	r3, [r7, #24]
 8002f2a:	2bff      	cmp	r3, #255	; 0xff
 8002f2c:	d802      	bhi.n	8002f34 <HAL_GPIO_Init+0x14c>
 8002f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f30:	009b      	lsls	r3, r3, #2
 8002f32:	e002      	b.n	8002f3a <HAL_GPIO_Init+0x152>
 8002f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f36:	3b08      	subs	r3, #8
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	681a      	ldr	r2, [r3, #0]
 8002f40:	210f      	movs	r1, #15
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	fa01 f303 	lsl.w	r3, r1, r3
 8002f48:	43db      	mvns	r3, r3
 8002f4a:	401a      	ands	r2, r3
 8002f4c:	6a39      	ldr	r1, [r7, #32]
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	fa01 f303 	lsl.w	r3, r1, r3
 8002f54:	431a      	orrs	r2, r3
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	f000 80b1 	beq.w	80030ca <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002f68:	4b4d      	ldr	r3, [pc, #308]	; (80030a0 <HAL_GPIO_Init+0x2b8>)
 8002f6a:	699b      	ldr	r3, [r3, #24]
 8002f6c:	4a4c      	ldr	r2, [pc, #304]	; (80030a0 <HAL_GPIO_Init+0x2b8>)
 8002f6e:	f043 0301 	orr.w	r3, r3, #1
 8002f72:	6193      	str	r3, [r2, #24]
 8002f74:	4b4a      	ldr	r3, [pc, #296]	; (80030a0 <HAL_GPIO_Init+0x2b8>)
 8002f76:	699b      	ldr	r3, [r3, #24]
 8002f78:	f003 0301 	and.w	r3, r3, #1
 8002f7c:	60bb      	str	r3, [r7, #8]
 8002f7e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002f80:	4a48      	ldr	r2, [pc, #288]	; (80030a4 <HAL_GPIO_Init+0x2bc>)
 8002f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f84:	089b      	lsrs	r3, r3, #2
 8002f86:	3302      	adds	r3, #2
 8002f88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f8c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f90:	f003 0303 	and.w	r3, r3, #3
 8002f94:	009b      	lsls	r3, r3, #2
 8002f96:	220f      	movs	r2, #15
 8002f98:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9c:	43db      	mvns	r3, r3
 8002f9e:	68fa      	ldr	r2, [r7, #12]
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	4a40      	ldr	r2, [pc, #256]	; (80030a8 <HAL_GPIO_Init+0x2c0>)
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d013      	beq.n	8002fd4 <HAL_GPIO_Init+0x1ec>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	4a3f      	ldr	r2, [pc, #252]	; (80030ac <HAL_GPIO_Init+0x2c4>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d00d      	beq.n	8002fd0 <HAL_GPIO_Init+0x1e8>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	4a3e      	ldr	r2, [pc, #248]	; (80030b0 <HAL_GPIO_Init+0x2c8>)
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	d007      	beq.n	8002fcc <HAL_GPIO_Init+0x1e4>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	4a3d      	ldr	r2, [pc, #244]	; (80030b4 <HAL_GPIO_Init+0x2cc>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d101      	bne.n	8002fc8 <HAL_GPIO_Init+0x1e0>
 8002fc4:	2303      	movs	r3, #3
 8002fc6:	e006      	b.n	8002fd6 <HAL_GPIO_Init+0x1ee>
 8002fc8:	2304      	movs	r3, #4
 8002fca:	e004      	b.n	8002fd6 <HAL_GPIO_Init+0x1ee>
 8002fcc:	2302      	movs	r3, #2
 8002fce:	e002      	b.n	8002fd6 <HAL_GPIO_Init+0x1ee>
 8002fd0:	2301      	movs	r3, #1
 8002fd2:	e000      	b.n	8002fd6 <HAL_GPIO_Init+0x1ee>
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fd8:	f002 0203 	and.w	r2, r2, #3
 8002fdc:	0092      	lsls	r2, r2, #2
 8002fde:	4093      	lsls	r3, r2
 8002fe0:	68fa      	ldr	r2, [r7, #12]
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002fe6:	492f      	ldr	r1, [pc, #188]	; (80030a4 <HAL_GPIO_Init+0x2bc>)
 8002fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fea:	089b      	lsrs	r3, r3, #2
 8002fec:	3302      	adds	r3, #2
 8002fee:	68fa      	ldr	r2, [r7, #12]
 8002ff0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d006      	beq.n	800300e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003000:	4b2d      	ldr	r3, [pc, #180]	; (80030b8 <HAL_GPIO_Init+0x2d0>)
 8003002:	689a      	ldr	r2, [r3, #8]
 8003004:	492c      	ldr	r1, [pc, #176]	; (80030b8 <HAL_GPIO_Init+0x2d0>)
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	4313      	orrs	r3, r2
 800300a:	608b      	str	r3, [r1, #8]
 800300c:	e006      	b.n	800301c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800300e:	4b2a      	ldr	r3, [pc, #168]	; (80030b8 <HAL_GPIO_Init+0x2d0>)
 8003010:	689a      	ldr	r2, [r3, #8]
 8003012:	69bb      	ldr	r3, [r7, #24]
 8003014:	43db      	mvns	r3, r3
 8003016:	4928      	ldr	r1, [pc, #160]	; (80030b8 <HAL_GPIO_Init+0x2d0>)
 8003018:	4013      	ands	r3, r2
 800301a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d006      	beq.n	8003036 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003028:	4b23      	ldr	r3, [pc, #140]	; (80030b8 <HAL_GPIO_Init+0x2d0>)
 800302a:	68da      	ldr	r2, [r3, #12]
 800302c:	4922      	ldr	r1, [pc, #136]	; (80030b8 <HAL_GPIO_Init+0x2d0>)
 800302e:	69bb      	ldr	r3, [r7, #24]
 8003030:	4313      	orrs	r3, r2
 8003032:	60cb      	str	r3, [r1, #12]
 8003034:	e006      	b.n	8003044 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003036:	4b20      	ldr	r3, [pc, #128]	; (80030b8 <HAL_GPIO_Init+0x2d0>)
 8003038:	68da      	ldr	r2, [r3, #12]
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	43db      	mvns	r3, r3
 800303e:	491e      	ldr	r1, [pc, #120]	; (80030b8 <HAL_GPIO_Init+0x2d0>)
 8003040:	4013      	ands	r3, r2
 8003042:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d006      	beq.n	800305e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003050:	4b19      	ldr	r3, [pc, #100]	; (80030b8 <HAL_GPIO_Init+0x2d0>)
 8003052:	685a      	ldr	r2, [r3, #4]
 8003054:	4918      	ldr	r1, [pc, #96]	; (80030b8 <HAL_GPIO_Init+0x2d0>)
 8003056:	69bb      	ldr	r3, [r7, #24]
 8003058:	4313      	orrs	r3, r2
 800305a:	604b      	str	r3, [r1, #4]
 800305c:	e006      	b.n	800306c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800305e:	4b16      	ldr	r3, [pc, #88]	; (80030b8 <HAL_GPIO_Init+0x2d0>)
 8003060:	685a      	ldr	r2, [r3, #4]
 8003062:	69bb      	ldr	r3, [r7, #24]
 8003064:	43db      	mvns	r3, r3
 8003066:	4914      	ldr	r1, [pc, #80]	; (80030b8 <HAL_GPIO_Init+0x2d0>)
 8003068:	4013      	ands	r3, r2
 800306a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d021      	beq.n	80030bc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003078:	4b0f      	ldr	r3, [pc, #60]	; (80030b8 <HAL_GPIO_Init+0x2d0>)
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	490e      	ldr	r1, [pc, #56]	; (80030b8 <HAL_GPIO_Init+0x2d0>)
 800307e:	69bb      	ldr	r3, [r7, #24]
 8003080:	4313      	orrs	r3, r2
 8003082:	600b      	str	r3, [r1, #0]
 8003084:	e021      	b.n	80030ca <HAL_GPIO_Init+0x2e2>
 8003086:	bf00      	nop
 8003088:	10320000 	.word	0x10320000
 800308c:	10310000 	.word	0x10310000
 8003090:	10220000 	.word	0x10220000
 8003094:	10210000 	.word	0x10210000
 8003098:	10120000 	.word	0x10120000
 800309c:	10110000 	.word	0x10110000
 80030a0:	40021000 	.word	0x40021000
 80030a4:	40010000 	.word	0x40010000
 80030a8:	40010800 	.word	0x40010800
 80030ac:	40010c00 	.word	0x40010c00
 80030b0:	40011000 	.word	0x40011000
 80030b4:	40011400 	.word	0x40011400
 80030b8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80030bc:	4b0b      	ldr	r3, [pc, #44]	; (80030ec <HAL_GPIO_Init+0x304>)
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	43db      	mvns	r3, r3
 80030c4:	4909      	ldr	r1, [pc, #36]	; (80030ec <HAL_GPIO_Init+0x304>)
 80030c6:	4013      	ands	r3, r2
 80030c8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80030ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030cc:	3301      	adds	r3, #1
 80030ce:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d6:	fa22 f303 	lsr.w	r3, r2, r3
 80030da:	2b00      	cmp	r3, #0
 80030dc:	f47f ae8e 	bne.w	8002dfc <HAL_GPIO_Init+0x14>
  }
}
 80030e0:	bf00      	nop
 80030e2:	bf00      	nop
 80030e4:	372c      	adds	r7, #44	; 0x2c
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bc80      	pop	{r7}
 80030ea:	4770      	bx	lr
 80030ec:	40010400 	.word	0x40010400

080030f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030f0:	b480      	push	{r7}
 80030f2:	b083      	sub	sp, #12
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	460b      	mov	r3, r1
 80030fa:	807b      	strh	r3, [r7, #2]
 80030fc:	4613      	mov	r3, r2
 80030fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003100:	787b      	ldrb	r3, [r7, #1]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d003      	beq.n	800310e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003106:	887a      	ldrh	r2, [r7, #2]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800310c:	e003      	b.n	8003116 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800310e:	887b      	ldrh	r3, [r7, #2]
 8003110:	041a      	lsls	r2, r3, #16
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	611a      	str	r2, [r3, #16]
}
 8003116:	bf00      	nop
 8003118:	370c      	adds	r7, #12
 800311a:	46bd      	mov	sp, r7
 800311c:	bc80      	pop	{r7}
 800311e:	4770      	bx	lr

08003120 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b086      	sub	sp, #24
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d101      	bne.n	8003132 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e272      	b.n	8003618 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0301 	and.w	r3, r3, #1
 800313a:	2b00      	cmp	r3, #0
 800313c:	f000 8087 	beq.w	800324e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003140:	4b92      	ldr	r3, [pc, #584]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f003 030c 	and.w	r3, r3, #12
 8003148:	2b04      	cmp	r3, #4
 800314a:	d00c      	beq.n	8003166 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800314c:	4b8f      	ldr	r3, [pc, #572]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f003 030c 	and.w	r3, r3, #12
 8003154:	2b08      	cmp	r3, #8
 8003156:	d112      	bne.n	800317e <HAL_RCC_OscConfig+0x5e>
 8003158:	4b8c      	ldr	r3, [pc, #560]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003160:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003164:	d10b      	bne.n	800317e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003166:	4b89      	ldr	r3, [pc, #548]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800316e:	2b00      	cmp	r3, #0
 8003170:	d06c      	beq.n	800324c <HAL_RCC_OscConfig+0x12c>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d168      	bne.n	800324c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e24c      	b.n	8003618 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003186:	d106      	bne.n	8003196 <HAL_RCC_OscConfig+0x76>
 8003188:	4b80      	ldr	r3, [pc, #512]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a7f      	ldr	r2, [pc, #508]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 800318e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003192:	6013      	str	r3, [r2, #0]
 8003194:	e02e      	b.n	80031f4 <HAL_RCC_OscConfig+0xd4>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d10c      	bne.n	80031b8 <HAL_RCC_OscConfig+0x98>
 800319e:	4b7b      	ldr	r3, [pc, #492]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a7a      	ldr	r2, [pc, #488]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 80031a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031a8:	6013      	str	r3, [r2, #0]
 80031aa:	4b78      	ldr	r3, [pc, #480]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4a77      	ldr	r2, [pc, #476]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 80031b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031b4:	6013      	str	r3, [r2, #0]
 80031b6:	e01d      	b.n	80031f4 <HAL_RCC_OscConfig+0xd4>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031c0:	d10c      	bne.n	80031dc <HAL_RCC_OscConfig+0xbc>
 80031c2:	4b72      	ldr	r3, [pc, #456]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	4a71      	ldr	r2, [pc, #452]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 80031c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031cc:	6013      	str	r3, [r2, #0]
 80031ce:	4b6f      	ldr	r3, [pc, #444]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a6e      	ldr	r2, [pc, #440]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 80031d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031d8:	6013      	str	r3, [r2, #0]
 80031da:	e00b      	b.n	80031f4 <HAL_RCC_OscConfig+0xd4>
 80031dc:	4b6b      	ldr	r3, [pc, #428]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	4a6a      	ldr	r2, [pc, #424]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 80031e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031e6:	6013      	str	r3, [r2, #0]
 80031e8:	4b68      	ldr	r3, [pc, #416]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	4a67      	ldr	r2, [pc, #412]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 80031ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031f2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d013      	beq.n	8003224 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031fc:	f7fd ffc4 	bl	8001188 <HAL_GetTick>
 8003200:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003202:	e008      	b.n	8003216 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003204:	f7fd ffc0 	bl	8001188 <HAL_GetTick>
 8003208:	4602      	mov	r2, r0
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	2b64      	cmp	r3, #100	; 0x64
 8003210:	d901      	bls.n	8003216 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003212:	2303      	movs	r3, #3
 8003214:	e200      	b.n	8003618 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003216:	4b5d      	ldr	r3, [pc, #372]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d0f0      	beq.n	8003204 <HAL_RCC_OscConfig+0xe4>
 8003222:	e014      	b.n	800324e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003224:	f7fd ffb0 	bl	8001188 <HAL_GetTick>
 8003228:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800322a:	e008      	b.n	800323e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800322c:	f7fd ffac 	bl	8001188 <HAL_GetTick>
 8003230:	4602      	mov	r2, r0
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	1ad3      	subs	r3, r2, r3
 8003236:	2b64      	cmp	r3, #100	; 0x64
 8003238:	d901      	bls.n	800323e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e1ec      	b.n	8003618 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800323e:	4b53      	ldr	r3, [pc, #332]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003246:	2b00      	cmp	r3, #0
 8003248:	d1f0      	bne.n	800322c <HAL_RCC_OscConfig+0x10c>
 800324a:	e000      	b.n	800324e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800324c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	2b00      	cmp	r3, #0
 8003258:	d063      	beq.n	8003322 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800325a:	4b4c      	ldr	r3, [pc, #304]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	f003 030c 	and.w	r3, r3, #12
 8003262:	2b00      	cmp	r3, #0
 8003264:	d00b      	beq.n	800327e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003266:	4b49      	ldr	r3, [pc, #292]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	f003 030c 	and.w	r3, r3, #12
 800326e:	2b08      	cmp	r3, #8
 8003270:	d11c      	bne.n	80032ac <HAL_RCC_OscConfig+0x18c>
 8003272:	4b46      	ldr	r3, [pc, #280]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d116      	bne.n	80032ac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800327e:	4b43      	ldr	r3, [pc, #268]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0302 	and.w	r3, r3, #2
 8003286:	2b00      	cmp	r3, #0
 8003288:	d005      	beq.n	8003296 <HAL_RCC_OscConfig+0x176>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	691b      	ldr	r3, [r3, #16]
 800328e:	2b01      	cmp	r3, #1
 8003290:	d001      	beq.n	8003296 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e1c0      	b.n	8003618 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003296:	4b3d      	ldr	r3, [pc, #244]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	695b      	ldr	r3, [r3, #20]
 80032a2:	00db      	lsls	r3, r3, #3
 80032a4:	4939      	ldr	r1, [pc, #228]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 80032a6:	4313      	orrs	r3, r2
 80032a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032aa:	e03a      	b.n	8003322 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	691b      	ldr	r3, [r3, #16]
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d020      	beq.n	80032f6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032b4:	4b36      	ldr	r3, [pc, #216]	; (8003390 <HAL_RCC_OscConfig+0x270>)
 80032b6:	2201      	movs	r2, #1
 80032b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ba:	f7fd ff65 	bl	8001188 <HAL_GetTick>
 80032be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032c0:	e008      	b.n	80032d4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032c2:	f7fd ff61 	bl	8001188 <HAL_GetTick>
 80032c6:	4602      	mov	r2, r0
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	2b02      	cmp	r3, #2
 80032ce:	d901      	bls.n	80032d4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80032d0:	2303      	movs	r3, #3
 80032d2:	e1a1      	b.n	8003618 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032d4:	4b2d      	ldr	r3, [pc, #180]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 0302 	and.w	r3, r3, #2
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d0f0      	beq.n	80032c2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032e0:	4b2a      	ldr	r3, [pc, #168]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	695b      	ldr	r3, [r3, #20]
 80032ec:	00db      	lsls	r3, r3, #3
 80032ee:	4927      	ldr	r1, [pc, #156]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 80032f0:	4313      	orrs	r3, r2
 80032f2:	600b      	str	r3, [r1, #0]
 80032f4:	e015      	b.n	8003322 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032f6:	4b26      	ldr	r3, [pc, #152]	; (8003390 <HAL_RCC_OscConfig+0x270>)
 80032f8:	2200      	movs	r2, #0
 80032fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032fc:	f7fd ff44 	bl	8001188 <HAL_GetTick>
 8003300:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003302:	e008      	b.n	8003316 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003304:	f7fd ff40 	bl	8001188 <HAL_GetTick>
 8003308:	4602      	mov	r2, r0
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	2b02      	cmp	r3, #2
 8003310:	d901      	bls.n	8003316 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003312:	2303      	movs	r3, #3
 8003314:	e180      	b.n	8003618 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003316:	4b1d      	ldr	r3, [pc, #116]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0302 	and.w	r3, r3, #2
 800331e:	2b00      	cmp	r3, #0
 8003320:	d1f0      	bne.n	8003304 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0308 	and.w	r3, r3, #8
 800332a:	2b00      	cmp	r3, #0
 800332c:	d03a      	beq.n	80033a4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	699b      	ldr	r3, [r3, #24]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d019      	beq.n	800336a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003336:	4b17      	ldr	r3, [pc, #92]	; (8003394 <HAL_RCC_OscConfig+0x274>)
 8003338:	2201      	movs	r2, #1
 800333a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800333c:	f7fd ff24 	bl	8001188 <HAL_GetTick>
 8003340:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003342:	e008      	b.n	8003356 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003344:	f7fd ff20 	bl	8001188 <HAL_GetTick>
 8003348:	4602      	mov	r2, r0
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	2b02      	cmp	r3, #2
 8003350:	d901      	bls.n	8003356 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003352:	2303      	movs	r3, #3
 8003354:	e160      	b.n	8003618 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003356:	4b0d      	ldr	r3, [pc, #52]	; (800338c <HAL_RCC_OscConfig+0x26c>)
 8003358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800335a:	f003 0302 	and.w	r3, r3, #2
 800335e:	2b00      	cmp	r3, #0
 8003360:	d0f0      	beq.n	8003344 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003362:	2001      	movs	r0, #1
 8003364:	f000 fa9c 	bl	80038a0 <RCC_Delay>
 8003368:	e01c      	b.n	80033a4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800336a:	4b0a      	ldr	r3, [pc, #40]	; (8003394 <HAL_RCC_OscConfig+0x274>)
 800336c:	2200      	movs	r2, #0
 800336e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003370:	f7fd ff0a 	bl	8001188 <HAL_GetTick>
 8003374:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003376:	e00f      	b.n	8003398 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003378:	f7fd ff06 	bl	8001188 <HAL_GetTick>
 800337c:	4602      	mov	r2, r0
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	1ad3      	subs	r3, r2, r3
 8003382:	2b02      	cmp	r3, #2
 8003384:	d908      	bls.n	8003398 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003386:	2303      	movs	r3, #3
 8003388:	e146      	b.n	8003618 <HAL_RCC_OscConfig+0x4f8>
 800338a:	bf00      	nop
 800338c:	40021000 	.word	0x40021000
 8003390:	42420000 	.word	0x42420000
 8003394:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003398:	4b92      	ldr	r3, [pc, #584]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 800339a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800339c:	f003 0302 	and.w	r3, r3, #2
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d1e9      	bne.n	8003378 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 0304 	and.w	r3, r3, #4
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	f000 80a6 	beq.w	80034fe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033b2:	2300      	movs	r3, #0
 80033b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033b6:	4b8b      	ldr	r3, [pc, #556]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 80033b8:	69db      	ldr	r3, [r3, #28]
 80033ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d10d      	bne.n	80033de <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033c2:	4b88      	ldr	r3, [pc, #544]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 80033c4:	69db      	ldr	r3, [r3, #28]
 80033c6:	4a87      	ldr	r2, [pc, #540]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 80033c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033cc:	61d3      	str	r3, [r2, #28]
 80033ce:	4b85      	ldr	r3, [pc, #532]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 80033d0:	69db      	ldr	r3, [r3, #28]
 80033d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033d6:	60bb      	str	r3, [r7, #8]
 80033d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033da:	2301      	movs	r3, #1
 80033dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033de:	4b82      	ldr	r3, [pc, #520]	; (80035e8 <HAL_RCC_OscConfig+0x4c8>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d118      	bne.n	800341c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033ea:	4b7f      	ldr	r3, [pc, #508]	; (80035e8 <HAL_RCC_OscConfig+0x4c8>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a7e      	ldr	r2, [pc, #504]	; (80035e8 <HAL_RCC_OscConfig+0x4c8>)
 80033f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033f6:	f7fd fec7 	bl	8001188 <HAL_GetTick>
 80033fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033fc:	e008      	b.n	8003410 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033fe:	f7fd fec3 	bl	8001188 <HAL_GetTick>
 8003402:	4602      	mov	r2, r0
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	1ad3      	subs	r3, r2, r3
 8003408:	2b64      	cmp	r3, #100	; 0x64
 800340a:	d901      	bls.n	8003410 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800340c:	2303      	movs	r3, #3
 800340e:	e103      	b.n	8003618 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003410:	4b75      	ldr	r3, [pc, #468]	; (80035e8 <HAL_RCC_OscConfig+0x4c8>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003418:	2b00      	cmp	r3, #0
 800341a:	d0f0      	beq.n	80033fe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	2b01      	cmp	r3, #1
 8003422:	d106      	bne.n	8003432 <HAL_RCC_OscConfig+0x312>
 8003424:	4b6f      	ldr	r3, [pc, #444]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 8003426:	6a1b      	ldr	r3, [r3, #32]
 8003428:	4a6e      	ldr	r2, [pc, #440]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 800342a:	f043 0301 	orr.w	r3, r3, #1
 800342e:	6213      	str	r3, [r2, #32]
 8003430:	e02d      	b.n	800348e <HAL_RCC_OscConfig+0x36e>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	68db      	ldr	r3, [r3, #12]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d10c      	bne.n	8003454 <HAL_RCC_OscConfig+0x334>
 800343a:	4b6a      	ldr	r3, [pc, #424]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 800343c:	6a1b      	ldr	r3, [r3, #32]
 800343e:	4a69      	ldr	r2, [pc, #420]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 8003440:	f023 0301 	bic.w	r3, r3, #1
 8003444:	6213      	str	r3, [r2, #32]
 8003446:	4b67      	ldr	r3, [pc, #412]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 8003448:	6a1b      	ldr	r3, [r3, #32]
 800344a:	4a66      	ldr	r2, [pc, #408]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 800344c:	f023 0304 	bic.w	r3, r3, #4
 8003450:	6213      	str	r3, [r2, #32]
 8003452:	e01c      	b.n	800348e <HAL_RCC_OscConfig+0x36e>
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	68db      	ldr	r3, [r3, #12]
 8003458:	2b05      	cmp	r3, #5
 800345a:	d10c      	bne.n	8003476 <HAL_RCC_OscConfig+0x356>
 800345c:	4b61      	ldr	r3, [pc, #388]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 800345e:	6a1b      	ldr	r3, [r3, #32]
 8003460:	4a60      	ldr	r2, [pc, #384]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 8003462:	f043 0304 	orr.w	r3, r3, #4
 8003466:	6213      	str	r3, [r2, #32]
 8003468:	4b5e      	ldr	r3, [pc, #376]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 800346a:	6a1b      	ldr	r3, [r3, #32]
 800346c:	4a5d      	ldr	r2, [pc, #372]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 800346e:	f043 0301 	orr.w	r3, r3, #1
 8003472:	6213      	str	r3, [r2, #32]
 8003474:	e00b      	b.n	800348e <HAL_RCC_OscConfig+0x36e>
 8003476:	4b5b      	ldr	r3, [pc, #364]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 8003478:	6a1b      	ldr	r3, [r3, #32]
 800347a:	4a5a      	ldr	r2, [pc, #360]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 800347c:	f023 0301 	bic.w	r3, r3, #1
 8003480:	6213      	str	r3, [r2, #32]
 8003482:	4b58      	ldr	r3, [pc, #352]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 8003484:	6a1b      	ldr	r3, [r3, #32]
 8003486:	4a57      	ldr	r2, [pc, #348]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 8003488:	f023 0304 	bic.w	r3, r3, #4
 800348c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d015      	beq.n	80034c2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003496:	f7fd fe77 	bl	8001188 <HAL_GetTick>
 800349a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800349c:	e00a      	b.n	80034b4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800349e:	f7fd fe73 	bl	8001188 <HAL_GetTick>
 80034a2:	4602      	mov	r2, r0
 80034a4:	693b      	ldr	r3, [r7, #16]
 80034a6:	1ad3      	subs	r3, r2, r3
 80034a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d901      	bls.n	80034b4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e0b1      	b.n	8003618 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034b4:	4b4b      	ldr	r3, [pc, #300]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 80034b6:	6a1b      	ldr	r3, [r3, #32]
 80034b8:	f003 0302 	and.w	r3, r3, #2
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d0ee      	beq.n	800349e <HAL_RCC_OscConfig+0x37e>
 80034c0:	e014      	b.n	80034ec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034c2:	f7fd fe61 	bl	8001188 <HAL_GetTick>
 80034c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034c8:	e00a      	b.n	80034e0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034ca:	f7fd fe5d 	bl	8001188 <HAL_GetTick>
 80034ce:	4602      	mov	r2, r0
 80034d0:	693b      	ldr	r3, [r7, #16]
 80034d2:	1ad3      	subs	r3, r2, r3
 80034d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80034d8:	4293      	cmp	r3, r2
 80034da:	d901      	bls.n	80034e0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80034dc:	2303      	movs	r3, #3
 80034de:	e09b      	b.n	8003618 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034e0:	4b40      	ldr	r3, [pc, #256]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 80034e2:	6a1b      	ldr	r3, [r3, #32]
 80034e4:	f003 0302 	and.w	r3, r3, #2
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d1ee      	bne.n	80034ca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80034ec:	7dfb      	ldrb	r3, [r7, #23]
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d105      	bne.n	80034fe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034f2:	4b3c      	ldr	r3, [pc, #240]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 80034f4:	69db      	ldr	r3, [r3, #28]
 80034f6:	4a3b      	ldr	r2, [pc, #236]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 80034f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034fc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	69db      	ldr	r3, [r3, #28]
 8003502:	2b00      	cmp	r3, #0
 8003504:	f000 8087 	beq.w	8003616 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003508:	4b36      	ldr	r3, [pc, #216]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	f003 030c 	and.w	r3, r3, #12
 8003510:	2b08      	cmp	r3, #8
 8003512:	d061      	beq.n	80035d8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	69db      	ldr	r3, [r3, #28]
 8003518:	2b02      	cmp	r3, #2
 800351a:	d146      	bne.n	80035aa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800351c:	4b33      	ldr	r3, [pc, #204]	; (80035ec <HAL_RCC_OscConfig+0x4cc>)
 800351e:	2200      	movs	r2, #0
 8003520:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003522:	f7fd fe31 	bl	8001188 <HAL_GetTick>
 8003526:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003528:	e008      	b.n	800353c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800352a:	f7fd fe2d 	bl	8001188 <HAL_GetTick>
 800352e:	4602      	mov	r2, r0
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	2b02      	cmp	r3, #2
 8003536:	d901      	bls.n	800353c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003538:	2303      	movs	r3, #3
 800353a:	e06d      	b.n	8003618 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800353c:	4b29      	ldr	r3, [pc, #164]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003544:	2b00      	cmp	r3, #0
 8003546:	d1f0      	bne.n	800352a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6a1b      	ldr	r3, [r3, #32]
 800354c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003550:	d108      	bne.n	8003564 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003552:	4b24      	ldr	r3, [pc, #144]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	4921      	ldr	r1, [pc, #132]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 8003560:	4313      	orrs	r3, r2
 8003562:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003564:	4b1f      	ldr	r3, [pc, #124]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6a19      	ldr	r1, [r3, #32]
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003574:	430b      	orrs	r3, r1
 8003576:	491b      	ldr	r1, [pc, #108]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 8003578:	4313      	orrs	r3, r2
 800357a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800357c:	4b1b      	ldr	r3, [pc, #108]	; (80035ec <HAL_RCC_OscConfig+0x4cc>)
 800357e:	2201      	movs	r2, #1
 8003580:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003582:	f7fd fe01 	bl	8001188 <HAL_GetTick>
 8003586:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003588:	e008      	b.n	800359c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800358a:	f7fd fdfd 	bl	8001188 <HAL_GetTick>
 800358e:	4602      	mov	r2, r0
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	1ad3      	subs	r3, r2, r3
 8003594:	2b02      	cmp	r3, #2
 8003596:	d901      	bls.n	800359c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003598:	2303      	movs	r3, #3
 800359a:	e03d      	b.n	8003618 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800359c:	4b11      	ldr	r3, [pc, #68]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d0f0      	beq.n	800358a <HAL_RCC_OscConfig+0x46a>
 80035a8:	e035      	b.n	8003616 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035aa:	4b10      	ldr	r3, [pc, #64]	; (80035ec <HAL_RCC_OscConfig+0x4cc>)
 80035ac:	2200      	movs	r2, #0
 80035ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b0:	f7fd fdea 	bl	8001188 <HAL_GetTick>
 80035b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035b6:	e008      	b.n	80035ca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035b8:	f7fd fde6 	bl	8001188 <HAL_GetTick>
 80035bc:	4602      	mov	r2, r0
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e026      	b.n	8003618 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80035ca:	4b06      	ldr	r3, [pc, #24]	; (80035e4 <HAL_RCC_OscConfig+0x4c4>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d1f0      	bne.n	80035b8 <HAL_RCC_OscConfig+0x498>
 80035d6:	e01e      	b.n	8003616 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	69db      	ldr	r3, [r3, #28]
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d107      	bne.n	80035f0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e019      	b.n	8003618 <HAL_RCC_OscConfig+0x4f8>
 80035e4:	40021000 	.word	0x40021000
 80035e8:	40007000 	.word	0x40007000
 80035ec:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80035f0:	4b0b      	ldr	r3, [pc, #44]	; (8003620 <HAL_RCC_OscConfig+0x500>)
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6a1b      	ldr	r3, [r3, #32]
 8003600:	429a      	cmp	r2, r3
 8003602:	d106      	bne.n	8003612 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800360e:	429a      	cmp	r2, r3
 8003610:	d001      	beq.n	8003616 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003612:	2301      	movs	r3, #1
 8003614:	e000      	b.n	8003618 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003616:	2300      	movs	r3, #0
}
 8003618:	4618      	mov	r0, r3
 800361a:	3718      	adds	r7, #24
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}
 8003620:	40021000 	.word	0x40021000

08003624 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b084      	sub	sp, #16
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
 800362c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d101      	bne.n	8003638 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e0d0      	b.n	80037da <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003638:	4b6a      	ldr	r3, [pc, #424]	; (80037e4 <HAL_RCC_ClockConfig+0x1c0>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f003 0307 	and.w	r3, r3, #7
 8003640:	683a      	ldr	r2, [r7, #0]
 8003642:	429a      	cmp	r2, r3
 8003644:	d910      	bls.n	8003668 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003646:	4b67      	ldr	r3, [pc, #412]	; (80037e4 <HAL_RCC_ClockConfig+0x1c0>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f023 0207 	bic.w	r2, r3, #7
 800364e:	4965      	ldr	r1, [pc, #404]	; (80037e4 <HAL_RCC_ClockConfig+0x1c0>)
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	4313      	orrs	r3, r2
 8003654:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003656:	4b63      	ldr	r3, [pc, #396]	; (80037e4 <HAL_RCC_ClockConfig+0x1c0>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f003 0307 	and.w	r3, r3, #7
 800365e:	683a      	ldr	r2, [r7, #0]
 8003660:	429a      	cmp	r2, r3
 8003662:	d001      	beq.n	8003668 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e0b8      	b.n	80037da <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 0302 	and.w	r3, r3, #2
 8003670:	2b00      	cmp	r3, #0
 8003672:	d020      	beq.n	80036b6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0304 	and.w	r3, r3, #4
 800367c:	2b00      	cmp	r3, #0
 800367e:	d005      	beq.n	800368c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003680:	4b59      	ldr	r3, [pc, #356]	; (80037e8 <HAL_RCC_ClockConfig+0x1c4>)
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	4a58      	ldr	r2, [pc, #352]	; (80037e8 <HAL_RCC_ClockConfig+0x1c4>)
 8003686:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800368a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 0308 	and.w	r3, r3, #8
 8003694:	2b00      	cmp	r3, #0
 8003696:	d005      	beq.n	80036a4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003698:	4b53      	ldr	r3, [pc, #332]	; (80037e8 <HAL_RCC_ClockConfig+0x1c4>)
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	4a52      	ldr	r2, [pc, #328]	; (80037e8 <HAL_RCC_ClockConfig+0x1c4>)
 800369e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80036a2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036a4:	4b50      	ldr	r3, [pc, #320]	; (80037e8 <HAL_RCC_ClockConfig+0x1c4>)
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	494d      	ldr	r1, [pc, #308]	; (80037e8 <HAL_RCC_ClockConfig+0x1c4>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0301 	and.w	r3, r3, #1
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d040      	beq.n	8003744 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d107      	bne.n	80036da <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036ca:	4b47      	ldr	r3, [pc, #284]	; (80037e8 <HAL_RCC_ClockConfig+0x1c4>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d115      	bne.n	8003702 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036d6:	2301      	movs	r3, #1
 80036d8:	e07f      	b.n	80037da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	685b      	ldr	r3, [r3, #4]
 80036de:	2b02      	cmp	r3, #2
 80036e0:	d107      	bne.n	80036f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036e2:	4b41      	ldr	r3, [pc, #260]	; (80037e8 <HAL_RCC_ClockConfig+0x1c4>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d109      	bne.n	8003702 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e073      	b.n	80037da <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036f2:	4b3d      	ldr	r3, [pc, #244]	; (80037e8 <HAL_RCC_ClockConfig+0x1c4>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f003 0302 	and.w	r3, r3, #2
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d101      	bne.n	8003702 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e06b      	b.n	80037da <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003702:	4b39      	ldr	r3, [pc, #228]	; (80037e8 <HAL_RCC_ClockConfig+0x1c4>)
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	f023 0203 	bic.w	r2, r3, #3
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	685b      	ldr	r3, [r3, #4]
 800370e:	4936      	ldr	r1, [pc, #216]	; (80037e8 <HAL_RCC_ClockConfig+0x1c4>)
 8003710:	4313      	orrs	r3, r2
 8003712:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003714:	f7fd fd38 	bl	8001188 <HAL_GetTick>
 8003718:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800371a:	e00a      	b.n	8003732 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800371c:	f7fd fd34 	bl	8001188 <HAL_GetTick>
 8003720:	4602      	mov	r2, r0
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	1ad3      	subs	r3, r2, r3
 8003726:	f241 3288 	movw	r2, #5000	; 0x1388
 800372a:	4293      	cmp	r3, r2
 800372c:	d901      	bls.n	8003732 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800372e:	2303      	movs	r3, #3
 8003730:	e053      	b.n	80037da <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003732:	4b2d      	ldr	r3, [pc, #180]	; (80037e8 <HAL_RCC_ClockConfig+0x1c4>)
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	f003 020c 	and.w	r2, r3, #12
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	429a      	cmp	r2, r3
 8003742:	d1eb      	bne.n	800371c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003744:	4b27      	ldr	r3, [pc, #156]	; (80037e4 <HAL_RCC_ClockConfig+0x1c0>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f003 0307 	and.w	r3, r3, #7
 800374c:	683a      	ldr	r2, [r7, #0]
 800374e:	429a      	cmp	r2, r3
 8003750:	d210      	bcs.n	8003774 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003752:	4b24      	ldr	r3, [pc, #144]	; (80037e4 <HAL_RCC_ClockConfig+0x1c0>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f023 0207 	bic.w	r2, r3, #7
 800375a:	4922      	ldr	r1, [pc, #136]	; (80037e4 <HAL_RCC_ClockConfig+0x1c0>)
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	4313      	orrs	r3, r2
 8003760:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003762:	4b20      	ldr	r3, [pc, #128]	; (80037e4 <HAL_RCC_ClockConfig+0x1c0>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0307 	and.w	r3, r3, #7
 800376a:	683a      	ldr	r2, [r7, #0]
 800376c:	429a      	cmp	r2, r3
 800376e:	d001      	beq.n	8003774 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003770:	2301      	movs	r3, #1
 8003772:	e032      	b.n	80037da <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f003 0304 	and.w	r3, r3, #4
 800377c:	2b00      	cmp	r3, #0
 800377e:	d008      	beq.n	8003792 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003780:	4b19      	ldr	r3, [pc, #100]	; (80037e8 <HAL_RCC_ClockConfig+0x1c4>)
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	4916      	ldr	r1, [pc, #88]	; (80037e8 <HAL_RCC_ClockConfig+0x1c4>)
 800378e:	4313      	orrs	r3, r2
 8003790:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f003 0308 	and.w	r3, r3, #8
 800379a:	2b00      	cmp	r3, #0
 800379c:	d009      	beq.n	80037b2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800379e:	4b12      	ldr	r3, [pc, #72]	; (80037e8 <HAL_RCC_ClockConfig+0x1c4>)
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	691b      	ldr	r3, [r3, #16]
 80037aa:	00db      	lsls	r3, r3, #3
 80037ac:	490e      	ldr	r1, [pc, #56]	; (80037e8 <HAL_RCC_ClockConfig+0x1c4>)
 80037ae:	4313      	orrs	r3, r2
 80037b0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80037b2:	f000 f821 	bl	80037f8 <HAL_RCC_GetSysClockFreq>
 80037b6:	4602      	mov	r2, r0
 80037b8:	4b0b      	ldr	r3, [pc, #44]	; (80037e8 <HAL_RCC_ClockConfig+0x1c4>)
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	091b      	lsrs	r3, r3, #4
 80037be:	f003 030f 	and.w	r3, r3, #15
 80037c2:	490a      	ldr	r1, [pc, #40]	; (80037ec <HAL_RCC_ClockConfig+0x1c8>)
 80037c4:	5ccb      	ldrb	r3, [r1, r3]
 80037c6:	fa22 f303 	lsr.w	r3, r2, r3
 80037ca:	4a09      	ldr	r2, [pc, #36]	; (80037f0 <HAL_RCC_ClockConfig+0x1cc>)
 80037cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80037ce:	4b09      	ldr	r3, [pc, #36]	; (80037f4 <HAL_RCC_ClockConfig+0x1d0>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4618      	mov	r0, r3
 80037d4:	f7fd fc96 	bl	8001104 <HAL_InitTick>

  return HAL_OK;
 80037d8:	2300      	movs	r3, #0
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3710      	adds	r7, #16
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	40022000 	.word	0x40022000
 80037e8:	40021000 	.word	0x40021000
 80037ec:	08003ad4 	.word	0x08003ad4
 80037f0:	20000000 	.word	0x20000000
 80037f4:	20000004 	.word	0x20000004

080037f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b087      	sub	sp, #28
 80037fc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80037fe:	2300      	movs	r3, #0
 8003800:	60fb      	str	r3, [r7, #12]
 8003802:	2300      	movs	r3, #0
 8003804:	60bb      	str	r3, [r7, #8]
 8003806:	2300      	movs	r3, #0
 8003808:	617b      	str	r3, [r7, #20]
 800380a:	2300      	movs	r3, #0
 800380c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800380e:	2300      	movs	r3, #0
 8003810:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003812:	4b1e      	ldr	r3, [pc, #120]	; (800388c <HAL_RCC_GetSysClockFreq+0x94>)
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	f003 030c 	and.w	r3, r3, #12
 800381e:	2b04      	cmp	r3, #4
 8003820:	d002      	beq.n	8003828 <HAL_RCC_GetSysClockFreq+0x30>
 8003822:	2b08      	cmp	r3, #8
 8003824:	d003      	beq.n	800382e <HAL_RCC_GetSysClockFreq+0x36>
 8003826:	e027      	b.n	8003878 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003828:	4b19      	ldr	r3, [pc, #100]	; (8003890 <HAL_RCC_GetSysClockFreq+0x98>)
 800382a:	613b      	str	r3, [r7, #16]
      break;
 800382c:	e027      	b.n	800387e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	0c9b      	lsrs	r3, r3, #18
 8003832:	f003 030f 	and.w	r3, r3, #15
 8003836:	4a17      	ldr	r2, [pc, #92]	; (8003894 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003838:	5cd3      	ldrb	r3, [r2, r3]
 800383a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003842:	2b00      	cmp	r3, #0
 8003844:	d010      	beq.n	8003868 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003846:	4b11      	ldr	r3, [pc, #68]	; (800388c <HAL_RCC_GetSysClockFreq+0x94>)
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	0c5b      	lsrs	r3, r3, #17
 800384c:	f003 0301 	and.w	r3, r3, #1
 8003850:	4a11      	ldr	r2, [pc, #68]	; (8003898 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003852:	5cd3      	ldrb	r3, [r2, r3]
 8003854:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	4a0d      	ldr	r2, [pc, #52]	; (8003890 <HAL_RCC_GetSysClockFreq+0x98>)
 800385a:	fb03 f202 	mul.w	r2, r3, r2
 800385e:	68bb      	ldr	r3, [r7, #8]
 8003860:	fbb2 f3f3 	udiv	r3, r2, r3
 8003864:	617b      	str	r3, [r7, #20]
 8003866:	e004      	b.n	8003872 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	4a0c      	ldr	r2, [pc, #48]	; (800389c <HAL_RCC_GetSysClockFreq+0xa4>)
 800386c:	fb02 f303 	mul.w	r3, r2, r3
 8003870:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	613b      	str	r3, [r7, #16]
      break;
 8003876:	e002      	b.n	800387e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003878:	4b05      	ldr	r3, [pc, #20]	; (8003890 <HAL_RCC_GetSysClockFreq+0x98>)
 800387a:	613b      	str	r3, [r7, #16]
      break;
 800387c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800387e:	693b      	ldr	r3, [r7, #16]
}
 8003880:	4618      	mov	r0, r3
 8003882:	371c      	adds	r7, #28
 8003884:	46bd      	mov	sp, r7
 8003886:	bc80      	pop	{r7}
 8003888:	4770      	bx	lr
 800388a:	bf00      	nop
 800388c:	40021000 	.word	0x40021000
 8003890:	007a1200 	.word	0x007a1200
 8003894:	08003ae4 	.word	0x08003ae4
 8003898:	08003af4 	.word	0x08003af4
 800389c:	003d0900 	.word	0x003d0900

080038a0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b085      	sub	sp, #20
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80038a8:	4b0a      	ldr	r3, [pc, #40]	; (80038d4 <RCC_Delay+0x34>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a0a      	ldr	r2, [pc, #40]	; (80038d8 <RCC_Delay+0x38>)
 80038ae:	fba2 2303 	umull	r2, r3, r2, r3
 80038b2:	0a5b      	lsrs	r3, r3, #9
 80038b4:	687a      	ldr	r2, [r7, #4]
 80038b6:	fb02 f303 	mul.w	r3, r2, r3
 80038ba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80038bc:	bf00      	nop
  }
  while (Delay --);
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	1e5a      	subs	r2, r3, #1
 80038c2:	60fa      	str	r2, [r7, #12]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d1f9      	bne.n	80038bc <RCC_Delay+0x1c>
}
 80038c8:	bf00      	nop
 80038ca:	bf00      	nop
 80038cc:	3714      	adds	r7, #20
 80038ce:	46bd      	mov	sp, r7
 80038d0:	bc80      	pop	{r7}
 80038d2:	4770      	bx	lr
 80038d4:	20000000 	.word	0x20000000
 80038d8:	10624dd3 	.word	0x10624dd3

080038dc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80038e4:	2300      	movs	r3, #0
 80038e6:	613b      	str	r3, [r7, #16]
 80038e8:	2300      	movs	r3, #0
 80038ea:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 0301 	and.w	r3, r3, #1
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d07d      	beq.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80038f8:	2300      	movs	r3, #0
 80038fa:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038fc:	4b4f      	ldr	r3, [pc, #316]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038fe:	69db      	ldr	r3, [r3, #28]
 8003900:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003904:	2b00      	cmp	r3, #0
 8003906:	d10d      	bne.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003908:	4b4c      	ldr	r3, [pc, #304]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800390a:	69db      	ldr	r3, [r3, #28]
 800390c:	4a4b      	ldr	r2, [pc, #300]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800390e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003912:	61d3      	str	r3, [r2, #28]
 8003914:	4b49      	ldr	r3, [pc, #292]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003916:	69db      	ldr	r3, [r3, #28]
 8003918:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800391c:	60bb      	str	r3, [r7, #8]
 800391e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003920:	2301      	movs	r3, #1
 8003922:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003924:	4b46      	ldr	r3, [pc, #280]	; (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800392c:	2b00      	cmp	r3, #0
 800392e:	d118      	bne.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003930:	4b43      	ldr	r3, [pc, #268]	; (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a42      	ldr	r2, [pc, #264]	; (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003936:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800393a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800393c:	f7fd fc24 	bl	8001188 <HAL_GetTick>
 8003940:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003942:	e008      	b.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003944:	f7fd fc20 	bl	8001188 <HAL_GetTick>
 8003948:	4602      	mov	r2, r0
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	2b64      	cmp	r3, #100	; 0x64
 8003950:	d901      	bls.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003952:	2303      	movs	r3, #3
 8003954:	e06d      	b.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003956:	4b3a      	ldr	r3, [pc, #232]	; (8003a40 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800395e:	2b00      	cmp	r3, #0
 8003960:	d0f0      	beq.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003962:	4b36      	ldr	r3, [pc, #216]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003964:	6a1b      	ldr	r3, [r3, #32]
 8003966:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800396a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2b00      	cmp	r3, #0
 8003970:	d02e      	beq.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800397a:	68fa      	ldr	r2, [r7, #12]
 800397c:	429a      	cmp	r2, r3
 800397e:	d027      	beq.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003980:	4b2e      	ldr	r3, [pc, #184]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003982:	6a1b      	ldr	r3, [r3, #32]
 8003984:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003988:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800398a:	4b2e      	ldr	r3, [pc, #184]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800398c:	2201      	movs	r2, #1
 800398e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003990:	4b2c      	ldr	r3, [pc, #176]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003992:	2200      	movs	r2, #0
 8003994:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003996:	4a29      	ldr	r2, [pc, #164]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f003 0301 	and.w	r3, r3, #1
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d014      	beq.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039a6:	f7fd fbef 	bl	8001188 <HAL_GetTick>
 80039aa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039ac:	e00a      	b.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039ae:	f7fd fbeb 	bl	8001188 <HAL_GetTick>
 80039b2:	4602      	mov	r2, r0
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80039bc:	4293      	cmp	r3, r2
 80039be:	d901      	bls.n	80039c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80039c0:	2303      	movs	r3, #3
 80039c2:	e036      	b.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039c4:	4b1d      	ldr	r3, [pc, #116]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039c6:	6a1b      	ldr	r3, [r3, #32]
 80039c8:	f003 0302 	and.w	r3, r3, #2
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d0ee      	beq.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039d0:	4b1a      	ldr	r3, [pc, #104]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039d2:	6a1b      	ldr	r3, [r3, #32]
 80039d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	4917      	ldr	r1, [pc, #92]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039de:	4313      	orrs	r3, r2
 80039e0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80039e2:	7dfb      	ldrb	r3, [r7, #23]
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d105      	bne.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039e8:	4b14      	ldr	r3, [pc, #80]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ea:	69db      	ldr	r3, [r3, #28]
 80039ec:	4a13      	ldr	r2, [pc, #76]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80039ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80039f2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 0302 	and.w	r3, r3, #2
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d008      	beq.n	8003a12 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003a00:	4b0e      	ldr	r3, [pc, #56]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	689b      	ldr	r3, [r3, #8]
 8003a0c:	490b      	ldr	r1, [pc, #44]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 0310 	and.w	r3, r3, #16
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d008      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003a1e:	4b07      	ldr	r3, [pc, #28]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	4904      	ldr	r1, [pc, #16]	; (8003a3c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003a30:	2300      	movs	r3, #0
}
 8003a32:	4618      	mov	r0, r3
 8003a34:	3718      	adds	r7, #24
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	40021000 	.word	0x40021000
 8003a40:	40007000 	.word	0x40007000
 8003a44:	42420440 	.word	0x42420440

08003a48 <memset>:
 8003a48:	4603      	mov	r3, r0
 8003a4a:	4402      	add	r2, r0
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d100      	bne.n	8003a52 <memset+0xa>
 8003a50:	4770      	bx	lr
 8003a52:	f803 1b01 	strb.w	r1, [r3], #1
 8003a56:	e7f9      	b.n	8003a4c <memset+0x4>

08003a58 <__libc_init_array>:
 8003a58:	b570      	push	{r4, r5, r6, lr}
 8003a5a:	2600      	movs	r6, #0
 8003a5c:	4d0c      	ldr	r5, [pc, #48]	; (8003a90 <__libc_init_array+0x38>)
 8003a5e:	4c0d      	ldr	r4, [pc, #52]	; (8003a94 <__libc_init_array+0x3c>)
 8003a60:	1b64      	subs	r4, r4, r5
 8003a62:	10a4      	asrs	r4, r4, #2
 8003a64:	42a6      	cmp	r6, r4
 8003a66:	d109      	bne.n	8003a7c <__libc_init_array+0x24>
 8003a68:	f000 f828 	bl	8003abc <_init>
 8003a6c:	2600      	movs	r6, #0
 8003a6e:	4d0a      	ldr	r5, [pc, #40]	; (8003a98 <__libc_init_array+0x40>)
 8003a70:	4c0a      	ldr	r4, [pc, #40]	; (8003a9c <__libc_init_array+0x44>)
 8003a72:	1b64      	subs	r4, r4, r5
 8003a74:	10a4      	asrs	r4, r4, #2
 8003a76:	42a6      	cmp	r6, r4
 8003a78:	d105      	bne.n	8003a86 <__libc_init_array+0x2e>
 8003a7a:	bd70      	pop	{r4, r5, r6, pc}
 8003a7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a80:	4798      	blx	r3
 8003a82:	3601      	adds	r6, #1
 8003a84:	e7ee      	b.n	8003a64 <__libc_init_array+0xc>
 8003a86:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a8a:	4798      	blx	r3
 8003a8c:	3601      	adds	r6, #1
 8003a8e:	e7f2      	b.n	8003a76 <__libc_init_array+0x1e>
 8003a90:	08003af8 	.word	0x08003af8
 8003a94:	08003af8 	.word	0x08003af8
 8003a98:	08003af8 	.word	0x08003af8
 8003a9c:	08003afc 	.word	0x08003afc

08003aa0 <memcpy>:
 8003aa0:	440a      	add	r2, r1
 8003aa2:	4291      	cmp	r1, r2
 8003aa4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8003aa8:	d100      	bne.n	8003aac <memcpy+0xc>
 8003aaa:	4770      	bx	lr
 8003aac:	b510      	push	{r4, lr}
 8003aae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003ab2:	4291      	cmp	r1, r2
 8003ab4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003ab8:	d1f9      	bne.n	8003aae <memcpy+0xe>
 8003aba:	bd10      	pop	{r4, pc}

08003abc <_init>:
 8003abc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003abe:	bf00      	nop
 8003ac0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ac2:	bc08      	pop	{r3}
 8003ac4:	469e      	mov	lr, r3
 8003ac6:	4770      	bx	lr

08003ac8 <_fini>:
 8003ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aca:	bf00      	nop
 8003acc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ace:	bc08      	pop	{r3}
 8003ad0:	469e      	mov	lr, r3
 8003ad2:	4770      	bx	lr
