Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\W\W.vhd" into library work
Parsing entity <W>.
Parsing architecture <Behavioral> of entity <w>.
Parsing VHDL file "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\Rom\Rom.vhd" into library work
Parsing entity <Rom>.
Parsing architecture <Behavioral> of entity <rom>.
Parsing VHDL file "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\Ram\Ram.vhd" into library work
Parsing entity <Ram>.
Parsing architecture <Behavioral> of entity <ram>.
Parsing VHDL file "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\Puerto B\Puerto.vhd" into library work
Parsing entity <PuertoB>.
Parsing architecture <Behavioral> of entity <puertob>.
Parsing VHDL file "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\Puerto A\Puerto.vhd" into library work
Parsing entity <PuertoA>.
Parsing architecture <Behavioral> of entity <puertoa>.
Parsing VHDL file "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\DecodificadorSAL\DecodificadorSAL.vhd" into library work
Parsing entity <DecodificadorSAL>.
Parsing architecture <Behavioral> of entity <decodificadorsal>.
Parsing VHDL file "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\Decodificador B\Decodificador.vhd" into library work
Parsing entity <DecodificadorB>.
Parsing architecture <Behavioral> of entity <decodificadorb>.
Parsing VHDL file "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\Decodificador A\Decodificador.vhd" into library work
Parsing entity <DecodificadorA>.
Parsing architecture <Behavioral> of entity <decodificadora>.
Parsing VHDL file "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\Contador\Contador.vhd" into library work
Parsing entity <Contador>.
Parsing architecture <Behavioral> of entity <contador>.
Parsing VHDL file "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\ALU\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\TOP1\TOP1.vhd" into library work
Parsing entity <TOP>.
Parsing architecture <Behavioral> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TOP> (architecture <Behavioral>) from library <work>.

Elaborating entity <Contador> (architecture <Behavioral>) from library <work>.

Elaborating entity <Rom> (architecture <Behavioral>) from library <work>.

Elaborating entity <Ram> (architecture <Behavioral>) from library <work>.

Elaborating entity <PuertoA> (architecture <Behavioral>) from library <work>.

Elaborating entity <DecodificadorA> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\Decodificador A\Decodificador.vhd" Line 31. Case statement is complete. others clause is never selected

Elaborating entity <DecodificadorB> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\Decodificador B\Decodificador.vhd" Line 31. Case statement is complete. others clause is never selected

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <DecodificadorSAL> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\DecodificadorSAL\DecodificadorSAL.vhd" Line 30. Case statement is complete. others clause is never selected

Elaborating entity <W> (architecture <Behavioral>) from library <work>.

Elaborating entity <PuertoB> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP>.
    Related source file is "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\TOP1\TOP1.vhd".
    Summary:
	no macro.
Unit <TOP> synthesized.

Synthesizing Unit <Contador>.
    Related source file is "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\Contador\Contador.vhd".
    Found 3-bit register for signal <tmpconta>.
    Found 3-bit adder for signal <tmpconta[2]_GND_6_o_add_1_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <Contador> synthesized.

Synthesizing Unit <Rom>.
    Related source file is "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\Rom\Rom.vhd".
    Found 24-bit register for signal <data>.
    Found 8x24-bit Read Only RAM for signal <dire[2]_PWR_7_o_wide_mux_0_OUT>
    Summary:
	inferred   1 RAM(s).
	inferred  24 D-type flip-flop(s).
Unit <Rom> synthesized.

Synthesizing Unit <Ram>.
    Related source file is "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\Ram\Ram.vhd".
    Found 16x4-bit single-port RAM <Mram_dato> for signal <dato>.
    Found 4-bit register for signal <sale>.
    Summary:
	inferred   1 RAM(s).
	inferred   4 D-type flip-flop(s).
Unit <Ram> synthesized.

Synthesizing Unit <PuertoA>.
    Related source file is "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\Puerto A\Puerto.vhd".
    Found 4-bit register for signal <salida>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <PuertoA> synthesized.

Synthesizing Unit <DecodificadorA>.
    Related source file is "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\Decodificador A\Decodificador.vhd".
    Found 4-bit register for signal <tmpSalida>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <DecodificadorA> synthesized.

Synthesizing Unit <DecodificadorB>.
    Related source file is "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\Decodificador B\Decodificador.vhd".
    Found 4-bit register for signal <tmpSalida>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <DecodificadorB> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\ALU\ALU.vhd".
    Found 1-bit register for signal <car>.
    Found 1-bit register for signal <zero>.
    Found 4-bit register for signal <total>.
    Found 4-bit adder for signal <tmpa[3]_tmpb[3]_add_2_OUT> created at line 28.
    Found 4-bit subtractor for signal <GND_12_o_GND_12_o_sub_19_OUT<3:0>> created at line 57.
    Found 4-bit subtractor for signal <GND_12_o_GND_12_o_sub_20_OUT<3:0>> created at line 60.
    Found 4-bit comparator lessequal for signal <n0004> created at line 30
    Found 4-bit comparator lessequal for signal <n0006> created at line 30
    Found 4-bit comparator lessequal for signal <n0009> created at line 31
    Found 4-bit comparator lessequal for signal <n0015> created at line 35
    Found 4-bit comparator lessequal for signal <n0019> created at line 36
    Found 4-bit comparator greater for signal <tmpb[3]_INV_22_o> created at line 55
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <DecodificadorSAL>.
    Related source file is "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\DecodificadorSAL\DecodificadorSAL.vhd".
    Found 4-bit register for signal <tmpSalida>.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <DecodificadorSAL> synthesized.

Synthesizing Unit <W>.
    Related source file is "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\W\W.vhd".
    Found 4-bit register for signal <wSalida>.
    Found 4-bit register for signal <tmpw>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <W> synthesized.

Synthesizing Unit <PuertoB>.
    Related source file is "D:\Rey Castro\UAEM Beto\9no Semestre\Arquitectura de Computadoras\Arquitectura PuertoA sale en B\Puerto B\Puerto.vhd".
    Found 4-bit register for signal <salida>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <PuertoB> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x4-bit single-port RAM                              : 1
 8x24-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 2
 3-bit adder                                           : 1
 4-bit addsub                                          : 1
# Registers                                            : 13
 1-bit register                                        : 2
 24-bit register                                       : 1
 3-bit register                                        : 1
 4-bit register                                        : 9
# Comparators                                          : 6
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 5
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 5
 4-bit 2-to-1 multiplexer                              : 15

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Contador>.
The following registers are absorbed into counter <tmpconta>: 1 register on signal <tmpconta>.
Unit <Contador> synthesized (advanced).

Synthesizing (advanced) Unit <Ram>.
INFO:Xst:3231 - The small RAM <Mram_dato> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <rw_0>          | low      |
    |     addrA          | connected to signal <dire>          |          |
    |     diA            | connected to signal <entra>         |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Ram> synthesized (advanced).

Synthesizing (advanced) Unit <Rom>.
INFO:Xst:3231 - The small RAM <Mram_dire[2]_PWR_7_o_wide_mux_0_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dire>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Rom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x4-bit single-port distributed RAM                  : 1
 8x24-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 1
 4-bit addsub                                          : 1
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 62
 Flip-Flops                                            : 62
# Comparators                                          : 6
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 5
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 5
 4-bit 2-to-1 multiplexer                              : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <data_13> in Unit <Rom> is equivalent to the following FF/Latch, which will be removed : <data_14> 
INFO:Xst:2261 - The FF/Latch <data_15> in Unit <Rom> is equivalent to the following 3 FFs/Latches, which will be removed : <data_16> <data_17> <data_18> 
INFO:Xst:2261 - The FF/Latch <data_0> in Unit <Rom> is equivalent to the following 8 FFs/Latches, which will be removed : <data_1> <data_2> <data_3> <data_4> <data_5> <data_6> <data_7> <data_8> 

Optimizing unit <TOP> ...

Optimizing unit <Rom> ...

Optimizing unit <Ram> ...

Optimizing unit <DecodificadorA> ...

Optimizing unit <DecodificadorB> ...

Optimizing unit <ALU> ...

Optimizing unit <DecodificadorSAL> ...

Optimizing unit <W> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 53
 Flip-Flops                                            : 53

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 49
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 8
#      LUT3                        : 12
#      LUT4                        : 4
#      LUT5                        : 14
#      LUT6                        : 7
# FlipFlops/Latches                : 53
#      FD_1                        : 12
#      FDE_1                       : 38
#      FDR                         : 3
# RAMS                             : 4
#      RAM16X1S                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 4
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:              53  out of  11440     0%  
 Number of Slice LUTs:                   52  out of   5720     0%  
    Number used as Logic:                48  out of   5720     0%  
    Number used as Memory:                4  out of   1440     0%  
       Number used as RAM:                4

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     65
   Number with an unused Flip Flop:      12  out of     65    18%  
   Number with an unused LUT:            13  out of     65    20%  
   Number of fully used LUT-FF pairs:    40  out of     65    61%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    160     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clkPlaca                           | BUFGP                  | 57    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.140ns (Maximum Frequency: 194.553MHz)
   Minimum input arrival time before clock: 2.083ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkPlaca'
  Clock period: 5.140ns (frequency: 194.553MHz)
  Total number of paths / destination ports: 311 / 110
-------------------------------------------------------------------------
Delay:               5.140ns (Levels of Logic = 4)
  Source:            Inst_DecodificadorB/tmpSalida_0 (FF)
  Destination:       Inst_ALU/total_3 (FF)
  Source Clock:      clkPlaca falling
  Destination Clock: clkPlaca falling

  Data Path: Inst_DecodificadorB/tmpSalida_0 to Inst_ALU/total_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            6   0.525   1.331  Inst_DecodificadorB/tmpSalida_0 (Inst_DecodificadorB/tmpSalida_0)
     LUT6:I0->O            1   0.254   0.790  Inst_ALU/tmpb[3]_INV_22_o12_SW1 (N13)
     LUT6:I4->O            2   0.250   0.726  Inst_ALU/Mmux__n0101_rs_cy<0>11 (Inst_ALU/Mmux__n0101_rs_cy<0>)
     LUT6:I5->O            1   0.254   0.682  Inst_ALU/Mmux__n0101_rs_cy<1>11 (Inst_ALU/Mmux__n0101_rs_cy<1>)
     LUT6:I5->O            1   0.254   0.000  Inst_ALU/Mmux__n01074 (Inst_ALU/_n0107<3>)
     FDE_1:D                   0.074          Inst_ALU/total_3
    ----------------------------------------
    Total                      5.140ns (1.611ns logic, 3.529ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkPlaca'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            entradaPlaca<3> (PAD)
  Destination:       Inst_PuertoA/salida_3 (FF)
  Destination Clock: clkPlaca falling

  Data Path: entradaPlaca<3> to Inst_PuertoA/salida_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  entradaPlaca_3_IBUF (entradaPlaca_3_IBUF)
     FDE_1:D                   0.074          Inst_PuertoA/salida_3
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkPlaca'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            Inst_PuertoB/salida_3 (FF)
  Destination:       salidaPlaca<3> (PAD)
  Source Clock:      clkPlaca falling

  Data Path: Inst_PuertoB/salida_3 to salidaPlaca<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.525   0.681  Inst_PuertoB/salida_3 (Inst_PuertoB/salida_3)
     OBUF:I->O                 2.912          salidaPlaca_3_OBUF (salidaPlaca<3>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clkPlaca
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkPlaca       |         |         |    5.140|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.46 secs
 
--> 

Total memory usage is 227184 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    6 (   0 filtered)

