project_name=${_xil_proj_name_}
mogura2_fee_project_board_part=
mogura2_fee_project_compxlib.activehdl_compiled_library_dir=E:/KRD/project_tcl/MoGURA2_PROTOTYPE/MoGURA2_FEE/MoGURA2_FEE/MoGURA2_FEE.cache/compile_simlib/activehdl
mogura2_fee_project_compxlib.funcsim=1
mogura2_fee_project_compxlib.ies_compiled_library_dir=E:/KRD/project_tcl/MoGURA2_PROTOTYPE/MoGURA2_FEE/MoGURA2_FEE/MoGURA2_FEE.cache/compile_simlib/ies
mogura2_fee_project_compxlib.modelsim_compiled_library_dir=E:/KRD/project_tcl/MoGURA2_PROTOTYPE/MoGURA2_FEE/MoGURA2_FEE/MoGURA2_FEE.cache/compile_simlib/modelsim
mogura2_fee_project_compxlib.overwrite_libs=0
mogura2_fee_project_compxlib.questa_compiled_library_dir=E:/KRD/project_tcl/MoGURA2_PROTOTYPE/MoGURA2_FEE/MoGURA2_FEE/MoGURA2_FEE.cache/compile_simlib/questa
mogura2_fee_project_compxlib.riviera_compiled_library_dir=E:/KRD/project_tcl/MoGURA2_PROTOTYPE/MoGURA2_FEE/MoGURA2_FEE/MoGURA2_FEE.cache/compile_simlib/riviera
mogura2_fee_project_compxlib.timesim=1
mogura2_fee_project_compxlib.vcs_compiled_library_dir=E:/KRD/project_tcl/MoGURA2_PROTOTYPE/MoGURA2_FEE/MoGURA2_FEE/MoGURA2_FEE.cache/compile_simlib/vcs
mogura2_fee_project_compxlib.xsim_compiled_library_dir=
mogura2_fee_project_corecontainer.enable=0
mogura2_fee_project_default_lib=xil_defaultlib
mogura2_fee_project_dsa.accelerator_binary_content=bitstream
mogura2_fee_project_dsa.accelerator_binary_format=xclbin2
mogura2_fee_project_dsa.description=Vivado generated DSA
mogura2_fee_project_dsa.dr_bd_base_address=0
mogura2_fee_project_dsa.emu_dir=emu
mogura2_fee_project_dsa.flash_interface_type=bpix16
mogura2_fee_project_dsa.flash_offset_address=0
mogura2_fee_project_dsa.flash_size=1024
mogura2_fee_project_dsa.host_architecture=x86_64
mogura2_fee_project_dsa.host_interface=pcie
mogura2_fee_project_dsa.num_compute_units=60
mogura2_fee_project_dsa.platform_state=pre_synth
mogura2_fee_project_dsa.rom.debug_type=0
mogura2_fee_project_dsa.rom.prom_type=0
mogura2_fee_project_dsa.vendor=xilinx
mogura2_fee_project_dsa.version=0.0
mogura2_fee_project_enable_optional_runs_sta=0
mogura2_fee_project_enable_vhdl_2008=1
mogura2_fee_project_generate_ip_upgrade_log=1
mogura2_fee_project_ip_cache_permissions=read write
mogura2_fee_project_ip_interface_inference_priority=
mogura2_fee_project_ip_output_repo=E:/KRD/project_tcl/MoGURA2_PROTOTYPE/MoGURA2_FEE/MoGURA2_FEE/MoGURA2_FEE.cache/ip
mogura2_fee_project_is_readonly=0
mogura2_fee_project_legacy_ip_repo_paths=
mogura2_fee_project_mem.enable_memory_map_generation=1
mogura2_fee_project_part=xczu29dr-ffvf1760-1-e
mogura2_fee_project_project_type=Default
mogura2_fee_project_pr_flow=0
mogura2_fee_project_sim.central_dir=E:/KRD/project_tcl/MoGURA2_PROTOTYPE/MoGURA2_FEE/MoGURA2_FEE/MoGURA2_FEE.ip_user_files
mogura2_fee_project_sim.ip.auto_export_scripts=1
mogura2_fee_project_sim.use_ip_compiled_libs=1
mogura2_fee_project_simulator_language=Mixed
mogura2_fee_project_source_mgmt_mode=All
mogura2_fee_project_target_language=Verilog
mogura2_fee_project_target_simulator=XSim
mogura2_fee_project_tool_flow=Vivado
mogura2_fee_project_xpm_libraries=XPM_CDC XPM_FIFO XPM_MEMORY
mogura2_fee_project_xsim.array_display_limit=1024
mogura2_fee_project_xsim.radix=hex
mogura2_fee_project_xsim.time_unit=ns
mogura2_fee_project_xsim.trace_limit=65536
sources_1_file_file_type=Verilog
sources_1_file_is_enabled=1
sources_1_file_is_global_include=0
sources_1_file_library=xil_defaultlib
sources_1_file_path_mode=RelativeFirst
sources_1_file_used_in=synthesis implementation simulation
sources_1_file_used_in_implementation=1
sources_1_file_used_in_simulation=1
sources_1_file_used_in_synthesis=1
sources_1_file_file_type=Verilog
sources_1_file_is_enabled=1
sources_1_file_is_global_include=0
sources_1_file_library=xil_defaultlib
sources_1_file_path_mode=RelativeFirst
sources_1_file_used_in=synthesis implementation simulation
sources_1_file_used_in_implementation=1
sources_1_file_used_in_simulation=1
sources_1_file_used_in_synthesis=1
sources_1_file_file_type=Verilog
sources_1_file_is_enable