

================================================================
== Vitis HLS Report for 'correlation_Pipeline_VITIS_LOOP_57_3'
================================================================
* Date:           Sun Jun 23 03:26:52 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        correlation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |      169|     1129|  0.845 us|  5.645 us|  169|  1129|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_57_3  |      167|     1127|       168|         32|          1|  1 ~ 31|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 32, depth = 168


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 168
* Pipeline : 1
  Pipeline-0 : II = 32, D = 168, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:57]   --->   Operation 171 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%jj = alloca i32 1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:56]   --->   Operation 172 'alloca' 'jj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %corr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%ii_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %ii"   --->   Operation 175 'read' 'ii_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%i_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %i_1"   --->   Operation 176 'read' 'i_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%bitcast_ln61_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln61"   --->   Operation 177 'read' 'bitcast_ln61_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%indvars_iv17_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %indvars_iv17"   --->   Operation 178 'read' 'indvars_iv17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.46ns)   --->   "%store_ln56 = store i10 0, i10 %jj" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:56]   --->   Operation 179 'store' 'store_ln56' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 180 [1/1] (0.46ns)   --->   "%store_ln57 = store i6 %indvars_iv17_read, i6 %j" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:57]   --->   Operation 180 'store' 'store_ln57' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop_4"   --->   Operation 181 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%j_2 = load i6 %j" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:57]   --->   Operation 182 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.84ns)   --->   "%icmp_ln57 = icmp_eq  i6 %j_2, i6 32" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:57]   --->   Operation 183 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %loop_4.split, void %for.inc104.exitStub" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:57]   --->   Operation 184 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i6 %j_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:57]   --->   Operation 185 'zext' 'zext_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln57" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 186 'getelementptr' 'data_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 187 [2/2] (1.29ns)   --->   "%data_load = load i10 %data_addr" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 187 'load' 'data_load' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln61_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %i_1_read" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 188 'bitconcatenate' 'zext_ln61_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i6 %zext_ln61_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 189 'zext' 'zext_ln61' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%data_addr_32 = getelementptr i32 %data, i64 0, i64 %zext_ln61" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 190 'getelementptr' 'data_addr_32' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 191 [2/2] (1.29ns)   --->   "%data_load_32 = load i10 %data_addr_32" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 191 'load' 'data_load_32' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 192 [1/1] (0.84ns)   --->   "%add_ln57 = add i6 %j_2, i6 1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:57]   --->   Operation 192 'add' 'add_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.46ns)   --->   "%store_ln57 = store i6 %add_ln57, i6 %j" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:57]   --->   Operation 193 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i6 %j_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:57]   --->   Operation 194 'zext' 'zext_ln57_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 195 [1/2] (1.29ns)   --->   "%data_load = load i10 %data_addr" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 195 'load' 'data_load' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 196 [1/2] (1.29ns)   --->   "%data_load_32 = load i10 %data_addr_32" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 196 'load' 'data_load_32' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 197 [1/1] (0.85ns)   --->   "%add_ln61 = add i7 %zext_ln57_2, i7 32" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 197 'add' 'add_ln61' <Predicate = (!icmp_ln57)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i7 %add_ln61" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 198 'zext' 'zext_ln61_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%data_addr_33 = getelementptr i32 %data, i64 0, i64 %zext_ln61_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 199 'getelementptr' 'data_addr_33' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 200 [2/2] (1.29ns)   --->   "%data_load_33 = load i10 %data_addr_33" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 200 'load' 'data_load_33' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln61_2_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 2, i5 %i_1_read" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 201 'bitconcatenate' 'zext_ln61_2_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i7 %zext_ln61_2_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 202 'zext' 'zext_ln61_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%data_addr_34 = getelementptr i32 %data, i64 0, i64 %zext_ln61_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 203 'getelementptr' 'data_addr_34' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 204 [2/2] (1.29ns)   --->   "%data_load_34 = load i10 %data_addr_34" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 204 'load' 'data_load_34' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 2.78>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%bitcast_ln61_1 = bitcast i32 %data_load" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 205 'bitcast' 'bitcast_ln61_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 206 [4/4] (2.78ns)   --->   "%mul5 = fmul i32 %bitcast_ln61_read, i32 %bitcast_ln61_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 206 'fmul' 'mul5' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/2] (1.29ns)   --->   "%data_load_33 = load i10 %data_addr_33" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 207 'load' 'data_load_33' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 208 [1/2] (1.29ns)   --->   "%data_load_34 = load i10 %data_addr_34" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 208 'load' 'data_load_34' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln61_3_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %j_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 209 'bitconcatenate' 'zext_ln61_3_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i7 %zext_ln61_3_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 210 'zext' 'zext_ln61_3' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%data_addr_35 = getelementptr i32 %data, i64 0, i64 %zext_ln61_3" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 211 'getelementptr' 'data_addr_35' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 212 [2/2] (1.29ns)   --->   "%data_load_35 = load i10 %data_addr_35" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 212 'load' 'data_load_35' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i6 %zext_ln61_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 213 'sext' 'sext_ln61' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln61_4 = zext i7 %sext_ln61" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 214 'zext' 'zext_ln61_4' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%data_addr_36 = getelementptr i32 %data, i64 0, i64 %zext_ln61_4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 215 'getelementptr' 'data_addr_36' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 216 [2/2] (1.29ns)   --->   "%data_load_36 = load i10 %data_addr_36" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 216 'load' 'data_load_36' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i6 %j_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:57]   --->   Operation 217 'zext' 'zext_ln57_3' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 218 [3/4] (2.78ns)   --->   "%mul5 = fmul i32 %bitcast_ln61_read, i32 %bitcast_ln61_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 218 'fmul' 'mul5' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%bitcast_ln61_2 = bitcast i32 %data_load_32" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 219 'bitcast' 'bitcast_ln61_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%bitcast_ln61_3 = bitcast i32 %data_load_33" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 220 'bitcast' 'bitcast_ln61_3' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 221 [4/4] (2.78ns)   --->   "%mul88_1 = fmul i32 %bitcast_ln61_2, i32 %bitcast_ln61_3" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 221 'fmul' 'mul88_1' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/2] (1.29ns)   --->   "%data_load_35 = load i10 %data_addr_35" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 222 'load' 'data_load_35' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 223 [1/2] (1.29ns)   --->   "%data_load_36 = load i10 %data_addr_36" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 223 'load' 'data_load_36' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 224 [1/1] (0.87ns)   --->   "%add_ln61_1 = add i8 %zext_ln57_3, i8 96" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 224 'add' 'add_ln61_1' <Predicate = (!icmp_ln57)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln61_5 = zext i8 %add_ln61_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 225 'zext' 'zext_ln61_5' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%data_addr_37 = getelementptr i32 %data, i64 0, i64 %zext_ln61_5" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 226 'getelementptr' 'data_addr_37' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 227 [2/2] (1.29ns)   --->   "%data_load_37 = load i10 %data_addr_37" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 227 'load' 'data_load_37' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln61_6_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 4, i5 %i_1_read" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 228 'bitconcatenate' 'zext_ln61_6_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln61_6 = zext i8 %zext_ln61_6_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 229 'zext' 'zext_ln61_6' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%data_addr_38 = getelementptr i32 %data, i64 0, i64 %zext_ln61_6" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 230 'getelementptr' 'data_addr_38' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_4 : Operation 231 [2/2] (1.29ns)   --->   "%data_load_38 = load i10 %data_addr_38" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 231 'load' 'data_load_38' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 232 [2/4] (2.78ns)   --->   "%mul5 = fmul i32 %bitcast_ln61_read, i32 %bitcast_ln61_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 232 'fmul' 'mul5' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [3/4] (2.78ns)   --->   "%mul88_1 = fmul i32 %bitcast_ln61_2, i32 %bitcast_ln61_3" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 233 'fmul' 'mul88_1' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%bitcast_ln61_4 = bitcast i32 %data_load_34" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 234 'bitcast' 'bitcast_ln61_4' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%bitcast_ln61_5 = bitcast i32 %data_load_35" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 235 'bitcast' 'bitcast_ln61_5' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 236 [4/4] (2.78ns)   --->   "%mul88_2 = fmul i32 %bitcast_ln61_4, i32 %bitcast_ln61_5" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 236 'fmul' 'mul88_2' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 237 [1/2] (1.29ns)   --->   "%data_load_37 = load i10 %data_addr_37" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 237 'load' 'data_load_37' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 238 [1/2] (1.29ns)   --->   "%data_load_38 = load i10 %data_addr_38" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 238 'load' 'data_load_38' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln61_7_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %j_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 239 'bitconcatenate' 'zext_ln61_7_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln61_7 = zext i8 %zext_ln61_7_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 240 'zext' 'zext_ln61_7' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%data_addr_39 = getelementptr i32 %data, i64 0, i64 %zext_ln61_7" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 241 'getelementptr' 'data_addr_39' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 242 [2/2] (1.29ns)   --->   "%data_load_39 = load i10 %data_addr_39" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 242 'load' 'data_load_39' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln61_8_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 5, i5 %i_1_read" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 243 'bitconcatenate' 'zext_ln61_8_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln61_8 = zext i8 %zext_ln61_8_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 244 'zext' 'zext_ln61_8' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%data_addr_40 = getelementptr i32 %data, i64 0, i64 %zext_ln61_8" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 245 'getelementptr' 'data_addr_40' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 246 [2/2] (1.29ns)   --->   "%data_load_40 = load i10 %data_addr_40" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 246 'load' 'data_load_40' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 247 [1/4] (2.78ns)   --->   "%mul5 = fmul i32 %bitcast_ln61_read, i32 %bitcast_ln61_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 247 'fmul' 'mul5' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [2/4] (2.78ns)   --->   "%mul88_1 = fmul i32 %bitcast_ln61_2, i32 %bitcast_ln61_3" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 248 'fmul' 'mul88_1' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 249 [3/4] (2.78ns)   --->   "%mul88_2 = fmul i32 %bitcast_ln61_4, i32 %bitcast_ln61_5" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 249 'fmul' 'mul88_2' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 250 [1/1] (0.00ns)   --->   "%bitcast_ln61_6 = bitcast i32 %data_load_36" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 250 'bitcast' 'bitcast_ln61_6' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln61_7 = bitcast i32 %data_load_37" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 251 'bitcast' 'bitcast_ln61_7' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 252 [4/4] (2.78ns)   --->   "%mul88_3 = fmul i32 %bitcast_ln61_6, i32 %bitcast_ln61_7" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 252 'fmul' 'mul88_3' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 253 [1/2] (1.29ns)   --->   "%data_load_39 = load i10 %data_addr_39" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 253 'load' 'data_load_39' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 254 [1/2] (1.29ns)   --->   "%data_load_40 = load i10 %data_addr_40" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 254 'load' 'data_load_40' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 255 [1/1] (0.87ns)   --->   "%add_ln61_2 = add i8 %zext_ln57_3, i8 160" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 255 'add' 'add_ln61_2' <Predicate = (!icmp_ln57)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln61_9 = zext i8 %add_ln61_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 256 'zext' 'zext_ln61_9' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%data_addr_41 = getelementptr i32 %data, i64 0, i64 %zext_ln61_9" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 257 'getelementptr' 'data_addr_41' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 258 [2/2] (1.29ns)   --->   "%data_load_41 = load i10 %data_addr_41" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 258 'load' 'data_load_41' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln61_1 = sext i7 %zext_ln61_2_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 259 'sext' 'sext_ln61_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln61_10 = zext i8 %sext_ln61_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 260 'zext' 'zext_ln61_10' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%data_addr_42 = getelementptr i32 %data, i64 0, i64 %zext_ln61_10" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 261 'getelementptr' 'data_addr_42' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 262 [2/2] (1.29ns)   --->   "%data_load_42 = load i10 %data_addr_42" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 262 'load' 'data_load_42' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 3.57>
ST_7 : Operation 263 [5/5] (3.57ns)   --->   "%c = fadd i32 %mul5, i32 0" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 263 'fadd' 'c' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 264 [1/4] (2.78ns)   --->   "%mul88_1 = fmul i32 %bitcast_ln61_2, i32 %bitcast_ln61_3" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 264 'fmul' 'mul88_1' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 265 [2/4] (2.78ns)   --->   "%mul88_2 = fmul i32 %bitcast_ln61_4, i32 %bitcast_ln61_5" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 265 'fmul' 'mul88_2' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 266 [3/4] (2.78ns)   --->   "%mul88_3 = fmul i32 %bitcast_ln61_6, i32 %bitcast_ln61_7" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 266 'fmul' 'mul88_3' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln61_8 = bitcast i32 %data_load_38" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 267 'bitcast' 'bitcast_ln61_8' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_7 : Operation 268 [1/1] (0.00ns)   --->   "%bitcast_ln61_9 = bitcast i32 %data_load_39" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 268 'bitcast' 'bitcast_ln61_9' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_7 : Operation 269 [4/4] (2.78ns)   --->   "%mul88_4 = fmul i32 %bitcast_ln61_8, i32 %bitcast_ln61_9" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 269 'fmul' 'mul88_4' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 270 [1/2] (1.29ns)   --->   "%data_load_41 = load i10 %data_addr_41" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 270 'load' 'data_load_41' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 271 [1/2] (1.29ns)   --->   "%data_load_42 = load i10 %data_addr_42" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 271 'load' 'data_load_42' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln61_2 = sext i7 %zext_ln61_3_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 272 'sext' 'sext_ln61_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_7 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln61_11 = zext i8 %sext_ln61_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 273 'zext' 'zext_ln61_11' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_7 : Operation 274 [1/1] (0.00ns)   --->   "%data_addr_43 = getelementptr i32 %data, i64 0, i64 %zext_ln61_11" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 274 'getelementptr' 'data_addr_43' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_7 : Operation 275 [2/2] (1.29ns)   --->   "%data_load_43 = load i10 %data_addr_43" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 275 'load' 'data_load_43' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln61_3 = sext i6 %zext_ln61_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 276 'sext' 'sext_ln61_3' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_7 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln61_12 = zext i8 %sext_ln61_3" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 277 'zext' 'zext_ln61_12' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_7 : Operation 278 [1/1] (0.00ns)   --->   "%data_addr_44 = getelementptr i32 %data, i64 0, i64 %zext_ln61_12" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 278 'getelementptr' 'data_addr_44' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_7 : Operation 279 [2/2] (1.29ns)   --->   "%data_load_44 = load i10 %data_addr_44" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 279 'load' 'data_load_44' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i6 %j_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:57]   --->   Operation 280 'zext' 'zext_ln57_4' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 281 [4/5] (3.57ns)   --->   "%c = fadd i32 %mul5, i32 0" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 281 'fadd' 'c' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 282 [1/4] (2.78ns)   --->   "%mul88_2 = fmul i32 %bitcast_ln61_4, i32 %bitcast_ln61_5" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 282 'fmul' 'mul88_2' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 283 [2/4] (2.78ns)   --->   "%mul88_3 = fmul i32 %bitcast_ln61_6, i32 %bitcast_ln61_7" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 283 'fmul' 'mul88_3' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 284 [3/4] (2.78ns)   --->   "%mul88_4 = fmul i32 %bitcast_ln61_8, i32 %bitcast_ln61_9" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 284 'fmul' 'mul88_4' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%bitcast_ln61_10 = bitcast i32 %data_load_40" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 285 'bitcast' 'bitcast_ln61_10' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%bitcast_ln61_11 = bitcast i32 %data_load_41" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 286 'bitcast' 'bitcast_ln61_11' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 287 [4/4] (2.78ns)   --->   "%mul88_5 = fmul i32 %bitcast_ln61_10, i32 %bitcast_ln61_11" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 287 'fmul' 'mul88_5' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 288 [1/2] (1.29ns)   --->   "%data_load_43 = load i10 %data_addr_43" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 288 'load' 'data_load_43' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 289 [1/2] (1.29ns)   --->   "%data_load_44 = load i10 %data_addr_44" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 289 'load' 'data_load_44' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 290 [1/1] (0.90ns)   --->   "%add_ln61_3 = add i9 %zext_ln57_4, i9 224" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 290 'add' 'add_ln61_3' <Predicate = (!icmp_ln57)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln61_13 = zext i9 %add_ln61_3" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 291 'zext' 'zext_ln61_13' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 292 [1/1] (0.00ns)   --->   "%data_addr_45 = getelementptr i32 %data, i64 0, i64 %zext_ln61_13" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 292 'getelementptr' 'data_addr_45' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 293 [2/2] (1.29ns)   --->   "%data_load_45 = load i10 %data_addr_45" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 293 'load' 'data_load_45' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln61_14_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 8, i5 %i_1_read" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 294 'bitconcatenate' 'zext_ln61_14_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln61_14 = zext i9 %zext_ln61_14_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 295 'zext' 'zext_ln61_14' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 296 [1/1] (0.00ns)   --->   "%data_addr_46 = getelementptr i32 %data, i64 0, i64 %zext_ln61_14" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 296 'getelementptr' 'data_addr_46' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_8 : Operation 297 [2/2] (1.29ns)   --->   "%data_load_46 = load i10 %data_addr_46" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 297 'load' 'data_load_46' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 9 <SV = 8> <Delay = 3.57>
ST_9 : Operation 298 [3/5] (3.57ns)   --->   "%c = fadd i32 %mul5, i32 0" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 298 'fadd' 'c' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 299 [1/4] (2.78ns)   --->   "%mul88_3 = fmul i32 %bitcast_ln61_6, i32 %bitcast_ln61_7" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 299 'fmul' 'mul88_3' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 300 [2/4] (2.78ns)   --->   "%mul88_4 = fmul i32 %bitcast_ln61_8, i32 %bitcast_ln61_9" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 300 'fmul' 'mul88_4' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 301 [3/4] (2.78ns)   --->   "%mul88_5 = fmul i32 %bitcast_ln61_10, i32 %bitcast_ln61_11" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 301 'fmul' 'mul88_5' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "%bitcast_ln61_12 = bitcast i32 %data_load_42" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 302 'bitcast' 'bitcast_ln61_12' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "%bitcast_ln61_13 = bitcast i32 %data_load_43" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 303 'bitcast' 'bitcast_ln61_13' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_9 : Operation 304 [4/4] (2.78ns)   --->   "%mul88_6 = fmul i32 %bitcast_ln61_12, i32 %bitcast_ln61_13" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 304 'fmul' 'mul88_6' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 305 [1/2] (1.29ns)   --->   "%data_load_45 = load i10 %data_addr_45" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 305 'load' 'data_load_45' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 306 [1/2] (1.29ns)   --->   "%data_load_46 = load i10 %data_addr_46" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 306 'load' 'data_load_46' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln61_15_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %j_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 307 'bitconcatenate' 'zext_ln61_15_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_9 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln61_15 = zext i9 %zext_ln61_15_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 308 'zext' 'zext_ln61_15' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_9 : Operation 309 [1/1] (0.00ns)   --->   "%data_addr_47 = getelementptr i32 %data, i64 0, i64 %zext_ln61_15" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 309 'getelementptr' 'data_addr_47' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_9 : Operation 310 [2/2] (1.29ns)   --->   "%data_load_47 = load i10 %data_addr_47" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 310 'load' 'data_load_47' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln61_16_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 9, i5 %i_1_read" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 311 'bitconcatenate' 'zext_ln61_16_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_9 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln61_16 = zext i9 %zext_ln61_16_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 312 'zext' 'zext_ln61_16' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%data_addr_48 = getelementptr i32 %data, i64 0, i64 %zext_ln61_16" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 313 'getelementptr' 'data_addr_48' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_9 : Operation 314 [2/2] (1.29ns)   --->   "%data_load_48 = load i10 %data_addr_48" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 314 'load' 'data_load_48' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 10 <SV = 9> <Delay = 3.57>
ST_10 : Operation 315 [2/5] (3.57ns)   --->   "%c = fadd i32 %mul5, i32 0" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 315 'fadd' 'c' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 316 [1/4] (2.78ns)   --->   "%mul88_4 = fmul i32 %bitcast_ln61_8, i32 %bitcast_ln61_9" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 316 'fmul' 'mul88_4' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 317 [2/4] (2.78ns)   --->   "%mul88_5 = fmul i32 %bitcast_ln61_10, i32 %bitcast_ln61_11" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 317 'fmul' 'mul88_5' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 318 [3/4] (2.78ns)   --->   "%mul88_6 = fmul i32 %bitcast_ln61_12, i32 %bitcast_ln61_13" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 318 'fmul' 'mul88_6' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "%bitcast_ln61_14 = bitcast i32 %data_load_44" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 319 'bitcast' 'bitcast_ln61_14' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (0.00ns)   --->   "%bitcast_ln61_15 = bitcast i32 %data_load_45" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 320 'bitcast' 'bitcast_ln61_15' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 321 [4/4] (2.78ns)   --->   "%mul88_7 = fmul i32 %bitcast_ln61_14, i32 %bitcast_ln61_15" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 321 'fmul' 'mul88_7' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 322 [1/2] (1.29ns)   --->   "%data_load_47 = load i10 %data_addr_47" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 322 'load' 'data_load_47' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 323 [1/2] (1.29ns)   --->   "%data_load_48 = load i10 %data_addr_48" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 323 'load' 'data_load_48' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 324 [1/1] (0.90ns)   --->   "%add_ln61_4 = add i9 %zext_ln57_4, i9 288" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 324 'add' 'add_ln61_4' <Predicate = (!icmp_ln57)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln61_17 = zext i9 %add_ln61_4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 325 'zext' 'zext_ln61_17' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "%data_addr_49 = getelementptr i32 %data, i64 0, i64 %zext_ln61_17" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 326 'getelementptr' 'data_addr_49' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 327 [2/2] (1.29ns)   --->   "%data_load_49 = load i10 %data_addr_49" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 327 'load' 'data_load_49' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln61_18_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 10, i5 %i_1_read" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 328 'bitconcatenate' 'zext_ln61_18_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln61_18 = zext i9 %zext_ln61_18_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 329 'zext' 'zext_ln61_18' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%data_addr_50 = getelementptr i32 %data, i64 0, i64 %zext_ln61_18" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 330 'getelementptr' 'data_addr_50' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_10 : Operation 331 [2/2] (1.29ns)   --->   "%data_load_50 = load i10 %data_addr_50" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 331 'load' 'data_load_50' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 11 <SV = 10> <Delay = 3.57>
ST_11 : Operation 332 [1/5] (3.57ns)   --->   "%c = fadd i32 %mul5, i32 0" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 332 'fadd' 'c' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 333 [1/4] (2.78ns)   --->   "%mul88_5 = fmul i32 %bitcast_ln61_10, i32 %bitcast_ln61_11" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 333 'fmul' 'mul88_5' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 334 [2/4] (2.78ns)   --->   "%mul88_6 = fmul i32 %bitcast_ln61_12, i32 %bitcast_ln61_13" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 334 'fmul' 'mul88_6' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 335 [3/4] (2.78ns)   --->   "%mul88_7 = fmul i32 %bitcast_ln61_14, i32 %bitcast_ln61_15" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 335 'fmul' 'mul88_7' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 336 [1/1] (0.00ns)   --->   "%bitcast_ln61_16 = bitcast i32 %data_load_46" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 336 'bitcast' 'bitcast_ln61_16' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 337 [1/1] (0.00ns)   --->   "%bitcast_ln61_17 = bitcast i32 %data_load_47" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 337 'bitcast' 'bitcast_ln61_17' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 338 [4/4] (2.78ns)   --->   "%mul88_8 = fmul i32 %bitcast_ln61_16, i32 %bitcast_ln61_17" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 338 'fmul' 'mul88_8' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 339 [1/2] (1.29ns)   --->   "%data_load_49 = load i10 %data_addr_49" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 339 'load' 'data_load_49' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 340 [1/2] (1.29ns)   --->   "%data_load_50 = load i10 %data_addr_50" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 340 'load' 'data_load_50' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln61_19_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %j_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 341 'bitconcatenate' 'zext_ln61_19_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln61_19 = zext i9 %zext_ln61_19_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 342 'zext' 'zext_ln61_19' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 343 [1/1] (0.00ns)   --->   "%data_addr_51 = getelementptr i32 %data, i64 0, i64 %zext_ln61_19" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 343 'getelementptr' 'data_addr_51' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 344 [2/2] (1.29ns)   --->   "%data_load_51 = load i10 %data_addr_51" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 344 'load' 'data_load_51' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln61_20_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 11, i5 %i_1_read" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 345 'bitconcatenate' 'zext_ln61_20_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln61_20 = zext i9 %zext_ln61_20_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 346 'zext' 'zext_ln61_20' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 347 [1/1] (0.00ns)   --->   "%data_addr_52 = getelementptr i32 %data, i64 0, i64 %zext_ln61_20" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 347 'getelementptr' 'data_addr_52' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 348 [2/2] (1.29ns)   --->   "%data_load_52 = load i10 %data_addr_52" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 348 'load' 'data_load_52' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 12 <SV = 11> <Delay = 3.57>
ST_12 : Operation 349 [5/5] (3.57ns)   --->   "%c_1 = fadd i32 %c, i32 %mul88_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 349 'fadd' 'c_1' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 350 [1/4] (2.78ns)   --->   "%mul88_6 = fmul i32 %bitcast_ln61_12, i32 %bitcast_ln61_13" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 350 'fmul' 'mul88_6' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 351 [2/4] (2.78ns)   --->   "%mul88_7 = fmul i32 %bitcast_ln61_14, i32 %bitcast_ln61_15" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 351 'fmul' 'mul88_7' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 352 [3/4] (2.78ns)   --->   "%mul88_8 = fmul i32 %bitcast_ln61_16, i32 %bitcast_ln61_17" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 352 'fmul' 'mul88_8' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%bitcast_ln61_18 = bitcast i32 %data_load_48" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 353 'bitcast' 'bitcast_ln61_18' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%bitcast_ln61_19 = bitcast i32 %data_load_49" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 354 'bitcast' 'bitcast_ln61_19' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_12 : Operation 355 [4/4] (2.78ns)   --->   "%mul88_9 = fmul i32 %bitcast_ln61_18, i32 %bitcast_ln61_19" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 355 'fmul' 'mul88_9' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 356 [1/2] (1.29ns)   --->   "%data_load_51 = load i10 %data_addr_51" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 356 'load' 'data_load_51' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 357 [1/2] (1.29ns)   --->   "%data_load_52 = load i10 %data_addr_52" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 357 'load' 'data_load_52' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 358 [1/1] (0.90ns)   --->   "%add_ln61_5 = add i9 %zext_ln57_4, i9 352" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 358 'add' 'add_ln61_5' <Predicate = (!icmp_ln57)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln61_21 = zext i9 %add_ln61_5" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 359 'zext' 'zext_ln61_21' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%data_addr_53 = getelementptr i32 %data, i64 0, i64 %zext_ln61_21" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 360 'getelementptr' 'data_addr_53' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_12 : Operation 361 [2/2] (1.29ns)   --->   "%data_load_53 = load i10 %data_addr_53" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 361 'load' 'data_load_53' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln61_4 = sext i8 %zext_ln61_6_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 362 'sext' 'sext_ln61_4' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln61_22 = zext i9 %sext_ln61_4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 363 'zext' 'zext_ln61_22' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%data_addr_54 = getelementptr i32 %data, i64 0, i64 %zext_ln61_22" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 364 'getelementptr' 'data_addr_54' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_12 : Operation 365 [2/2] (1.29ns)   --->   "%data_load_54 = load i10 %data_addr_54" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 365 'load' 'data_load_54' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 13 <SV = 12> <Delay = 3.57>
ST_13 : Operation 366 [4/5] (3.57ns)   --->   "%c_1 = fadd i32 %c, i32 %mul88_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 366 'fadd' 'c_1' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 367 [1/4] (2.78ns)   --->   "%mul88_7 = fmul i32 %bitcast_ln61_14, i32 %bitcast_ln61_15" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 367 'fmul' 'mul88_7' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 368 [2/4] (2.78ns)   --->   "%mul88_8 = fmul i32 %bitcast_ln61_16, i32 %bitcast_ln61_17" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 368 'fmul' 'mul88_8' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 369 [3/4] (2.78ns)   --->   "%mul88_9 = fmul i32 %bitcast_ln61_18, i32 %bitcast_ln61_19" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 369 'fmul' 'mul88_9' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 370 [1/1] (0.00ns)   --->   "%bitcast_ln61_20 = bitcast i32 %data_load_50" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 370 'bitcast' 'bitcast_ln61_20' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_13 : Operation 371 [1/1] (0.00ns)   --->   "%bitcast_ln61_21 = bitcast i32 %data_load_51" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 371 'bitcast' 'bitcast_ln61_21' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_13 : Operation 372 [4/4] (2.78ns)   --->   "%mul88_s = fmul i32 %bitcast_ln61_20, i32 %bitcast_ln61_21" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 372 'fmul' 'mul88_s' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 373 [1/2] (1.29ns)   --->   "%data_load_53 = load i10 %data_addr_53" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 373 'load' 'data_load_53' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 374 [1/2] (1.29ns)   --->   "%data_load_54 = load i10 %data_addr_54" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 374 'load' 'data_load_54' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln61_5 = sext i8 %zext_ln61_7_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 375 'sext' 'sext_ln61_5' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_13 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln61_23 = zext i9 %sext_ln61_5" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 376 'zext' 'zext_ln61_23' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_13 : Operation 377 [1/1] (0.00ns)   --->   "%data_addr_55 = getelementptr i32 %data, i64 0, i64 %zext_ln61_23" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 377 'getelementptr' 'data_addr_55' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_13 : Operation 378 [2/2] (1.29ns)   --->   "%data_load_55 = load i10 %data_addr_55" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 378 'load' 'data_load_55' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 379 [1/1] (0.00ns)   --->   "%sext_ln61_6 = sext i8 %zext_ln61_8_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 379 'sext' 'sext_ln61_6' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_13 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln61_24 = zext i9 %sext_ln61_6" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 380 'zext' 'zext_ln61_24' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_13 : Operation 381 [1/1] (0.00ns)   --->   "%data_addr_56 = getelementptr i32 %data, i64 0, i64 %zext_ln61_24" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 381 'getelementptr' 'data_addr_56' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_13 : Operation 382 [2/2] (1.29ns)   --->   "%data_load_56 = load i10 %data_addr_56" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 382 'load' 'data_load_56' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 14 <SV = 13> <Delay = 3.57>
ST_14 : Operation 383 [3/5] (3.57ns)   --->   "%c_1 = fadd i32 %c, i32 %mul88_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 383 'fadd' 'c_1' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 384 [1/4] (2.78ns)   --->   "%mul88_8 = fmul i32 %bitcast_ln61_16, i32 %bitcast_ln61_17" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 384 'fmul' 'mul88_8' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 385 [2/4] (2.78ns)   --->   "%mul88_9 = fmul i32 %bitcast_ln61_18, i32 %bitcast_ln61_19" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 385 'fmul' 'mul88_9' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 386 [3/4] (2.78ns)   --->   "%mul88_s = fmul i32 %bitcast_ln61_20, i32 %bitcast_ln61_21" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 386 'fmul' 'mul88_s' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 387 [1/1] (0.00ns)   --->   "%bitcast_ln61_22 = bitcast i32 %data_load_52" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 387 'bitcast' 'bitcast_ln61_22' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_14 : Operation 388 [1/1] (0.00ns)   --->   "%bitcast_ln61_23 = bitcast i32 %data_load_53" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 388 'bitcast' 'bitcast_ln61_23' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_14 : Operation 389 [4/4] (2.78ns)   --->   "%mul88_10 = fmul i32 %bitcast_ln61_22, i32 %bitcast_ln61_23" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 389 'fmul' 'mul88_10' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 390 [1/2] (1.29ns)   --->   "%data_load_55 = load i10 %data_addr_55" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 390 'load' 'data_load_55' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 391 [1/2] (1.29ns)   --->   "%data_load_56 = load i10 %data_addr_56" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 391 'load' 'data_load_56' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln61_7 = sext i8 %add_ln61_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 392 'sext' 'sext_ln61_7' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_14 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln61_25 = zext i9 %sext_ln61_7" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 393 'zext' 'zext_ln61_25' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_14 : Operation 394 [1/1] (0.00ns)   --->   "%data_addr_57 = getelementptr i32 %data, i64 0, i64 %zext_ln61_25" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 394 'getelementptr' 'data_addr_57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_14 : Operation 395 [2/2] (1.29ns)   --->   "%data_load_57 = load i10 %data_addr_57" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 395 'load' 'data_load_57' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln61_8 = sext i7 %zext_ln61_2_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 396 'sext' 'sext_ln61_8' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_14 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln61_26 = zext i9 %sext_ln61_8" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 397 'zext' 'zext_ln61_26' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_14 : Operation 398 [1/1] (0.00ns)   --->   "%data_addr_58 = getelementptr i32 %data, i64 0, i64 %zext_ln61_26" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 398 'getelementptr' 'data_addr_58' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_14 : Operation 399 [2/2] (1.29ns)   --->   "%data_load_58 = load i10 %data_addr_58" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 399 'load' 'data_load_58' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 15 <SV = 14> <Delay = 3.57>
ST_15 : Operation 400 [2/5] (3.57ns)   --->   "%c_1 = fadd i32 %c, i32 %mul88_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 400 'fadd' 'c_1' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 401 [1/4] (2.78ns)   --->   "%mul88_9 = fmul i32 %bitcast_ln61_18, i32 %bitcast_ln61_19" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 401 'fmul' 'mul88_9' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 402 [2/4] (2.78ns)   --->   "%mul88_s = fmul i32 %bitcast_ln61_20, i32 %bitcast_ln61_21" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 402 'fmul' 'mul88_s' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 403 [3/4] (2.78ns)   --->   "%mul88_10 = fmul i32 %bitcast_ln61_22, i32 %bitcast_ln61_23" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 403 'fmul' 'mul88_10' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 404 [1/1] (0.00ns)   --->   "%bitcast_ln61_24 = bitcast i32 %data_load_54" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 404 'bitcast' 'bitcast_ln61_24' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_15 : Operation 405 [1/1] (0.00ns)   --->   "%bitcast_ln61_25 = bitcast i32 %data_load_55" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 405 'bitcast' 'bitcast_ln61_25' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_15 : Operation 406 [4/4] (2.78ns)   --->   "%mul88_11 = fmul i32 %bitcast_ln61_24, i32 %bitcast_ln61_25" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 406 'fmul' 'mul88_11' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 407 [1/2] (1.29ns)   --->   "%data_load_57 = load i10 %data_addr_57" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 407 'load' 'data_load_57' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 408 [1/2] (1.29ns)   --->   "%data_load_58 = load i10 %data_addr_58" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 408 'load' 'data_load_58' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln61_9 = sext i7 %zext_ln61_3_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 409 'sext' 'sext_ln61_9' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_15 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln61_27 = zext i9 %sext_ln61_9" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 410 'zext' 'zext_ln61_27' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_15 : Operation 411 [1/1] (0.00ns)   --->   "%data_addr_59 = getelementptr i32 %data, i64 0, i64 %zext_ln61_27" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 411 'getelementptr' 'data_addr_59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_15 : Operation 412 [2/2] (1.29ns)   --->   "%data_load_59 = load i10 %data_addr_59" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 412 'load' 'data_load_59' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln61_10 = sext i6 %zext_ln61_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 413 'sext' 'sext_ln61_10' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_15 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln61_28 = zext i9 %sext_ln61_10" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 414 'zext' 'zext_ln61_28' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_15 : Operation 415 [1/1] (0.00ns)   --->   "%data_addr_60 = getelementptr i32 %data, i64 0, i64 %zext_ln61_28" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 415 'getelementptr' 'data_addr_60' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_15 : Operation 416 [2/2] (1.29ns)   --->   "%data_load_60 = load i10 %data_addr_60" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 416 'load' 'data_load_60' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 16 <SV = 15> <Delay = 3.57>
ST_16 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i6 %j_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:57]   --->   Operation 417 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_16 : Operation 418 [1/5] (3.57ns)   --->   "%c_1 = fadd i32 %c, i32 %mul88_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 418 'fadd' 'c_1' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 419 [1/4] (2.78ns)   --->   "%mul88_s = fmul i32 %bitcast_ln61_20, i32 %bitcast_ln61_21" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 419 'fmul' 'mul88_s' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 420 [2/4] (2.78ns)   --->   "%mul88_10 = fmul i32 %bitcast_ln61_22, i32 %bitcast_ln61_23" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 420 'fmul' 'mul88_10' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 421 [3/4] (2.78ns)   --->   "%mul88_11 = fmul i32 %bitcast_ln61_24, i32 %bitcast_ln61_25" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 421 'fmul' 'mul88_11' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 422 [1/1] (0.00ns)   --->   "%bitcast_ln61_26 = bitcast i32 %data_load_56" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 422 'bitcast' 'bitcast_ln61_26' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_16 : Operation 423 [1/1] (0.00ns)   --->   "%bitcast_ln61_27 = bitcast i32 %data_load_57" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 423 'bitcast' 'bitcast_ln61_27' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_16 : Operation 424 [4/4] (2.78ns)   --->   "%mul88_12 = fmul i32 %bitcast_ln61_26, i32 %bitcast_ln61_27" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 424 'fmul' 'mul88_12' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 425 [1/2] (1.29ns)   --->   "%data_load_59 = load i10 %data_addr_59" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 425 'load' 'data_load_59' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 426 [1/2] (1.29ns)   --->   "%data_load_60 = load i10 %data_addr_60" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 426 'load' 'data_load_60' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 427 [1/1] (0.93ns)   --->   "%add_ln61_6 = add i10 %zext_ln57_1, i10 480" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 427 'add' 'add_ln61_6' <Predicate = (!icmp_ln57)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln61_29 = zext i10 %add_ln61_6" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 428 'zext' 'zext_ln61_29' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_16 : Operation 429 [1/1] (0.00ns)   --->   "%data_addr_61 = getelementptr i32 %data, i64 0, i64 %zext_ln61_29" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 429 'getelementptr' 'data_addr_61' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_16 : Operation 430 [2/2] (1.29ns)   --->   "%data_load_61 = load i10 %data_addr_61" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 430 'load' 'data_load_61' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln61_30_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 16, i5 %i_1_read" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 431 'bitconcatenate' 'zext_ln61_30_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_16 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln61_30 = zext i10 %zext_ln61_30_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 432 'zext' 'zext_ln61_30' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_16 : Operation 433 [1/1] (0.00ns)   --->   "%data_addr_62 = getelementptr i32 %data, i64 0, i64 %zext_ln61_30" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 433 'getelementptr' 'data_addr_62' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_16 : Operation 434 [2/2] (1.29ns)   --->   "%data_load_62 = load i10 %data_addr_62" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 434 'load' 'data_load_62' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 17 <SV = 16> <Delay = 3.57>
ST_17 : Operation 435 [5/5] (3.57ns)   --->   "%c_2 = fadd i32 %c_1, i32 %mul88_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 435 'fadd' 'c_2' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 436 [1/4] (2.78ns)   --->   "%mul88_10 = fmul i32 %bitcast_ln61_22, i32 %bitcast_ln61_23" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 436 'fmul' 'mul88_10' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 437 [2/4] (2.78ns)   --->   "%mul88_11 = fmul i32 %bitcast_ln61_24, i32 %bitcast_ln61_25" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 437 'fmul' 'mul88_11' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 438 [3/4] (2.78ns)   --->   "%mul88_12 = fmul i32 %bitcast_ln61_26, i32 %bitcast_ln61_27" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 438 'fmul' 'mul88_12' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 439 [1/1] (0.00ns)   --->   "%bitcast_ln61_28 = bitcast i32 %data_load_58" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 439 'bitcast' 'bitcast_ln61_28' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_17 : Operation 440 [1/1] (0.00ns)   --->   "%bitcast_ln61_29 = bitcast i32 %data_load_59" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 440 'bitcast' 'bitcast_ln61_29' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_17 : Operation 441 [4/4] (2.78ns)   --->   "%mul88_13 = fmul i32 %bitcast_ln61_28, i32 %bitcast_ln61_29" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 441 'fmul' 'mul88_13' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 442 [1/2] (1.29ns)   --->   "%data_load_61 = load i10 %data_addr_61" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 442 'load' 'data_load_61' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 443 [1/2] (1.29ns)   --->   "%data_load_62 = load i10 %data_addr_62" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 443 'load' 'data_load_62' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln61_31_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %j_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 444 'bitconcatenate' 'zext_ln61_31_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_17 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln61_31 = zext i10 %zext_ln61_31_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 445 'zext' 'zext_ln61_31' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_17 : Operation 446 [1/1] (0.00ns)   --->   "%data_addr_63 = getelementptr i32 %data, i64 0, i64 %zext_ln61_31" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 446 'getelementptr' 'data_addr_63' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_17 : Operation 447 [2/2] (1.29ns)   --->   "%data_load_63 = load i10 %data_addr_63" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 447 'load' 'data_load_63' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln61_32_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 17, i5 %i_1_read" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 448 'bitconcatenate' 'zext_ln61_32_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_17 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln61_32 = zext i10 %zext_ln61_32_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 449 'zext' 'zext_ln61_32' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_17 : Operation 450 [1/1] (0.00ns)   --->   "%data_addr_64 = getelementptr i32 %data, i64 0, i64 %zext_ln61_32" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 450 'getelementptr' 'data_addr_64' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_17 : Operation 451 [2/2] (1.29ns)   --->   "%data_load_64 = load i10 %data_addr_64" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 451 'load' 'data_load_64' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 18 <SV = 17> <Delay = 3.57>
ST_18 : Operation 452 [4/5] (3.57ns)   --->   "%c_2 = fadd i32 %c_1, i32 %mul88_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 452 'fadd' 'c_2' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 453 [1/4] (2.78ns)   --->   "%mul88_11 = fmul i32 %bitcast_ln61_24, i32 %bitcast_ln61_25" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 453 'fmul' 'mul88_11' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 454 [2/4] (2.78ns)   --->   "%mul88_12 = fmul i32 %bitcast_ln61_26, i32 %bitcast_ln61_27" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 454 'fmul' 'mul88_12' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 455 [3/4] (2.78ns)   --->   "%mul88_13 = fmul i32 %bitcast_ln61_28, i32 %bitcast_ln61_29" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 455 'fmul' 'mul88_13' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 456 [1/1] (0.00ns)   --->   "%bitcast_ln61_30 = bitcast i32 %data_load_60" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 456 'bitcast' 'bitcast_ln61_30' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_18 : Operation 457 [1/1] (0.00ns)   --->   "%bitcast_ln61_31 = bitcast i32 %data_load_61" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 457 'bitcast' 'bitcast_ln61_31' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_18 : Operation 458 [4/4] (2.78ns)   --->   "%mul88_14 = fmul i32 %bitcast_ln61_30, i32 %bitcast_ln61_31" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 458 'fmul' 'mul88_14' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 459 [1/2] (1.29ns)   --->   "%data_load_63 = load i10 %data_addr_63" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 459 'load' 'data_load_63' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 460 [1/2] (1.29ns)   --->   "%data_load_64 = load i10 %data_addr_64" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 460 'load' 'data_load_64' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 461 [1/1] (0.93ns)   --->   "%add_ln61_7 = add i10 %zext_ln57_1, i10 544" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 461 'add' 'add_ln61_7' <Predicate = (!icmp_ln57)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln61_33 = zext i10 %add_ln61_7" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 462 'zext' 'zext_ln61_33' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_18 : Operation 463 [1/1] (0.00ns)   --->   "%data_addr_65 = getelementptr i32 %data, i64 0, i64 %zext_ln61_33" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 463 'getelementptr' 'data_addr_65' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_18 : Operation 464 [2/2] (1.29ns)   --->   "%data_load_65 = load i10 %data_addr_65" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 464 'load' 'data_load_65' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln61_34_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 18, i5 %i_1_read" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 465 'bitconcatenate' 'zext_ln61_34_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_18 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln61_34 = zext i10 %zext_ln61_34_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 466 'zext' 'zext_ln61_34' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_18 : Operation 467 [1/1] (0.00ns)   --->   "%data_addr_66 = getelementptr i32 %data, i64 0, i64 %zext_ln61_34" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 467 'getelementptr' 'data_addr_66' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_18 : Operation 468 [2/2] (1.29ns)   --->   "%data_load_66 = load i10 %data_addr_66" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 468 'load' 'data_load_66' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 19 <SV = 18> <Delay = 3.57>
ST_19 : Operation 469 [3/5] (3.57ns)   --->   "%c_2 = fadd i32 %c_1, i32 %mul88_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 469 'fadd' 'c_2' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 470 [1/4] (2.78ns)   --->   "%mul88_12 = fmul i32 %bitcast_ln61_26, i32 %bitcast_ln61_27" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 470 'fmul' 'mul88_12' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 471 [2/4] (2.78ns)   --->   "%mul88_13 = fmul i32 %bitcast_ln61_28, i32 %bitcast_ln61_29" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 471 'fmul' 'mul88_13' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 472 [3/4] (2.78ns)   --->   "%mul88_14 = fmul i32 %bitcast_ln61_30, i32 %bitcast_ln61_31" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 472 'fmul' 'mul88_14' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 473 [1/1] (0.00ns)   --->   "%bitcast_ln61_32 = bitcast i32 %data_load_62" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 473 'bitcast' 'bitcast_ln61_32' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_19 : Operation 474 [1/1] (0.00ns)   --->   "%bitcast_ln61_33 = bitcast i32 %data_load_63" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 474 'bitcast' 'bitcast_ln61_33' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_19 : Operation 475 [4/4] (2.78ns)   --->   "%mul88_15 = fmul i32 %bitcast_ln61_32, i32 %bitcast_ln61_33" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 475 'fmul' 'mul88_15' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 476 [1/2] (1.29ns)   --->   "%data_load_65 = load i10 %data_addr_65" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 476 'load' 'data_load_65' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 477 [1/2] (1.29ns)   --->   "%data_load_66 = load i10 %data_addr_66" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 477 'load' 'data_load_66' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln61_35_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %j_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 478 'bitconcatenate' 'zext_ln61_35_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_19 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln61_35 = zext i10 %zext_ln61_35_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 479 'zext' 'zext_ln61_35' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_19 : Operation 480 [1/1] (0.00ns)   --->   "%data_addr_67 = getelementptr i32 %data, i64 0, i64 %zext_ln61_35" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 480 'getelementptr' 'data_addr_67' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_19 : Operation 481 [2/2] (1.29ns)   --->   "%data_load_67 = load i10 %data_addr_67" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 481 'load' 'data_load_67' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln61_36_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 19, i5 %i_1_read" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 482 'bitconcatenate' 'zext_ln61_36_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_19 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln61_36 = zext i10 %zext_ln61_36_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 483 'zext' 'zext_ln61_36' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_19 : Operation 484 [1/1] (0.00ns)   --->   "%data_addr_68 = getelementptr i32 %data, i64 0, i64 %zext_ln61_36" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 484 'getelementptr' 'data_addr_68' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_19 : Operation 485 [2/2] (1.29ns)   --->   "%data_load_68 = load i10 %data_addr_68" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 485 'load' 'data_load_68' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 20 <SV = 19> <Delay = 3.57>
ST_20 : Operation 486 [2/5] (3.57ns)   --->   "%c_2 = fadd i32 %c_1, i32 %mul88_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 486 'fadd' 'c_2' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 487 [1/4] (2.78ns)   --->   "%mul88_13 = fmul i32 %bitcast_ln61_28, i32 %bitcast_ln61_29" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 487 'fmul' 'mul88_13' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 488 [2/4] (2.78ns)   --->   "%mul88_14 = fmul i32 %bitcast_ln61_30, i32 %bitcast_ln61_31" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 488 'fmul' 'mul88_14' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 489 [3/4] (2.78ns)   --->   "%mul88_15 = fmul i32 %bitcast_ln61_32, i32 %bitcast_ln61_33" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 489 'fmul' 'mul88_15' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 490 [1/1] (0.00ns)   --->   "%bitcast_ln61_34 = bitcast i32 %data_load_64" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 490 'bitcast' 'bitcast_ln61_34' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 491 [1/1] (0.00ns)   --->   "%bitcast_ln61_35 = bitcast i32 %data_load_65" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 491 'bitcast' 'bitcast_ln61_35' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 492 [4/4] (2.78ns)   --->   "%mul88_16 = fmul i32 %bitcast_ln61_34, i32 %bitcast_ln61_35" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 492 'fmul' 'mul88_16' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 493 [1/2] (1.29ns)   --->   "%data_load_67 = load i10 %data_addr_67" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 493 'load' 'data_load_67' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 494 [1/2] (1.29ns)   --->   "%data_load_68 = load i10 %data_addr_68" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 494 'load' 'data_load_68' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 495 [1/1] (0.93ns)   --->   "%add_ln61_8 = add i10 %zext_ln57_1, i10 608" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 495 'add' 'add_ln61_8' <Predicate = (!icmp_ln57)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln61_37 = zext i10 %add_ln61_8" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 496 'zext' 'zext_ln61_37' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 497 [1/1] (0.00ns)   --->   "%data_addr_69 = getelementptr i32 %data, i64 0, i64 %zext_ln61_37" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 497 'getelementptr' 'data_addr_69' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 498 [2/2] (1.29ns)   --->   "%data_load_69 = load i10 %data_addr_69" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 498 'load' 'data_load_69' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln61_38_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 20, i5 %i_1_read" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 499 'bitconcatenate' 'zext_ln61_38_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln61_38 = zext i10 %zext_ln61_38_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 500 'zext' 'zext_ln61_38' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 501 [1/1] (0.00ns)   --->   "%data_addr_70 = getelementptr i32 %data, i64 0, i64 %zext_ln61_38" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 501 'getelementptr' 'data_addr_70' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_20 : Operation 502 [2/2] (1.29ns)   --->   "%data_load_70 = load i10 %data_addr_70" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 502 'load' 'data_load_70' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 21 <SV = 20> <Delay = 3.57>
ST_21 : Operation 503 [1/5] (3.57ns)   --->   "%c_2 = fadd i32 %c_1, i32 %mul88_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 503 'fadd' 'c_2' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 504 [1/4] (2.78ns)   --->   "%mul88_14 = fmul i32 %bitcast_ln61_30, i32 %bitcast_ln61_31" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 504 'fmul' 'mul88_14' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 505 [2/4] (2.78ns)   --->   "%mul88_15 = fmul i32 %bitcast_ln61_32, i32 %bitcast_ln61_33" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 505 'fmul' 'mul88_15' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 506 [3/4] (2.78ns)   --->   "%mul88_16 = fmul i32 %bitcast_ln61_34, i32 %bitcast_ln61_35" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 506 'fmul' 'mul88_16' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 507 [1/1] (0.00ns)   --->   "%bitcast_ln61_36 = bitcast i32 %data_load_66" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 507 'bitcast' 'bitcast_ln61_36' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 508 [1/1] (0.00ns)   --->   "%bitcast_ln61_37 = bitcast i32 %data_load_67" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 508 'bitcast' 'bitcast_ln61_37' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 509 [4/4] (2.78ns)   --->   "%mul88_17 = fmul i32 %bitcast_ln61_36, i32 %bitcast_ln61_37" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 509 'fmul' 'mul88_17' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 510 [1/2] (1.29ns)   --->   "%data_load_69 = load i10 %data_addr_69" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 510 'load' 'data_load_69' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 511 [1/2] (1.29ns)   --->   "%data_load_70 = load i10 %data_addr_70" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 511 'load' 'data_load_70' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln61_39_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %j_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 512 'bitconcatenate' 'zext_ln61_39_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln61_39 = zext i10 %zext_ln61_39_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 513 'zext' 'zext_ln61_39' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 514 [1/1] (0.00ns)   --->   "%data_addr_71 = getelementptr i32 %data, i64 0, i64 %zext_ln61_39" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 514 'getelementptr' 'data_addr_71' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 515 [2/2] (1.29ns)   --->   "%data_load_71 = load i10 %data_addr_71" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 515 'load' 'data_load_71' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln61_40_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 21, i5 %i_1_read" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 516 'bitconcatenate' 'zext_ln61_40_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln61_40 = zext i10 %zext_ln61_40_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 517 'zext' 'zext_ln61_40' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 518 [1/1] (0.00ns)   --->   "%data_addr_72 = getelementptr i32 %data, i64 0, i64 %zext_ln61_40" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 518 'getelementptr' 'data_addr_72' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_21 : Operation 519 [2/2] (1.29ns)   --->   "%data_load_72 = load i10 %data_addr_72" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 519 'load' 'data_load_72' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 22 <SV = 21> <Delay = 3.57>
ST_22 : Operation 520 [5/5] (3.57ns)   --->   "%c_3 = fadd i32 %c_2, i32 %mul88_3" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 520 'fadd' 'c_3' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 521 [1/4] (2.78ns)   --->   "%mul88_15 = fmul i32 %bitcast_ln61_32, i32 %bitcast_ln61_33" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 521 'fmul' 'mul88_15' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 522 [2/4] (2.78ns)   --->   "%mul88_16 = fmul i32 %bitcast_ln61_34, i32 %bitcast_ln61_35" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 522 'fmul' 'mul88_16' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 523 [3/4] (2.78ns)   --->   "%mul88_17 = fmul i32 %bitcast_ln61_36, i32 %bitcast_ln61_37" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 523 'fmul' 'mul88_17' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 524 [1/1] (0.00ns)   --->   "%bitcast_ln61_38 = bitcast i32 %data_load_68" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 524 'bitcast' 'bitcast_ln61_38' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_22 : Operation 525 [1/1] (0.00ns)   --->   "%bitcast_ln61_39 = bitcast i32 %data_load_69" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 525 'bitcast' 'bitcast_ln61_39' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_22 : Operation 526 [4/4] (2.78ns)   --->   "%mul88_18 = fmul i32 %bitcast_ln61_38, i32 %bitcast_ln61_39" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 526 'fmul' 'mul88_18' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 527 [1/2] (1.29ns)   --->   "%data_load_71 = load i10 %data_addr_71" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 527 'load' 'data_load_71' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 528 [1/2] (1.29ns)   --->   "%data_load_72 = load i10 %data_addr_72" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 528 'load' 'data_load_72' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 529 [1/1] (0.93ns)   --->   "%add_ln61_9 = add i10 %zext_ln57_1, i10 672" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 529 'add' 'add_ln61_9' <Predicate = (!icmp_ln57)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln61_41 = zext i10 %add_ln61_9" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 530 'zext' 'zext_ln61_41' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_22 : Operation 531 [1/1] (0.00ns)   --->   "%data_addr_73 = getelementptr i32 %data, i64 0, i64 %zext_ln61_41" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 531 'getelementptr' 'data_addr_73' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_22 : Operation 532 [2/2] (1.29ns)   --->   "%data_load_73 = load i10 %data_addr_73" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 532 'load' 'data_load_73' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln61_42_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 22, i5 %i_1_read" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 533 'bitconcatenate' 'zext_ln61_42_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_22 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln61_42 = zext i10 %zext_ln61_42_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 534 'zext' 'zext_ln61_42' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_22 : Operation 535 [1/1] (0.00ns)   --->   "%data_addr_74 = getelementptr i32 %data, i64 0, i64 %zext_ln61_42" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 535 'getelementptr' 'data_addr_74' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_22 : Operation 536 [2/2] (1.29ns)   --->   "%data_load_74 = load i10 %data_addr_74" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 536 'load' 'data_load_74' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 23 <SV = 22> <Delay = 3.57>
ST_23 : Operation 537 [4/5] (3.57ns)   --->   "%c_3 = fadd i32 %c_2, i32 %mul88_3" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 537 'fadd' 'c_3' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 538 [1/4] (2.78ns)   --->   "%mul88_16 = fmul i32 %bitcast_ln61_34, i32 %bitcast_ln61_35" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 538 'fmul' 'mul88_16' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 539 [2/4] (2.78ns)   --->   "%mul88_17 = fmul i32 %bitcast_ln61_36, i32 %bitcast_ln61_37" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 539 'fmul' 'mul88_17' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 540 [3/4] (2.78ns)   --->   "%mul88_18 = fmul i32 %bitcast_ln61_38, i32 %bitcast_ln61_39" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 540 'fmul' 'mul88_18' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 541 [1/1] (0.00ns)   --->   "%bitcast_ln61_40 = bitcast i32 %data_load_70" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 541 'bitcast' 'bitcast_ln61_40' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_23 : Operation 542 [1/1] (0.00ns)   --->   "%bitcast_ln61_41 = bitcast i32 %data_load_71" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 542 'bitcast' 'bitcast_ln61_41' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_23 : Operation 543 [4/4] (2.78ns)   --->   "%mul88_19 = fmul i32 %bitcast_ln61_40, i32 %bitcast_ln61_41" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 543 'fmul' 'mul88_19' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 544 [1/2] (1.29ns)   --->   "%data_load_73 = load i10 %data_addr_73" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 544 'load' 'data_load_73' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 545 [1/2] (1.29ns)   --->   "%data_load_74 = load i10 %data_addr_74" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 545 'load' 'data_load_74' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln61_43_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %j_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 546 'bitconcatenate' 'zext_ln61_43_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_23 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln61_43 = zext i10 %zext_ln61_43_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 547 'zext' 'zext_ln61_43' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_23 : Operation 548 [1/1] (0.00ns)   --->   "%data_addr_75 = getelementptr i32 %data, i64 0, i64 %zext_ln61_43" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 548 'getelementptr' 'data_addr_75' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_23 : Operation 549 [2/2] (1.29ns)   --->   "%data_load_75 = load i10 %data_addr_75" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 549 'load' 'data_load_75' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln61_44_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 23, i5 %i_1_read" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 550 'bitconcatenate' 'zext_ln61_44_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_23 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln61_44 = zext i10 %zext_ln61_44_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 551 'zext' 'zext_ln61_44' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_23 : Operation 552 [1/1] (0.00ns)   --->   "%data_addr_76 = getelementptr i32 %data, i64 0, i64 %zext_ln61_44" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 552 'getelementptr' 'data_addr_76' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_23 : Operation 553 [2/2] (1.29ns)   --->   "%data_load_76 = load i10 %data_addr_76" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 553 'load' 'data_load_76' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 24 <SV = 23> <Delay = 3.57>
ST_24 : Operation 554 [3/5] (3.57ns)   --->   "%c_3 = fadd i32 %c_2, i32 %mul88_3" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 554 'fadd' 'c_3' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 555 [1/4] (2.78ns)   --->   "%mul88_17 = fmul i32 %bitcast_ln61_36, i32 %bitcast_ln61_37" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 555 'fmul' 'mul88_17' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 556 [2/4] (2.78ns)   --->   "%mul88_18 = fmul i32 %bitcast_ln61_38, i32 %bitcast_ln61_39" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 556 'fmul' 'mul88_18' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 557 [3/4] (2.78ns)   --->   "%mul88_19 = fmul i32 %bitcast_ln61_40, i32 %bitcast_ln61_41" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 557 'fmul' 'mul88_19' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 558 [1/1] (0.00ns)   --->   "%bitcast_ln61_42 = bitcast i32 %data_load_72" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 558 'bitcast' 'bitcast_ln61_42' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_24 : Operation 559 [1/1] (0.00ns)   --->   "%bitcast_ln61_43 = bitcast i32 %data_load_73" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 559 'bitcast' 'bitcast_ln61_43' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_24 : Operation 560 [4/4] (2.78ns)   --->   "%mul88_20 = fmul i32 %bitcast_ln61_42, i32 %bitcast_ln61_43" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 560 'fmul' 'mul88_20' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 561 [1/2] (1.29ns)   --->   "%data_load_75 = load i10 %data_addr_75" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 561 'load' 'data_load_75' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 562 [1/2] (1.29ns)   --->   "%data_load_76 = load i10 %data_addr_76" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 562 'load' 'data_load_76' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 563 [1/1] (0.93ns)   --->   "%add_ln61_10 = add i10 %zext_ln57_1, i10 736" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 563 'add' 'add_ln61_10' <Predicate = (!icmp_ln57)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln61_45 = zext i10 %add_ln61_10" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 564 'zext' 'zext_ln61_45' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_24 : Operation 565 [1/1] (0.00ns)   --->   "%data_addr_77 = getelementptr i32 %data, i64 0, i64 %zext_ln61_45" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 565 'getelementptr' 'data_addr_77' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_24 : Operation 566 [2/2] (1.29ns)   --->   "%data_load_77 = load i10 %data_addr_77" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 566 'load' 'data_load_77' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln61_11 = sext i9 %zext_ln61_14_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 567 'sext' 'sext_ln61_11' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_24 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln61_46 = zext i10 %sext_ln61_11" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 568 'zext' 'zext_ln61_46' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_24 : Operation 569 [1/1] (0.00ns)   --->   "%data_addr_78 = getelementptr i32 %data, i64 0, i64 %zext_ln61_46" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 569 'getelementptr' 'data_addr_78' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_24 : Operation 570 [2/2] (1.29ns)   --->   "%data_load_78 = load i10 %data_addr_78" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 570 'load' 'data_load_78' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_24 : Operation 571 [1/1] (0.93ns)   --->   "%add_ln62 = add i10 %zext_ln57_1, i10 %ii_read" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:62]   --->   Operation 571 'add' 'add_ln62' <Predicate = (!icmp_ln57)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.57>
ST_25 : Operation 572 [2/5] (3.57ns)   --->   "%c_3 = fadd i32 %c_2, i32 %mul88_3" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 572 'fadd' 'c_3' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 573 [1/4] (2.78ns)   --->   "%mul88_18 = fmul i32 %bitcast_ln61_38, i32 %bitcast_ln61_39" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 573 'fmul' 'mul88_18' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 574 [2/4] (2.78ns)   --->   "%mul88_19 = fmul i32 %bitcast_ln61_40, i32 %bitcast_ln61_41" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 574 'fmul' 'mul88_19' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 575 [3/4] (2.78ns)   --->   "%mul88_20 = fmul i32 %bitcast_ln61_42, i32 %bitcast_ln61_43" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 575 'fmul' 'mul88_20' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 576 [1/1] (0.00ns)   --->   "%bitcast_ln61_44 = bitcast i32 %data_load_74" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 576 'bitcast' 'bitcast_ln61_44' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_25 : Operation 577 [1/1] (0.00ns)   --->   "%bitcast_ln61_45 = bitcast i32 %data_load_75" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 577 'bitcast' 'bitcast_ln61_45' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_25 : Operation 578 [4/4] (2.78ns)   --->   "%mul88_21 = fmul i32 %bitcast_ln61_44, i32 %bitcast_ln61_45" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 578 'fmul' 'mul88_21' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 579 [1/2] (1.29ns)   --->   "%data_load_77 = load i10 %data_addr_77" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 579 'load' 'data_load_77' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 580 [1/2] (1.29ns)   --->   "%data_load_78 = load i10 %data_addr_78" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 580 'load' 'data_load_78' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln61_12 = sext i9 %zext_ln61_15_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 581 'sext' 'sext_ln61_12' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_25 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln61_47 = zext i10 %sext_ln61_12" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 582 'zext' 'zext_ln61_47' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_25 : Operation 583 [1/1] (0.00ns)   --->   "%data_addr_79 = getelementptr i32 %data, i64 0, i64 %zext_ln61_47" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 583 'getelementptr' 'data_addr_79' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_25 : Operation 584 [2/2] (1.29ns)   --->   "%data_load_79 = load i10 %data_addr_79" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 584 'load' 'data_load_79' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln61_13 = sext i9 %zext_ln61_16_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 585 'sext' 'sext_ln61_13' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_25 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln61_48 = zext i10 %sext_ln61_13" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 586 'zext' 'zext_ln61_48' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_25 : Operation 587 [1/1] (0.00ns)   --->   "%data_addr_80 = getelementptr i32 %data, i64 0, i64 %zext_ln61_48" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 587 'getelementptr' 'data_addr_80' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_25 : Operation 588 [2/2] (1.29ns)   --->   "%data_load_80 = load i10 %data_addr_80" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 588 'load' 'data_load_80' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 26 <SV = 25> <Delay = 3.57>
ST_26 : Operation 589 [1/5] (3.57ns)   --->   "%c_3 = fadd i32 %c_2, i32 %mul88_3" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 589 'fadd' 'c_3' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 590 [1/4] (2.78ns)   --->   "%mul88_19 = fmul i32 %bitcast_ln61_40, i32 %bitcast_ln61_41" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 590 'fmul' 'mul88_19' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 591 [2/4] (2.78ns)   --->   "%mul88_20 = fmul i32 %bitcast_ln61_42, i32 %bitcast_ln61_43" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 591 'fmul' 'mul88_20' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 592 [3/4] (2.78ns)   --->   "%mul88_21 = fmul i32 %bitcast_ln61_44, i32 %bitcast_ln61_45" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 592 'fmul' 'mul88_21' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 593 [1/1] (0.00ns)   --->   "%bitcast_ln61_46 = bitcast i32 %data_load_76" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 593 'bitcast' 'bitcast_ln61_46' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_26 : Operation 594 [1/1] (0.00ns)   --->   "%bitcast_ln61_47 = bitcast i32 %data_load_77" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 594 'bitcast' 'bitcast_ln61_47' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_26 : Operation 595 [4/4] (2.78ns)   --->   "%mul88_22 = fmul i32 %bitcast_ln61_46, i32 %bitcast_ln61_47" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 595 'fmul' 'mul88_22' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 596 [1/2] (1.29ns)   --->   "%data_load_79 = load i10 %data_addr_79" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 596 'load' 'data_load_79' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 597 [1/2] (1.29ns)   --->   "%data_load_80 = load i10 %data_addr_80" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 597 'load' 'data_load_80' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln61_14 = sext i9 %add_ln61_4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 598 'sext' 'sext_ln61_14' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_26 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln61_49 = zext i10 %sext_ln61_14" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 599 'zext' 'zext_ln61_49' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_26 : Operation 600 [1/1] (0.00ns)   --->   "%data_addr_81 = getelementptr i32 %data, i64 0, i64 %zext_ln61_49" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 600 'getelementptr' 'data_addr_81' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_26 : Operation 601 [2/2] (1.29ns)   --->   "%data_load_81 = load i10 %data_addr_81" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 601 'load' 'data_load_81' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_26 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln61_15 = sext i9 %zext_ln61_18_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 602 'sext' 'sext_ln61_15' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_26 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln61_50 = zext i10 %sext_ln61_15" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 603 'zext' 'zext_ln61_50' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_26 : Operation 604 [1/1] (0.00ns)   --->   "%data_addr_82 = getelementptr i32 %data, i64 0, i64 %zext_ln61_50" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 604 'getelementptr' 'data_addr_82' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_26 : Operation 605 [2/2] (1.29ns)   --->   "%data_load_82 = load i10 %data_addr_82" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 605 'load' 'data_load_82' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 27 <SV = 26> <Delay = 3.57>
ST_27 : Operation 606 [5/5] (3.57ns)   --->   "%c_4 = fadd i32 %c_3, i32 %mul88_4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 606 'fadd' 'c_4' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 607 [1/4] (2.78ns)   --->   "%mul88_20 = fmul i32 %bitcast_ln61_42, i32 %bitcast_ln61_43" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 607 'fmul' 'mul88_20' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 608 [2/4] (2.78ns)   --->   "%mul88_21 = fmul i32 %bitcast_ln61_44, i32 %bitcast_ln61_45" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 608 'fmul' 'mul88_21' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 609 [3/4] (2.78ns)   --->   "%mul88_22 = fmul i32 %bitcast_ln61_46, i32 %bitcast_ln61_47" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 609 'fmul' 'mul88_22' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 610 [1/1] (0.00ns)   --->   "%bitcast_ln61_48 = bitcast i32 %data_load_78" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 610 'bitcast' 'bitcast_ln61_48' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_27 : Operation 611 [1/1] (0.00ns)   --->   "%bitcast_ln61_49 = bitcast i32 %data_load_79" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 611 'bitcast' 'bitcast_ln61_49' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_27 : Operation 612 [4/4] (2.78ns)   --->   "%mul88_23 = fmul i32 %bitcast_ln61_48, i32 %bitcast_ln61_49" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 612 'fmul' 'mul88_23' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 613 [1/2] (1.29ns)   --->   "%data_load_81 = load i10 %data_addr_81" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 613 'load' 'data_load_81' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 614 [1/2] (1.29ns)   --->   "%data_load_82 = load i10 %data_addr_82" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 614 'load' 'data_load_82' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln61_16 = sext i9 %zext_ln61_19_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 615 'sext' 'sext_ln61_16' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_27 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln61_51 = zext i10 %sext_ln61_16" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 616 'zext' 'zext_ln61_51' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_27 : Operation 617 [1/1] (0.00ns)   --->   "%data_addr_83 = getelementptr i32 %data, i64 0, i64 %zext_ln61_51" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 617 'getelementptr' 'data_addr_83' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_27 : Operation 618 [2/2] (1.29ns)   --->   "%data_load_83 = load i10 %data_addr_83" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 618 'load' 'data_load_83' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_27 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln61_17 = sext i9 %zext_ln61_20_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 619 'sext' 'sext_ln61_17' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_27 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln61_52 = zext i10 %sext_ln61_17" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 620 'zext' 'zext_ln61_52' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_27 : Operation 621 [1/1] (0.00ns)   --->   "%data_addr_84 = getelementptr i32 %data, i64 0, i64 %zext_ln61_52" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 621 'getelementptr' 'data_addr_84' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_27 : Operation 622 [2/2] (1.29ns)   --->   "%data_load_84 = load i10 %data_addr_84" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 622 'load' 'data_load_84' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 28 <SV = 27> <Delay = 3.57>
ST_28 : Operation 623 [4/5] (3.57ns)   --->   "%c_4 = fadd i32 %c_3, i32 %mul88_4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 623 'fadd' 'c_4' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 624 [1/4] (2.78ns)   --->   "%mul88_21 = fmul i32 %bitcast_ln61_44, i32 %bitcast_ln61_45" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 624 'fmul' 'mul88_21' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 625 [2/4] (2.78ns)   --->   "%mul88_22 = fmul i32 %bitcast_ln61_46, i32 %bitcast_ln61_47" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 625 'fmul' 'mul88_22' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 626 [3/4] (2.78ns)   --->   "%mul88_23 = fmul i32 %bitcast_ln61_48, i32 %bitcast_ln61_49" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 626 'fmul' 'mul88_23' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 627 [1/1] (0.00ns)   --->   "%bitcast_ln61_50 = bitcast i32 %data_load_80" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 627 'bitcast' 'bitcast_ln61_50' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_28 : Operation 628 [1/1] (0.00ns)   --->   "%bitcast_ln61_51 = bitcast i32 %data_load_81" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 628 'bitcast' 'bitcast_ln61_51' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_28 : Operation 629 [4/4] (2.78ns)   --->   "%mul88_24 = fmul i32 %bitcast_ln61_50, i32 %bitcast_ln61_51" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 629 'fmul' 'mul88_24' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 630 [1/2] (1.29ns)   --->   "%data_load_83 = load i10 %data_addr_83" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 630 'load' 'data_load_83' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 631 [1/2] (1.29ns)   --->   "%data_load_84 = load i10 %data_addr_84" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 631 'load' 'data_load_84' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln61_18 = sext i9 %add_ln61_5" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 632 'sext' 'sext_ln61_18' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_28 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln61_53 = zext i10 %sext_ln61_18" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 633 'zext' 'zext_ln61_53' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_28 : Operation 634 [1/1] (0.00ns)   --->   "%data_addr_85 = getelementptr i32 %data, i64 0, i64 %zext_ln61_53" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 634 'getelementptr' 'data_addr_85' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_28 : Operation 635 [2/2] (1.29ns)   --->   "%data_load_85 = load i10 %data_addr_85" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 635 'load' 'data_load_85' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_28 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln61_19 = sext i8 %zext_ln61_6_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 636 'sext' 'sext_ln61_19' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_28 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln61_54 = zext i10 %sext_ln61_19" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 637 'zext' 'zext_ln61_54' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_28 : Operation 638 [1/1] (0.00ns)   --->   "%data_addr_86 = getelementptr i32 %data, i64 0, i64 %zext_ln61_54" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 638 'getelementptr' 'data_addr_86' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_28 : Operation 639 [2/2] (1.29ns)   --->   "%data_load_86 = load i10 %data_addr_86" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 639 'load' 'data_load_86' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 29 <SV = 28> <Delay = 3.57>
ST_29 : Operation 640 [3/5] (3.57ns)   --->   "%c_4 = fadd i32 %c_3, i32 %mul88_4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 640 'fadd' 'c_4' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 641 [1/4] (2.78ns)   --->   "%mul88_22 = fmul i32 %bitcast_ln61_46, i32 %bitcast_ln61_47" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 641 'fmul' 'mul88_22' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 642 [2/4] (2.78ns)   --->   "%mul88_23 = fmul i32 %bitcast_ln61_48, i32 %bitcast_ln61_49" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 642 'fmul' 'mul88_23' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 643 [3/4] (2.78ns)   --->   "%mul88_24 = fmul i32 %bitcast_ln61_50, i32 %bitcast_ln61_51" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 643 'fmul' 'mul88_24' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 644 [1/1] (0.00ns)   --->   "%bitcast_ln61_52 = bitcast i32 %data_load_82" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 644 'bitcast' 'bitcast_ln61_52' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_29 : Operation 645 [1/1] (0.00ns)   --->   "%bitcast_ln61_53 = bitcast i32 %data_load_83" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 645 'bitcast' 'bitcast_ln61_53' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_29 : Operation 646 [4/4] (2.78ns)   --->   "%mul88_25 = fmul i32 %bitcast_ln61_52, i32 %bitcast_ln61_53" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 646 'fmul' 'mul88_25' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 647 [1/2] (1.29ns)   --->   "%data_load_85 = load i10 %data_addr_85" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 647 'load' 'data_load_85' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 648 [1/2] (1.29ns)   --->   "%data_load_86 = load i10 %data_addr_86" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 648 'load' 'data_load_86' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln61_20 = sext i8 %zext_ln61_7_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 649 'sext' 'sext_ln61_20' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_29 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln61_55 = zext i10 %sext_ln61_20" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 650 'zext' 'zext_ln61_55' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_29 : Operation 651 [1/1] (0.00ns)   --->   "%data_addr_87 = getelementptr i32 %data, i64 0, i64 %zext_ln61_55" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 651 'getelementptr' 'data_addr_87' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_29 : Operation 652 [2/2] (1.29ns)   --->   "%data_load_87 = load i10 %data_addr_87" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 652 'load' 'data_load_87' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln61_21 = sext i8 %zext_ln61_8_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 653 'sext' 'sext_ln61_21' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_29 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln61_56 = zext i10 %sext_ln61_21" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 654 'zext' 'zext_ln61_56' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_29 : Operation 655 [1/1] (0.00ns)   --->   "%data_addr_88 = getelementptr i32 %data, i64 0, i64 %zext_ln61_56" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 655 'getelementptr' 'data_addr_88' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_29 : Operation 656 [2/2] (1.29ns)   --->   "%data_load_88 = load i10 %data_addr_88" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 656 'load' 'data_load_88' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 30 <SV = 29> <Delay = 3.57>
ST_30 : Operation 657 [2/5] (3.57ns)   --->   "%c_4 = fadd i32 %c_3, i32 %mul88_4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 657 'fadd' 'c_4' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 658 [1/4] (2.78ns)   --->   "%mul88_23 = fmul i32 %bitcast_ln61_48, i32 %bitcast_ln61_49" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 658 'fmul' 'mul88_23' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 659 [2/4] (2.78ns)   --->   "%mul88_24 = fmul i32 %bitcast_ln61_50, i32 %bitcast_ln61_51" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 659 'fmul' 'mul88_24' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 660 [3/4] (2.78ns)   --->   "%mul88_25 = fmul i32 %bitcast_ln61_52, i32 %bitcast_ln61_53" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 660 'fmul' 'mul88_25' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 661 [1/1] (0.00ns)   --->   "%bitcast_ln61_54 = bitcast i32 %data_load_84" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 661 'bitcast' 'bitcast_ln61_54' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 662 [1/1] (0.00ns)   --->   "%bitcast_ln61_55 = bitcast i32 %data_load_85" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 662 'bitcast' 'bitcast_ln61_55' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 663 [4/4] (2.78ns)   --->   "%mul88_26 = fmul i32 %bitcast_ln61_54, i32 %bitcast_ln61_55" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 663 'fmul' 'mul88_26' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 664 [1/2] (1.29ns)   --->   "%data_load_87 = load i10 %data_addr_87" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 664 'load' 'data_load_87' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 665 [1/2] (1.29ns)   --->   "%data_load_88 = load i10 %data_addr_88" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 665 'load' 'data_load_88' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln61_22 = sext i8 %add_ln61_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 666 'sext' 'sext_ln61_22' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln61_57 = zext i10 %sext_ln61_22" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 667 'zext' 'zext_ln61_57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 668 [1/1] (0.00ns)   --->   "%data_addr_89 = getelementptr i32 %data, i64 0, i64 %zext_ln61_57" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 668 'getelementptr' 'data_addr_89' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 669 [2/2] (1.29ns)   --->   "%data_load_89 = load i10 %data_addr_89" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 669 'load' 'data_load_89' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln61_23 = sext i7 %zext_ln61_2_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 670 'sext' 'sext_ln61_23' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln61_58 = zext i10 %sext_ln61_23" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 671 'zext' 'zext_ln61_58' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 672 [1/1] (0.00ns)   --->   "%data_addr_90 = getelementptr i32 %data, i64 0, i64 %zext_ln61_58" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 672 'getelementptr' 'data_addr_90' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_30 : Operation 673 [2/2] (1.29ns)   --->   "%data_load_90 = load i10 %data_addr_90" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 673 'load' 'data_load_90' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 31 <SV = 30> <Delay = 3.57>
ST_31 : Operation 674 [1/5] (3.57ns)   --->   "%c_4 = fadd i32 %c_3, i32 %mul88_4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 674 'fadd' 'c_4' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 675 [1/4] (2.78ns)   --->   "%mul88_24 = fmul i32 %bitcast_ln61_50, i32 %bitcast_ln61_51" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 675 'fmul' 'mul88_24' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 676 [2/4] (2.78ns)   --->   "%mul88_25 = fmul i32 %bitcast_ln61_52, i32 %bitcast_ln61_53" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 676 'fmul' 'mul88_25' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 677 [3/4] (2.78ns)   --->   "%mul88_26 = fmul i32 %bitcast_ln61_54, i32 %bitcast_ln61_55" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 677 'fmul' 'mul88_26' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 678 [1/1] (0.00ns)   --->   "%bitcast_ln61_56 = bitcast i32 %data_load_86" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 678 'bitcast' 'bitcast_ln61_56' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 679 [1/1] (0.00ns)   --->   "%bitcast_ln61_57 = bitcast i32 %data_load_87" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 679 'bitcast' 'bitcast_ln61_57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 680 [4/4] (2.78ns)   --->   "%mul88_27 = fmul i32 %bitcast_ln61_56, i32 %bitcast_ln61_57" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 680 'fmul' 'mul88_27' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 681 [1/2] (1.29ns)   --->   "%data_load_89 = load i10 %data_addr_89" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 681 'load' 'data_load_89' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 682 [1/2] (1.29ns)   --->   "%data_load_90 = load i10 %data_addr_90" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 682 'load' 'data_load_90' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 683 [1/1] (0.00ns)   --->   "%sext_ln61_24 = sext i7 %zext_ln61_3_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 683 'sext' 'sext_ln61_24' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln61_59 = zext i10 %sext_ln61_24" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 684 'zext' 'zext_ln61_59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 685 [1/1] (0.00ns)   --->   "%data_addr_91 = getelementptr i32 %data, i64 0, i64 %zext_ln61_59" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 685 'getelementptr' 'data_addr_91' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 686 [2/2] (1.29ns)   --->   "%data_load_91 = load i10 %data_addr_91" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 686 'load' 'data_load_91' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_31 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln61_25 = sext i6 %zext_ln61_cast" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 687 'sext' 'sext_ln61_25' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 688 [1/1] (0.00ns)   --->   "%zext_ln61_60 = zext i10 %sext_ln61_25" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 688 'zext' 'zext_ln61_60' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 689 [1/1] (0.00ns)   --->   "%data_addr_92 = getelementptr i32 %data, i64 0, i64 %zext_ln61_60" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 689 'getelementptr' 'data_addr_92' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_31 : Operation 690 [2/2] (1.29ns)   --->   "%data_load_92 = load i10 %data_addr_92" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 690 'load' 'data_load_92' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 32 <SV = 31> <Delay = 3.57>
ST_32 : Operation 691 [5/5] (3.57ns)   --->   "%c_5 = fadd i32 %c_4, i32 %mul88_5" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 691 'fadd' 'c_5' <Predicate = (!icmp_ln57)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 692 [1/4] (2.78ns)   --->   "%mul88_25 = fmul i32 %bitcast_ln61_52, i32 %bitcast_ln61_53" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 692 'fmul' 'mul88_25' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 693 [2/4] (2.78ns)   --->   "%mul88_26 = fmul i32 %bitcast_ln61_54, i32 %bitcast_ln61_55" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 693 'fmul' 'mul88_26' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 694 [3/4] (2.78ns)   --->   "%mul88_27 = fmul i32 %bitcast_ln61_56, i32 %bitcast_ln61_57" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 694 'fmul' 'mul88_27' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 695 [1/1] (0.00ns)   --->   "%bitcast_ln61_58 = bitcast i32 %data_load_88" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 695 'bitcast' 'bitcast_ln61_58' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_32 : Operation 696 [1/1] (0.00ns)   --->   "%bitcast_ln61_59 = bitcast i32 %data_load_89" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 696 'bitcast' 'bitcast_ln61_59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_32 : Operation 697 [4/4] (2.78ns)   --->   "%mul88_28 = fmul i32 %bitcast_ln61_58, i32 %bitcast_ln61_59" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 697 'fmul' 'mul88_28' <Predicate = (!icmp_ln57)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 698 [1/2] (1.29ns)   --->   "%data_load_91 = load i10 %data_addr_91" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 698 'load' 'data_load_91' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 699 [1/2] (1.29ns)   --->   "%data_load_92 = load i10 %data_addr_92" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 699 'load' 'data_load_92' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_32 : Operation 700 [1/1] (0.14ns)   --->   "%xor_ln61 = xor i6 %j_2, i6 32" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 700 'xor' 'xor_ln61' <Predicate = (!icmp_ln57)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln61_26 = sext i6 %xor_ln61" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 701 'sext' 'sext_ln61_26' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_32 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln61_61 = zext i10 %sext_ln61_26" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 702 'zext' 'zext_ln61_61' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_32 : Operation 703 [1/1] (0.00ns)   --->   "%data_addr_93 = getelementptr i32 %data, i64 0, i64 %zext_ln61_61" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 703 'getelementptr' 'data_addr_93' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_32 : Operation 704 [2/2] (1.29ns)   --->   "%data_load_93 = load i10 %data_addr_93" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 704 'load' 'data_load_93' <Predicate = (!icmp_ln57)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 33 <SV = 32> <Delay = 3.57>
ST_33 : Operation 705 [4/5] (3.57ns)   --->   "%c_5 = fadd i32 %c_4, i32 %mul88_5" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 705 'fadd' 'c_5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 706 [1/4] (2.78ns)   --->   "%mul88_26 = fmul i32 %bitcast_ln61_54, i32 %bitcast_ln61_55" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 706 'fmul' 'mul88_26' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 707 [2/4] (2.78ns)   --->   "%mul88_27 = fmul i32 %bitcast_ln61_56, i32 %bitcast_ln61_57" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 707 'fmul' 'mul88_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 708 [3/4] (2.78ns)   --->   "%mul88_28 = fmul i32 %bitcast_ln61_58, i32 %bitcast_ln61_59" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 708 'fmul' 'mul88_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 709 [1/1] (0.00ns)   --->   "%bitcast_ln61_60 = bitcast i32 %data_load_90" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 709 'bitcast' 'bitcast_ln61_60' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 710 [1/1] (0.00ns)   --->   "%bitcast_ln61_61 = bitcast i32 %data_load_91" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 710 'bitcast' 'bitcast_ln61_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 711 [4/4] (2.78ns)   --->   "%mul88_29 = fmul i32 %bitcast_ln61_60, i32 %bitcast_ln61_61" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 711 'fmul' 'mul88_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 712 [1/2] (1.29ns)   --->   "%data_load_93 = load i10 %data_addr_93" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 712 'load' 'data_load_93' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 34 <SV = 33> <Delay = 3.57>
ST_34 : Operation 713 [3/5] (3.57ns)   --->   "%c_5 = fadd i32 %c_4, i32 %mul88_5" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 713 'fadd' 'c_5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 714 [1/4] (2.78ns)   --->   "%mul88_27 = fmul i32 %bitcast_ln61_56, i32 %bitcast_ln61_57" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 714 'fmul' 'mul88_27' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 715 [2/4] (2.78ns)   --->   "%mul88_28 = fmul i32 %bitcast_ln61_58, i32 %bitcast_ln61_59" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 715 'fmul' 'mul88_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 716 [3/4] (2.78ns)   --->   "%mul88_29 = fmul i32 %bitcast_ln61_60, i32 %bitcast_ln61_61" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 716 'fmul' 'mul88_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 717 [1/1] (0.00ns)   --->   "%bitcast_ln61_62 = bitcast i32 %data_load_92" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 717 'bitcast' 'bitcast_ln61_62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 718 [1/1] (0.00ns)   --->   "%bitcast_ln61_63 = bitcast i32 %data_load_93" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 718 'bitcast' 'bitcast_ln61_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 719 [4/4] (2.78ns)   --->   "%mul88_30 = fmul i32 %bitcast_ln61_62, i32 %bitcast_ln61_63" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 719 'fmul' 'mul88_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.57>
ST_35 : Operation 720 [2/5] (3.57ns)   --->   "%c_5 = fadd i32 %c_4, i32 %mul88_5" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 720 'fadd' 'c_5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 721 [1/4] (2.78ns)   --->   "%mul88_28 = fmul i32 %bitcast_ln61_58, i32 %bitcast_ln61_59" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 721 'fmul' 'mul88_28' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 722 [2/4] (2.78ns)   --->   "%mul88_29 = fmul i32 %bitcast_ln61_60, i32 %bitcast_ln61_61" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 722 'fmul' 'mul88_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 723 [3/4] (2.78ns)   --->   "%mul88_30 = fmul i32 %bitcast_ln61_62, i32 %bitcast_ln61_63" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 723 'fmul' 'mul88_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.57>
ST_36 : Operation 724 [1/5] (3.57ns)   --->   "%c_5 = fadd i32 %c_4, i32 %mul88_5" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 724 'fadd' 'c_5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 725 [1/4] (2.78ns)   --->   "%mul88_29 = fmul i32 %bitcast_ln61_60, i32 %bitcast_ln61_61" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 725 'fmul' 'mul88_29' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 726 [2/4] (2.78ns)   --->   "%mul88_30 = fmul i32 %bitcast_ln61_62, i32 %bitcast_ln61_63" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 726 'fmul' 'mul88_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.57>
ST_37 : Operation 727 [5/5] (3.57ns)   --->   "%c_6 = fadd i32 %c_5, i32 %mul88_6" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 727 'fadd' 'c_6' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 728 [1/4] (2.78ns)   --->   "%mul88_30 = fmul i32 %bitcast_ln61_62, i32 %bitcast_ln61_63" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 728 'fmul' 'mul88_30' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.57>
ST_38 : Operation 729 [4/5] (3.57ns)   --->   "%c_6 = fadd i32 %c_5, i32 %mul88_6" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 729 'fadd' 'c_6' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.57>
ST_39 : Operation 730 [3/5] (3.57ns)   --->   "%c_6 = fadd i32 %c_5, i32 %mul88_6" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 730 'fadd' 'c_6' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.57>
ST_40 : Operation 731 [2/5] (3.57ns)   --->   "%c_6 = fadd i32 %c_5, i32 %mul88_6" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 731 'fadd' 'c_6' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.57>
ST_41 : Operation 732 [1/5] (3.57ns)   --->   "%c_6 = fadd i32 %c_5, i32 %mul88_6" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 732 'fadd' 'c_6' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.57>
ST_42 : Operation 733 [5/5] (3.57ns)   --->   "%c_7 = fadd i32 %c_6, i32 %mul88_7" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 733 'fadd' 'c_7' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.57>
ST_43 : Operation 734 [4/5] (3.57ns)   --->   "%c_7 = fadd i32 %c_6, i32 %mul88_7" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 734 'fadd' 'c_7' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.57>
ST_44 : Operation 735 [3/5] (3.57ns)   --->   "%c_7 = fadd i32 %c_6, i32 %mul88_7" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 735 'fadd' 'c_7' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.57>
ST_45 : Operation 736 [2/5] (3.57ns)   --->   "%c_7 = fadd i32 %c_6, i32 %mul88_7" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 736 'fadd' 'c_7' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.57>
ST_46 : Operation 737 [1/5] (3.57ns)   --->   "%c_7 = fadd i32 %c_6, i32 %mul88_7" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 737 'fadd' 'c_7' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.57>
ST_47 : Operation 738 [5/5] (3.57ns)   --->   "%c_8 = fadd i32 %c_7, i32 %mul88_8" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 738 'fadd' 'c_8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.57>
ST_48 : Operation 739 [4/5] (3.57ns)   --->   "%c_8 = fadd i32 %c_7, i32 %mul88_8" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 739 'fadd' 'c_8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.57>
ST_49 : Operation 740 [3/5] (3.57ns)   --->   "%c_8 = fadd i32 %c_7, i32 %mul88_8" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 740 'fadd' 'c_8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.57>
ST_50 : Operation 741 [2/5] (3.57ns)   --->   "%c_8 = fadd i32 %c_7, i32 %mul88_8" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 741 'fadd' 'c_8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.57>
ST_51 : Operation 742 [1/5] (3.57ns)   --->   "%c_8 = fadd i32 %c_7, i32 %mul88_8" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 742 'fadd' 'c_8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.57>
ST_52 : Operation 743 [5/5] (3.57ns)   --->   "%c_9 = fadd i32 %c_8, i32 %mul88_9" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 743 'fadd' 'c_9' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.57>
ST_53 : Operation 744 [4/5] (3.57ns)   --->   "%c_9 = fadd i32 %c_8, i32 %mul88_9" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 744 'fadd' 'c_9' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.57>
ST_54 : Operation 745 [3/5] (3.57ns)   --->   "%c_9 = fadd i32 %c_8, i32 %mul88_9" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 745 'fadd' 'c_9' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.57>
ST_55 : Operation 746 [2/5] (3.57ns)   --->   "%c_9 = fadd i32 %c_8, i32 %mul88_9" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 746 'fadd' 'c_9' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.57>
ST_56 : Operation 747 [1/5] (3.57ns)   --->   "%c_9 = fadd i32 %c_8, i32 %mul88_9" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 747 'fadd' 'c_9' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.57>
ST_57 : Operation 748 [5/5] (3.57ns)   --->   "%c_10 = fadd i32 %c_9, i32 %mul88_s" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 748 'fadd' 'c_10' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.57>
ST_58 : Operation 749 [4/5] (3.57ns)   --->   "%c_10 = fadd i32 %c_9, i32 %mul88_s" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 749 'fadd' 'c_10' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.57>
ST_59 : Operation 750 [3/5] (3.57ns)   --->   "%c_10 = fadd i32 %c_9, i32 %mul88_s" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 750 'fadd' 'c_10' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.57>
ST_60 : Operation 751 [2/5] (3.57ns)   --->   "%c_10 = fadd i32 %c_9, i32 %mul88_s" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 751 'fadd' 'c_10' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.57>
ST_61 : Operation 752 [1/5] (3.57ns)   --->   "%c_10 = fadd i32 %c_9, i32 %mul88_s" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 752 'fadd' 'c_10' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.57>
ST_62 : Operation 753 [5/5] (3.57ns)   --->   "%c_11 = fadd i32 %c_10, i32 %mul88_10" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 753 'fadd' 'c_11' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.57>
ST_63 : Operation 754 [4/5] (3.57ns)   --->   "%c_11 = fadd i32 %c_10, i32 %mul88_10" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 754 'fadd' 'c_11' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.57>
ST_64 : Operation 755 [3/5] (3.57ns)   --->   "%c_11 = fadd i32 %c_10, i32 %mul88_10" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 755 'fadd' 'c_11' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.57>
ST_65 : Operation 756 [2/5] (3.57ns)   --->   "%c_11 = fadd i32 %c_10, i32 %mul88_10" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 756 'fadd' 'c_11' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.57>
ST_66 : Operation 757 [1/5] (3.57ns)   --->   "%c_11 = fadd i32 %c_10, i32 %mul88_10" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 757 'fadd' 'c_11' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.57>
ST_67 : Operation 758 [5/5] (3.57ns)   --->   "%c_12 = fadd i32 %c_11, i32 %mul88_11" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 758 'fadd' 'c_12' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.57>
ST_68 : Operation 759 [4/5] (3.57ns)   --->   "%c_12 = fadd i32 %c_11, i32 %mul88_11" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 759 'fadd' 'c_12' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.57>
ST_69 : Operation 760 [3/5] (3.57ns)   --->   "%c_12 = fadd i32 %c_11, i32 %mul88_11" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 760 'fadd' 'c_12' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.57>
ST_70 : Operation 761 [2/5] (3.57ns)   --->   "%c_12 = fadd i32 %c_11, i32 %mul88_11" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 761 'fadd' 'c_12' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.57>
ST_71 : Operation 762 [1/5] (3.57ns)   --->   "%c_12 = fadd i32 %c_11, i32 %mul88_11" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 762 'fadd' 'c_12' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.57>
ST_72 : Operation 763 [5/5] (3.57ns)   --->   "%c_13 = fadd i32 %c_12, i32 %mul88_12" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 763 'fadd' 'c_13' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.57>
ST_73 : Operation 764 [4/5] (3.57ns)   --->   "%c_13 = fadd i32 %c_12, i32 %mul88_12" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 764 'fadd' 'c_13' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.57>
ST_74 : Operation 765 [3/5] (3.57ns)   --->   "%c_13 = fadd i32 %c_12, i32 %mul88_12" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 765 'fadd' 'c_13' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 3.57>
ST_75 : Operation 766 [2/5] (3.57ns)   --->   "%c_13 = fadd i32 %c_12, i32 %mul88_12" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 766 'fadd' 'c_13' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 3.57>
ST_76 : Operation 767 [1/5] (3.57ns)   --->   "%c_13 = fadd i32 %c_12, i32 %mul88_12" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 767 'fadd' 'c_13' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 3.57>
ST_77 : Operation 768 [5/5] (3.57ns)   --->   "%c_14 = fadd i32 %c_13, i32 %mul88_13" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 768 'fadd' 'c_14' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 3.57>
ST_78 : Operation 769 [4/5] (3.57ns)   --->   "%c_14 = fadd i32 %c_13, i32 %mul88_13" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 769 'fadd' 'c_14' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 3.57>
ST_79 : Operation 770 [3/5] (3.57ns)   --->   "%c_14 = fadd i32 %c_13, i32 %mul88_13" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 770 'fadd' 'c_14' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 3.57>
ST_80 : Operation 771 [2/5] (3.57ns)   --->   "%c_14 = fadd i32 %c_13, i32 %mul88_13" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 771 'fadd' 'c_14' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 3.57>
ST_81 : Operation 772 [1/5] (3.57ns)   --->   "%c_14 = fadd i32 %c_13, i32 %mul88_13" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 772 'fadd' 'c_14' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 3.57>
ST_82 : Operation 773 [5/5] (3.57ns)   --->   "%c_15 = fadd i32 %c_14, i32 %mul88_14" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 773 'fadd' 'c_15' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 3.57>
ST_83 : Operation 774 [4/5] (3.57ns)   --->   "%c_15 = fadd i32 %c_14, i32 %mul88_14" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 774 'fadd' 'c_15' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 3.57>
ST_84 : Operation 775 [3/5] (3.57ns)   --->   "%c_15 = fadd i32 %c_14, i32 %mul88_14" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 775 'fadd' 'c_15' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 3.57>
ST_85 : Operation 776 [2/5] (3.57ns)   --->   "%c_15 = fadd i32 %c_14, i32 %mul88_14" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 776 'fadd' 'c_15' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 3.57>
ST_86 : Operation 777 [1/5] (3.57ns)   --->   "%c_15 = fadd i32 %c_14, i32 %mul88_14" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 777 'fadd' 'c_15' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 3.57>
ST_87 : Operation 778 [5/5] (3.57ns)   --->   "%c_16 = fadd i32 %c_15, i32 %mul88_15" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 778 'fadd' 'c_16' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 3.57>
ST_88 : Operation 779 [4/5] (3.57ns)   --->   "%c_16 = fadd i32 %c_15, i32 %mul88_15" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 779 'fadd' 'c_16' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 3.57>
ST_89 : Operation 780 [3/5] (3.57ns)   --->   "%c_16 = fadd i32 %c_15, i32 %mul88_15" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 780 'fadd' 'c_16' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 3.57>
ST_90 : Operation 781 [2/5] (3.57ns)   --->   "%c_16 = fadd i32 %c_15, i32 %mul88_15" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 781 'fadd' 'c_16' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 3.57>
ST_91 : Operation 782 [1/5] (3.57ns)   --->   "%c_16 = fadd i32 %c_15, i32 %mul88_15" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 782 'fadd' 'c_16' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 3.57>
ST_92 : Operation 783 [5/5] (3.57ns)   --->   "%c_17 = fadd i32 %c_16, i32 %mul88_16" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 783 'fadd' 'c_17' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 3.57>
ST_93 : Operation 784 [4/5] (3.57ns)   --->   "%c_17 = fadd i32 %c_16, i32 %mul88_16" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 784 'fadd' 'c_17' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 3.57>
ST_94 : Operation 785 [3/5] (3.57ns)   --->   "%c_17 = fadd i32 %c_16, i32 %mul88_16" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 785 'fadd' 'c_17' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 3.57>
ST_95 : Operation 786 [2/5] (3.57ns)   --->   "%c_17 = fadd i32 %c_16, i32 %mul88_16" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 786 'fadd' 'c_17' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 3.57>
ST_96 : Operation 787 [1/5] (3.57ns)   --->   "%c_17 = fadd i32 %c_16, i32 %mul88_16" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 787 'fadd' 'c_17' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 3.57>
ST_97 : Operation 788 [5/5] (3.57ns)   --->   "%c_18 = fadd i32 %c_17, i32 %mul88_17" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 788 'fadd' 'c_18' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 3.57>
ST_98 : Operation 789 [4/5] (3.57ns)   --->   "%c_18 = fadd i32 %c_17, i32 %mul88_17" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 789 'fadd' 'c_18' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 3.57>
ST_99 : Operation 790 [3/5] (3.57ns)   --->   "%c_18 = fadd i32 %c_17, i32 %mul88_17" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 790 'fadd' 'c_18' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 3.57>
ST_100 : Operation 791 [2/5] (3.57ns)   --->   "%c_18 = fadd i32 %c_17, i32 %mul88_17" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 791 'fadd' 'c_18' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 3.57>
ST_101 : Operation 792 [1/5] (3.57ns)   --->   "%c_18 = fadd i32 %c_17, i32 %mul88_17" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 792 'fadd' 'c_18' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 3.57>
ST_102 : Operation 793 [5/5] (3.57ns)   --->   "%c_19 = fadd i32 %c_18, i32 %mul88_18" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 793 'fadd' 'c_19' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 3.57>
ST_103 : Operation 794 [4/5] (3.57ns)   --->   "%c_19 = fadd i32 %c_18, i32 %mul88_18" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 794 'fadd' 'c_19' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 3.57>
ST_104 : Operation 795 [3/5] (3.57ns)   --->   "%c_19 = fadd i32 %c_18, i32 %mul88_18" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 795 'fadd' 'c_19' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 3.57>
ST_105 : Operation 796 [2/5] (3.57ns)   --->   "%c_19 = fadd i32 %c_18, i32 %mul88_18" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 796 'fadd' 'c_19' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 3.57>
ST_106 : Operation 797 [1/5] (3.57ns)   --->   "%c_19 = fadd i32 %c_18, i32 %mul88_18" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 797 'fadd' 'c_19' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 3.57>
ST_107 : Operation 798 [5/5] (3.57ns)   --->   "%c_20 = fadd i32 %c_19, i32 %mul88_19" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 798 'fadd' 'c_20' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 3.57>
ST_108 : Operation 799 [4/5] (3.57ns)   --->   "%c_20 = fadd i32 %c_19, i32 %mul88_19" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 799 'fadd' 'c_20' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 3.57>
ST_109 : Operation 800 [3/5] (3.57ns)   --->   "%c_20 = fadd i32 %c_19, i32 %mul88_19" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 800 'fadd' 'c_20' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 3.57>
ST_110 : Operation 801 [2/5] (3.57ns)   --->   "%c_20 = fadd i32 %c_19, i32 %mul88_19" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 801 'fadd' 'c_20' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 3.57>
ST_111 : Operation 802 [1/5] (3.57ns)   --->   "%c_20 = fadd i32 %c_19, i32 %mul88_19" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 802 'fadd' 'c_20' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 3.57>
ST_112 : Operation 803 [5/5] (3.57ns)   --->   "%c_21 = fadd i32 %c_20, i32 %mul88_20" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 803 'fadd' 'c_21' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 3.57>
ST_113 : Operation 804 [4/5] (3.57ns)   --->   "%c_21 = fadd i32 %c_20, i32 %mul88_20" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 804 'fadd' 'c_21' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 3.57>
ST_114 : Operation 805 [3/5] (3.57ns)   --->   "%c_21 = fadd i32 %c_20, i32 %mul88_20" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 805 'fadd' 'c_21' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 3.57>
ST_115 : Operation 806 [2/5] (3.57ns)   --->   "%c_21 = fadd i32 %c_20, i32 %mul88_20" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 806 'fadd' 'c_21' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 3.57>
ST_116 : Operation 807 [1/5] (3.57ns)   --->   "%c_21 = fadd i32 %c_20, i32 %mul88_20" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 807 'fadd' 'c_21' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 3.57>
ST_117 : Operation 808 [5/5] (3.57ns)   --->   "%c_22 = fadd i32 %c_21, i32 %mul88_21" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 808 'fadd' 'c_22' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 3.57>
ST_118 : Operation 809 [4/5] (3.57ns)   --->   "%c_22 = fadd i32 %c_21, i32 %mul88_21" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 809 'fadd' 'c_22' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 3.57>
ST_119 : Operation 810 [3/5] (3.57ns)   --->   "%c_22 = fadd i32 %c_21, i32 %mul88_21" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 810 'fadd' 'c_22' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 3.57>
ST_120 : Operation 811 [2/5] (3.57ns)   --->   "%c_22 = fadd i32 %c_21, i32 %mul88_21" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 811 'fadd' 'c_22' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 3.57>
ST_121 : Operation 812 [1/5] (3.57ns)   --->   "%c_22 = fadd i32 %c_21, i32 %mul88_21" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 812 'fadd' 'c_22' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 3.57>
ST_122 : Operation 813 [5/5] (3.57ns)   --->   "%c_23 = fadd i32 %c_22, i32 %mul88_22" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 813 'fadd' 'c_23' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 3.57>
ST_123 : Operation 814 [4/5] (3.57ns)   --->   "%c_23 = fadd i32 %c_22, i32 %mul88_22" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 814 'fadd' 'c_23' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 3.57>
ST_124 : Operation 815 [3/5] (3.57ns)   --->   "%c_23 = fadd i32 %c_22, i32 %mul88_22" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 815 'fadd' 'c_23' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 3.57>
ST_125 : Operation 816 [2/5] (3.57ns)   --->   "%c_23 = fadd i32 %c_22, i32 %mul88_22" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 816 'fadd' 'c_23' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 3.57>
ST_126 : Operation 817 [1/5] (3.57ns)   --->   "%c_23 = fadd i32 %c_22, i32 %mul88_22" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 817 'fadd' 'c_23' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 3.57>
ST_127 : Operation 818 [5/5] (3.57ns)   --->   "%c_24 = fadd i32 %c_23, i32 %mul88_23" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 818 'fadd' 'c_24' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 3.57>
ST_128 : Operation 819 [4/5] (3.57ns)   --->   "%c_24 = fadd i32 %c_23, i32 %mul88_23" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 819 'fadd' 'c_24' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 3.57>
ST_129 : Operation 820 [3/5] (3.57ns)   --->   "%c_24 = fadd i32 %c_23, i32 %mul88_23" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 820 'fadd' 'c_24' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 3.57>
ST_130 : Operation 821 [2/5] (3.57ns)   --->   "%c_24 = fadd i32 %c_23, i32 %mul88_23" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 821 'fadd' 'c_24' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 3.57>
ST_131 : Operation 822 [1/5] (3.57ns)   --->   "%c_24 = fadd i32 %c_23, i32 %mul88_23" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 822 'fadd' 'c_24' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 3.57>
ST_132 : Operation 823 [5/5] (3.57ns)   --->   "%c_25 = fadd i32 %c_24, i32 %mul88_24" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 823 'fadd' 'c_25' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 3.57>
ST_133 : Operation 824 [4/5] (3.57ns)   --->   "%c_25 = fadd i32 %c_24, i32 %mul88_24" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 824 'fadd' 'c_25' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 3.57>
ST_134 : Operation 825 [3/5] (3.57ns)   --->   "%c_25 = fadd i32 %c_24, i32 %mul88_24" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 825 'fadd' 'c_25' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 3.57>
ST_135 : Operation 826 [2/5] (3.57ns)   --->   "%c_25 = fadd i32 %c_24, i32 %mul88_24" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 826 'fadd' 'c_25' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 3.57>
ST_136 : Operation 827 [1/5] (3.57ns)   --->   "%c_25 = fadd i32 %c_24, i32 %mul88_24" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 827 'fadd' 'c_25' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 874 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 874 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 137 <SV = 136> <Delay = 3.57>
ST_137 : Operation 828 [5/5] (3.57ns)   --->   "%c_26 = fadd i32 %c_25, i32 %mul88_25" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 828 'fadd' 'c_26' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 3.57>
ST_138 : Operation 829 [4/5] (3.57ns)   --->   "%c_26 = fadd i32 %c_25, i32 %mul88_25" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 829 'fadd' 'c_26' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 3.57>
ST_139 : Operation 830 [3/5] (3.57ns)   --->   "%c_26 = fadd i32 %c_25, i32 %mul88_25" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 830 'fadd' 'c_26' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 3.57>
ST_140 : Operation 831 [2/5] (3.57ns)   --->   "%c_26 = fadd i32 %c_25, i32 %mul88_25" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 831 'fadd' 'c_26' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 3.57>
ST_141 : Operation 832 [1/5] (3.57ns)   --->   "%c_26 = fadd i32 %c_25, i32 %mul88_25" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 832 'fadd' 'c_26' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 3.57>
ST_142 : Operation 833 [5/5] (3.57ns)   --->   "%c_27 = fadd i32 %c_26, i32 %mul88_26" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 833 'fadd' 'c_27' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 3.57>
ST_143 : Operation 834 [4/5] (3.57ns)   --->   "%c_27 = fadd i32 %c_26, i32 %mul88_26" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 834 'fadd' 'c_27' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 3.57>
ST_144 : Operation 835 [3/5] (3.57ns)   --->   "%c_27 = fadd i32 %c_26, i32 %mul88_26" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 835 'fadd' 'c_27' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 3.57>
ST_145 : Operation 836 [2/5] (3.57ns)   --->   "%c_27 = fadd i32 %c_26, i32 %mul88_26" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 836 'fadd' 'c_27' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 3.57>
ST_146 : Operation 837 [1/5] (3.57ns)   --->   "%c_27 = fadd i32 %c_26, i32 %mul88_26" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 837 'fadd' 'c_27' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 3.57>
ST_147 : Operation 838 [5/5] (3.57ns)   --->   "%c_28 = fadd i32 %c_27, i32 %mul88_27" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 838 'fadd' 'c_28' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 3.57>
ST_148 : Operation 839 [4/5] (3.57ns)   --->   "%c_28 = fadd i32 %c_27, i32 %mul88_27" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 839 'fadd' 'c_28' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 3.57>
ST_149 : Operation 840 [3/5] (3.57ns)   --->   "%c_28 = fadd i32 %c_27, i32 %mul88_27" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 840 'fadd' 'c_28' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 3.57>
ST_150 : Operation 841 [2/5] (3.57ns)   --->   "%c_28 = fadd i32 %c_27, i32 %mul88_27" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 841 'fadd' 'c_28' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 3.57>
ST_151 : Operation 842 [1/5] (3.57ns)   --->   "%c_28 = fadd i32 %c_27, i32 %mul88_27" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 842 'fadd' 'c_28' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 3.57>
ST_152 : Operation 843 [5/5] (3.57ns)   --->   "%c_29 = fadd i32 %c_28, i32 %mul88_28" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 843 'fadd' 'c_29' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 3.57>
ST_153 : Operation 844 [4/5] (3.57ns)   --->   "%c_29 = fadd i32 %c_28, i32 %mul88_28" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 844 'fadd' 'c_29' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 3.57>
ST_154 : Operation 845 [3/5] (3.57ns)   --->   "%c_29 = fadd i32 %c_28, i32 %mul88_28" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 845 'fadd' 'c_29' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 3.57>
ST_155 : Operation 846 [2/5] (3.57ns)   --->   "%c_29 = fadd i32 %c_28, i32 %mul88_28" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 846 'fadd' 'c_29' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 3.57>
ST_156 : Operation 847 [1/5] (3.57ns)   --->   "%c_29 = fadd i32 %c_28, i32 %mul88_28" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 847 'fadd' 'c_29' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 3.57>
ST_157 : Operation 848 [5/5] (3.57ns)   --->   "%c_30 = fadd i32 %c_29, i32 %mul88_29" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 848 'fadd' 'c_30' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 3.57>
ST_158 : Operation 849 [4/5] (3.57ns)   --->   "%c_30 = fadd i32 %c_29, i32 %mul88_29" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 849 'fadd' 'c_30' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 3.57>
ST_159 : Operation 850 [3/5] (3.57ns)   --->   "%c_30 = fadd i32 %c_29, i32 %mul88_29" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 850 'fadd' 'c_30' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 3.57>
ST_160 : Operation 851 [2/5] (3.57ns)   --->   "%c_30 = fadd i32 %c_29, i32 %mul88_29" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 851 'fadd' 'c_30' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 3.57>
ST_161 : Operation 852 [1/5] (3.57ns)   --->   "%c_30 = fadd i32 %c_29, i32 %mul88_29" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 852 'fadd' 'c_30' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 3.57>
ST_162 : Operation 853 [5/5] (3.57ns)   --->   "%c_31 = fadd i32 %c_30, i32 %mul88_30" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 853 'fadd' 'c_31' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 3.57>
ST_163 : Operation 854 [4/5] (3.57ns)   --->   "%c_31 = fadd i32 %c_30, i32 %mul88_30" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 854 'fadd' 'c_31' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 3.57>
ST_164 : Operation 855 [3/5] (3.57ns)   --->   "%c_31 = fadd i32 %c_30, i32 %mul88_30" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 855 'fadd' 'c_31' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 3.57>
ST_165 : Operation 856 [2/5] (3.57ns)   --->   "%c_31 = fadd i32 %c_30, i32 %mul88_30" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 856 'fadd' 'c_31' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 3.57>
ST_166 : Operation 857 [1/5] (3.57ns)   --->   "%c_31 = fadd i32 %c_30, i32 %mul88_30" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:61]   --->   Operation 857 'fadd' 'c_31' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 1.29>
ST_167 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i10 %add_ln62" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:62]   --->   Operation 858 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 859 [1/1] (0.00ns)   --->   "%bitcast_ln62 = bitcast i32 %c_31" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:62]   --->   Operation 859 'bitcast' 'bitcast_ln62' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 860 [1/1] (0.00ns)   --->   "%corr_addr = getelementptr i32 %corr, i64 0, i64 %zext_ln62" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:62]   --->   Operation 860 'getelementptr' 'corr_addr' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 861 [1/1] (1.29ns)   --->   "%store_ln62 = store i32 %bitcast_ln62, i10 %corr_addr" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:62]   --->   Operation 861 'store' 'store_ln62' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 168 <SV = 167> <Delay = 1.39>
ST_168 : Operation 862 [1/1] (0.00ns)   --->   "%jj_load = load i10 %jj" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:64]   --->   Operation 862 'load' 'jj_load' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 863 [1/1] (0.00ns)   --->   "%specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:56]   --->   Operation 863 'specpipeline' 'specpipeline_ln56' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 864 [1/1] (0.00ns)   --->   "%speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 31, i64 16" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:56]   --->   Operation 864 'speclooptripcount' 'speclooptripcount_ln56' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 865 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:57]   --->   Operation 865 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 866 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %jj_load, i32 5, i32 9" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:63]   --->   Operation 866 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 867 [1/1] (0.00ns)   --->   "%add_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_3, i5 %i_1_read" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:63]   --->   Operation 867 'bitconcatenate' 'add_ln1' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i10 %add_ln1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:63]   --->   Operation 868 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 869 [1/1] (0.00ns)   --->   "%corr_addr_1 = getelementptr i32 %corr, i64 0, i64 %zext_ln63" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:63]   --->   Operation 869 'getelementptr' 'corr_addr_1' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 870 [1/1] (1.29ns)   --->   "%store_ln63 = store i32 %bitcast_ln62, i10 %corr_addr_1" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:63]   --->   Operation 870 'store' 'store_ln63' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_168 : Operation 871 [1/1] (0.93ns)   --->   "%add_ln64 = add i10 %jj_load, i10 32" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:64]   --->   Operation 871 'add' 'add_ln64' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 872 [1/1] (0.46ns)   --->   "%store_ln56 = store i10 %add_ln64, i10 %jj" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:56]   --->   Operation 872 'store' 'store_ln56' <Predicate = true> <Delay = 0.46>
ST_168 : Operation 873 [1/1] (0.00ns)   --->   "%br_ln57 = br void %loop_4" [HLS-benchmarks/C-Slow/correlation/correlation.cpp:57]   --->   Operation 873 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.760ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln57', HLS-benchmarks/C-Slow/correlation/correlation.cpp:57) of variable 'indvars_iv17_read' on local variable 'j', HLS-benchmarks/C-Slow/correlation/correlation.cpp:57 [16]  (0.460 ns)
	'load' operation 6 bit ('j', HLS-benchmarks/C-Slow/correlation/correlation.cpp:57) on local variable 'j', HLS-benchmarks/C-Slow/correlation/correlation.cpp:57 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln57', HLS-benchmarks/C-Slow/correlation/correlation.cpp:57) [20]  (0.840 ns)
	'store' operation 0 bit ('store_ln57', HLS-benchmarks/C-Slow/correlation/correlation.cpp:57) of variable 'add_ln57', HLS-benchmarks/C-Slow/correlation/correlation.cpp:57 on local variable 'j', HLS-benchmarks/C-Slow/correlation/correlation.cpp:57 [423]  (0.460 ns)

 <State 2>: 2.152ns
The critical path consists of the following:
	'add' operation 7 bit ('add_ln61', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [42]  (0.856 ns)
	'getelementptr' operation 10 bit ('data_addr_33', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [44]  (0.000 ns)
	'load' operation 32 bit ('data_load_33', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) on array 'data' [45]  (1.297 ns)

 <State 3>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul5', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [35]  (2.787 ns)

 <State 4>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul5', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [35]  (2.787 ns)

 <State 5>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul5', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [35]  (2.787 ns)

 <State 6>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul5', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [35]  (2.787 ns)

 <State 7>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [36]  (3.579 ns)

 <State 8>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [36]  (3.579 ns)

 <State 9>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [36]  (3.579 ns)

 <State 10>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [36]  (3.579 ns)

 <State 11>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [36]  (3.579 ns)

 <State 12>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [48]  (3.579 ns)

 <State 13>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [48]  (3.579 ns)

 <State 14>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [48]  (3.579 ns)

 <State 15>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [48]  (3.579 ns)

 <State 16>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [48]  (3.579 ns)

 <State 17>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [60]  (3.579 ns)

 <State 18>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [60]  (3.579 ns)

 <State 19>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [60]  (3.579 ns)

 <State 20>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [60]  (3.579 ns)

 <State 21>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [60]  (3.579 ns)

 <State 22>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [72]  (3.579 ns)

 <State 23>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [72]  (3.579 ns)

 <State 24>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [72]  (3.579 ns)

 <State 25>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [72]  (3.579 ns)

 <State 26>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [72]  (3.579 ns)

 <State 27>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [84]  (3.579 ns)

 <State 28>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [84]  (3.579 ns)

 <State 29>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [84]  (3.579 ns)

 <State 30>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [84]  (3.579 ns)

 <State 31>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [84]  (3.579 ns)

 <State 32>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [96]  (3.579 ns)

 <State 33>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [96]  (3.579 ns)

 <State 34>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [96]  (3.579 ns)

 <State 35>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [96]  (3.579 ns)

 <State 36>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [96]  (3.579 ns)

 <State 37>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [108]  (3.579 ns)

 <State 38>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [108]  (3.579 ns)

 <State 39>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [108]  (3.579 ns)

 <State 40>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [108]  (3.579 ns)

 <State 41>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [108]  (3.579 ns)

 <State 42>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [120]  (3.579 ns)

 <State 43>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [120]  (3.579 ns)

 <State 44>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [120]  (3.579 ns)

 <State 45>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [120]  (3.579 ns)

 <State 46>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [120]  (3.579 ns)

 <State 47>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [132]  (3.579 ns)

 <State 48>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [132]  (3.579 ns)

 <State 49>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [132]  (3.579 ns)

 <State 50>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [132]  (3.579 ns)

 <State 51>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [132]  (3.579 ns)

 <State 52>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [144]  (3.579 ns)

 <State 53>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [144]  (3.579 ns)

 <State 54>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [144]  (3.579 ns)

 <State 55>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [144]  (3.579 ns)

 <State 56>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [144]  (3.579 ns)

 <State 57>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [156]  (3.579 ns)

 <State 58>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [156]  (3.579 ns)

 <State 59>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [156]  (3.579 ns)

 <State 60>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [156]  (3.579 ns)

 <State 61>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [156]  (3.579 ns)

 <State 62>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [168]  (3.579 ns)

 <State 63>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [168]  (3.579 ns)

 <State 64>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [168]  (3.579 ns)

 <State 65>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [168]  (3.579 ns)

 <State 66>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [168]  (3.579 ns)

 <State 67>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [180]  (3.579 ns)

 <State 68>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [180]  (3.579 ns)

 <State 69>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [180]  (3.579 ns)

 <State 70>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [180]  (3.579 ns)

 <State 71>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [180]  (3.579 ns)

 <State 72>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [192]  (3.579 ns)

 <State 73>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [192]  (3.579 ns)

 <State 74>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [192]  (3.579 ns)

 <State 75>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [192]  (3.579 ns)

 <State 76>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [192]  (3.579 ns)

 <State 77>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [204]  (3.579 ns)

 <State 78>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [204]  (3.579 ns)

 <State 79>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [204]  (3.579 ns)

 <State 80>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [204]  (3.579 ns)

 <State 81>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [204]  (3.579 ns)

 <State 82>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [216]  (3.579 ns)

 <State 83>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [216]  (3.579 ns)

 <State 84>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [216]  (3.579 ns)

 <State 85>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [216]  (3.579 ns)

 <State 86>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [216]  (3.579 ns)

 <State 87>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [228]  (3.579 ns)

 <State 88>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [228]  (3.579 ns)

 <State 89>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [228]  (3.579 ns)

 <State 90>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [228]  (3.579 ns)

 <State 91>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [228]  (3.579 ns)

 <State 92>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [240]  (3.579 ns)

 <State 93>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [240]  (3.579 ns)

 <State 94>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [240]  (3.579 ns)

 <State 95>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [240]  (3.579 ns)

 <State 96>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [240]  (3.579 ns)

 <State 97>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [252]  (3.579 ns)

 <State 98>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [252]  (3.579 ns)

 <State 99>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [252]  (3.579 ns)

 <State 100>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [252]  (3.579 ns)

 <State 101>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [252]  (3.579 ns)

 <State 102>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [264]  (3.579 ns)

 <State 103>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [264]  (3.579 ns)

 <State 104>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [264]  (3.579 ns)

 <State 105>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [264]  (3.579 ns)

 <State 106>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [264]  (3.579 ns)

 <State 107>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [276]  (3.579 ns)

 <State 108>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [276]  (3.579 ns)

 <State 109>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [276]  (3.579 ns)

 <State 110>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [276]  (3.579 ns)

 <State 111>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [276]  (3.579 ns)

 <State 112>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [288]  (3.579 ns)

 <State 113>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [288]  (3.579 ns)

 <State 114>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [288]  (3.579 ns)

 <State 115>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [288]  (3.579 ns)

 <State 116>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [288]  (3.579 ns)

 <State 117>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [300]  (3.579 ns)

 <State 118>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [300]  (3.579 ns)

 <State 119>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [300]  (3.579 ns)

 <State 120>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [300]  (3.579 ns)

 <State 121>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [300]  (3.579 ns)

 <State 122>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [312]  (3.579 ns)

 <State 123>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [312]  (3.579 ns)

 <State 124>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [312]  (3.579 ns)

 <State 125>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [312]  (3.579 ns)

 <State 126>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [312]  (3.579 ns)

 <State 127>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [324]  (3.579 ns)

 <State 128>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [324]  (3.579 ns)

 <State 129>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [324]  (3.579 ns)

 <State 130>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [324]  (3.579 ns)

 <State 131>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [324]  (3.579 ns)

 <State 132>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [336]  (3.579 ns)

 <State 133>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [336]  (3.579 ns)

 <State 134>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [336]  (3.579 ns)

 <State 135>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [336]  (3.579 ns)

 <State 136>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [336]  (3.579 ns)

 <State 137>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [348]  (3.579 ns)

 <State 138>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [348]  (3.579 ns)

 <State 139>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [348]  (3.579 ns)

 <State 140>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [348]  (3.579 ns)

 <State 141>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [348]  (3.579 ns)

 <State 142>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [360]  (3.579 ns)

 <State 143>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [360]  (3.579 ns)

 <State 144>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [360]  (3.579 ns)

 <State 145>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [360]  (3.579 ns)

 <State 146>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [360]  (3.579 ns)

 <State 147>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [372]  (3.579 ns)

 <State 148>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [372]  (3.579 ns)

 <State 149>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [372]  (3.579 ns)

 <State 150>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [372]  (3.579 ns)

 <State 151>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [372]  (3.579 ns)

 <State 152>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [384]  (3.579 ns)

 <State 153>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [384]  (3.579 ns)

 <State 154>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [384]  (3.579 ns)

 <State 155>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [384]  (3.579 ns)

 <State 156>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [384]  (3.579 ns)

 <State 157>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [396]  (3.579 ns)

 <State 158>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [396]  (3.579 ns)

 <State 159>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [396]  (3.579 ns)

 <State 160>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [396]  (3.579 ns)

 <State 161>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [396]  (3.579 ns)

 <State 162>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [409]  (3.579 ns)

 <State 163>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [409]  (3.579 ns)

 <State 164>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [409]  (3.579 ns)

 <State 165>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [409]  (3.579 ns)

 <State 166>: 3.579ns
The critical path consists of the following:
	'fadd' operation 32 bit ('c', HLS-benchmarks/C-Slow/correlation/correlation.cpp:61) [409]  (3.579 ns)

 <State 167>: 1.297ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('corr_addr', HLS-benchmarks/C-Slow/correlation/correlation.cpp:62) [413]  (0.000 ns)
	'store' operation 0 bit ('store_ln62', HLS-benchmarks/C-Slow/correlation/correlation.cpp:62) of variable 'bitcast_ln62', HLS-benchmarks/C-Slow/correlation/correlation.cpp:62 on array 'corr' [414]  (1.297 ns)

 <State 168>: 1.393ns
The critical path consists of the following:
	'load' operation 10 bit ('jj_load', HLS-benchmarks/C-Slow/correlation/correlation.cpp:64) on local variable 'jj', HLS-benchmarks/C-Slow/correlation/correlation.cpp:56 [23]  (0.000 ns)
	'add' operation 10 bit ('add_ln64', HLS-benchmarks/C-Slow/correlation/correlation.cpp:64) [420]  (0.933 ns)
	'store' operation 0 bit ('store_ln56', HLS-benchmarks/C-Slow/correlation/correlation.cpp:56) of variable 'add_ln64', HLS-benchmarks/C-Slow/correlation/correlation.cpp:64 on local variable 'jj', HLS-benchmarks/C-Slow/correlation/correlation.cpp:56 [422]  (0.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
