{
   ExpandedHierarchyInLayout: "",
   comment_0: "Simple MicroBlaze Design
For instructions see the Vivado documentation, in particular
Vivado Design Suite User Guide:  Embedded Processor Hardware Design (UG989)

To Export this Design to SDK:
1. Click on the Generate Bitstream in Flow Navigator
2. Select File => Export => Export Hardware",
   comment_1: "Example MicroBlaze Design in IP Integrator",
   commentid: "comment_0|comment_1|",
   font_comment_0: "20",
   font_comment_1: "24",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port rs232_uart -pg 1 -y 330 -defaultsOSRD
preplace port led_4bits -pg 1 -y 200 -defaultsOSRD
preplace port reset -pg 1 -y 220 -defaultsOSRD
preplace port sys_diff_clock -pg 1 -y 200 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 4 -y 180 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 5 -y 200 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 2 -y 80 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -y 340 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -y 80 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -y 260 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 210 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 5 -y 60 -defaultsOSRD
preplace netloc microblaze_0_Clk 1 1 4 370 160 750 170 1250 20 1590
preplace netloc sys_diff_clock_1 1 0 1 N
preplace netloc microblaze_0_axi_periph_M00_AXI 1 4 1 1580
preplace netloc microblaze_0_M_AXI_DP 1 3 1 N
preplace netloc microblaze_0_ilmb_1 1 3 2 1240 40 1600J
preplace netloc rst_clk_wiz_1_100M_interconnect_aresetn 1 2 2 NJ 280 1260
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 3 730J -10 NJ -10 1610
preplace netloc microblaze_0_axi_periph_M01_AXI 1 4 1 1600
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 3 NJ 300 1270 320 1570
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 1 740
preplace netloc clk_wiz_1_locked 1 1 1 360
preplace netloc axi_gpio_0_GPIO 1 5 1 N
preplace netloc axi_uartlite_0_UART 1 5 1 N
preplace netloc microblaze_0_dlmb_1 1 3 2 1230 30 NJ
preplace netloc microblaze_0_debug 1 2 1 N
preplace netloc reset_1 1 0 2 140 280 370
preplace netloc mdm_1_debug_sys_rst 1 1 2 380 150 720
preplace cgraphic comment_1 place top 807 -65 textcolor 4 linecolor 3 linewidth 0
preplace cgraphic comment_0 place bot 601 -36 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 120 250 550 990 1420 1720 1850 -top -30 -bot 420
",
}
{
   da_axi4_cnt: "2",
   da_mb_cnt: "1",
}
{
   /comment_0: "comment_0",
   /comment_1: "comment_1",
}