<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../scope.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../ipcore_dir/adcbuffer.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../ipcore_dir/adcbuffer.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../ipcore_dir/adcbuffer.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../ipcore_dir/adcbuffer.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../ipcore_dir/chipscope_icon.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../ipcore_dir/chipscope_icon.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../ipcore_dir/chipscope_icon.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../ipcore_dir/chipscope_icon.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="../ipcore_dir/chipscope_icon_readme.txt"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../ipcore_dir/chipscope_ila_fx2.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../ipcore_dir/chipscope_ila_fx2.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../ipcore_dir/chipscope_ila_fx2.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../ipcore_dir/chipscope_ila_fx2.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="../ipcore_dir/chipscope_ila_fx2_readme.txt"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../ipcore_dir/chipscope_ila_uart.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../ipcore_dir/chipscope_ila_uart.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../ipcore_dir/chipscope_ila_uart.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../ipcore_dir/chipscope_ila_uart.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="../ipcore_dir/chipscope_ila_uart_readme.txt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="../ipcore_dir/fifo_generator_v8_2_readme.txt" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../ipcore_dir/maindcm.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../ipcore_dir/maindcm.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../ipcore_dir/maindcm.vho" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../ipcore_dir/maindcm/example_design/maindcm_exdes.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="../ipcore_dir/maindcm/maindcm.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../ipcore_dir/pkt16buffer.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="../ipcore_dir/pkt16buffer.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../ipcore_dir/pkt16buffer.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../ipcore_dir/pkt16buffer.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../ipcore_dir/sampledcm.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../ipcore_dir/sampledcm.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="../ipcore_dir/sampledcm.vho" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="../ipcore_dir/sampledcm/example_design/sampledcm_exdes.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="../ipcore_dir/sampledcm/sampledcm.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="BR_GENERATOR.vhi"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="ifdcm_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="main.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="main.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="main.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="main.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="main.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="main.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="main.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="main.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="main_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_xst.xrpt"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="maindcm_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="memdcm_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1319727773" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1319727773">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1319728817" xil_pn:in_ck="-8656985965585098067" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1319728817">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1319721104" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-860956704900283482" xil_pn:start_ts="1319721104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1319736146" xil_pn:in_ck="1811951123160737419" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="8395790256413345053" xil_pn:start_ts="1319736146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ipcore_dir/adcbuffer.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/adcbuffer.vhd"/>
      <outfile xil_pn:name="../ipcore_dir/chipscope_icon.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/chipscope_icon.vhd"/>
      <outfile xil_pn:name="../ipcore_dir/chipscope_ila_fx2.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/chipscope_ila_fx2.vhd"/>
      <outfile xil_pn:name="../ipcore_dir/chipscope_ila_uart.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/chipscope_ila_uart.vhd"/>
      <outfile xil_pn:name="../ipcore_dir/maindcm.vhd"/>
      <outfile xil_pn:name="../ipcore_dir/maindcm/example_design/maindcm_exdes.vhd"/>
      <outfile xil_pn:name="../ipcore_dir/pkt16buffer.ngc"/>
      <outfile xil_pn:name="../ipcore_dir/pkt16buffer.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1319721104" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1319721104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1319721104" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1341005959244132312" xil_pn:start_ts="1319721104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1319734858" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-1970394750299821092" xil_pn:start_ts="1319734858">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1319734858" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7850007045894998361" xil_pn:start_ts="1319734858">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1319736230" xil_pn:in_ck="-4645583203119737167" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="746541790922800607" xil_pn:start_ts="1319736198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="main.lso"/>
      <outfile xil_pn:name="main.ngc"/>
      <outfile xil_pn:name="main.ngr"/>
      <outfile xil_pn:name="main.prj"/>
      <outfile xil_pn:name="main.stx"/>
      <outfile xil_pn:name="main.syr"/>
      <outfile xil_pn:name="main.xst"/>
      <outfile xil_pn:name="main_stx_beh.prj"/>
      <outfile xil_pn:name="main_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1319736235" xil_pn:in_ck="8690019818869900337" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5369975691955938141" xil_pn:start_ts="1319736235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1319736243" xil_pn:in_ck="3464231446564405919" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3794990193050767752" xil_pn:start_ts="1319736235">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="main.bld"/>
      <outfile xil_pn:name="main_ngdbuild.xrpt"/>
    </transform>
  </transforms>

</generated_project>
