{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 22:47:37 2013 " "Info: Processing started: Sat Nov 30 22:47:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regfile/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-structure " "Info: Found design unit 1: decoder-structure" {  } { { "regfile/decoder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/decoder.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "regfile/decoder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/decoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/decoder2to4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regfile/decoder2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2to4-structure " "Info: Found design unit 1: decoder2to4-structure" {  } { { "regfile/decoder2to4.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/decoder2to4.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Info: Found entity 1: decoder2to4" {  } { { "regfile/decoder2to4.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/decoder2to4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/decoder3to8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regfile/decoder3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3To8-structure " "Info: Found design unit 1: decoder3To8-structure" {  } { { "regfile/decoder3to8.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/decoder3to8.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder3To8 " "Info: Found entity 1: decoder3To8" {  } { { "regfile/decoder3to8.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/decoder3to8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/decoder5to32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regfile/decoder5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5to32-Structure " "Info: Found design unit 1: decoder5to32-Structure" {  } { { "regfile/decoder5to32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/decoder5to32.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Info: Found entity 1: decoder5to32" {  } { { "regfile/decoder5to32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/decoder5to32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/dflipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regfile/dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-Behavioral " "Info: Found design unit 1: dflipflop-Behavioral" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Info: Found entity 1: dflipflop" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regfile/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-structure " "Info: Found design unit 1: reg-structure" {  } { { "regfile/reg.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/reg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "regfile/reg.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/regfile.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regfile/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-structure " "Info: Found design unit 1: regfile-structure" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structure " "Info: Found design unit 1: alu-structure" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/bitwiseand.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/bitwiseand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwiseand-structure " "Info: Found design unit 1: bitwiseand-structure" {  } { { "hw3/bitwiseand.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/bitwiseand.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bitwiseand " "Info: Found entity 1: bitwiseand" {  } { { "hw3/bitwiseand.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/bitwiseand.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/bitwiseor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/bitwiseor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwiseor-structure " "Info: Found design unit 1: bitwiseor-structure" {  } { { "hw3/bitwiseor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/bitwiseor.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bitwiseor " "Info: Found entity 1: bitwiseor" {  } { { "hw3/bitwiseor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/bitwiseor.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/carrysaveadder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/carrysaveadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carrysaveadder-structure " "Info: Found design unit 1: carrysaveadder-structure" {  } { { "hw3/carrysaveadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/carrysaveadder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 carrysaveadder " "Info: Found entity 1: carrysaveadder" {  } { { "hw3/carrysaveadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/carrysaveadder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/ls_1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/ls_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_1bit-structure " "Info: Found design unit 1: ls_1bit-structure" {  } { { "hw3/ls_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_1bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_1bit " "Info: Found entity 1: ls_1bit" {  } { { "hw3/ls_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_1bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/ls_2bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/ls_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_2bit-structure " "Info: Found design unit 1: ls_2bit-structure" {  } { { "hw3/ls_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_2bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_2bit " "Info: Found entity 1: ls_2bit" {  } { { "hw3/ls_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_2bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/ls_4bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/ls_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_4bit-structure " "Info: Found design unit 1: ls_4bit-structure" {  } { { "hw3/ls_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_4bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_4bit " "Info: Found entity 1: ls_4bit" {  } { { "hw3/ls_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_4bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/ls_8bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/ls_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_8bit-structure " "Info: Found design unit 1: ls_8bit-structure" {  } { { "hw3/ls_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_8bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_8bit " "Info: Found entity 1: ls_8bit" {  } { { "hw3/ls_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_8bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/ls_16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/ls_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_16bit-structure " "Info: Found design unit 1: ls_16bit-structure" {  } { { "hw3/ls_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_16bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_16bit " "Info: Found entity 1: ls_16bit" {  } { { "hw3/ls_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_16bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/ls_32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/ls_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_32bit-structure " "Info: Found design unit 1: ls_32bit-structure" {  } { { "hw3/ls_32bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_32bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_32bit " "Info: Found entity 1: ls_32bit" {  } { { "hw3/ls_32bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_32bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/onebitadder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onebitadder-structure " "Info: Found design unit 1: onebitadder-structure" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 onebitadder " "Info: Found entity 1: onebitadder" {  } { { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/rs_1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/rs_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_1bit-structure " "Info: Found design unit 1: rs_1bit-structure" {  } { { "hw3/rs_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_1bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_1bit " "Info: Found entity 1: rs_1bit" {  } { { "hw3/rs_1bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_1bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/rs_2bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/rs_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_2bit-structure " "Info: Found design unit 1: rs_2bit-structure" {  } { { "hw3/rs_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_2bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_2bit " "Info: Found entity 1: rs_2bit" {  } { { "hw3/rs_2bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_2bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/rs_4bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/rs_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_4bit-structure " "Info: Found design unit 1: rs_4bit-structure" {  } { { "hw3/rs_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_4bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_4bit " "Info: Found entity 1: rs_4bit" {  } { { "hw3/rs_4bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_4bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/rs_8bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/rs_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_8bit-structure " "Info: Found design unit 1: rs_8bit-structure" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_8bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_8bit " "Info: Found entity 1: rs_8bit" {  } { { "hw3/rs_8bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_8bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/rs_16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/rs_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_16bit-structure " "Info: Found design unit 1: rs_16bit-structure" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_16bit " "Info: Found entity 1: rs_16bit" {  } { { "hw3/rs_16bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_16bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/rs_32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/rs_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_32bit-structure " "Info: Found design unit 1: rs_32bit-structure" {  } { { "hw3/rs_32bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_32bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_32bit " "Info: Found entity 1: rs_32bit" {  } { { "hw3/rs_32bit.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_32bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw3/tristate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw3/tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-behavioral " "Info: Found design unit 1: tristate-behavioral" {  } { { "hw3/tristate.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/tristate.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Info: Found entity 1: tristate" {  } { { "hw3/tristate.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/tristate.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw4/add_sub_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw4/add_sub_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_16-structure " "Info: Found design unit 1: add_sub_16-structure" {  } { { "hw4/add_sub_16.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/add_sub_16.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_16 " "Info: Found entity 1: add_sub_16" {  } { { "hw4/add_sub_16.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/add_sub_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw4/counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw4/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Info: Found design unit 1: counter-Behavioral" {  } { { "hw4/counter.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/counter.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "hw4/counter.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/counter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw4/FSM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw4/FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavioral " "Info: Found design unit 1: FSM-Behavioral" {  } { { "hw4/FSM.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/FSM.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Info: Found entity 1: FSM" {  } { { "hw4/FSM.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/FSM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw4/multdiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw4/multdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multdiv-structure " "Info: Found design unit 1: multdiv-structure" {  } { { "hw4/multdiv.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/multdiv.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Info: Found entity 1: multdiv" {  } { { "hw4/multdiv.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/multdiv.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw4/negate_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw4/negate_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 negate_16-structure " "Info: Found design unit 1: negate_16-structure" {  } { { "hw4/negate_16.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/negate_16.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 negate_16 " "Info: Found entity 1: negate_16" {  } { { "hw4/negate_16.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/negate_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw4/or_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw4/or_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_16-structure " "Info: Found design unit 1: or_16-structure" {  } { { "hw4/or_16.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/or_16.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 or_16 " "Info: Found entity 1: or_16" {  } { { "hw4/or_16.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/or_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw4/reg_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw4/reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-structure " "Info: Found design unit 1: reg_16-structure" {  } { { "hw4/reg_16.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/reg_16.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Info: Found entity 1: reg_16" {  } { { "hw4/reg_16.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/reg_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-Structure " "Info: Found design unit 1: processor-Structure" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info: Found entity 1: processor" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-SYN " "Info: Found design unit 1: imem-SYN" {  } { { "imem.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/imem.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Info: Found entity 1: imem" {  } { { "imem.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/imem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-SYN " "Info: Found design unit 1: dmem-SYN" {  } { { "dmem.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/dmem.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Info: Found entity 1: dmem" {  } { { "dmem.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/dmem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-structure " "Info: Found design unit 1: pc-structure" {  } { { "pc.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/pc.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/pc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_one.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_one-structure " "Info: Found design unit 1: add_one-structure" {  } { { "add_one.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/add_one.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add_one " "Info: Found entity 1: add_one" {  } { { "add_one.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/add_one.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw4/reg_32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw4/reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_32-structure " "Info: Found design unit 1: reg_32-structure" {  } { { "hw4/reg_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/reg_32.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Info: Found entity 1: reg_32" {  } { { "hw4/reg_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/reg_32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sx_17to32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sx_17to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sx_17to32-Structure " "Info: Found design unit 1: sx_17to32-Structure" {  } { { "sx_17to32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/sx_17to32.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sx_17to32 " "Info: Found entity 1: sx_17to32" {  } { { "sx_17to32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/sx_17to32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file onebitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onebitfulladder-structure " "Info: Found design unit 1: onebitfulladder-structure" {  } { { "onebitfulladder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/onebitfulladder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 onebitfulladder " "Info: Found entity 1: onebitfulladder" {  } { { "onebitfulladder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/onebitfulladder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_inputs_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file three_inputs_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_inputs_adder-structure " "Info: Found design unit 1: three_inputs_adder-structure" {  } { { "three_inputs_adder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/three_inputs_adder.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 three_inputs_adder " "Info: Found entity 1: three_inputs_adder" {  } { { "three_inputs_adder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/three_inputs_adder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_eq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addr_eq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_eq-Structure " "Info: Found design unit 1: addr_eq-Structure" {  } { { "addr_eq.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/addr_eq.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addr_eq " "Info: Found entity 1: addr_eq" {  } { { "addr_eq.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/addr_eq.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count-Behavioral " "Info: Found design unit 1: count-Behavioral" {  } { { "count.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/count.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count " "Info: Found entity 1: count" {  } { { "count.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/count.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_d.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file processor_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor_d-Structure " "Info: Found design unit 1: processor_d-Structure" {  } { { "processor_d.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor_d.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 processor_d " "Info: Found entity 1: processor_d" {  } { { "processor_d.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor_d.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_reg-structure " "Info: Found design unit 1: pc_reg-structure" {  } { { "pc_reg.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/pc_reg.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Info: Found entity 1: pc_reg" {  } { { "pc_reg.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/pc_reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comparator_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_32-structure " "Info: Found design unit 1: comparator_32-structure" {  } { { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/comparator_32.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator_32 " "Info: Found entity 1: comparator_32" {  } { { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/comparator_32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_ctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file input_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_ctrl-behavioral " "Info: Found design unit 1: input_ctrl-behavioral" {  } { { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 input_ctrl " "Info: Found entity 1: input_ctrl" {  } { { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_ctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file led_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_ctrl-Structure " "Info: Found design unit 1: led_ctrl-Structure" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 led_ctrl " "Info: Found entity 1: led_ctrl" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_6-Structure " "Info: Found design unit 1: decoder_6-Structure" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder_6 " "Info: Found entity 1: decoder_6" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file led_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_test-Structure " "Info: Found design unit 1: led_test-Structure" {  } { { "led_test.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_test.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 led_test " "Info: Found entity 1: led_test" {  } { { "led_test.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_test.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preset.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file preset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 preset-Behavioral " "Info: Found design unit 1: preset-Behavioral" {  } { { "preset.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/preset.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 preset " "Info: Found entity 1: preset" {  } { { "preset.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/preset.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assert_signal.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file assert_signal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 assert_signal-Behavioral " "Info: Found design unit 1: assert_signal-Behavioral" {  } { { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/assert_signal.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 assert_signal " "Info: Found entity 1: assert_signal" {  } { { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/assert_signal.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_falling_clock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file set_falling_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_falling_clock-Behavioral " "Info: Found design unit 1: set_falling_clock-Behavioral" {  } { { "set_falling_clock.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/set_falling_clock.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 set_falling_clock " "Info: Found entity 1: set_falling_clock" {  } { { "set_falling_clock.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/set_falling_clock.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Info: Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32 reg_32:IRlatch_FD " "Info: Elaborating entity \"reg_32\" for hierarchy \"reg_32:IRlatch_FD\"" {  } { { "processor.vhd" "IRlatch_FD" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 283 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop reg_32:IRlatch_FD\|dflipflop:\\G1:31:d " "Info: Elaborating entity \"dflipflop\" for hierarchy \"reg_32:IRlatch_FD\|dflipflop:\\G1:31:d\"" {  } { { "hw4/reg_32.vhd" "\\G1:31:d" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw4/reg_32.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_one add_one:pc_add_one " "Info: Elaborating entity \"add_one\" for hierarchy \"add_one:pc_add_one\"" {  } { { "processor.vhd" "pc_add_one" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 308 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebitfulladder add_one:pc_add_one\|onebitfulladder:\\G1:0:adder2 " "Info: Elaborating entity \"onebitfulladder\" for hierarchy \"add_one:pc_add_one\|onebitfulladder:\\G1:0:adder2\"" {  } { { "add_one.vhd" "\\G1:0:adder2" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/add_one.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_counter " "Info: Elaborating entity \"pc\" for hierarchy \"pc:pc_counter\"" {  } { { "processor.vhd" "pc_counter" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 311 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_inputs_adder three_inputs_adder:pc_add_1_add_N " "Info: Elaborating entity \"three_inputs_adder\" for hierarchy \"three_inputs_adder:pc_add_1_add_N\"" {  } { { "processor.vhd" "pc_add_1_add_N" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 334 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebitadder three_inputs_adder:pc_add_1_add_N\|onebitadder:\\IFF2:31:IFF3:31:G1:G3:halfadder1 " "Info: Elaborating entity \"onebitadder\" for hierarchy \"three_inputs_adder:pc_add_1_add_N\|onebitadder:\\IFF2:31:IFF3:31:G1:G3:halfadder1\"" {  } { { "three_inputs_adder.vhd" "\\IFF2:31:IFF3:31:G1:G3:halfadder1" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/three_inputs_adder.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_ctrl input_ctrl:input_control " "Info: Elaborating entity \"input_ctrl\" for hierarchy \"input_ctrl:input_control\"" {  } { { "processor.vhd" "input_control" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 337 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_6 decoder_6:decode " "Info: Elaborating entity \"decoder_6\" for hierarchy \"decoder_6:decode\"" {  } { { "processor.vhd" "decode" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 338 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_ctrl led_ctrl:output_control " "Info: Elaborating entity \"led_ctrl\" for hierarchy \"led_ctrl:output_control\"" {  } { { "processor.vhd" "output_control" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 339 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assert_signal led_ctrl:output_control\|assert_signal:assert9 " "Info: Elaborating entity \"assert_signal\" for hierarchy \"led_ctrl:output_control\|assert_signal:assert9\"" {  } { { "led_ctrl.vhd" "assert9" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset assert_signal.vhd(28) " "Warning (10492): VHDL Process Statement warning at assert_signal.vhd(28): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/assert_signal.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_32 comparator_32:compare " "Info: Elaborating entity \"comparator_32\" for hierarchy \"comparator_32:compare\"" {  } { { "processor.vhd" "compare" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 343 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carrysaveadder comparator_32:compare\|carrysaveadder:subtraction " "Info: Elaborating entity \"carrysaveadder\" for hierarchy \"comparator_32:compare\|carrysaveadder:subtraction\"" {  } { { "comparator_32.vhd" "subtraction" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/comparator_32.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:instr_memory " "Info: Elaborating entity \"imem\" for hierarchy \"imem:instr_memory\"" {  } { { "processor.vhd" "instr_memory" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 369 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:instr_memory\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"imem:instr_memory\|altsyncram:altsyncram_component\"" {  } { { "imem.vhd" "altsyncram_component" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/imem.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:instr_memory\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"imem:instr_memory\|altsyncram:altsyncram_component\"" {  } { { "imem.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/imem.vhd" 86 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:instr_memory\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"imem:instr_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Info: Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "imem.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/imem.vhd" 86 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7h81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7h81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7h81 " "Info: Found entity 1: altsyncram_7h81" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7h81 imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated " "Info: Elaborating entity \"altsyncram_7h81\" for hierarchy \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/program files (x86)/quartus/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:data_memory " "Info: Elaborating entity \"dmem\" for hierarchy \"dmem:data_memory\"" {  } { { "processor.vhd" "data_memory" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 370 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:data_memory\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"dmem:data_memory\|altsyncram:altsyncram_component\"" {  } { { "dmem.vhd" "altsyncram_component" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/dmem.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:data_memory\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"dmem:data_memory\|altsyncram:altsyncram_component\"" {  } { { "dmem.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/dmem.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:data_memory\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"dmem:data_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Info: Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dmem.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/dmem.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vqc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vqc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vqc1 " "Info: Found entity 1: altsyncram_vqc1" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vqc1 dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated " "Info: Elaborating entity \"altsyncram_vqc1\" for hierarchy \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/program files (x86)/quartus/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_unit " "Info: Elaborating entity \"alu\" for hierarchy \"alu:alu_unit\"" {  } { { "processor.vhd" "alu_unit" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 406 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_32bit alu:alu_unit\|rs_32bit:rightshift " "Info: Elaborating entity \"rs_32bit\" for hierarchy \"alu:alu_unit\|rs_32bit:rightshift\"" {  } { { "hw3/alu.vhd" "rightshift" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_16bit alu:alu_unit\|rs_32bit:rightshift\|rs_16bit:rs16 " "Info: Elaborating entity \"rs_16bit\" for hierarchy \"alu:alu_unit\|rs_32bit:rightshift\|rs_16bit:rs16\"" {  } { { "hw3/rs_32bit.vhd" "rs16" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_32bit.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_8bit alu:alu_unit\|rs_32bit:rightshift\|rs_8bit:rs8 " "Info: Elaborating entity \"rs_8bit\" for hierarchy \"alu:alu_unit\|rs_32bit:rightshift\|rs_8bit:rs8\"" {  } { { "hw3/rs_32bit.vhd" "rs8" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_32bit.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_4bit alu:alu_unit\|rs_32bit:rightshift\|rs_4bit:rs4 " "Info: Elaborating entity \"rs_4bit\" for hierarchy \"alu:alu_unit\|rs_32bit:rightshift\|rs_4bit:rs4\"" {  } { { "hw3/rs_32bit.vhd" "rs4" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_32bit.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_2bit alu:alu_unit\|rs_32bit:rightshift\|rs_2bit:rs2 " "Info: Elaborating entity \"rs_2bit\" for hierarchy \"alu:alu_unit\|rs_32bit:rightshift\|rs_2bit:rs2\"" {  } { { "hw3/rs_32bit.vhd" "rs2" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_32bit.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_1bit alu:alu_unit\|rs_32bit:rightshift\|rs_1bit:rs1 " "Info: Elaborating entity \"rs_1bit\" for hierarchy \"alu:alu_unit\|rs_32bit:rightshift\|rs_1bit:rs1\"" {  } { { "hw3/rs_32bit.vhd" "rs1" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/rs_32bit.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_32bit alu:alu_unit\|ls_32bit:leftshift " "Info: Elaborating entity \"ls_32bit\" for hierarchy \"alu:alu_unit\|ls_32bit:leftshift\"" {  } { { "hw3/alu.vhd" "leftshift" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_16bit alu:alu_unit\|ls_32bit:leftshift\|ls_16bit:ls16 " "Info: Elaborating entity \"ls_16bit\" for hierarchy \"alu:alu_unit\|ls_32bit:leftshift\|ls_16bit:ls16\"" {  } { { "hw3/ls_32bit.vhd" "ls16" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_32bit.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_8bit alu:alu_unit\|ls_32bit:leftshift\|ls_8bit:ls8 " "Info: Elaborating entity \"ls_8bit\" for hierarchy \"alu:alu_unit\|ls_32bit:leftshift\|ls_8bit:ls8\"" {  } { { "hw3/ls_32bit.vhd" "ls8" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_32bit.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_4bit alu:alu_unit\|ls_32bit:leftshift\|ls_4bit:ls4 " "Info: Elaborating entity \"ls_4bit\" for hierarchy \"alu:alu_unit\|ls_32bit:leftshift\|ls_4bit:ls4\"" {  } { { "hw3/ls_32bit.vhd" "ls4" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_32bit.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_2bit alu:alu_unit\|ls_32bit:leftshift\|ls_2bit:ls2 " "Info: Elaborating entity \"ls_2bit\" for hierarchy \"alu:alu_unit\|ls_32bit:leftshift\|ls_2bit:ls2\"" {  } { { "hw3/ls_32bit.vhd" "ls2" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_32bit.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_1bit alu:alu_unit\|ls_32bit:leftshift\|ls_1bit:ls1 " "Info: Elaborating entity \"ls_1bit\" for hierarchy \"alu:alu_unit\|ls_32bit:leftshift\|ls_1bit:ls1\"" {  } { { "hw3/ls_32bit.vhd" "ls1" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/ls_32bit.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseor alu:alu_unit\|bitwiseor:op_or " "Info: Elaborating entity \"bitwiseor\" for hierarchy \"alu:alu_unit\|bitwiseor:op_or\"" {  } { { "hw3/alu.vhd" "op_or" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseand alu:alu_unit\|bitwiseand:op_and " "Info: Elaborating entity \"bitwiseand\" for hierarchy \"alu:alu_unit\|bitwiseand:op_and\"" {  } { { "hw3/alu.vhd" "op_and" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate alu:alu_unit\|tristate:control1 " "Info: Elaborating entity \"tristate\" for hierarchy \"alu:alu_unit\|tristate:control1\"" {  } { { "hw3/alu.vhd" "control1" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:register_file " "Info: Elaborating entity \"regfile\" for hierarchy \"regfile:register_file\"" {  } { { "processor.vhd" "register_file" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 409 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5to32 regfile:register_file\|decoder5to32:write_decoder " "Info: Elaborating entity \"decoder5to32\" for hierarchy \"regfile:register_file\|decoder5to32:write_decoder\"" {  } { { "regfile/regfile.vhd" "write_decoder" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 regfile:register_file\|decoder5to32:write_decoder\|decoder2to4:Dec_left " "Info: Elaborating entity \"decoder2to4\" for hierarchy \"regfile:register_file\|decoder5to32:write_decoder\|decoder2to4:Dec_left\"" {  } { { "regfile/decoder5to32.vhd" "Dec_left" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/decoder5to32.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3To8 regfile:register_file\|decoder5to32:write_decoder\|decoder3To8:\\G1:0:Dec_ri " "Info: Elaborating entity \"decoder3To8\" for hierarchy \"regfile:register_file\|decoder5to32:write_decoder\|decoder3To8:\\G1:0:Dec_ri\"" {  } { { "regfile/decoder5to32.vhd" "\\G1:0:Dec_ri" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/decoder5to32.vhd" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg regfile:register_file\|reg:\\IFF:1:G2:regcomp " "Info: Elaborating entity \"reg\" for hierarchy \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\"" {  } { { "regfile/regfile.vhd" "\\IFF:1:G2:regcomp" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sx_17to32 sx_17to32:sign_extension_dx " "Info: Elaborating entity \"sx_17to32\" for hierarchy \"sx_17to32:sign_extension_dx\"" {  } { { "processor.vhd" "sign_extension_dx" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 419 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_eq addr_eq:rsDX_eq_rdXM " "Info: Elaborating entity \"addr_eq\" for hierarchy \"addr_eq:rsDX_eq_rdXM\"" {  } { { "processor.vhd" "rsDX_eq_rdXM" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 424 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[31\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[31\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[30\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[30\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[29\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[29\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[28\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[28\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[27\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[27\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[26\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[26\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[25\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[25\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[24\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[24\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[23\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[23\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[22\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[22\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[21\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[21\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[20\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[20\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[19\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[19\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[18\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[18\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[17\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[17\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[16\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[16\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[15\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[15\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[14\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[14\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[13\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[13\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[12\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[12\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[11\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[11\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[10\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[10\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[9\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[9\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[8\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[8\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[7\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[7\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[6\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[6\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[5\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[5\]\" into a selector" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[4\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[4\]\" into a selector" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[3\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[3\]\" into a selector" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[2\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[2\]\" into a selector" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[1\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[1\]\" into a selector" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[0\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[0\]\" into a selector" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[31\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[31\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[30\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[30\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[29\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[29\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[28\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[28\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[27\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[27\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[26\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[26\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[25\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[25\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[24\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[24\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[23\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[23\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[22\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[22\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[21\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[21\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[20\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[20\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[19\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[19\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[18\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[18\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[17\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[17\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[16\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[16\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[15\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[15\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[14\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[14\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[13\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[13\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[12\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[12\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[11\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[11\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[10\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[10\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[9\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[9\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[8\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[8\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[7\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[7\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[6\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[6\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[5\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[5\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[4\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[4\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[3\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[3\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[2\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[2\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[1\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[1\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[0\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[0\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[31\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[31\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[30\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[30\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[29\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[29\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[28\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[28\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[27\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[27\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[26\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[26\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[25\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[25\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[24\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[24\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[23\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[23\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[22\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[22\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[21\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[21\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[20\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[20\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[19\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[19\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[18\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[18\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[17\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[17\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[16\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[16\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[15\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[15\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[14\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[14\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[13\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[13\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[12\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[12\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[11\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[11\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[10\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[10\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[9\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[9\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[8\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[8\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[7\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[7\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[6\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[6\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[5\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[5\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[4\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[4\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[3\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[3\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[2\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[2\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[1\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[1\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_unit\|data_result\[0\]\" " "Warning: Converted tri-state node \"alu:alu_unit\|data_result\[0\]\" into a selector" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regfile:register_file\|data_readRegA\[5\]~synth " "Warning: Found clock multiplexer regfile:register_file\|data_readRegA\[5\]~synth" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regfile:register_file\|data_readRegA\[4\]~synth " "Warning: Found clock multiplexer regfile:register_file\|data_readRegA\[4\]~synth" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regfile:register_file\|data_readRegA\[3\]~synth " "Warning: Found clock multiplexer regfile:register_file\|data_readRegA\[3\]~synth" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regfile:register_file\|data_readRegA\[2\]~synth " "Warning: Found clock multiplexer regfile:register_file\|data_readRegA\[2\]~synth" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regfile:register_file\|data_readRegA\[1\]~synth " "Warning: Found clock multiplexer regfile:register_file\|data_readRegA\[1\]~synth" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regfile:register_file\|data_readRegA\[0\]~synth " "Warning: Found clock multiplexer regfile:register_file\|data_readRegA\[0\]~synth" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_c2~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_c2~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 42 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_c3~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_c3~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 43 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_r5~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_r5~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 37 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_c5~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_c5~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 45 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_r7~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_r7~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 39 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_r3~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_r3~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 35 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_r1~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_r1~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 33 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_c4~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_c4~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 44 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_c1~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_c1~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 41 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|comb~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|comb~synth" {  } {  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/assert_signal.vhd" 10 -1 0 } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 14 -1 0 } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 13 -1 0 } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 12 -1 0 } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 11 -1 0 } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "input_ctrl:input_control\|check\[0\] High " "Critical Warning: Register input_ctrl:input_control\|check\[0\] will power up to High" {  } { { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 36 -1 0 } }  } 1 0 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5281 " "Info: Implemented 5281 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Info: Implemented 46 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "5165 " "Info: Implemented 5165 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 22:48:11 2013 " "Info: Processing ended: Sat Nov 30 22:48:11 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Info: Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Info: Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 22:48:12 2013 " "Info: Processing started: Sat Nov 30 22:48:12 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "skeleton EP2C35F672C7 " "Info: Selected device EP2C35F672C7 for design \"skeleton\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C7 " "Info: Device EP2C50F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C7 " "Info: Device EP2C70F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 52 " "Warning: No exact pin location assignment(s) for 32 pins of 52 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[0\] " "Info: Pin rf_in\[0\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[0] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[1\] " "Info: Pin rf_in\[1\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[1] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[2\] " "Info: Pin rf_in\[2\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[2] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[3\] " "Info: Pin rf_in\[3\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[3] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[4\] " "Info: Pin rf_in\[4\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[4] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[5\] " "Info: Pin rf_in\[5\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[5] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[6\] " "Info: Pin rf_in\[6\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[6] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[7\] " "Info: Pin rf_in\[7\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[7] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[8\] " "Info: Pin rf_in\[8\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[8] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[9\] " "Info: Pin rf_in\[9\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[9] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[10\] " "Info: Pin rf_in\[10\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[10] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[11\] " "Info: Pin rf_in\[11\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[11] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[12\] " "Info: Pin rf_in\[12\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[12] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[13\] " "Info: Pin rf_in\[13\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[13] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[14\] " "Info: Pin rf_in\[14\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[14] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[15\] " "Info: Pin rf_in\[15\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[15] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[16\] " "Info: Pin rf_in\[16\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[16] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[17\] " "Info: Pin rf_in\[17\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[17] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[18\] " "Info: Pin rf_in\[18\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[18] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[19\] " "Info: Pin rf_in\[19\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[19] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[20\] " "Info: Pin rf_in\[20\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[20] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[21\] " "Info: Pin rf_in\[21\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[21] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[22\] " "Info: Pin rf_in\[22\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[22] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[23\] " "Info: Pin rf_in\[23\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[23] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[24\] " "Info: Pin rf_in\[24\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[24] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[25\] " "Info: Pin rf_in\[25\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[25] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[26\] " "Info: Pin rf_in\[26\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[26] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[27\] " "Info: Pin rf_in\[27\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[27] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[28\] " "Info: Pin rf_in\[28\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[28] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[29\] " "Info: Pin rf_in\[29\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[29] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[30\] " "Info: Pin rf_in\[30\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[30] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[31\] " "Info: Pin rf_in\[31\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[31] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 29 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node reset (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~8 " "Info: Destination node comb~8" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~8 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~10 " "Info: Destination node comb~10" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~11 " "Info: Destination node comb~11" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~11 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~9 " "Info: Destination node comb~9" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~9 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { reset } } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrl_bnedx_bltdx~2  " "Info: Automatically promoted node ctrl_bnedx_bltdx~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:pc_counter\|reg_32:pc_counter\|dflipflop:\\G1:5:d\|output~0 " "Info: Destination node pc:pc_counter\|reg_32:pc_counter\|dflipflop:\\G1:5:d\|output~0" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:5:d|output~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc:pc_counter\|reg_32:pc_counter\|dflipflop:\\G1:5:d\|output~1 " "Info: Destination node pc:pc_counter\|reg_32:pc_counter\|dflipflop:\\G1:5:d\|output~1" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc:pc_counter|reg_32:pc_counter|dflipflop:\G1:5:d|output~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 254 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_bnedx_bltdx~2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 0 32 0 " "Info: Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 9 56 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 12 47 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  47 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "37.845 ns register register " "Info: Estimated most critical path is register to register delay of 37.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_32:IRlatch_DX\|dflipflop:\\G1:16:d\|output 1 REG LAB_X34_Y14 26 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X34_Y14; Fanout = 26; REG Node = 'reg_32:IRlatch_DX\|dflipflop:\\G1:16:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_32:IRlatch_DX|dflipflop:\G1:16:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(0.521 ns) 2.203 ns alu_b_in~104 2 COMB LAB_X47_Y12 1 " "Info: 2: + IC(1.682 ns) + CELL(0.521 ns) = 2.203 ns; Loc. = LAB_X47_Y12; Fanout = 1; COMB Node = 'alu_b_in~104'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.203 ns" { reg_32:IRlatch_DX|dflipflop:\G1:16:d|output alu_b_in~104 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.491 ns) 2.849 ns alu_b_in~107 3 COMB LAB_X47_Y12 3 " "Info: 3: + IC(0.155 ns) + CELL(0.491 ns) = 2.849 ns; Loc. = LAB_X47_Y12; Fanout = 3; COMB Node = 'alu_b_in~107'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { alu_b_in~104 alu_b_in~107 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 3.526 ns alu_b_in\[21\]~109 4 COMB LAB_X47_Y12 1 " "Info: 4: + IC(0.499 ns) + CELL(0.178 ns) = 3.526 ns; Loc. = LAB_X47_Y12; Fanout = 1; COMB Node = 'alu_b_in\[21\]~109'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { alu_b_in~107 alu_b_in[21]~109 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.545 ns) 4.203 ns alu_b_in\[21\]~112 5 COMB LAB_X47_Y12 48 " "Info: 5: + IC(0.132 ns) + CELL(0.545 ns) = 4.203 ns; Loc. = LAB_X47_Y12; Fanout = 48; COMB Node = 'alu_b_in\[21\]~112'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { alu_b_in[21]~109 alu_b_in[21]~112 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.161 ns) + CELL(0.545 ns) 6.909 ns alu_b_in\[13\]~152 6 COMB LAB_X33_Y21 1 " "Info: 6: + IC(2.161 ns) + CELL(0.545 ns) = 6.909 ns; Loc. = LAB_X33_Y21; Fanout = 1; COMB Node = 'alu_b_in\[13\]~152'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.706 ns" { alu_b_in[21]~112 alu_b_in[13]~152 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.319 ns) 7.583 ns alu_b_in\[13\]~153 7 COMB LAB_X33_Y21 1 " "Info: 7: + IC(0.355 ns) + CELL(0.319 ns) = 7.583 ns; Loc. = LAB_X33_Y21; Fanout = 1; COMB Node = 'alu_b_in\[13\]~153'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { alu_b_in[13]~152 alu_b_in[13]~153 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.521 ns) 8.259 ns alu_b_in\[13\]~154 8 COMB LAB_X33_Y21 3 " "Info: 8: + IC(0.155 ns) + CELL(0.521 ns) = 8.259 ns; Loc. = LAB_X33_Y21; Fanout = 3; COMB Node = 'alu_b_in\[13\]~154'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { alu_b_in[13]~153 alu_b_in[13]~154 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 8.936 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF1:13:firstrow\|carryout 9 COMB LAB_X33_Y21 2 " "Info: 9: + IC(0.499 ns) + CELL(0.178 ns) = 8.936 ns; Loc. = LAB_X33_Y21; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF1:13:firstrow\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { alu_b_in[13]~154 alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF1:13:firstrow|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.545 ns) 9.870 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:14:G1:G3:halfadder1\|carryout 10 COMB LAB_X34_Y21 2 " "Info: 10: + IC(0.389 ns) + CELL(0.545 ns) = 9.870 ns; Loc. = LAB_X34_Y21; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:14:G1:G3:halfadder1\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF1:13:firstrow|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:14:G1:G3:halfadder1|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.545 ns) 11.120 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:14:G2:halfadder3\|carryout 11 COMB LAB_X33_Y22 2 " "Info: 11: + IC(0.705 ns) + CELL(0.545 ns) = 11.120 ns; Loc. = LAB_X33_Y22; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:14:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:14:G1:G3:halfadder1|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:14:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.545 ns) 12.409 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:14:G2:halfadder3\|carryout 12 COMB LAB_X32_Y18 2 " "Info: 12: + IC(0.744 ns) + CELL(0.545 ns) = 12.409 ns; Loc. = LAB_X32_Y18; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:14:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:14:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:14:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.545 ns) 13.343 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:28:IFF3:14:G2:halfadder3\|carryout 13 COMB LAB_X33_Y18 2 " "Info: 13: + IC(0.389 ns) + CELL(0.545 ns) = 13.343 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:28:IFF3:14:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:14:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:14:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.545 ns) 14.020 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:27:IFF3:14:G2:halfadder3\|carryout 14 COMB LAB_X33_Y18 2 " "Info: 14: + IC(0.132 ns) + CELL(0.545 ns) = 14.020 ns; Loc. = LAB_X33_Y18; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:27:IFF3:14:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:14:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:14:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.545 ns) 15.293 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:26:IFF3:14:G2:halfadder3\|carryout 15 COMB LAB_X32_Y19 2 " "Info: 15: + IC(0.728 ns) + CELL(0.545 ns) = 15.293 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:26:IFF3:14:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:14:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:14:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.545 ns) 15.970 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:25:IFF3:14:G2:halfadder3\|carryout 16 COMB LAB_X32_Y19 2 " "Info: 16: + IC(0.132 ns) + CELL(0.545 ns) = 15.970 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:25:IFF3:14:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:14:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:14:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.544 ns) 17.222 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:24:IFF3:14:G2:halfadder3\|sum 17 COMB LAB_X34_Y19 7 " "Info: 17: + IC(0.708 ns) + CELL(0.544 ns) = 17.222 ns; Loc. = LAB_X34_Y19; Fanout = 7; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:24:IFF3:14:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.252 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:14:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:14:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.178 ns) 18.452 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:21:IFF3:11:G2:halfadder3\|carryout 18 COMB LAB_X32_Y19 2 " "Info: 18: + IC(1.052 ns) + CELL(0.178 ns) = 18.452 ns; Loc. = LAB_X32_Y19; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:21:IFF3:11:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:14:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.545 ns) 19.386 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:20:IFF3:11:G2:halfadder3\|carryout 19 COMB LAB_X33_Y19 2 " "Info: 19: + IC(0.389 ns) + CELL(0.545 ns) = 19.386 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:20:IFF3:11:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:11:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.545 ns) 20.063 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:19:IFF3:11:G2:halfadder3\|carryout 20 COMB LAB_X33_Y19 2 " "Info: 20: + IC(0.132 ns) + CELL(0.545 ns) = 20.063 ns; Loc. = LAB_X33_Y19; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:19:IFF3:11:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:11:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:11:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(0.545 ns) 21.679 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:18:IFF3:11:G2:halfadder3\|carryout 21 COMB LAB_X41_Y19 2 " "Info: 21: + IC(1.071 ns) + CELL(0.545 ns) = 21.679 ns; Loc. = LAB_X41_Y19; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:18:IFF3:11:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:11:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:11:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.544 ns) 22.355 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:17:IFF3:11:G2:halfadder3\|sum 22 COMB LAB_X41_Y19 6 " "Info: 22: + IC(0.132 ns) + CELL(0.544 ns) = 22.355 ns; Loc. = LAB_X41_Y19; Fanout = 6; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:17:IFF3:11:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:11:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.809 ns) + CELL(0.322 ns) 24.486 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:16:IFF3:10:G2:halfadder3\|carryout 23 COMB LAB_X30_Y18 4 " "Info: 23: + IC(1.809 ns) + CELL(0.322 ns) = 24.486 ns; Loc. = LAB_X30_Y18; Fanout = 4; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:16:IFF3:10:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:10:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.809 ns) + CELL(0.322 ns) 26.617 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:13:IFF3:8:G2:halfadder3\|sum 24 COMB LAB_X41_Y17 4 " "Info: 24: + IC(1.809 ns) + CELL(0.322 ns) = 26.617 ns; Loc. = LAB_X41_Y17; Fanout = 4; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:13:IFF3:8:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:10:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:8:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.756 ns) + CELL(0.178 ns) 28.551 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:12:IFF3:7:G2:halfadder3\|carryout 25 COMB LAB_X29_Y17 7 " "Info: 25: + IC(1.756 ns) + CELL(0.178 ns) = 28.551 ns; Loc. = LAB_X29_Y17; Fanout = 7; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:12:IFF3:7:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.934 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:8:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:7:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.322 ns) 29.816 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:9:IFF3:5:G2:halfadder3\|carryout 26 COMB LAB_X28_Y14 2 " "Info: 26: + IC(0.943 ns) + CELL(0.322 ns) = 29.816 ns; Loc. = LAB_X28_Y14; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:9:IFF3:5:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:7:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:5:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.545 ns) 30.493 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:8:IFF3:5:G2:halfadder3\|carryout 27 COMB LAB_X28_Y14 2 " "Info: 27: + IC(0.132 ns) + CELL(0.545 ns) = 30.493 ns; Loc. = LAB_X28_Y14; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:8:IFF3:5:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:8:IFF3:5:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.545 ns) 31.170 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:7:IFF3:5:G2:halfadder3\|carryout 28 COMB LAB_X28_Y14 2 " "Info: 28: + IC(0.132 ns) + CELL(0.545 ns) = 31.170 ns; Loc. = LAB_X28_Y14; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:7:IFF3:5:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:8:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:5:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.545 ns) 31.847 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~2 29 COMB LAB_X28_Y14 1 " "Info: 29: + IC(0.132 ns) + CELL(0.545 ns) = 31.847 ns; Loc. = LAB_X28_Y14; Fanout = 1; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.606 ns) + CELL(0.544 ns) 33.997 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~20 30 COMB LAB_X43_Y17 1 " "Info: 30: + IC(1.606 ns) + CELL(0.544 ns) = 33.997 ns; Loc. = LAB_X43_Y17; Fanout = 1; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~20'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.150 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~2 alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~20 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(0.178 ns) 36.161 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~21 31 COMB LAB_X24_Y14 1 " "Info: 31: + IC(1.986 ns) + CELL(0.178 ns) = 36.161 ns; Loc. = LAB_X24_Y14; Fanout = 1; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~21'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.164 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~20 alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~21 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 36.838 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~22 32 COMB LAB_X24_Y14 1 " "Info: 32: + IC(0.499 ns) + CELL(0.178 ns) = 36.838 ns; Loc. = LAB_X24_Y14; Fanout = 1; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~22'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~21 alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~22 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.322 ns) 37.749 ns alu:alu_unit\|data_result\[31\]~217 33 COMB LAB_X25_Y14 1 " "Info: 33: + IC(0.589 ns) + CELL(0.322 ns) = 37.749 ns; Loc. = LAB_X25_Y14; Fanout = 1; COMB Node = 'alu:alu_unit\|data_result\[31\]~217'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~22 alu:alu_unit|data_result[31]~217 } "NODE_NAME" } } { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 37.845 ns reg_32:Olatch_XM\|dflipflop:\\G1:31:d\|output 34 REG LAB_X25_Y14 5 " "Info: 34: + IC(0.000 ns) + CELL(0.096 ns) = 37.845 ns; Loc. = LAB_X25_Y14; Fanout = 5; REG Node = 'reg_32:Olatch_XM\|dflipflop:\\G1:31:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { alu:alu_unit|data_result[31]~217 reg_32:Olatch_XM|dflipflop:\G1:31:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.111 ns ( 37.29 % ) " "Info: Total cell delay = 14.111 ns ( 37.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "23.734 ns ( 62.71 % ) " "Info: Total interconnect delay = 23.734 ns ( 62.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "37.845 ns" { reg_32:IRlatch_DX|dflipflop:\G1:16:d|output alu_b_in~104 alu_b_in~107 alu_b_in[21]~109 alu_b_in[21]~112 alu_b_in[13]~152 alu_b_in[13]~153 alu_b_in[13]~154 alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF1:13:firstrow|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:14:G1:G3:halfadder1|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:14:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:14:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:14:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:14:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:14:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:14:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:14:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:11:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:11:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:11:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:10:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:8:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:7:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:8:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~2 alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~20 alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~21 alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~22 alu:alu_unit|data_result[31]~217 reg_32:Olatch_XM|dflipflop:\G1:31:d|output } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "213 16731 " "Info: 213 (of 16731) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Info: Average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X44_Y12 X54_Y23 " "Info: Peak interconnect usage is 32% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Info: Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "46 " "Warning: Found 46 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[1\] 0 " "Info: Pin \"led_14\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[2\] 0 " "Info: Pin \"led_14\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[3\] 0 " "Info: Pin \"led_14\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[4\] 0 " "Info: Pin \"led_14\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[5\] 0 " "Info: Pin \"led_14\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[6\] 0 " "Info: Pin \"led_14\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[7\] 0 " "Info: Pin \"led_14\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[8\] 0 " "Info: Pin \"led_14\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[9\] 0 " "Info: Pin \"led_14\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[10\] 0 " "Info: Pin \"led_14\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[11\] 0 " "Info: Pin \"led_14\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[12\] 0 " "Info: Pin \"led_14\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[13\] 0 " "Info: Pin \"led_14\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[14\] 0 " "Info: Pin \"led_14\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[0\] 0 " "Info: Pin \"rf_in\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[1\] 0 " "Info: Pin \"rf_in\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[2\] 0 " "Info: Pin \"rf_in\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[3\] 0 " "Info: Pin \"rf_in\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[4\] 0 " "Info: Pin \"rf_in\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[5\] 0 " "Info: Pin \"rf_in\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[6\] 0 " "Info: Pin \"rf_in\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[7\] 0 " "Info: Pin \"rf_in\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[8\] 0 " "Info: Pin \"rf_in\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[9\] 0 " "Info: Pin \"rf_in\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[10\] 0 " "Info: Pin \"rf_in\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[11\] 0 " "Info: Pin \"rf_in\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[12\] 0 " "Info: Pin \"rf_in\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[13\] 0 " "Info: Pin \"rf_in\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[14\] 0 " "Info: Pin \"rf_in\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[15\] 0 " "Info: Pin \"rf_in\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[16\] 0 " "Info: Pin \"rf_in\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[17\] 0 " "Info: Pin \"rf_in\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[18\] 0 " "Info: Pin \"rf_in\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[19\] 0 " "Info: Pin \"rf_in\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[20\] 0 " "Info: Pin \"rf_in\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[21\] 0 " "Info: Pin \"rf_in\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[22\] 0 " "Info: Pin \"rf_in\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[23\] 0 " "Info: Pin \"rf_in\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[24\] 0 " "Info: Pin \"rf_in\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[25\] 0 " "Info: Pin \"rf_in\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[26\] 0 " "Info: Pin \"rf_in\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[27\] 0 " "Info: Pin \"rf_in\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[28\] 0 " "Info: Pin \"rf_in\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[29\] 0 " "Info: Pin \"rf_in\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[30\] 0 " "Info: Pin \"rf_in\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[31\] 0 " "Info: Pin \"rf_in\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 22:48:39 2013 " "Info: Processing ended: Sat Nov 30 22:48:39 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Info: Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Info: Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 22:48:40 2013 " "Info: Processing started: Sat Nov 30 22:48:40 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" {  } {  } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 22:48:43 2013 " "Info: Processing ended: Sat Nov 30 22:48:43 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 22:48:44 2013 " "Info: Processing started: Sat Nov 30 22:48:44 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "reset " "Info: Assuming node \"reset\" is an undefined clock" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "467 " "Warning: Found 467 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~56 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~56\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~1 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~1\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_c1~6 " "Info: Detected gated clock \"led_ctrl:output_control\|led_c1~6\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 41 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_c1~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~55 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~55\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~8 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~8\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~53 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~53\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~3 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~3\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~11 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~11\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_c4~6 " "Info: Detected gated clock \"led_ctrl:output_control\|led_c4~6\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 44 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_c4~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~52 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~52\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~12 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~12\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~0 " "Info: Detected gated clock \"decoder_6:decode\|output~0\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_r1~3 " "Info: Detected gated clock \"led_ctrl:output_control\|led_r1~3\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 33 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_r1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~63 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~63\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~0 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~0\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~22 " "Info: Detected gated clock \"decoder_6:decode\|output~22\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_r3~3 " "Info: Detected gated clock \"led_ctrl:output_control\|led_r3~3\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 35 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_r3~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~2 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~2\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~62 " "Info: Detected gated clock \"decoder_6:decode\|output~62\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~48 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~48\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_r7~3 " "Info: Detected gated clock \"led_ctrl:output_control\|led_r7~3\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 39 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_r7~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~6 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~6\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~96 " "Info: Detected gated clock \"decoder_6:decode\|output~96\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~96" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~95 " "Info: Detected gated clock \"decoder_6:decode\|output~95\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~95" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~46 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~46\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~45 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~45\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~44 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~44\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_c5~6 " "Info: Detected gated clock \"led_ctrl:output_control\|led_c5~6\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 45 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_c5~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~47 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~47\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~13 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~13\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~94 " "Info: Detected gated clock \"decoder_6:decode\|output~94\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~94" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~42 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~42\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_r5~3 " "Info: Detected gated clock \"led_ctrl:output_control\|led_r5~3\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 37 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_r5~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~43 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~43\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~4 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~4\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~92 " "Info: Detected gated clock \"decoder_6:decode\|output~92\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~39 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~39\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~93 " "Info: Detected gated clock \"decoder_6:decode\|output~93\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~93" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_c3~6 " "Info: Detected gated clock \"led_ctrl:output_control\|led_c3~6\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 43 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_c3~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~40 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~40\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~41 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~41\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~10 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~10\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~86 " "Info: Detected gated clock \"decoder_6:decode\|output~86\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~86" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~87 " "Info: Detected gated clock \"decoder_6:decode\|output~87\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~87" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~88 " "Info: Detected gated clock \"decoder_6:decode\|output~88\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~88" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~35 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~35\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~91 " "Info: Detected gated clock \"decoder_6:decode\|output~91\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~91" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~90 " "Info: Detected gated clock \"decoder_6:decode\|output~90\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~90" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~89 " "Info: Detected gated clock \"decoder_6:decode\|output~89\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~89" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|led_c2~6 " "Info: Detected gated clock \"led_ctrl:output_control\|led_c2~6\" as buffer" {  } { { "led_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/led_ctrl.vhd" 42 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|led_c2~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~36 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~36\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~37 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~37\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~38 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~38\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~9 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~9\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~34 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~34\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~85 " "Info: Detected gated clock \"decoder_6:decode\|output~85\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~85" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~7 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~7\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~82 " "Info: Detected gated clock \"decoder_6:decode\|output~82\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~82" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_6:decode\|output~81 " "Info: Detected gated clock \"decoder_6:decode\|output~81\" as buffer" {  } { { "decoder_6.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/decoder_6.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_6:decode\|output~81" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_out_f " "Info: Detected gated clock \"ctrl_out_f\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 233 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_out_f" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~32 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~32\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_il_f~3 " "Info: Detected gated clock \"ctrl_il_f~3\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 231 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_il_f~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~11 " "Info: Detected gated clock \"comb~11\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~9 " "Info: Detected gated clock \"comb~9\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~10 " "Info: Detected gated clock \"comb~10\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~8 " "Info: Detected gated clock \"comb~8\" as buffer" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~136 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~136\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~136" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~137 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~137\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~137" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~60 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~60\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~62 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~62\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~64 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~64\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~68 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~68\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~66 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~66\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~70 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~70\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~72 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~72\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~72" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~42 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~42\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~44 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~44\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~40 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~40\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~38 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~38\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~36 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~36\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~34 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~34\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~116 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~116\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~116" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~117 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~117\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~117" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~32 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~32\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~58 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~58\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~56 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~56\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~54 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~54\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~52 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~52\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~46 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~46\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~126 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~126\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~126" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~127 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~127\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~127" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~48 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~48\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~50 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~50\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~147 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~147\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~147" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~146 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~146\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~146" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~74 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~74\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~76 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~76\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~78 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~78\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~78" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~86 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~86\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~86" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~84 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~84\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~82 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~82\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~82" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~80 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~80\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~80" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~138 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~138\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~138" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~61 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~61\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~63 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~63\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~65 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~65\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~69 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~69\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~67 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~67\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~71 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~71\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~73 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~73\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~43 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~43\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~45 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~45\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~41 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~41\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~39 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~39\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~37 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~37\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~35 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~35\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~118 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~118\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~118" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~33 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~33\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~59 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~59\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~57 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~57\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~55 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~55\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~53 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~53\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~47 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~47\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~128 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~128\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~128" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~49 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~49\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~51 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~51\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~148 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~148\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~148" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~75 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~75\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~75" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~77 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~77\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~79 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~79\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~79" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~87 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~87\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~87" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~85 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~85\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~85" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~83 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~83\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~81 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~81\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~81" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~157 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~157\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~157" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~156 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~156\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~156" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~88 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~88\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~88" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~92 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~92\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~90 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~90\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~90" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~100 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~100\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~100" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~98 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~98\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~98" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~96 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~96\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~96" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~94 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~94\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~94" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~110 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~110\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~110" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~108 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~108\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~108" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~112 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~112\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~112" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~114 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~114\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~114" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~102 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~102\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~102" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~167 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~167\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~167" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~166 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~166\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~166" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~104 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~104\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~106 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~106\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~106" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~139 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~139\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~139" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~140 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~140\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~140" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~142 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~142\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~142" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~143 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~143\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~143" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~123 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~123\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~123" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~122 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~122\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~122" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~120 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~120\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~120" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~119 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~119\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~119" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~133 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~133\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~133" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~132 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~132\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~132" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~129 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~129\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~129" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~130 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~130\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~130" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~149 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~149\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~149" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~150 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~150\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~150" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~153 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~153\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~153" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~152 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~152\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~152" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~158 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~158\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~158" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~89 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~89\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~89" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~93 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~93\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~93" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~91 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~91\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~91" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~101 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~101\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~101" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~99 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~99\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~99" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~97 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~97\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~97" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~95 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~95\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~95" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_FD\|dflipflop:\\G1:21:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_FD\|dflipflop:\\G1:21:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_FD\|dflipflop:\\G1:21:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~111 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~111\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~111" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~109 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~109\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~109" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~113 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~113\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~113" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~115 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~115\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~115" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~103 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~103\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~103" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~168 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~168\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~168" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~105 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~105\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~105" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_FD\|dflipflop:\\G1:18:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_FD\|dflipflop:\\G1:18:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_FD\|dflipflop:\\G1:18:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~107 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~107\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~107" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_jr_f~3 " "Info: Detected gated clock \"ctrl_jr_f~3\" as buffer" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 220 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_jr_f~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~141 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~141\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~141" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~144 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~144\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~144" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~124 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~124\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~124" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~121 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~121\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~121" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~134 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~134\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~134" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~131 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~131\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~131" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~151 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~151\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~151" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~154 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~154\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~154" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~159 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~159\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~159" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~160 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~160\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~160" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~163 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~163\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~163" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~162 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~162\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~162" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_FD\|dflipflop:\\G1:17:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_FD\|dflipflop:\\G1:17:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_FD\|dflipflop:\\G1:17:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~172 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~172\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~172" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~173 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~173\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~173" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~169 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~169\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~169" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~170 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~170\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~170" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_FD\|dflipflop:\\G1:19:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_FD\|dflipflop:\\G1:19:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_FD\|dflipflop:\\G1:19:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[29\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[29\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[29\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[31\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[31\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[31\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~145 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~145\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~145" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~125 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~125\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~125" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~135 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~135\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~135" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~155 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~155\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~155" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~161 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~161\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~161" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~164 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~164\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~164" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~174 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~174\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~174" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_FD\|dflipflop:\\G1:20:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_FD\|dflipflop:\\G1:20:d\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_FD\|dflipflop:\\G1:20:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~171 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~171\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~171" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~165 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~165\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~165" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~175 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~175\" as buffer" {  } { { "regfile/regfile.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/regfile.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~175" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[30\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[30\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[30\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[27\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[27\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[27\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[28\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[28\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[28\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_we_reg register reg_32:Olatch_XM\|dflipflop:\\G1:27:d\|output 16.94 MHz 59.03 ns Internal " "Info: Clock \"clock\" has Internal fmax of 16.94 MHz between source memory \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_we_reg\" and destination register \"reg_32:Olatch_XM\|dflipflop:\\G1:27:d\|output\" (period= 59.03 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.451 ns + Longest memory register " "Info: + Longest memory to register delay is 32.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_we_reg 1 MEM M4K_X52_Y7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y7; Fanout = 1; MEM Node = 'dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_we_reg'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 204 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[8\] 2 MEM M4K_X52_Y7 5 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X52_Y7; Fanout = 5; MEM Node = 'dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[8\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[8] } "NODE_NAME" } } { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.186 ns) + CELL(0.178 ns) 5.741 ns alu_a_in\[8\]~134 3 COMB LCCOMB_X46_Y18_N26 1 " "Info: 3: + IC(2.186 ns) + CELL(0.178 ns) = 5.741 ns; Loc. = LCCOMB_X46_Y18_N26; Fanout = 1; COMB Node = 'alu_a_in\[8\]~134'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.364 ns" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[8] alu_a_in[8]~134 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 6.213 ns alu_a_in\[8\]~135 4 COMB LCCOMB_X46_Y18_N20 7 " "Info: 4: + IC(0.294 ns) + CELL(0.178 ns) = 6.213 ns; Loc. = LCCOMB_X46_Y18_N20; Fanout = 7; COMB Node = 'alu_a_in\[8\]~135'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { alu_a_in[8]~134 alu_a_in[8]~135 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.322 ns) 6.849 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF1:8:firstrow\|sum 5 COMB LCCOMB_X46_Y18_N28 3 " "Info: 5: + IC(0.314 ns) + CELL(0.322 ns) = 6.849 ns; Loc. = LCCOMB_X46_Y18_N28; Fanout = 3; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF1:8:firstrow\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { alu_a_in[8]~135 alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF1:8:firstrow|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.322 ns) 8.003 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:8:G1:G3:halfadder1\|carryout 6 COMB LCCOMB_X46_Y17_N30 2 " "Info: 6: + IC(0.832 ns) + CELL(0.322 ns) = 8.003 ns; Loc. = LCCOMB_X46_Y17_N30; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:8:G1:G3:halfadder1\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.154 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF1:8:firstrow|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:8:G1:G3:halfadder1|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.178 ns) 9.972 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:8:G2:halfadder3\|sum 7 COMB LCCOMB_X30_Y21_N24 7 " "Info: 7: + IC(1.791 ns) + CELL(0.178 ns) = 9.972 ns; Loc. = LCCOMB_X30_Y21_N24; Fanout = 7; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:8:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.969 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:8:G1:G3:halfadder1|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:8:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(0.322 ns) 12.059 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:28:IFF3:6:G2:halfadder3\|carryout 8 COMB LCCOMB_X46_Y20_N12 2 " "Info: 8: + IC(1.765 ns) + CELL(0.322 ns) = 12.059 ns; Loc. = LCCOMB_X46_Y20_N12; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:28:IFF3:6:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.087 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:8:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:6:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.512 ns) 12.896 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:26:IFF3:5:G2:halfadder3\|carryout 9 COMB LCCOMB_X46_Y20_N4 2 " "Info: 9: + IC(0.325 ns) + CELL(0.512 ns) = 12.896 ns; Loc. = LCCOMB_X46_Y20_N4; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:26:IFF3:5:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:6:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:5:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.178 ns) 14.774 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:25:IFF3:5:G2:halfadder3\|carryout 10 COMB LCCOMB_X30_Y19_N16 2 " "Info: 10: + IC(1.700 ns) + CELL(0.178 ns) = 14.774 ns; Loc. = LCCOMB_X30_Y19_N16; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:25:IFF3:5:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.878 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:5:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.658 ns) + CELL(0.322 ns) 16.754 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:24:IFF3:5:G2:halfadder3\|sum 11 COMB LCCOMB_X45_Y20_N26 4 " "Info: 11: + IC(1.658 ns) + CELL(0.322 ns) = 16.754 ns; Loc. = LCCOMB_X45_Y20_N26; Fanout = 4; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:24:IFF3:5:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:5:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.178 ns) 17.240 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:21:IFF3:2:G2:halfadder3\|carryout 12 COMB LCCOMB_X45_Y20_N30 2 " "Info: 12: + IC(0.308 ns) + CELL(0.178 ns) = 17.240 ns; Loc. = LCCOMB_X45_Y20_N30; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:21:IFF3:2:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.486 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:5:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:2:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.545 ns) 19.571 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:20:IFF3:2:G2:halfadder3\|carryout 13 COMB LCCOMB_X29_Y19_N20 2 " "Info: 13: + IC(1.786 ns) + CELL(0.545 ns) = 19.571 ns; Loc. = LCCOMB_X29_Y19_N20; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:20:IFF3:2:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:2:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.545 ns) 20.448 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:19:IFF3:2:G2:halfadder3\|carryout 14 COMB LCCOMB_X29_Y19_N24 2 " "Info: 14: + IC(0.332 ns) + CELL(0.545 ns) = 20.448 ns; Loc. = LCCOMB_X29_Y19_N24; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:19:IFF3:2:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:2:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.545 ns) 21.324 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:18:IFF3:2:G2:halfadder3\|carryout 15 COMB LCCOMB_X29_Y19_N22 2 " "Info: 15: + IC(0.331 ns) + CELL(0.545 ns) = 21.324 ns; Loc. = LCCOMB_X29_Y19_N22; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:18:IFF3:2:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:2:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.178 ns) 22.408 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:17:IFF3:2:G2:halfadder3\|carryout 16 COMB LCCOMB_X29_Y15_N12 2 " "Info: 16: + IC(0.906 ns) + CELL(0.178 ns) = 22.408 ns; Loc. = LCCOMB_X29_Y15_N12; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:17:IFF3:2:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:2:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.178 ns) 22.892 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:16:IFF3:2:G2:halfadder3\|carryout 17 COMB LCCOMB_X29_Y15_N0 2 " "Info: 17: + IC(0.306 ns) + CELL(0.178 ns) = 22.892 ns; Loc. = LCCOMB_X29_Y15_N0; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:16:IFF3:2:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:2:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 23.375 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:15:IFF3:2:G2:halfadder3\|carryout 18 COMB LCCOMB_X29_Y15_N22 2 " "Info: 18: + IC(0.305 ns) + CELL(0.178 ns) = 23.375 ns; Loc. = LCCOMB_X29_Y15_N22; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:15:IFF3:2:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:2:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.546 ns) + CELL(0.178 ns) 24.099 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:14:IFF3:2:G2:halfadder3\|carryout 19 COMB LCCOMB_X30_Y15_N18 2 " "Info: 19: + IC(0.546 ns) + CELL(0.178 ns) = 24.099 ns; Loc. = LCCOMB_X30_Y15_N18; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:14:IFF3:2:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:2:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 24.572 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:13:IFF3:2:G2:halfadder3\|carryout 20 COMB LCCOMB_X30_Y15_N12 2 " "Info: 20: + IC(0.295 ns) + CELL(0.178 ns) = 24.572 ns; Loc. = LCCOMB_X30_Y15_N12; Fanout = 2; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:13:IFF3:2:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:2:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.178 ns) 25.061 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:12:IFF3:2:G2:halfadder3\|sum 21 COMB LCCOMB_X30_Y15_N26 3 " "Info: 21: + IC(0.311 ns) + CELL(0.178 ns) = 25.061 ns; Loc. = LCCOMB_X30_Y15_N26; Fanout = 3; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:12:IFF3:2:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.489 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:2:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.322 ns) 26.236 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:11:IFF3:1:G2:halfadder3\|carryout 22 COMB LCCOMB_X34_Y15_N6 5 " "Info: 22: + IC(0.853 ns) + CELL(0.322 ns) = 26.236 ns; Loc. = LCCOMB_X34_Y15_N6; Fanout = 5; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:11:IFF3:1:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:2:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.766 ns) + CELL(0.322 ns) 28.324 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:9:IFF3:1:G2:halfadder3\|carryout 23 COMB LCCOMB_X23_Y14_N2 4 " "Info: 23: + IC(1.766 ns) + CELL(0.322 ns) = 28.324 ns; Loc. = LCCOMB_X23_Y14_N2; Fanout = 4; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:9:IFF3:1:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.088 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:1:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.491 ns) 29.128 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:7:IFF3:1:G2:halfadder3\|carryout 24 COMB LCCOMB_X23_Y14_N8 4 " "Info: 24: + IC(0.313 ns) + CELL(0.491 ns) = 29.128 ns; Loc. = LCCOMB_X23_Y14_N8; Fanout = 4; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:7:IFF3:1:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:1:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:1:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.521 ns) 30.506 ns alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:4:IFF3:0:G2:halfadder3\|sum 25 COMB LCCOMB_X27_Y14_N22 1 " "Info: 25: + IC(0.857 ns) + CELL(0.521 ns) = 30.506 ns; Loc. = LCCOMB_X27_Y14_N22; Fanout = 1; COMB Node = 'alu:alu_unit\|carrysaveadder:addsub\|onebitadder:\\IFF2:4:IFF3:0:G2:halfadder3\|sum'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:1:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:4:IFF3:0:G2:halfadder3|sum } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(0.178 ns) 32.355 ns alu:alu_unit\|data_result\[27\]~191 26 COMB LCCOMB_X43_Y14_N26 1 " "Info: 26: + IC(1.671 ns) + CELL(0.178 ns) = 32.355 ns; Loc. = LCCOMB_X43_Y14_N26; Fanout = 1; COMB Node = 'alu:alu_unit\|data_result\[27\]~191'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:4:IFF3:0:G2:halfadder3|sum alu:alu_unit|data_result[27]~191 } "NODE_NAME" } } { "hw3/alu.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/hw3/alu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 32.451 ns reg_32:Olatch_XM\|dflipflop:\\G1:27:d\|output 27 REG LCFF_X43_Y14_N27 5 " "Info: 27: + IC(0.000 ns) + CELL(0.096 ns) = 32.451 ns; Loc. = LCFF_X43_Y14_N27; Fanout = 5; REG Node = 'reg_32:Olatch_XM\|dflipflop:\\G1:27:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { alu:alu_unit|data_result[27]~191 reg_32:Olatch_XM|dflipflop:\G1:27:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.700 ns ( 32.97 % ) " "Info: Total cell delay = 10.700 ns ( 32.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.751 ns ( 67.03 % ) " "Info: Total interconnect delay = 21.751 ns ( 67.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.451 ns" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[8] alu_a_in[8]~134 alu_a_in[8]~135 alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF1:8:firstrow|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:8:G1:G3:halfadder1|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:8:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:6:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:5:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:2:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:1:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:1:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:4:IFF3:0:G2:halfadder3|sum alu:alu_unit|data_result[27]~191 reg_32:Olatch_XM|dflipflop:\G1:27:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.451 ns" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg {} dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[8] {} alu_a_in[8]~134 {} alu_a_in[8]~135 {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF1:8:firstrow|sum {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:8:G1:G3:halfadder1|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:8:G2:halfadder3|sum {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:6:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:5:G2:halfadder3|sum {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:2:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:2:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:2:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:2:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:2:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:2:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:2:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:2:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:2:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:2:G2:halfadder3|sum {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:1:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:1:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:4:IFF3:0:G2:halfadder3|sum {} alu:alu_unit|data_result[27]~191 {} reg_32:Olatch_XM|dflipflop:\G1:27:d|output {} } { 0.000ns 0.000ns 2.186ns 0.294ns 0.314ns 0.832ns 1.791ns 1.765ns 0.325ns 1.700ns 1.658ns 0.308ns 1.786ns 0.332ns 0.331ns 0.906ns 0.306ns 0.305ns 0.546ns 0.295ns 0.311ns 0.853ns 1.766ns 0.313ns 0.857ns 1.671ns 0.000ns } { 0.000ns 3.377ns 0.178ns 0.178ns 0.322ns 0.322ns 0.178ns 0.322ns 0.512ns 0.178ns 0.322ns 0.178ns 0.545ns 0.545ns 0.545ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.322ns 0.491ns 0.521ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.132 ns - Smallest " "Info: - Smallest clock skew is 3.132 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.622 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 6.622 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2195 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2195; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.136 ns) + CELL(0.602 ns) 6.622 ns reg_32:Olatch_XM\|dflipflop:\\G1:27:d\|output 2 REG LCFF_X43_Y14_N27 5 " "Info: 2: + IC(5.136 ns) + CELL(0.602 ns) = 6.622 ns; Loc. = LCFF_X43_Y14_N27; Fanout = 5; REG Node = 'reg_32:Olatch_XM\|dflipflop:\\G1:27:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.738 ns" { clock reg_32:Olatch_XM|dflipflop:\G1:27:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 22.44 % ) " "Info: Total cell delay = 1.486 ns ( 22.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.136 ns ( 77.56 % ) " "Info: Total interconnect delay = 5.136 ns ( 77.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.622 ns" { clock reg_32:Olatch_XM|dflipflop:\G1:27:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.622 ns" { clock {} clock~combout {} reg_32:Olatch_XM|dflipflop:\G1:27:d|output {} } { 0.000ns 0.000ns 5.136ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.490 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 3.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2195 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2195; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.859 ns) + CELL(0.747 ns) 3.490 ns dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_we_reg 2 MEM M4K_X52_Y7 1 " "Info: 2: + IC(1.859 ns) + CELL(0.747 ns) = 3.490 ns; Loc. = M4K_X52_Y7; Fanout = 1; MEM Node = 'dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_we_reg'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { clock dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 204 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.631 ns ( 46.73 % ) " "Info: Total cell delay = 1.631 ns ( 46.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.859 ns ( 53.27 % ) " "Info: Total interconnect delay = 1.859 ns ( 53.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.490 ns" { clock dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.490 ns" { clock {} clock~combout {} dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg {} } { 0.000ns 0.000ns 1.859ns } { 0.000ns 0.884ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.622 ns" { clock reg_32:Olatch_XM|dflipflop:\G1:27:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.622 ns" { clock {} clock~combout {} reg_32:Olatch_XM|dflipflop:\G1:27:d|output {} } { 0.000ns 0.000ns 5.136ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.490 ns" { clock dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.490 ns" { clock {} clock~combout {} dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg {} } { 0.000ns 0.000ns 1.859ns } { 0.000ns 0.884ns 0.747ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 204 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/db/altsyncram_vqc1.tdf" 204 2 0 } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.451 ns" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[8] alu_a_in[8]~134 alu_a_in[8]~135 alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF1:8:firstrow|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:8:G1:G3:halfadder1|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:8:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:6:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:5:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:5:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:2:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:2:G2:halfadder3|sum alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:1:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:1:G2:halfadder3|carryout alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:4:IFF3:0:G2:halfadder3|sum alu:alu_unit|data_result[27]~191 reg_32:Olatch_XM|dflipflop:\G1:27:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.451 ns" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg {} dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[8] {} alu_a_in[8]~134 {} alu_a_in[8]~135 {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF1:8:firstrow|sum {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:8:G1:G3:halfadder1|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:30:IFF3:8:G2:halfadder3|sum {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:28:IFF3:6:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:26:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:5:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:24:IFF3:5:G2:halfadder3|sum {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:2:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:2:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:2:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:2:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:2:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:16:IFF3:2:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:2:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:2:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:2:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:12:IFF3:2:G2:halfadder3|sum {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:1:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:1:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:1:G2:halfadder3|carryout {} alu:alu_unit|carrysaveadder:addsub|onebitadder:\IFF2:4:IFF3:0:G2:halfadder3|sum {} alu:alu_unit|data_result[27]~191 {} reg_32:Olatch_XM|dflipflop:\G1:27:d|output {} } { 0.000ns 0.000ns 2.186ns 0.294ns 0.314ns 0.832ns 1.791ns 1.765ns 0.325ns 1.700ns 1.658ns 0.308ns 1.786ns 0.332ns 0.331ns 0.906ns 0.306ns 0.305ns 0.546ns 0.295ns 0.311ns 0.853ns 1.766ns 0.313ns 0.857ns 1.671ns 0.000ns } { 0.000ns 3.377ns 0.178ns 0.178ns 0.322ns 0.322ns 0.178ns 0.322ns 0.512ns 0.178ns 0.322ns 0.178ns 0.545ns 0.545ns 0.545ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.322ns 0.322ns 0.491ns 0.521ns 0.178ns 0.096ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.622 ns" { clock reg_32:Olatch_XM|dflipflop:\G1:27:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.622 ns" { clock {} clock~combout {} reg_32:Olatch_XM|dflipflop:\G1:27:d|output {} } { 0.000ns 0.000ns 5.136ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.490 ns" { clock dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.490 ns" { clock {} clock~combout {} dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg {} } { 0.000ns 0.000ns 1.859ns } { 0.000ns 0.884ns 0.747ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "reset " "Info: No valid register-to-register data paths exist for clock \"reset\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg_32:IRlatch_MW\|dflipflop:\\G1:26:d\|output regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:8:dffcomp\|output clock 8.041 ns " "Info: Found hold time violation between source  pin or register \"reg_32:IRlatch_MW\|dflipflop:\\G1:26:d\|output\" and destination pin or register \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:8:dffcomp\|output\" for clock \"clock\" (Hold time is 8.041 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.605 ns + Largest " "Info: + Largest clock skew is 10.605 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 13.848 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 13.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2195 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2195; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(12.362 ns) + CELL(0.602 ns) 13.848 ns regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:8:dffcomp\|output 2 REG LCFF_X57_Y11_N15 2 " "Info: 2: + IC(12.362 ns) + CELL(0.602 ns) = 13.848 ns; Loc. = LCFF_X57_Y11_N15; Fanout = 2; REG Node = 'regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:8:dffcomp\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.964 ns" { clock regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:8:dffcomp|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 10.73 % ) " "Info: Total cell delay = 1.486 ns ( 10.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.362 ns ( 89.27 % ) " "Info: Total interconnect delay = 12.362 ns ( 89.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.848 ns" { clock regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:8:dffcomp|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.848 ns" { clock {} clock~combout {} regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:8:dffcomp|output {} } { 0.000ns 0.000ns 12.362ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.243 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 3.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2195 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2195; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.602 ns) 3.243 ns reg_32:IRlatch_MW\|dflipflop:\\G1:26:d\|output 2 REG LCFF_X47_Y11_N17 35 " "Info: 2: + IC(1.757 ns) + CELL(0.602 ns) = 3.243 ns; Loc. = LCFF_X47_Y11_N17; Fanout = 35; REG Node = 'reg_32:IRlatch_MW\|dflipflop:\\G1:26:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.359 ns" { clock reg_32:IRlatch_MW|dflipflop:\G1:26:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 45.82 % ) " "Info: Total cell delay = 1.486 ns ( 45.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.757 ns ( 54.18 % ) " "Info: Total interconnect delay = 1.757 ns ( 54.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.243 ns" { clock reg_32:IRlatch_MW|dflipflop:\G1:26:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.243 ns" { clock {} clock~combout {} reg_32:IRlatch_MW|dflipflop:\G1:26:d|output {} } { 0.000ns 0.000ns 1.757ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.848 ns" { clock regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:8:dffcomp|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.848 ns" { clock {} clock~combout {} regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:8:dffcomp|output {} } { 0.000ns 0.000ns 12.362ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.243 ns" { clock reg_32:IRlatch_MW|dflipflop:\G1:26:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.243 ns" { clock {} clock~combout {} reg_32:IRlatch_MW|dflipflop:\G1:26:d|output {} } { 0.000ns 0.000ns 1.757ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.573 ns - Shortest register register " "Info: - Shortest register to register delay is 2.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_32:IRlatch_MW\|dflipflop:\\G1:26:d\|output 1 REG LCFF_X47_Y11_N17 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y11_N17; Fanout = 35; REG Node = 'reg_32:IRlatch_MW\|dflipflop:\\G1:26:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_32:IRlatch_MW|dflipflop:\G1:26:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns regfile:register_file\|G2~41 2 COMB LCCOMB_X47_Y11_N16 32 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X47_Y11_N16; Fanout = 32; COMB Node = 'regfile:register_file\|G2~41'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { reg_32:IRlatch_MW|dflipflop:\G1:26:d|output regfile:register_file|G2~41 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.758 ns) 2.573 ns regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:8:dffcomp\|output 3 REG LCFF_X57_Y11_N15 2 " "Info: 3: + IC(1.457 ns) + CELL(0.758 ns) = 2.573 ns; Loc. = LCFF_X57_Y11_N15; Fanout = 2; REG Node = 'regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:8:dffcomp\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.215 ns" { regfile:register_file|G2~41 regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:8:dffcomp|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.116 ns ( 43.37 % ) " "Info: Total cell delay = 1.116 ns ( 43.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.457 ns ( 56.63 % ) " "Info: Total interconnect delay = 1.457 ns ( 56.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.573 ns" { reg_32:IRlatch_MW|dflipflop:\G1:26:d|output regfile:register_file|G2~41 regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:8:dffcomp|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.573 ns" { reg_32:IRlatch_MW|dflipflop:\G1:26:d|output {} regfile:register_file|G2~41 {} regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:8:dffcomp|output {} } { 0.000ns 0.000ns 1.457ns } { 0.000ns 0.358ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.848 ns" { clock regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:8:dffcomp|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.848 ns" { clock {} clock~combout {} regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:8:dffcomp|output {} } { 0.000ns 0.000ns 12.362ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.243 ns" { clock reg_32:IRlatch_MW|dflipflop:\G1:26:d|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.243 ns" { clock {} clock~combout {} reg_32:IRlatch_MW|dflipflop:\G1:26:d|output {} } { 0.000ns 0.000ns 1.757ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.573 ns" { reg_32:IRlatch_MW|dflipflop:\G1:26:d|output regfile:register_file|G2~41 regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:8:dffcomp|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.573 ns" { reg_32:IRlatch_MW|dflipflop:\G1:26:d|output {} regfile:register_file|G2~41 {} regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:8:dffcomp|output {} } { 0.000ns 0.000ns 1.457ns } { 0.000ns 0.358ns 0.758ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "input_ctrl:input_control\|check\[0\] keyboard_in\[3\] clock 4.276 ns register " "Info: tsu for register \"input_ctrl:input_control\|check\[0\]\" (data pin = \"keyboard_in\[3\]\", clock pin = \"clock\") is 4.276 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.178 ns + Longest pin register " "Info: + Longest pin to register delay is 8.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns keyboard_in\[3\] 1 PIN PIN_W26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W26; Fanout = 2; PIN Node = 'keyboard_in\[3\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard_in[3] } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.407 ns) + CELL(0.322 ns) 7.613 ns input_ctrl:input_control\|process_0~7 2 COMB LCCOMB_X51_Y19_N2 2 " "Info: 2: + IC(6.407 ns) + CELL(0.322 ns) = 7.613 ns; Loc. = LCCOMB_X51_Y19_N2; Fanout = 2; COMB Node = 'input_ctrl:input_control\|process_0~7'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.729 ns" { keyboard_in[3] input_ctrl:input_control|process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 8.082 ns input_ctrl:input_control\|check\[0\]~3 3 COMB LCCOMB_X51_Y19_N0 1 " "Info: 3: + IC(0.291 ns) + CELL(0.178 ns) = 8.082 ns; Loc. = LCCOMB_X51_Y19_N0; Fanout = 1; COMB Node = 'input_ctrl:input_control\|check\[0\]~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.178 ns input_ctrl:input_control\|check\[0\] 4 REG LCFF_X51_Y19_N1 6 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.178 ns; Loc. = LCFF_X51_Y19_N1; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 18.10 % ) " "Info: Total cell delay = 1.480 ns ( 18.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.698 ns ( 81.90 % ) " "Info: Total interconnect delay = 6.698 ns ( 81.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.178 ns" { keyboard_in[3] input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.178 ns" { keyboard_in[3] {} keyboard_in[3]~combout {} input_ctrl:input_control|process_0~7 {} input_ctrl:input_control|check[0]~3 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 6.407ns 0.291ns 0.000ns } { 0.000ns 0.884ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.864 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 3.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2195 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2195; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.378 ns) + CELL(0.602 ns) 3.864 ns input_ctrl:input_control\|check\[0\] 2 REG LCFF_X51_Y19_N1 6 " "Info: 2: + IC(2.378 ns) + CELL(0.602 ns) = 3.864 ns; Loc. = LCFF_X51_Y19_N1; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 38.46 % ) " "Info: Total cell delay = 1.486 ns ( 38.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.378 ns ( 61.54 % ) " "Info: Total interconnect delay = 2.378 ns ( 61.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.864 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.864 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 2.378ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.178 ns" { keyboard_in[3] input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.178 ns" { keyboard_in[3] {} keyboard_in[3]~combout {} input_ctrl:input_control|process_0~7 {} input_ctrl:input_control|check[0]~3 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 6.407ns 0.291ns 0.000ns } { 0.000ns 0.884ns 0.322ns 0.178ns 0.096ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.864 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.864 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 2.378ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock led_14\[9\] led_ctrl:output_control\|assert_signal:assert9\|output 19.822 ns register " "Info: tco from clock \"clock\" to destination pin \"led_14\[9\]\" through register \"led_ctrl:output_control\|assert_signal:assert9\|output\" is 19.822 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 14.057 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 14.057 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2195 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2195; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(12.571 ns) + CELL(0.602 ns) 14.057 ns led_ctrl:output_control\|assert_signal:assert9\|output 2 REG LCFF_X54_Y17_N17 2 " "Info: 2: + IC(12.571 ns) + CELL(0.602 ns) = 14.057 ns; Loc. = LCFF_X54_Y17_N17; Fanout = 2; REG Node = 'led_ctrl:output_control\|assert_signal:assert9\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.173 ns" { clock led_ctrl:output_control|assert_signal:assert9|output } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 10.57 % ) " "Info: Total cell delay = 1.486 ns ( 10.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.571 ns ( 89.43 % ) " "Info: Total interconnect delay = 12.571 ns ( 89.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.057 ns" { clock led_ctrl:output_control|assert_signal:assert9|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.057 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert9|output {} } { 0.000ns 0.000ns 12.571ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.488 ns + Longest register pin " "Info: + Longest register to pin delay is 5.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_ctrl:output_control\|assert_signal:assert9\|output 1 REG LCFF_X54_Y17_N17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X54_Y17_N17; Fanout = 2; REG Node = 'led_ctrl:output_control\|assert_signal:assert9\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_ctrl:output_control|assert_signal:assert9|output } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.658 ns) + CELL(2.830 ns) 5.488 ns led_14\[9\] 2 PIN PIN_T23 0 " "Info: 2: + IC(2.658 ns) + CELL(2.830 ns) = 5.488 ns; Loc. = PIN_T23; Fanout = 0; PIN Node = 'led_14\[9\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.488 ns" { led_ctrl:output_control|assert_signal:assert9|output led_14[9] } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.830 ns ( 51.57 % ) " "Info: Total cell delay = 2.830 ns ( 51.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.658 ns ( 48.43 % ) " "Info: Total interconnect delay = 2.658 ns ( 48.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.488 ns" { led_ctrl:output_control|assert_signal:assert9|output led_14[9] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.488 ns" { led_ctrl:output_control|assert_signal:assert9|output {} led_14[9] {} } { 0.000ns 2.658ns } { 0.000ns 2.830ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.057 ns" { clock led_ctrl:output_control|assert_signal:assert9|output } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.057 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert9|output {} } { 0.000ns 0.000ns 12.571ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.488 ns" { led_ctrl:output_control|assert_signal:assert9|output led_14[9] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.488 ns" { led_ctrl:output_control|assert_signal:assert9|output {} led_14[9] {} } { 0.000ns 2.658ns } { 0.000ns 2.830ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "input_ctrl:input_control\|check\[0\] keyboard_in\[2\] clock -3.447 ns register " "Info: th for register \"input_ctrl:input_control\|check\[0\]\" (data pin = \"keyboard_in\[2\]\", clock pin = \"clock\") is -3.447 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.864 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2195 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2195; CLK Node = 'clock'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.378 ns) + CELL(0.602 ns) 3.864 ns input_ctrl:input_control\|check\[0\] 2 REG LCFF_X51_Y19_N1 6 " "Info: 2: + IC(2.378 ns) + CELL(0.602 ns) = 3.864 ns; Loc. = LCFF_X51_Y19_N1; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.980 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 38.46 % ) " "Info: Total cell delay = 1.486 ns ( 38.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.378 ns ( 61.54 % ) " "Info: Total interconnect delay = 2.378 ns ( 61.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.864 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.864 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 2.378ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.597 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns keyboard_in\[2\] 1 PIN PIN_P23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_P23; Fanout = 2; PIN Node = 'keyboard_in\[2\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard_in[2] } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/processor.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.677 ns) + CELL(0.491 ns) 7.032 ns input_ctrl:input_control\|process_0~7 2 COMB LCCOMB_X51_Y19_N2 2 " "Info: 2: + IC(5.677 ns) + CELL(0.491 ns) = 7.032 ns; Loc. = LCCOMB_X51_Y19_N2; Fanout = 2; COMB Node = 'input_ctrl:input_control\|process_0~7'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.168 ns" { keyboard_in[2] input_ctrl:input_control|process_0~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 7.501 ns input_ctrl:input_control\|check\[0\]~3 3 COMB LCCOMB_X51_Y19_N0 1 " "Info: 3: + IC(0.291 ns) + CELL(0.178 ns) = 7.501 ns; Loc. = LCCOMB_X51_Y19_N0; Fanout = 1; COMB Node = 'input_ctrl:input_control\|check\[0\]~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.597 ns input_ctrl:input_control\|check\[0\] 4 REG LCFF_X51_Y19_N1 6 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.597 ns; Loc. = LCFF_X51_Y19_N1; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.629 ns ( 21.44 % ) " "Info: Total cell delay = 1.629 ns ( 21.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.968 ns ( 78.56 % ) " "Info: Total interconnect delay = 5.968 ns ( 78.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.597 ns" { keyboard_in[2] input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.597 ns" { keyboard_in[2] {} keyboard_in[2]~combout {} input_ctrl:input_control|process_0~7 {} input_ctrl:input_control|check[0]~3 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 5.677ns 0.291ns 0.000ns } { 0.000ns 0.864ns 0.491ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.864 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.864 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 2.378ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.597 ns" { keyboard_in[2] input_ctrl:input_control|process_0~7 input_ctrl:input_control|check[0]~3 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.597 ns" { keyboard_in[2] {} keyboard_in[2]~combout {} input_ctrl:input_control|process_0~7 {} input_ctrl:input_control|check[0]~3 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 5.677ns 0.291ns 0.000ns } { 0.000ns 0.864ns 0.491ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 22:48:46 2013 " "Info: Processing ended: Sat Nov 30 22:48:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 125 s " "Info: Quartus II Full Compilation was successful. 0 errors, 125 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
