;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1 Update 1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x01
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x02
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x02

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x03
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x08
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x08

/* Counter_CounterUDB */
Counter_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
Counter_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
Counter_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
Counter_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
Counter_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Counter_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
Counter_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
Counter_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
Counter_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
Counter_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
Counter_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
Counter_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
Counter_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
Counter_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Counter_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
Counter_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
Counter_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
Counter_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Counter_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Counter_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Counter_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Counter_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Counter_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Counter_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Counter_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Counter_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
Counter_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
Counter_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Counter_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
Counter_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
Counter_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Counter_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Counter_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
Counter_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
Counter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
Counter_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x67
Counter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST

/* D */
D__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
D__0__MASK EQU 0x40
D__0__PC EQU CYREG_PRT2_PC6
D__0__PORT EQU 2
D__0__SHIFT EQU 6
D__AG EQU CYREG_PRT2_AG
D__AMUX EQU CYREG_PRT2_AMUX
D__BIE EQU CYREG_PRT2_BIE
D__BIT_MASK EQU CYREG_PRT2_BIT_MASK
D__BYP EQU CYREG_PRT2_BYP
D__CTL EQU CYREG_PRT2_CTL
D__DM0 EQU CYREG_PRT2_DM0
D__DM1 EQU CYREG_PRT2_DM1
D__DM2 EQU CYREG_PRT2_DM2
D__DR EQU CYREG_PRT2_DR
D__INP_DIS EQU CYREG_PRT2_INP_DIS
D__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
D__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
D__LCD_EN EQU CYREG_PRT2_LCD_EN
D__MASK EQU 0x40
D__PORT EQU 2
D__PRT EQU CYREG_PRT2_PRT
D__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
D__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
D__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
D__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
D__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
D__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
D__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
D__PS EQU CYREG_PRT2_PS
D__SHIFT EQU 6
D__SLW EQU CYREG_PRT2_SLW
DrejRun__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
DrejRun__0__MASK EQU 0x80
DrejRun__0__PC EQU CYREG_PRT2_PC7
DrejRun__0__PORT EQU 2
DrejRun__0__SHIFT EQU 7
DrejRun__AG EQU CYREG_PRT2_AG
DrejRun__AMUX EQU CYREG_PRT2_AMUX
DrejRun__BIE EQU CYREG_PRT2_BIE
DrejRun__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DrejRun__BYP EQU CYREG_PRT2_BYP
DrejRun__CTL EQU CYREG_PRT2_CTL
DrejRun__DM0 EQU CYREG_PRT2_DM0
DrejRun__DM1 EQU CYREG_PRT2_DM1
DrejRun__DM2 EQU CYREG_PRT2_DM2
DrejRun__DR EQU CYREG_PRT2_DR
DrejRun__INP_DIS EQU CYREG_PRT2_INP_DIS
DrejRun__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DrejRun__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DrejRun__LCD_EN EQU CYREG_PRT2_LCD_EN
DrejRun__MASK EQU 0x80
DrejRun__PORT EQU 2
DrejRun__PRT EQU CYREG_PRT2_PRT
DrejRun__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DrejRun__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DrejRun__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DrejRun__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DrejRun__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DrejRun__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DrejRun__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DrejRun__PS EQU CYREG_PRT2_PS
DrejRun__SHIFT EQU 7
DrejRun__SLW EQU CYREG_PRT2_SLW

/* Echo */
Echo__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Echo__0__MASK EQU 0x20
Echo__0__PC EQU CYREG_IO_PC_PRT15_PC5
Echo__0__PORT EQU 15
Echo__0__SHIFT EQU 5
Echo__AG EQU CYREG_PRT15_AG
Echo__AMUX EQU CYREG_PRT15_AMUX
Echo__BIE EQU CYREG_PRT15_BIE
Echo__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Echo__BYP EQU CYREG_PRT15_BYP
Echo__CTL EQU CYREG_PRT15_CTL
Echo__DM0 EQU CYREG_PRT15_DM0
Echo__DM1 EQU CYREG_PRT15_DM1
Echo__DM2 EQU CYREG_PRT15_DM2
Echo__DR EQU CYREG_PRT15_DR
Echo__INP_DIS EQU CYREG_PRT15_INP_DIS
Echo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Echo__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Echo__LCD_EN EQU CYREG_PRT15_LCD_EN
Echo__MASK EQU 0x20
Echo__PORT EQU 15
Echo__PRT EQU CYREG_PRT15_PRT
Echo__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Echo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Echo__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Echo__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Echo__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Echo__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Echo__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Echo__PS EQU CYREG_PRT15_PS
Echo__SHIFT EQU 5
Echo__SLW EQU CYREG_PRT15_SLW

/* Enable */
Enable__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Enable__0__MASK EQU 0x40
Enable__0__PC EQU CYREG_PRT1_PC6
Enable__0__PORT EQU 1
Enable__0__SHIFT EQU 6
Enable__AG EQU CYREG_PRT1_AG
Enable__AMUX EQU CYREG_PRT1_AMUX
Enable__BIE EQU CYREG_PRT1_BIE
Enable__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Enable__BYP EQU CYREG_PRT1_BYP
Enable__CTL EQU CYREG_PRT1_CTL
Enable__DM0 EQU CYREG_PRT1_DM0
Enable__DM1 EQU CYREG_PRT1_DM1
Enable__DM2 EQU CYREG_PRT1_DM2
Enable__DR EQU CYREG_PRT1_DR
Enable__INP_DIS EQU CYREG_PRT1_INP_DIS
Enable__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Enable__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Enable__LCD_EN EQU CYREG_PRT1_LCD_EN
Enable__MASK EQU 0x40
Enable__PORT EQU 1
Enable__PRT EQU CYREG_PRT1_PRT
Enable__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Enable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Enable__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Enable__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Enable__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Enable__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Enable__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Enable__PS EQU CYREG_PRT1_PS
Enable__SHIFT EQU 6
Enable__SLW EQU CYREG_PRT1_SLW

/* I2C_1 */
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
I2C_1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B0_UDB05_A0
I2C_1_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B0_UDB05_A1
I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B0_UDB05_D0
I2C_1_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B0_UDB05_D1
I2C_1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
I2C_1_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B0_UDB05_F0
I2C_1_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B0_UDB05_F1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
I2C_1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
I2C_1_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
I2C_1_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
I2C_1_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
I2C_1_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B0_UDB06_A0
I2C_1_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B0_UDB06_A1
I2C_1_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
I2C_1_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B0_UDB06_D0
I2C_1_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B0_UDB06_D1
I2C_1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
I2C_1_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
I2C_1_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B0_UDB06_F0
I2C_1_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B0_UDB06_F1
I2C_1_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_1_bI2C_UDB_StsReg__0__POS EQU 0
I2C_1_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_1_bI2C_UDB_StsReg__1__POS EQU 1
I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
I2C_1_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
I2C_1_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C_1_bI2C_UDB_StsReg__2__POS EQU 2
I2C_1_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_1_bI2C_UDB_StsReg__3__POS EQU 3
I2C_1_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C_1_bI2C_UDB_StsReg__4__POS EQU 4
I2C_1_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_1_bI2C_UDB_StsReg__5__POS EQU 5
I2C_1_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C_1_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B1_UDB07_MSK
I2C_1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
I2C_1_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B1_UDB07_ST
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB04_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
I2C_1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x01
I2C_1_I2C_IRQ__INTC_NUMBER EQU 0
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LED */
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LED__0__MASK EQU 0x01
LED__0__PC EQU CYREG_PRT2_PC0
LED__0__PORT EQU 2
LED__0__SHIFT EQU 0
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x01
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 0
LED__SLW EQU CYREG_PRT2_SLW

/* MOR */
MOR__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
MOR__0__MASK EQU 0x02
MOR__0__PC EQU CYREG_PRT2_PC1
MOR__0__PORT EQU 2
MOR__0__SHIFT EQU 1
MOR__AG EQU CYREG_PRT2_AG
MOR__AMUX EQU CYREG_PRT2_AMUX
MOR__BIE EQU CYREG_PRT2_BIE
MOR__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MOR__BYP EQU CYREG_PRT2_BYP
MOR__CTL EQU CYREG_PRT2_CTL
MOR__DM0 EQU CYREG_PRT2_DM0
MOR__DM1 EQU CYREG_PRT2_DM1
MOR__DM2 EQU CYREG_PRT2_DM2
MOR__DR EQU CYREG_PRT2_DR
MOR__INP_DIS EQU CYREG_PRT2_INP_DIS
MOR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MOR__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MOR__LCD_EN EQU CYREG_PRT2_LCD_EN
MOR__MASK EQU 0x02
MOR__PORT EQU 2
MOR__PRT EQU CYREG_PRT2_PRT
MOR__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MOR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MOR__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MOR__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MOR__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MOR__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MOR__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MOR__PS EQU CYREG_PRT2_PS
MOR__SHIFT EQU 1
MOR__SLW EQU CYREG_PRT2_SLW

/* RST_1 */
RST_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
RST_1__0__MASK EQU 0x08
RST_1__0__PC EQU CYREG_PRT12_PC3
RST_1__0__PORT EQU 12
RST_1__0__SHIFT EQU 3
RST_1__AG EQU CYREG_PRT12_AG
RST_1__BIE EQU CYREG_PRT12_BIE
RST_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RST_1__BYP EQU CYREG_PRT12_BYP
RST_1__DM0 EQU CYREG_PRT12_DM0
RST_1__DM1 EQU CYREG_PRT12_DM1
RST_1__DM2 EQU CYREG_PRT12_DM2
RST_1__DR EQU CYREG_PRT12_DR
RST_1__INP_DIS EQU CYREG_PRT12_INP_DIS
RST_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RST_1__MASK EQU 0x08
RST_1__PORT EQU 12
RST_1__PRT EQU CYREG_PRT12_PRT
RST_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RST_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RST_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RST_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RST_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RST_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RST_1__PS EQU CYREG_PRT12_PS
RST_1__SHIFT EQU 3
RST_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RST_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RST_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RST_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RST_1__SLW EQU CYREG_PRT12_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* SCL_1 */
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
SCL_1__0__MASK EQU 0x04
SCL_1__0__PC EQU CYREG_PRT12_PC2
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 2
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x04
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 2
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

/* SDA_1 */
SDA_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
SDA_1__0__MASK EQU 0x04
SDA_1__0__PC EQU CYREG_PRT0_PC2
SDA_1__0__PORT EQU 0
SDA_1__0__SHIFT EQU 2
SDA_1__AG EQU CYREG_PRT0_AG
SDA_1__AMUX EQU CYREG_PRT0_AMUX
SDA_1__BIE EQU CYREG_PRT0_BIE
SDA_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SDA_1__BYP EQU CYREG_PRT0_BYP
SDA_1__CTL EQU CYREG_PRT0_CTL
SDA_1__DM0 EQU CYREG_PRT0_DM0
SDA_1__DM1 EQU CYREG_PRT0_DM1
SDA_1__DM2 EQU CYREG_PRT0_DM2
SDA_1__DR EQU CYREG_PRT0_DR
SDA_1__INP_DIS EQU CYREG_PRT0_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SDA_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SDA_1__LCD_EN EQU CYREG_PRT0_LCD_EN
SDA_1__MASK EQU 0x04
SDA_1__PORT EQU 0
SDA_1__PRT EQU CYREG_PRT0_PRT
SDA_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SDA_1__PS EQU CYREG_PRT0_PS
SDA_1__SHIFT EQU 2
SDA_1__SLW EQU CYREG_PRT0_SLW

/* Sonic_Sensor */
Sonic_Sensor__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Sonic_Sensor__0__MASK EQU 0x80
Sonic_Sensor__0__PC EQU CYREG_PRT1_PC7
Sonic_Sensor__0__PORT EQU 1
Sonic_Sensor__0__SHIFT EQU 7
Sonic_Sensor__AG EQU CYREG_PRT1_AG
Sonic_Sensor__AMUX EQU CYREG_PRT1_AMUX
Sonic_Sensor__BIE EQU CYREG_PRT1_BIE
Sonic_Sensor__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Sonic_Sensor__BYP EQU CYREG_PRT1_BYP
Sonic_Sensor__CTL EQU CYREG_PRT1_CTL
Sonic_Sensor__DM0 EQU CYREG_PRT1_DM0
Sonic_Sensor__DM1 EQU CYREG_PRT1_DM1
Sonic_Sensor__DM2 EQU CYREG_PRT1_DM2
Sonic_Sensor__DR EQU CYREG_PRT1_DR
Sonic_Sensor__INP_DIS EQU CYREG_PRT1_INP_DIS
Sonic_Sensor__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Sonic_Sensor__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Sonic_Sensor__LCD_EN EQU CYREG_PRT1_LCD_EN
Sonic_Sensor__MASK EQU 0x80
Sonic_Sensor__PORT EQU 1
Sonic_Sensor__PRT EQU CYREG_PRT1_PRT
Sonic_Sensor__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Sonic_Sensor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Sonic_Sensor__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Sonic_Sensor__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Sonic_Sensor__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Sonic_Sensor__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Sonic_Sensor__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Sonic_Sensor__PS EQU CYREG_PRT1_PS
Sonic_Sensor__SHIFT EQU 7
Sonic_Sensor__SLW EQU CYREG_PRT1_SLW

/* Trigger */
Trigger__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Trigger__0__MASK EQU 0x10
Trigger__0__PC EQU CYREG_IO_PC_PRT15_PC4
Trigger__0__PORT EQU 15
Trigger__0__SHIFT EQU 4
Trigger__AG EQU CYREG_PRT15_AG
Trigger__AMUX EQU CYREG_PRT15_AMUX
Trigger__BIE EQU CYREG_PRT15_BIE
Trigger__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Trigger__BYP EQU CYREG_PRT15_BYP
Trigger__CTL EQU CYREG_PRT15_CTL
Trigger__DM0 EQU CYREG_PRT15_DM0
Trigger__DM1 EQU CYREG_PRT15_DM1
Trigger__DM2 EQU CYREG_PRT15_DM2
Trigger__DR EQU CYREG_PRT15_DR
Trigger__INP_DIS EQU CYREG_PRT15_INP_DIS
Trigger__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Trigger__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Trigger__LCD_EN EQU CYREG_PRT15_LCD_EN
Trigger__MASK EQU 0x10
Trigger__PORT EQU 15
Trigger__PRT EQU CYREG_PRT15_PRT
Trigger__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Trigger__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Trigger__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Trigger__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Trigger__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Trigger__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Trigger__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Trigger__PS EQU CYREG_PRT15_PS
Trigger__SHIFT EQU 4
Trigger__SLW EQU CYREG_PRT15_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* UART_1_BUART */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB06_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB06_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB06_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB06_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB06_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB06_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB05_ST

/* UART_1_IntClock */
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x02
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x04
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x04

/* VCC */
VCC__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
VCC__0__MASK EQU 0x20
VCC__0__PC EQU CYREG_PRT1_PC5
VCC__0__PORT EQU 1
VCC__0__SHIFT EQU 5
VCC__AG EQU CYREG_PRT1_AG
VCC__AMUX EQU CYREG_PRT1_AMUX
VCC__BIE EQU CYREG_PRT1_BIE
VCC__BIT_MASK EQU CYREG_PRT1_BIT_MASK
VCC__BYP EQU CYREG_PRT1_BYP
VCC__CTL EQU CYREG_PRT1_CTL
VCC__DM0 EQU CYREG_PRT1_DM0
VCC__DM1 EQU CYREG_PRT1_DM1
VCC__DM2 EQU CYREG_PRT1_DM2
VCC__DR EQU CYREG_PRT1_DR
VCC__INP_DIS EQU CYREG_PRT1_INP_DIS
VCC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
VCC__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
VCC__LCD_EN EQU CYREG_PRT1_LCD_EN
VCC__MASK EQU 0x20
VCC__PORT EQU 1
VCC__PRT EQU CYREG_PRT1_PRT
VCC__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
VCC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
VCC__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
VCC__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
VCC__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
VCC__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
VCC__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
VCC__PS EQU CYREG_PRT1_PS
VCC__SHIFT EQU 5
VCC__SLW EQU CYREG_PRT1_SLW

/* isr_UART_1_RX */
isr_UART_1_RX__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UART_1_RX__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UART_1_RX__INTC_MASK EQU 0x02
isr_UART_1_RX__INTC_NUMBER EQU 1
isr_UART_1_RX__INTC_PRIOR_NUM EQU 7
isr_UART_1_RX__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_UART_1_RX__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UART_1_RX__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* motorMode */
motorMode__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
motorMode__0__MASK EQU 0x20
motorMode__0__PC EQU CYREG_PRT2_PC5
motorMode__0__PORT EQU 2
motorMode__0__SHIFT EQU 5
motorMode__AG EQU CYREG_PRT2_AG
motorMode__AMUX EQU CYREG_PRT2_AMUX
motorMode__BIE EQU CYREG_PRT2_BIE
motorMode__BIT_MASK EQU CYREG_PRT2_BIT_MASK
motorMode__BYP EQU CYREG_PRT2_BYP
motorMode__CTL EQU CYREG_PRT2_CTL
motorMode__DM0 EQU CYREG_PRT2_DM0
motorMode__DM1 EQU CYREG_PRT2_DM1
motorMode__DM2 EQU CYREG_PRT2_DM2
motorMode__DR EQU CYREG_PRT2_DR
motorMode__INP_DIS EQU CYREG_PRT2_INP_DIS
motorMode__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
motorMode__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
motorMode__LCD_EN EQU CYREG_PRT2_LCD_EN
motorMode__MASK EQU 0x20
motorMode__PORT EQU 2
motorMode__PRT EQU CYREG_PRT2_PRT
motorMode__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
motorMode__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
motorMode__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
motorMode__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
motorMode__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
motorMode__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
motorMode__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
motorMode__PS EQU CYREG_PRT2_PS
motorMode__SHIFT EQU 5
motorMode__SLW EQU CYREG_PRT2_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
