Analysis & Synthesis report for pico_axilite
Sun Mar 10 09:44:52 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|mem_wordsize
 11. State Machine - |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpu_state
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Added for RAM Pass-Through Logic
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for pico_qsys:u0|pico_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ndd1:auto_generated
 20. Source assignments for pico_qsys:u0|pico_qsys_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_blc1:auto_generated
 21. Source assignments for pico_qsys:u0|pico_qsys_uart_0:uart_0
 22. Source assignments for pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 23. Source assignments for pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_demux:cmd_demux
 24. Source assignments for pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_demux:cmd_demux_001
 25. Source assignments for pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux
 26. Source assignments for pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux_001
 27. Source assignments for pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux_002
 28. Source assignments for pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux_003
 29. Source assignments for pico_qsys:u0|altera_reset_controller:rst_controller
 30. Source assignments for pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 31. Source assignments for pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 32. Source assignments for pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_j6d1:auto_generated
 33. Source assignments for pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_j6d1:auto_generated
 34. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_onchip_memory2_0:onchip_memory2_0
 35. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 36. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_onchip_memory2_1:onchip_memory2_1
 37. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram
 38. Parameter Settings for User Entity Instance: pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0
 39. Parameter Settings for User Entity Instance: pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut
 40. Parameter Settings for User Entity Instance: pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core
 41. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 42. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 43. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator
 44. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator
 45. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
 46. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:pico_axilite_0_altera_axi4lite_master_agent
 47. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 48. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 49. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 50. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo
 51. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent
 52. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 53. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo
 54. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rdata_fifo
 55. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent
 56. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 57. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo
 58. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo
 59. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
 60. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 61. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
 62. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo
 63. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router:router|pico_qsys_mm_interconnect_0_router_default_decode:the_default_decode
 64. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router:router_001|pico_qsys_mm_interconnect_0_router_default_decode:the_default_decode
 65. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router_002:router_002|pico_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
 66. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router_002:router_003|pico_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
 67. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router_002:router_004|pico_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
 68. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router_002:router_005|pico_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
 69. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
 70. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 71. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
 72. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 73. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
 74. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 75. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
 76. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 77. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 78. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 79. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
 80. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 81. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 82. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 83. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 84. Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 85. Parameter Settings for User Entity Instance: pico_qsys:u0|altera_reset_controller:rst_controller
 86. Parameter Settings for User Entity Instance: pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 87. Parameter Settings for User Entity Instance: pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 88. Parameter Settings for Inferred Entity Instance: pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0
 89. Parameter Settings for Inferred Entity Instance: pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1
 90. altsyncram Parameter Settings by Entity Instance
 91. Port Connectivity Checks: "pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 92. Port Connectivity Checks: "pico_qsys:u0|altera_reset_controller:rst_controller"
 93. Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 94. Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 95. Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router_002:router_002|pico_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode"
 96. Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router:router|pico_qsys_mm_interconnect_0_router_default_decode:the_default_decode"
 97. Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo"
 98. Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
 99. Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
100. Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo"
101. Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo"
102. Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent"
103. Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rdata_fifo"
104. Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo"
105. Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent"
106. Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo"
107. Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
108. Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
109. Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:pico_axilite_0_altera_axi4lite_master_agent"
110. Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
111. Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator"
112. Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator"
113. Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
114. Port Connectivity Checks: "pico_qsys:u0|pico_qsys_uart_0:uart_0"
115. Port Connectivity Checks: "pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"
116. Port Connectivity Checks: "pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut"
117. Port Connectivity Checks: "pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0"
118. Post-Synthesis Netlist Statistics for Top Partition
119. Elapsed Time Per Partition
120. Analysis & Synthesis Messages
121. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 10 09:44:52 2019       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; pico_axilite                                ;
; Top-level Entity Name              ; pico_axilite_top                            ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 2,358                                       ;
;     Total combinational functions  ; 2,123                                       ;
;     Dedicated logic registers      ; 1,001                                       ;
; Total registers                    ; 1001                                        ;
; Total pins                         ; 12                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 264,192                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M08SAM153C8G     ;                    ;
; Top-level entity name                                                      ; pico_axilite_top   ; pico_axilite       ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                                                                                              ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                  ; Library   ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------+
; picorv32.v                                                                                                                    ; yes             ; User Verilog HDL File                  ; /home/z/Desktop/pico_axilite_qsys/picorv32.v                                                                                  ;           ;
; pico_axilite_top.v                                                                                                            ; yes             ; User Verilog HDL File                  ; /home/z/Desktop/pico_axilite_qsys/pico_axilite_top.v                                                                          ;           ;
; pico_tb.v                                                                                                                     ; yes             ; User Verilog HDL File                  ; /home/z/Desktop/pico_axilite_qsys/pico_tb.v                                                                                   ;           ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v                                                                 ; yes             ; Auto-Found Verilog HDL File            ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v                                                                 ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_avalon_sc_fifo.v                                          ; yes             ; Auto-Found Verilog HDL File            ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_avalon_sc_fifo.v                                          ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File      ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv                                      ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_axi_master_ni.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File      ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_axi_master_ni.sv                                   ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_burst_uncompressor.sv                              ; yes             ; Auto-Found SystemVerilog HDL File      ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_burst_uncompressor.sv                              ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_slave_agent.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File      ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_slave_agent.sv                                     ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_slave_translator.sv                                ; yes             ; Auto-Found SystemVerilog HDL File      ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_slave_translator.sv                                ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_controller.v                                        ; yes             ; Auto-Found Verilog HDL File            ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_controller.v                                        ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_synchronizer.v                                      ; yes             ; Auto-Found Verilog HDL File            ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_synchronizer.v                                      ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_irq_mapper.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File      ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_irq_mapper.sv                                          ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v                                    ; yes             ; Auto-Found Verilog HDL File            ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v                                    ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; Auto-Found Verilog HDL File            ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter.v                  ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File      ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File      ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_demux.sv                         ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File      ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_mux.sv                           ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv                            ; yes             ; Auto-Found SystemVerilog HDL File      ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv                            ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv                        ; yes             ; Auto-Found SystemVerilog HDL File      ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv                        ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_demux.sv                         ; yes             ; Auto-Found SystemVerilog HDL File      ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_demux.sv                         ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_mux.sv                           ; yes             ; Auto-Found SystemVerilog HDL File      ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_mux.sv                           ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_onchip_memory2_0.v                                     ; yes             ; Auto-Found Verilog HDL File            ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_onchip_memory2_0.v                                     ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_onchip_memory2_1.v                                     ; yes             ; Auto-Found Verilog HDL File            ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_onchip_memory2_1.v                                     ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_pio_0.v                                                ; yes             ; Auto-Found Verilog HDL File            ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_pio_0.v                                                ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v                                               ; yes             ; Auto-Found Verilog HDL File            ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v                                               ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v                                                       ; yes             ; Auto-Found Verilog HDL File            ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v                                                       ; pico_qsys ;
; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v                                           ; yes             ; Auto-Found Verilog HDL File            ; /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v                                           ; pico_qsys ;
; altsyncram.tdf                                                                                                                ; yes             ; Megafunction                           ; /home/z/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                       ;           ;
; stratix_ram_block.inc                                                                                                         ; yes             ; Megafunction                           ; /home/z/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                ;           ;
; lpm_mux.inc                                                                                                                   ; yes             ; Megafunction                           ; /home/z/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                          ;           ;
; lpm_decode.inc                                                                                                                ; yes             ; Megafunction                           ; /home/z/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                       ;           ;
; aglobal160.inc                                                                                                                ; yes             ; Megafunction                           ; /home/z/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                       ;           ;
; a_rdenreg.inc                                                                                                                 ; yes             ; Megafunction                           ; /home/z/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                        ;           ;
; altrom.inc                                                                                                                    ; yes             ; Megafunction                           ; /home/z/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                           ;           ;
; altram.inc                                                                                                                    ; yes             ; Megafunction                           ; /home/z/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                           ;           ;
; altdpram.inc                                                                                                                  ; yes             ; Megafunction                           ; /home/z/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                         ;           ;
; db/altsyncram_ndd1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction            ; /home/z/Desktop/pico_axilite_qsys/db/altsyncram_ndd1.tdf                                                                      ;           ;
; /home/z/Desktop/utility/hx8kdemo_fw.hex                                                                                       ; yes             ; Auto-Found Memory Initialization File  ; /home/z/Desktop/utility/hx8kdemo_fw.hex                                                                                       ;           ;
; db/altsyncram_blc1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction            ; /home/z/Desktop/pico_axilite_qsys/db/altsyncram_blc1.tdf                                                                      ;           ;
; altera_std_synchronizer.v                                                                                                     ; yes             ; Megafunction                           ; /home/z/altera_lite/16.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                            ;           ;
; db/altsyncram_j6d1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction            ; /home/z/Desktop/pico_axilite_qsys/db/altsyncram_j6d1.tdf                                                                      ;           ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,358     ;
;                                             ;           ;
; Total combinational functions               ; 2123      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1115      ;
;     -- 3 input functions                    ; 556       ;
;     -- <=2 input functions                  ; 452       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1736      ;
;     -- arithmetic mode                      ; 387       ;
;                                             ;           ;
; Total registers                             ; 1001      ;
;     -- Dedicated logic registers            ; 1001      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 12        ;
; Total memory bits                           ; 264192    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 1129      ;
; Total fan-out                               ; 12195     ;
; Average fan-out                             ; 3.72      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; Compilation Hierarchy Node                                               ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                            ; Entity Name                           ; Library Name ;
+--------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
; |pico_axilite_top                                                        ; 2123 (1)          ; 1001 (0)     ; 264192      ; 0          ; 0            ; 0       ; 0         ; 12   ; 0            ; 0          ; |pico_axilite_top                                                                                                                                                              ; pico_axilite_top                      ; work         ;
;    |pico_qsys:u0|                                                        ; 2122 (0)          ; 1001 (0)     ; 264192      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0                                                                                                                                                 ; pico_qsys                             ; pico_qsys    ;
;       |altera_reset_controller:rst_controller|                           ; 6 (5)             ; 16 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|altera_reset_controller:rst_controller                                                                                                          ; altera_reset_controller               ; pico_qsys    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                           ; altera_reset_synchronizer             ; pico_qsys    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                    ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                               ; altera_reset_synchronizer             ; pico_qsys    ;
;       |pico_qsys_mm_interconnect_0:mm_interconnect_0|                    ; 454 (0)           ; 252 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                   ; pico_qsys_mm_interconnect_0           ; pico_qsys    ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|    ; 37 (37)           ; 66 (66)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                        ; altera_avalon_sc_fifo                 ; pico_qsys    ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|      ; 9 (9)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                          ; altera_avalon_sc_fifo                 ; pico_qsys    ;
;          |altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rdata_fifo|    ; 37 (37)           ; 66 (66)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rdata_fifo                                        ; altera_avalon_sc_fifo                 ; pico_qsys    ;
;          |altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|      ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo                                          ; altera_avalon_sc_fifo                 ; pico_qsys    ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|               ; 13 (13)           ; 18 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo                                                   ; altera_avalon_sc_fifo                 ; pico_qsys    ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                 ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                     ; altera_avalon_sc_fifo                 ; pico_qsys    ;
;          |altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|              ; 15 (15)           ; 22 (22)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo                                                  ; altera_avalon_sc_fifo                 ; pico_qsys    ;
;          |altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|                ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                    ; altera_avalon_sc_fifo                 ; pico_qsys    ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|           ; 5 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                               ; altera_merlin_slave_agent             ; pico_qsys    ;
;             |altera_merlin_burst_uncompressor:uncompressor|              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ; altera_merlin_burst_uncompressor      ; pico_qsys    ;
;          |altera_merlin_slave_agent:onchip_memory2_1_s1_agent|           ; 7 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent                                               ; altera_merlin_slave_agent             ; pico_qsys    ;
;             |altera_merlin_burst_uncompressor:uncompressor|              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ; altera_merlin_burst_uncompressor      ; pico_qsys    ;
;          |altera_merlin_slave_agent:pio_0_s1_agent|                      ; 6 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                          ; altera_merlin_slave_agent             ; pico_qsys    ;
;             |altera_merlin_burst_uncompressor:uncompressor|              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor            ; altera_merlin_burst_uncompressor      ; pico_qsys    ;
;          |altera_merlin_slave_agent:uart_0_s1_agent|                     ; 7 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent                                                         ; altera_merlin_slave_agent             ; pico_qsys    ;
;             |altera_merlin_burst_uncompressor:uncompressor|              ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor           ; altera_merlin_burst_uncompressor      ; pico_qsys    ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator| ; 1 (1)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                     ; altera_merlin_slave_translator        ; pico_qsys    ;
;          |altera_merlin_slave_translator:onchip_memory2_1_s1_translator| ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator                                     ; altera_merlin_slave_translator        ; pico_qsys    ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|            ; 6 (6)             ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                ; altera_merlin_slave_translator        ; pico_qsys    ;
;          |altera_merlin_slave_translator:uart_0_s1_translator|           ; 6 (6)             ; 14 (14)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                               ; altera_merlin_slave_translator        ; pico_qsys    ;
;          |pico_qsys_mm_interconnect_0_cmd_demux:cmd_demux_001|           ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_demux:cmd_demux_001                                               ; pico_qsys_mm_interconnect_0_cmd_demux ; pico_qsys    ;
;          |pico_qsys_mm_interconnect_0_cmd_demux:cmd_demux|               ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                   ; pico_qsys_mm_interconnect_0_cmd_demux ; pico_qsys    ;
;          |pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|               ; 57 (52)           ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001                                                   ; pico_qsys_mm_interconnect_0_cmd_mux   ; pico_qsys    ;
;             |altera_merlin_arbitrator:arb|                               ; 5 (5)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                      ; altera_merlin_arbitrator              ; pico_qsys    ;
;          |pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|               ; 17 (12)           ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002                                                   ; pico_qsys_mm_interconnect_0_cmd_mux   ; pico_qsys    ;
;             |altera_merlin_arbitrator:arb|                               ; 5 (5)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                      ; altera_merlin_arbitrator              ; pico_qsys    ;
;          |pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|               ; 10 (5)            ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003                                                   ; pico_qsys_mm_interconnect_0_cmd_mux   ; pico_qsys    ;
;             |altera_merlin_arbitrator:arb|                               ; 5 (5)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                      ; altera_merlin_arbitrator              ; pico_qsys    ;
;          |pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux|                   ; 55 (51)           ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                       ; pico_qsys_mm_interconnect_0_cmd_mux   ; pico_qsys    ;
;             |altera_merlin_arbitrator:arb|                               ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                          ; altera_merlin_arbitrator              ; pico_qsys    ;
;          |pico_qsys_mm_interconnect_0_router:router|                     ; 8 (8)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router:router                                                         ; pico_qsys_mm_interconnect_0_router    ; pico_qsys    ;
;          |pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux_001|           ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux_001                                               ; pico_qsys_mm_interconnect_0_rsp_demux ; pico_qsys    ;
;          |pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux_002|           ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux_002                                               ; pico_qsys_mm_interconnect_0_rsp_demux ; pico_qsys    ;
;          |pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux_003|           ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux_003                                               ; pico_qsys_mm_interconnect_0_rsp_demux ; pico_qsys    ;
;          |pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux|               ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                   ; pico_qsys_mm_interconnect_0_rsp_demux ; pico_qsys    ;
;          |pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux_001|               ; 114 (114)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux_001                                                   ; pico_qsys_mm_interconnect_0_rsp_mux   ; pico_qsys    ;
;       |pico_qsys_onchip_memory2_0:onchip_memory2_0|                      ; 0 (0)             ; 0 (0)        ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_onchip_memory2_0:onchip_memory2_0                                                                                                     ; pico_qsys_onchip_memory2_0            ; pico_qsys    ;
;          |altsyncram:the_altsyncram|                                     ; 0 (0)             ; 0 (0)        ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                           ; altsyncram                            ; work         ;
;             |altsyncram_ndd1:auto_generated|                             ; 0 (0)             ; 0 (0)        ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ndd1:auto_generated                                            ; altsyncram_ndd1                       ; work         ;
;       |pico_qsys_onchip_memory2_1:onchip_memory2_1|                      ; 0 (0)             ; 0 (0)        ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_onchip_memory2_1:onchip_memory2_1                                                                                                     ; pico_qsys_onchip_memory2_1            ; pico_qsys    ;
;          |altsyncram:the_altsyncram|                                     ; 0 (0)             ; 0 (0)        ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram                                                                           ; altsyncram                            ; work         ;
;             |altsyncram_blc1:auto_generated|                             ; 0 (0)             ; 0 (0)        ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_blc1:auto_generated                                            ; altsyncram_blc1                       ; work         ;
;       |pico_qsys_pio_0:pio_0|                                            ; 11 (11)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_pio_0:pio_0                                                                                                                           ; pico_qsys_pio_0                       ; pico_qsys    ;
;       |pico_qsys_uart_0:uart_0|                                          ; 113 (0)           ; 89 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_uart_0:uart_0                                                                                                                         ; pico_qsys_uart_0                      ; pico_qsys    ;
;          |pico_qsys_uart_0_regs:the_pico_qsys_uart_0_regs|               ; 36 (36)           ; 28 (28)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_regs:the_pico_qsys_uart_0_regs                                                                         ; pico_qsys_uart_0_regs                 ; pico_qsys    ;
;          |pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx|                   ; 42 (42)           ; 36 (34)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx                                                                             ; pico_qsys_uart_0_rx                   ; pico_qsys    ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|        ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                         ; altera_std_synchronizer               ; work         ;
;          |pico_qsys_uart_0_tx:the_pico_qsys_uart_0_tx|                   ; 35 (35)           ; 25 (25)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_tx:the_pico_qsys_uart_0_tx                                                                             ; pico_qsys_uart_0_tx                   ; pico_qsys    ;
;       |picorv32_axi_wrapper:pico_axilite_0|                              ; 1538 (0)          ; 636 (0)      ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0                                                                                                             ; picorv32_axi_wrapper                  ; pico_qsys    ;
;          |picorv32_axi:uut|                                              ; 1538 (0)          ; 636 (0)      ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut                                                                                            ; picorv32_axi                          ; pico_qsys    ;
;             |picorv32:picorv32_core|                                     ; 1520 (1520)       ; 632 (632)    ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core                                                                     ; picorv32                              ; pico_qsys    ;
;                |altsyncram:cpuregs_rtl_0|                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0                                            ; altsyncram                            ; work         ;
;                   |altsyncram_j6d1:auto_generated|                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_j6d1:auto_generated             ; altsyncram_j6d1                       ; work         ;
;                |altsyncram:cpuregs_rtl_1|                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1                                            ; altsyncram                            ; work         ;
;                   |altsyncram_j6d1:auto_generated|                       ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_j6d1:auto_generated             ; altsyncram_j6d1                       ; work         ;
;             |picorv32_axi_adapter:axi_adapter|                           ; 18 (18)           ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32_axi_adapter:axi_adapter                                                           ; picorv32_axi_adapter                  ; pico_qsys    ;
+--------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+
; Name                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+
; pico_qsys:u0|pico_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ndd1:auto_generated|ALTSYNCRAM                                ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; /home/z/Desktop/utility/hx8kdemo_fw.hex ;
; pico_qsys:u0|pico_qsys_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_blc1:auto_generated|ALTSYNCRAM                                ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; pico_qsys_onchip_memory2_1.hex          ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_j6d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                    ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_j6d1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+
; Vendor ; IP Core Name                   ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                ; IP Include File                                  ;
+--------+--------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+
; N/A    ; Qsys                           ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0                                                                                                                                                                                                 ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_irq_mapper              ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_irq_mapper:irq_mapper                                                                                                                                                                 ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_mm_interconnect         ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                   ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_avalon_st_adapter       ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                   ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; error_adapter                  ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_avalon_st_adapter       ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                               ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; error_adapter                  ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_avalon_st_adapter       ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                               ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; error_adapter                  ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_avalon_st_adapter       ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                               ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; error_adapter                  ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                   ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                               ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_multiplexer      ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                       ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_multiplexer      ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                   ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_multiplexer      ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                   ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_multiplexer      ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                   ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_slave_agent      ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                               ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                        ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                          ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_slave_translator ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                     ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_slave_agent      ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent                                                                                               ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rdata_fifo                                                                                        ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo                                                                                          ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_slave_translator ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator                                                                                     ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_axi_master_ni    ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:pico_axilite_0_altera_axi4lite_master_agent                                                                           ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_slave_agent      ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                          ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo                                                                                                   ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                     ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_slave_translator ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_router           ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router:router                                                                                                         ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_router           ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router:router_001                                                                                                     ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_router           ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router_002:router_002                                                                                                 ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_router           ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router_002:router_003                                                                                                 ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_router           ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router_002:router_004                                                                                                 ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_router           ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router_002:router_005                                                                                                 ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                   ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                               ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                               ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer    ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                               ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_multiplexer      ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                       ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_multiplexer      ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                   ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_slave_agent      ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent                                                                                                         ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo                                                                                                  ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo          ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                    ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_merlin_slave_translator ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                               ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_avalon_onchip_memory2   ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_onchip_memory2_0:onchip_memory2_0                                                                                                                                                     ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_avalon_onchip_memory2   ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_onchip_memory2_1:onchip_memory2_1                                                                                                                                                     ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_avalon_pio              ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_pio_0:pio_0                                                                                                                                                                           ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_reset_controller        ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|altera_reset_controller:rst_controller                                                                                                                                                          ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
; Altera ; altera_avalon_uart             ; 16.0    ; N/A          ; N/A          ; |pico_axilite_top|pico_qsys:u0|pico_qsys_uart_0:uart_0                                                                                                                                                                         ; /home/z/Desktop/pico_axilite_qsys/pico_qsys.qsys ;
+--------+--------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|mem_wordsize ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------+
; Name            ; mem_wordsize.00 ; mem_wordsize.10 ; mem_wordsize.01                                                                   ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------+
; mem_wordsize.00 ; 0               ; 0               ; 0                                                                                 ;
; mem_wordsize.01 ; 1               ; 0               ; 1                                                                                 ;
; mem_wordsize.10 ; 1               ; 1               ; 0                                                                                 ;
+-----------------+-----------------+-----------------+-----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpu_state                                                                                                                       ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+
; Name                       ; cpu_state.cpu_state_trap ; cpu_state.cpu_state_fetch ; cpu_state.cpu_state_ld_rs1 ; cpu_state.cpu_state_ld_rs2 ; cpu_state.cpu_state_exec ; cpu_state.cpu_state_shift ; cpu_state.cpu_state_stmem ; cpu_state.cpu_state_ldmem ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+
; cpu_state.cpu_state_trap   ; 0                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_stmem  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 1                         ; 0                         ;
; cpu_state.cpu_state_shift  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 1                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_exec   ; 1                        ; 0                         ; 0                          ; 0                          ; 1                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ld_rs2 ; 1                        ; 0                         ; 0                          ; 1                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ld_rs1 ; 1                        ; 0                         ; 1                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_fetch  ; 1                        ; 1                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_ldmem  ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 1                         ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                   ; yes                                                              ; yes                                        ;
; pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                   ; yes                                                              ; yes                                        ;
; pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                   ; yes                                                              ; yes                                        ;
; pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                   ; yes                                                              ; yes                                        ;
; pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                   ; yes                                                              ; yes                                        ;
; pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]    ; yes                                                              ; yes                                        ;
; pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]        ; yes                                                              ; yes                                        ;
; pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]    ; yes                                                              ; yes                                        ;
; pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]        ; yes                                                              ; yes                                        ;
; pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                    ; Reason for Removal                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:pico_axilite_0_altera_axi4lite_master_agent|sop_enable                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:pico_axilite_0_altera_axi4lite_master_agent|burst_bytecount[0..2]                                         ; Lost fanout                                                                                                                                                     ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[8..31]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|av_chipselect_pre                                                       ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                       ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_regs:the_pico_qsys_uart_0_regs|readdata[10..15]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|instr_retirq                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|instr_waitirq                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_imm_uj[0]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|compressed_instr                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|instr_getq                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|instr_setq                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|instr_maskirq                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|instr_timer                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|do_waitirq                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10..15]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|latched_compr                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][27]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][21]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][20]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][26]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][30]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][18]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][16]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][13]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][12]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][11]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][9]                                                                             ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][24]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][15]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][29]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][10]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][29]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][28]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][29]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][22]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][29]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][25]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][29]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][19]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][29]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][17]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][29]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][14]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][29]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][8]                                                                             ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][29]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][23]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][29]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][68]                                                                              ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][88]                                 ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][87]                                                                              ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][88]                                 ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][74]                                                                              ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][88]                                 ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                              ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][88]                                 ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][29]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][17]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][21]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][28]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][24]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][19]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][15]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][11]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][27]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][26]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][25]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][23]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][22]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][20]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][18]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][16]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][14]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][13]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][12]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][10]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][75]                                                                             ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][88]                                ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][68]                                                                             ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][88]                                ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][74]                                                                             ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][87]                                ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][87]                                                                   ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][88]                      ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][74]                                                                   ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][88]                      ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][68]                                                                   ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][75]                      ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][87]                                                                   ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                      ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                   ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                      ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                   ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                      ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                   ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                      ;
; pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx|delayed_unxsync_rxdxx2                                                                                          ; Merged with pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx|delayed_unxsync_rxdxx1                                             ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_imm_uj[20..30]                                                                                  ; Merged with pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_imm_uj[31]                                         ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_rs1[4]                                                                                          ; Merged with pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_imm_uj[19]                                         ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_rs1[3]                                                                                          ; Merged with pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_imm_uj[18]                                         ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_rs1[2]                                                                                          ; Merged with pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_imm_uj[17]                                         ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_rs1[1]                                                                                          ; Merged with pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_imm_uj[16]                                         ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_rs1[0]                                                                                          ; Merged with pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_imm_uj[15]                                         ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_rs2[0]                                                                                          ; Merged with pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_imm_uj[11]                                         ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_rs2[4]                                                                                          ; Merged with pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_imm_uj[4]                                          ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_rs2[3]                                                                                          ; Merged with pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_imm_uj[3]                                          ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_rs2[2]                                                                                          ; Merged with pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_imm_uj[2]                                          ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_rs2[1]                                                                                          ; Merged with pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_imm_uj[1]                                          ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|reg_next_pc[0]                                                                                          ; Merged with pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|reg_pc[0]                                                  ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][30]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][87]                                                                             ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][88]                                ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][75]                                                                   ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][88]                      ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][29]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                   ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                      ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                   ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                      ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][87]                                                                   ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                      ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][88]                                                                   ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                      ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][74]                                                                   ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][68]                      ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][75]                                                                   ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][68]                      ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][87]                                                                   ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][68]                      ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][88]                                                                   ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][68]                      ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][74]                                                                             ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][68]                                ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][75]                                                                             ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][68]                                ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][87]                                                                             ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][68]                                ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][88]                                                                             ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][68]                                ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][74]                                                                              ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                 ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][75]                                                                              ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                 ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][87]                                                                              ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                 ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][88]                                                                              ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                 ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator|waitrequest_reset_override                                              ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                         ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                        ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][11]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][12]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][13]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][14]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][15]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][16]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][17]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][18]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][19]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][20]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][21]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][22]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][23]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][24]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][25]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][26]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][27]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][28]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][29]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][30]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][31]                                                                           ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                              ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][11]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][12]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][13]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][14]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][15]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][16]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][17]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][18]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][19]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][20]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][21]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][22]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][23]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][24]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][25]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][26]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][27]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][28]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][29]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][30]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][31]                                                                            ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][8]                                                                             ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][9]                                                                             ; Merged with pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                               ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][88]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[1][31]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][88]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][88]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|reg_pc[0]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]            ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][68]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                         ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]           ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][68]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                              ; Lost fanout                                                                                                                                                     ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][76]                                                                             ; Lost fanout                                                                                                                                                     ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][76]                                                                   ; Lost fanout                                                                                                                                                     ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                   ; Lost fanout                                                                                                                                                     ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|latched_is_lu                                                                                           ; Lost fanout                                                                                                                                                     ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|is_lbu_lhu_lw                                                                                           ; Lost fanout                                                                                                                                                     ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                          ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpu_state.cpu_state_ld_rs2                                                                              ; Lost fanout                                                                                                                                                     ;
; Total Number of Removed Registers = 256                                                                                                                                                          ;                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][88]    ; Stuck at GND              ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68],                                                                ;
;                                                                                                                                   ; due to stuck port data_in ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                   ;                           ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2], ;
;                                                                                                                                   ;                           ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                   ;                           ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[1][88]    ; Stuck at GND              ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo|mem[0][68],                                                                ;
;                                                                                                                                   ; due to stuck port data_in ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                   ;                           ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2], ;
;                                                                                                                                   ;                           ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                   ;                           ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][88]               ; Stuck at GND              ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][68],                                                                           ;
;                                                                                                                                   ; due to stuck port data_in ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],            ;
;                                                                                                                                   ;                           ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],            ;
;                                                                                                                                   ;                           ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],            ;
;                                                                                                                                   ;                           ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]             ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][88]              ; Stuck at GND              ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][68],                                                                          ;
;                                                                                                                                   ; due to stuck port data_in ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],           ;
;                                                                                                                                   ;                           ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],           ;
;                                                                                                                                   ;                           ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],           ;
;                                                                                                                                   ;                           ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]            ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[31] ; Stuck at GND              ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[1][31],                                                                         ;
;                                                                                                                                   ; due to stuck port data_in ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|latched_is_lu,                                                                                        ;
;                                                                                                                                   ;                           ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|is_lbu_lhu_lw                                                                                         ;
; pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_regs:the_pico_qsys_uart_0_regs|readdata[10]                                 ; Stuck at GND              ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10],                                                            ;
;                                                                                                                                   ; due to stuck port data_in ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo|mem[0][10]                                                                         ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|compressed_instr                         ; Stuck at GND              ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|latched_compr                                                                                         ;
;                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag  ; Stuck at VCC              ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                      ;
;                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag  ; Stuck at VCC              ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                      ;
;                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag      ; Stuck at VCC              ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                          ;
;                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag  ; Stuck at VCC              ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                      ;
;                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                ;
; pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_regs:the_pico_qsys_uart_0_regs|readdata[11]                                 ; Stuck at GND              ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[11]                                                             ;
;                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                ;
; pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_regs:the_pico_qsys_uart_0_regs|readdata[12]                                 ; Stuck at GND              ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[12]                                                             ;
;                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                ;
; pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_regs:the_pico_qsys_uart_0_regs|readdata[13]                                 ; Stuck at GND              ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[13]                                                             ;
;                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                ;
; pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_regs:the_pico_qsys_uart_0_regs|readdata[14]                                 ; Stuck at GND              ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[14]                                                             ;
;                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                ;
; pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_regs:the_pico_qsys_uart_0_regs|readdata[15]                                 ; Stuck at GND              ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[15]                                                             ;
;                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[10] ; Stuck at GND              ; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo|mem[0][10]                                                                          ;
;                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1001  ;
; Number of registers using Synchronous Clear  ; 178   ;
; Number of registers using Synchronous Load   ; 76    ;
; Number of registers using Asynchronous Clear ; 352   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 534   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                           ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_tx:the_pico_qsys_uart_0_tx|txd                                                                        ; 1       ;
; pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_tx:the_pico_qsys_uart_0_tx|pre_txd                                                                    ; 2       ;
; pico_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                     ; 1       ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override         ; 12      ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                  ; 1       ;
; pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                  ; 4       ;
; pico_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                     ; 2       ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 2       ;
; pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_tx:the_pico_qsys_uart_0_tx|tx_ready                                                                   ; 5       ;
; pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                  ; 1       ;
; pico_qsys:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                     ; 1       ;
; pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                  ; 1       ;
; pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_tx:the_pico_qsys_uart_0_tx|tx_shift_empty                                                             ; 1       ;
; pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; 1       ;
; pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; 1       ;
; pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ; 1       ;
; Total number of inverted registers = 19                                                                                                                     ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                     ; RAM Name                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[0]  ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[1]  ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[2]  ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[3]  ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[4]  ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[5]  ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[6]  ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[7]  ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[8]  ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[9]  ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[10] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[11] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[12] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[13] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[14] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[15] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[16] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[17] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[18] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[19] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[20] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[21] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[22] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[23] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[24] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[25] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[26] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[27] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[28] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[29] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[30] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[31] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[32] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[33] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[34] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[35] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[36] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[37] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[38] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[39] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[40] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[41] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0_bypass[42] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[0]  ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[1]  ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[2]  ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[3]  ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[4]  ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[5]  ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[6]  ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[7]  ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[8]  ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[9]  ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[10] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[11] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[12] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[13] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[14] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[15] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[16] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[17] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[18] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[19] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[20] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[21] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[22] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[23] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[24] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[25] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[26] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[27] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[28] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[29] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[30] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[31] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[32] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[33] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[34] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[35] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[36] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[37] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[38] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[39] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[40] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[41] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1_bypass[42] ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1 ;
+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 95 bits   ; 190 LEs       ; 95 LEs               ; 95 LEs                 ; Yes        ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|count_instr[34]                                        ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|instr_ori                                              ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|mem_addr[2]                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|mem_wstrb[1]                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |pico_axilite_top|pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|mem_wdata[31]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |pico_axilite_top|pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_tx:the_pico_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|reg_next_pc[30]                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|latched_rd[1]                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|reg_op2[2]                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_imm[5]                                         ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_imm[18]                                        ;
; 5:1                ; 31 bits   ; 93 LEs        ; 93 LEs               ; 0 LEs                  ; Yes        ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|alu_out_q[25]                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|decoded_imm[1]                                         ;
; 5:1                ; 27 bits   ; 81 LEs        ; 54 LEs               ; 27 LEs                 ; Yes        ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|reg_op2[21]                                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|mem_state[1]                                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|reg_sh[0]                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|reg_sh[4]                                              ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|reg_out[11]                                            ;
; 14:1               ; 3 bits    ; 27 LEs        ; 12 LEs               ; 15 LEs                 ; Yes        ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|reg_op1[30]                                            ;
; 15:1               ; 3 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|reg_op1[2]                                             ;
; 15:1               ; 24 bits   ; 240 LEs       ; 144 LEs              ; 96 LEs                 ; Yes        ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|reg_op1[23]                                            ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|reg_out[24]                                            ;
; 10:1               ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|reg_out[3]                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |pico_axilite_top|pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router:router|src_channel[1]                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rs2[0]                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|Selector8                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|Selector10                                             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|mem_wordsize                                           ;
; 15:1               ; 2 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpu_state                                              ;
; 16:1               ; 3 bits    ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpu_state                                              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |pico_axilite_top|pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpu_state                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pico_qsys:u0|pico_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ndd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pico_qsys:u0|pico_qsys_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_blc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for pico_qsys:u0|pico_qsys_uart_0:uart_0 ;
+-----------------------------+-------+------+----------------+
; Assignment                  ; Value ; From ; To             ;
+-----------------------------+-------+------+----------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -              ;
+-----------------------------+-------+------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for pico_qsys:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-----------------------------------------+
; Assignment        ; Value ; From ; To                                      ;
+-------------------+-------+------+-----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]  ;
+-------------------+-------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0|altsyncram_j6d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1|altsyncram_j6d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_onchip_memory2_0:onchip_memory2_0 ;
+----------------+-----------------------------------------+--------------------------------------------+
; Parameter Name ; Value                                   ; Type                                       ;
+----------------+-----------------------------------------+--------------------------------------------+
; INIT_FILE      ; /home/z/Desktop/utility/hx8kdemo_fw.hex ; String                                     ;
+----------------+-----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------------+--------------------------------------------------+
; Parameter Name                     ; Value                                   ; Type                                             ;
+------------------------------------+-----------------------------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                       ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                                      ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                     ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                                      ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                     ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                                       ; Untyped                                          ;
; OPERATION_MODE                     ; SINGLE_PORT                             ; Untyped                                          ;
; WIDTH_A                            ; 32                                      ; Signed Integer                                   ;
; WIDTHAD_A                          ; 12                                      ; Signed Integer                                   ;
; NUMWORDS_A                         ; 4096                                    ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                            ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                                    ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                                    ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                                    ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                                    ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                                    ; Untyped                                          ;
; WIDTH_B                            ; 1                                       ; Untyped                                          ;
; WIDTHAD_B                          ; 1                                       ; Untyped                                          ;
; NUMWORDS_B                         ; 1                                       ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1                                  ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                  ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                  ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1                                  ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                            ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1                                  ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                                    ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                                    ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                                    ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                                    ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                                    ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 4                                       ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                                       ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                                    ; Untyped                                          ;
; BYTE_SIZE                          ; 8                                       ; Signed Integer                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                               ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                    ; Untyped                                          ;
; INIT_FILE                          ; /home/z/Desktop/utility/hx8kdemo_fw.hex ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                  ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 4096                                    ; Signed Integer                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                  ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                  ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                  ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                  ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                         ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                         ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                                   ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                   ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                                       ; Untyped                                          ;
; DEVICE_FAMILY                      ; MAX 10                                  ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_ndd1                         ; Untyped                                          ;
+------------------------------------+-----------------------------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_onchip_memory2_1:onchip_memory2_1 ;
+----------------+--------------------------------+-----------------------------------------------------+
; Parameter Name ; Value                          ; Type                                                ;
+----------------+--------------------------------+-----------------------------------------------------+
; INIT_FILE      ; pico_qsys_onchip_memory2_1.hex ; String                                              ;
+----------------+--------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram ;
+------------------------------------+--------------------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                          ; Type                                                      ;
+------------------------------------+--------------------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT                    ; Untyped                                                   ;
; WIDTH_A                            ; 32                             ; Signed Integer                                            ;
; WIDTHAD_A                          ; 12                             ; Signed Integer                                            ;
; NUMWORDS_A                         ; 4096                           ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped                                                   ;
; WIDTH_B                            ; 1                              ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                              ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                              ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 4                              ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                              ; Signed Integer                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped                                                   ;
; INIT_FILE                          ; pico_qsys_onchip_memory2_1.hex ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 4096                           ; Signed Integer                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                          ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                          ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped                                                   ;
; DEVICE_FAMILY                      ; MAX 10                         ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_blc1                ; Untyped                                                   ;
+------------------------------------+--------------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0 ;
+----------------------+------------------------------------+-----------------------------------+
; Parameter Name       ; Value                              ; Type                              ;
+----------------------+------------------------------------+-----------------------------------+
; ENABLE_COUNTERS      ; 01                                 ; Unsigned Binary                   ;
; ENABLE_COUNTERS64    ; 01                                 ; Unsigned Binary                   ;
; ENABLE_REGS_16_31    ; 01                                 ; Unsigned Binary                   ;
; ENABLE_REGS_DUALPORT ; 01                                 ; Unsigned Binary                   ;
; TWO_STAGE_SHIFT      ; 01                                 ; Unsigned Binary                   ;
; BARREL_SHIFTER       ; 00                                 ; Unsigned Binary                   ;
; TWO_CYCLE_COMPARE    ; 00                                 ; Unsigned Binary                   ;
; TWO_CYCLE_ALU        ; 00                                 ; Unsigned Binary                   ;
; COMPRESSED_ISA       ; 00                                 ; Unsigned Binary                   ;
; CATCH_MISALIGN       ; 01                                 ; Unsigned Binary                   ;
; CATCH_ILLINSN        ; 01                                 ; Unsigned Binary                   ;
; ENABLE_PCPI          ; 00                                 ; Unsigned Binary                   ;
; ENABLE_MUL           ; 00                                 ; Unsigned Binary                   ;
; ENABLE_FAST_MUL      ; 00                                 ; Unsigned Binary                   ;
; ENABLE_DIV           ; 00                                 ; Unsigned Binary                   ;
; ENABLE_IRQ           ; 00                                 ; Unsigned Binary                   ;
; ENABLE_IRQ_QREGS     ; 01                                 ; Unsigned Binary                   ;
; ENABLE_IRQ_TIMER     ; 01                                 ; Unsigned Binary                   ;
; ENABLE_TRACE         ; 00                                 ; Unsigned Binary                   ;
; REGS_INIT_ZERO       ; 00                                 ; Unsigned Binary                   ;
; MASKED_IRQ           ; 0000000000000000000000000000000000 ; Unsigned Binary                   ;
; LATCHED_IRQ          ; 0011111111111111111111111111111111 ; Unsigned Binary                   ;
; PROGADDR_RESET       ; 0000000000000000000000000000000000 ; Unsigned Binary                   ;
; PROGADDR_IRQ         ; 0000000000000000000000000000010000 ; Unsigned Binary                   ;
; STACKADDR            ; 0011111111111111111111111111111111 ; Unsigned Binary                   ;
+----------------------+------------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut ;
+----------------------+----------------------------------+------------------------------------------------------+
; Parameter Name       ; Value                            ; Type                                                 ;
+----------------------+----------------------------------+------------------------------------------------------+
; ENABLE_COUNTERS      ; 1                                ; Unsigned Binary                                      ;
; ENABLE_COUNTERS64    ; 1                                ; Unsigned Binary                                      ;
; ENABLE_REGS_16_31    ; 1                                ; Unsigned Binary                                      ;
; ENABLE_REGS_DUALPORT ; 1                                ; Unsigned Binary                                      ;
; TWO_STAGE_SHIFT      ; 1                                ; Unsigned Binary                                      ;
; BARREL_SHIFTER       ; 0                                ; Unsigned Binary                                      ;
; TWO_CYCLE_COMPARE    ; 0                                ; Unsigned Binary                                      ;
; TWO_CYCLE_ALU        ; 0                                ; Unsigned Binary                                      ;
; COMPRESSED_ISA       ; 0                                ; Unsigned Binary                                      ;
; CATCH_MISALIGN       ; 1                                ; Unsigned Binary                                      ;
; CATCH_ILLINSN        ; 1                                ; Unsigned Binary                                      ;
; ENABLE_PCPI          ; 0                                ; Unsigned Binary                                      ;
; ENABLE_MUL           ; 0                                ; Unsigned Binary                                      ;
; ENABLE_FAST_MUL      ; 0                                ; Unsigned Binary                                      ;
; ENABLE_DIV           ; 0                                ; Unsigned Binary                                      ;
; ENABLE_IRQ           ; 0                                ; Unsigned Binary                                      ;
; ENABLE_IRQ_QREGS     ; 1                                ; Unsigned Binary                                      ;
; ENABLE_IRQ_TIMER     ; 1                                ; Unsigned Binary                                      ;
; ENABLE_TRACE         ; 0                                ; Unsigned Binary                                      ;
; REGS_INIT_ZERO       ; 0                                ; Unsigned Binary                                      ;
; MASKED_IRQ           ; 00000000000000000000000000000000 ; Unsigned Binary                                      ;
; LATCHED_IRQ          ; 11111111111111111111111111111111 ; Unsigned Binary                                      ;
; PROGADDR_RESET       ; 00000000000000000000000000000000 ; Unsigned Binary                                      ;
; PROGADDR_IRQ         ; 00000000000000000000000000010000 ; Unsigned Binary                                      ;
; STACKADDR            ; 11111111111111111111111111111111 ; Unsigned Binary                                      ;
+----------------------+----------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core ;
+----------------------+----------------------------------+-----------------------------------------------------------------------------+
; Parameter Name       ; Value                            ; Type                                                                        ;
+----------------------+----------------------------------+-----------------------------------------------------------------------------+
; ENABLE_COUNTERS      ; 1                                ; Unsigned Binary                                                             ;
; ENABLE_COUNTERS64    ; 1                                ; Unsigned Binary                                                             ;
; ENABLE_REGS_16_31    ; 1                                ; Unsigned Binary                                                             ;
; ENABLE_REGS_DUALPORT ; 1                                ; Unsigned Binary                                                             ;
; LATCHED_MEM_RDATA    ; 0                                ; Unsigned Binary                                                             ;
; TWO_STAGE_SHIFT      ; 1                                ; Unsigned Binary                                                             ;
; BARREL_SHIFTER       ; 0                                ; Unsigned Binary                                                             ;
; TWO_CYCLE_COMPARE    ; 0                                ; Unsigned Binary                                                             ;
; TWO_CYCLE_ALU        ; 0                                ; Unsigned Binary                                                             ;
; COMPRESSED_ISA       ; 0                                ; Unsigned Binary                                                             ;
; CATCH_MISALIGN       ; 1                                ; Unsigned Binary                                                             ;
; CATCH_ILLINSN        ; 1                                ; Unsigned Binary                                                             ;
; ENABLE_PCPI          ; 0                                ; Unsigned Binary                                                             ;
; ENABLE_MUL           ; 0                                ; Unsigned Binary                                                             ;
; ENABLE_FAST_MUL      ; 0                                ; Unsigned Binary                                                             ;
; ENABLE_DIV           ; 0                                ; Unsigned Binary                                                             ;
; ENABLE_IRQ           ; 0                                ; Unsigned Binary                                                             ;
; ENABLE_IRQ_QREGS     ; 1                                ; Unsigned Binary                                                             ;
; ENABLE_IRQ_TIMER     ; 1                                ; Unsigned Binary                                                             ;
; ENABLE_TRACE         ; 0                                ; Unsigned Binary                                                             ;
; REGS_INIT_ZERO       ; 0                                ; Unsigned Binary                                                             ;
; MASKED_IRQ           ; 00000000000000000000000000000000 ; Unsigned Binary                                                             ;
; LATCHED_IRQ          ; 11111111111111111111111111111111 ; Unsigned Binary                                                             ;
; PROGADDR_RESET       ; 00000000000000000000000000000000 ; Unsigned Binary                                                             ;
; PROGADDR_IRQ         ; 00000000000000000000000000010000 ; Unsigned Binary                                                             ;
; STACKADDR            ; 11111111111111111111111111111111 ; Unsigned Binary                                                             ;
+----------------------+----------------------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:pico_axilite_0_altera_axi4lite_master_agent ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                                                     ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 1        ; Signed Integer                                                                                                                           ;
; ADDR_WIDTH                ; 32       ; Signed Integer                                                                                                                           ;
; RDATA_WIDTH               ; 32       ; Signed Integer                                                                                                                           ;
; WDATA_WIDTH               ; 32       ; Signed Integer                                                                                                                           ;
; ADDR_USER_WIDTH           ; 1        ; Signed Integer                                                                                                                           ;
; DATA_USER_WIDTH           ; 1        ; Signed Integer                                                                                                                           ;
; AXI_LOCK_WIDTH            ; 2        ; Signed Integer                                                                                                                           ;
; AXI_BURST_LENGTH_WIDTH    ; 4        ; Signed Integer                                                                                                                           ;
; WRITE_ISSUING_CAPABILITY  ; 1        ; Signed Integer                                                                                                                           ;
; READ_ISSUING_CAPABILITY   ; 1        ; Signed Integer                                                                                                                           ;
; AXI_VERSION               ; AXI4Lite ; String                                                                                                                                   ;
; PKT_THREAD_ID_H           ; 91       ; Signed Integer                                                                                                                           ;
; PKT_THREAD_ID_L           ; 91       ; Signed Integer                                                                                                                           ;
; PKT_QOS_H                 ; 86       ; Signed Integer                                                                                                                           ;
; PKT_QOS_L                 ; 86       ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 85       ; Signed Integer                                                                                                                           ;
; PKT_CACHE_H               ; 98       ; Signed Integer                                                                                                                           ;
; PKT_CACHE_L               ; 95       ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 83       ; Signed Integer                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 83       ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 84       ; Signed Integer                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 84       ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_H          ; 94       ; Signed Integer                                                                                                                           ;
; PKT_PROTECTION_L          ; 92       ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 80       ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 78       ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 82       ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 81       ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 99       ; Signed Integer                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 100      ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 77       ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 77       ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 76       ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74       ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 67       ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 36       ; Signed Integer                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 73       ; Signed Integer                                                                                                                           ;
; PKT_TRANS_LOCK            ; 72       ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68       ; Signed Integer                                                                                                                           ;
; PKT_TRANS_POSTED          ; 69       ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 70       ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 71       ; Signed Integer                                                                                                                           ;
; PKT_DATA_H                ; 31       ; Signed Integer                                                                                                                           ;
; PKT_DATA_L                ; 0        ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35       ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32       ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 88       ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 87       ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 90       ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 89       ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 103      ; Signed Integer                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 101      ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 104      ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 4        ; Signed Integer                                                                                                                           ;
; ID                        ; 0        ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 1        ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3        ; Signed Integer                                                                                                                           ;
; PKT_ADDR_W                ; 32       ; Signed Integer                                                                                                                           ;
; PKT_DATA_W                ; 32       ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_W              ; 4        ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_W              ; 2        ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_W             ; 2        ; Signed Integer                                                                                                                           ;
+---------------------------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 90    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 94    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 92    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 100   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 99    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 101   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 103   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 104   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 105   ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router:router|pico_qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router:router_001|pico_qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router_002:router_002|pico_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router_002:router_003|pico_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router_002:router_004|pico_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router_002:router_005|pico_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_j6d1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_j6d1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                              ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                             ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                 ;
; Entity Instance                           ; pico_qsys:u0|pico_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                         ;
; Entity Instance                           ; pico_qsys:u0|pico_qsys_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                ;
;     -- NUMWORDS_A                         ; 4096                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                         ;
; Entity Instance                           ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                ;
;     -- NUMWORDS_B                         ; 32                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                         ;
; Entity Instance                           ; pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|altsyncram:cpuregs_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                ;
;     -- NUMWORDS_B                         ; 32                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------------+
; Port           ; Type  ; Severity ; Details                                     ;
+----------------+-------+----------+---------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                ;
+----------------+-------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router_002:router_002|pico_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router:router|pico_qsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                   ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                         ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_1_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:pico_axilite_0_altera_axi4lite_master_agent" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; awid       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; awlen      ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; awsize[2]  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; awsize[1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; awsize[0]  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; awburst[1] ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; awburst[0] ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; awlock     ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; awcache    ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; awqos      ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; awregion   ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; awuser     ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; arid       ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; arlen      ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; arsize[2]  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; arsize[1]  ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; arsize[0]  ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; arburst[1] ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; arburst[0] ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; arlock     ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; arcache    ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; arqos      ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; arregion   ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; aruser     ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; wid        ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; wlast      ; Input  ; Info     ; Stuck at VCC                                                                                                                  ;
; wuser      ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; bid        ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; buser      ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; rid        ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; rlast      ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; ruser      ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_1_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|pico_qsys_uart_0:uart_0"                                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core"                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; mem_la_read  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_la_write ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_la_addr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_la_wdata ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; mem_la_wstrb ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut"                                                                                   ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; irq         ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "irq[31..1]" will be connected to GND. ;
; pcpi_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
; pcpi_insn   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
; pcpi_rs1    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
; pcpi_rs2    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
; pcpi_wr     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.  ;
; pcpi_rd     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.  ;
; pcpi_wait   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.  ;
; pcpi_ready  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.  ;
; eoi         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
; trace_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
; trace_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                      ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0" ;
+----------+--------+----------+-----------------------------------------------+
; Port     ; Type   ; Severity ; Details                                       ;
+----------+--------+----------+-----------------------------------------------+
; coe_trap ; Output ; Info     ; Explicitly unconnected                        ;
+----------+--------+----------+-----------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 12                          ;
; cycloneiii_ff         ; 1001                        ;
;     CLR               ; 182                         ;
;     CLR SLD           ; 8                           ;
;     ENA               ; 242                         ;
;     ENA CLR           ; 162                         ;
;     ENA SCLR          ; 86                          ;
;     ENA SLD           ; 44                          ;
;     SCLR              ; 76                          ;
;     SCLR SLD          ; 16                          ;
;     SLD               ; 8                           ;
;     plain             ; 177                         ;
; cycloneiii_lcell_comb ; 2124                        ;
;     arith             ; 387                         ;
;         2 data inputs ; 202                         ;
;         3 data inputs ; 185                         ;
;     normal            ; 1737                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 231                         ;
;         3 data inputs ; 371                         ;
;         4 data inputs ; 1115                        ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 4.99                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sun Mar 10 09:44:10 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pico_axilite -c pico_axilite
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "pico_qsys.qsys"
Info (12250): 2019.03.10.09:44:31 Progress: Loading pico_axilite_qsys/pico_qsys.qsys
Info (12250): 2019.03.10.09:44:31 Progress: Reading input file
Info (12250): 2019.03.10.09:44:31 Progress: Adding clk_0 [clock_source 16.0]
Info (12250): 2019.03.10.09:44:32 Progress: Parameterizing module clk_0
Info (12250): 2019.03.10.09:44:32 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Info (12250): 2019.03.10.09:44:33 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2019.03.10.09:44:33 Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 16.0]
Info (12250): 2019.03.10.09:44:33 Progress: Parameterizing module onchip_memory2_1
Info (12250): 2019.03.10.09:44:33 Progress: Adding pico_axilite_0 [pico_axilite 1.0]
Info (12250): 2019.03.10.09:44:33 Progress: Parameterizing module pico_axilite_0
Info (12250): 2019.03.10.09:44:33 Progress: Adding pio_0 [altera_avalon_pio 16.0]
Info (12250): 2019.03.10.09:44:33 Progress: Parameterizing module pio_0
Info (12250): 2019.03.10.09:44:33 Progress: Adding uart_0 [altera_avalon_uart 16.0]
Info (12250): 2019.03.10.09:44:33 Progress: Parameterizing module uart_0
Info (12250): 2019.03.10.09:44:33 Progress: Building connections
Info (12250): 2019.03.10.09:44:33 Progress: Parameterizing connections
Info (12250): 2019.03.10.09:44:33 Progress: Validating
Info (12250): 2019.03.10.09:44:34 Progress: Done reading input file
Warning (12251): Pico_qsys.pico_axilite_0: pico_axilite_0.conduit_end_0 must be exported, or connected to a matching conduit.
Info (12250): Pico_qsys: Generating pico_qsys "pico_qsys" for QUARTUS_SYNTH
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'pico_qsys_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pico_qsys_onchip_memory2_0 --dir=/tmp/alt7965_2798073599681596211.dir/0001_onchip_memory2_0_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7965_2798073599681596211.dir/0001_onchip_memory2_0_gen//pico_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'pico_qsys_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "pico_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Onchip_memory2_1: Starting RTL generation for module 'pico_qsys_onchip_memory2_1'
Info (12250): Onchip_memory2_1:   Generation command is [exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=pico_qsys_onchip_memory2_1 --dir=/tmp/alt7965_2798073599681596211.dir/0002_onchip_memory2_1_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7965_2798073599681596211.dir/0002_onchip_memory2_1_gen//pico_qsys_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_1: Done RTL generation for module 'pico_qsys_onchip_memory2_1'
Info (12250): Onchip_memory2_1: "pico_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_1"
Info (12250): Pico_axilite_0: "pico_qsys" instantiated pico_axilite "pico_axilite_0"
Info (12250): Pio_0: Starting RTL generation for module 'pico_qsys_pio_0'
Info (12250): Pio_0:   Generation command is [exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pico_qsys_pio_0 --dir=/tmp/alt7965_2798073599681596211.dir/0004_pio_0_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7965_2798073599681596211.dir/0004_pio_0_gen//pico_qsys_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_0: Done RTL generation for module 'pico_qsys_pio_0'
Info (12250): Pio_0: "pico_qsys" instantiated altera_avalon_pio "pio_0"
Info (12250): Uart_0: Starting RTL generation for module 'pico_qsys_uart_0'
Info (12250): Uart_0:   Generation command is [exec /home/z/altera_lite/16.0/quartus/linux64/perl/bin/perl -I /home/z/altera_lite/16.0/quartus/linux64/perl/lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/europa -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I /home/z/altera_lite/16.0/quartus/sopc_builder/bin -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /home/z/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=pico_qsys_uart_0 --dir=/tmp/alt7965_2798073599681596211.dir/0005_uart_0_gen/ --quartus_dir=/home/z/altera_lite/16.0/quartus --verilog --config=/tmp/alt7965_2798073599681596211.dir/0005_uart_0_gen//pico_qsys_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Uart_0: Done RTL generation for module 'pico_qsys_uart_0'
Info (12250): Uart_0: "pico_qsys" instantiated altera_avalon_uart "uart_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "pico_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "pico_qsys" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "pico_qsys" instantiated altera_reset_controller "rst_controller"
Info (12250): Onchip_memory2_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s1_translator"
Info (12250): Pico_axilite_0_altera_axi4lite_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "pico_axilite_0_altera_axi4lite_master_agent"
Info (12250): Onchip_memory2_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info (12250): Onchip_memory2_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_memory2_0_s1_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Pico_qsys: Done "pico_qsys" with 21 modules, 28 files
Info (12249): Finished elaborating Qsys system entity "pico_qsys.qsys"
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(315) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 315
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(386) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 386
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1100) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1100
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1230) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1230
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1230) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1230
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1247) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1247
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1247) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1247
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1293) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1293
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1464) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1464
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1464) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1464
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1476) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1476
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1562) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1562
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1606) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1606
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1606) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1606
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1714) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1714
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1745) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1745
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1815) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1815
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1815) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1815
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1823) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1823
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1823) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1823
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1838) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1838
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1838) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1838
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1863) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1863
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1863) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1863
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1880) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1880
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1880) File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 1880
Info (12021): Found 8 design units, including 8 entities, in source file picorv32.v
    Info (12023): Found entity 1: picorv32 File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 57
    Info (12023): Found entity 2: picorv32_regs File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 2104
    Info (12023): Found entity 3: picorv32_pcpi_mul File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 2127
    Info (12023): Found entity 4: picorv32_pcpi_fast_mul File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 2248
    Info (12023): Found entity 5: picorv32_pcpi_div File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 2350
    Info (12023): Found entity 6: picorv32_axi File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 2447
    Info (12023): Found entity 7: picorv32_axi_adapter File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 2661
    Info (12023): Found entity 8: picorv32_wb File: /home/z/Desktop/pico_axilite_qsys/picorv32.v Line: 2745
Info (12021): Found 1 design units, including 1 entities, in source file picorv32_axi_wrapper.v
    Info (12023): Found entity 1: picorv32_axi_wrapper File: /home/z/Desktop/pico_axilite_qsys/picorv32_axi_wrapper.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pico_axilite_top.v
    Info (12023): Found entity 1: pico_axilite_top File: /home/z/Desktop/pico_axilite_qsys/pico_axilite_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pico_tb.v
    Info (12023): Found entity 1: pico_tb File: /home/z/Desktop/pico_axilite_qsys/pico_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/pico_qsys.v
    Info (12023): Found entity 1: pico_qsys File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_irq_mapper.sv
    Info (12023): Found entity 1: pico_qsys_irq_mapper File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: pico_qsys_mm_interconnect_0 File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: pico_qsys_mm_interconnect_0_avalon_st_adapter File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: pico_qsys_mm_interconnect_0_cmd_demux File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: pico_qsys_mm_interconnect_0_cmd_mux File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: pico_qsys_mm_interconnect_0_router_default_decode File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: pico_qsys_mm_interconnect_0_router File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: pico_qsys_mm_interconnect_0_router_002_default_decode File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: pico_qsys_mm_interconnect_0_router_002 File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: pico_qsys_mm_interconnect_0_rsp_demux File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: pico_qsys_mm_interconnect_0_rsp_mux File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_onchip_memory2_0.v
    Info (12023): Found entity 1: pico_qsys_onchip_memory2_0 File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_onchip_memory2_1.v
    Info (12023): Found entity 1: pico_qsys_onchip_memory2_1 File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_onchip_memory2_1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_pio_0.v
    Info (12023): Found entity 1: pico_qsys_pio_0 File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_pio_0.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/pico_qsys/submodules/pico_qsys_uart_0.v
    Info (12023): Found entity 1: pico_qsys_uart_0_tx File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v Line: 21
    Info (12023): Found entity 2: pico_qsys_uart_0_rx_stimulus_source File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v Line: 193
    Info (12023): Found entity 3: pico_qsys_uart_0_rx File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v Line: 286
    Info (12023): Found entity 4: pico_qsys_uart_0_regs File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v Line: 544
    Info (12023): Found entity 5: pico_qsys_uart_0 File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v Line: 789
Warning (10335): Unrecognized synthesis attribute "parallel_case" at db/ip/pico_qsys/submodules/picorv32.v(315) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 315
Warning (10335): Unrecognized synthesis attribute "full_case" at db/ip/pico_qsys/submodules/picorv32.v(386) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 386
Warning (10335): Unrecognized synthesis attribute "parallel_case" at db/ip/pico_qsys/submodules/picorv32.v(1100) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1100
Warning (10335): Unrecognized synthesis attribute "parallel_case" at db/ip/pico_qsys/submodules/picorv32.v(1230) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1230
Warning (10335): Unrecognized synthesis attribute "full_case" at db/ip/pico_qsys/submodules/picorv32.v(1230) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1230
Warning (10335): Unrecognized synthesis attribute "parallel_case" at db/ip/pico_qsys/submodules/picorv32.v(1247) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1247
Warning (10335): Unrecognized synthesis attribute "full_case" at db/ip/pico_qsys/submodules/picorv32.v(1247) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1247
Warning (10335): Unrecognized synthesis attribute "parallel_case" at db/ip/pico_qsys/submodules/picorv32.v(1293) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1293
Warning (10335): Unrecognized synthesis attribute "parallel_case" at db/ip/pico_qsys/submodules/picorv32.v(1464) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1464
Warning (10335): Unrecognized synthesis attribute "full_case" at db/ip/pico_qsys/submodules/picorv32.v(1464) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1464
Warning (10335): Unrecognized synthesis attribute "parallel_case" at db/ip/pico_qsys/submodules/picorv32.v(1476) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1476
Warning (10335): Unrecognized synthesis attribute "parallel_case" at db/ip/pico_qsys/submodules/picorv32.v(1562) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1562
Warning (10335): Unrecognized synthesis attribute "parallel_case" at db/ip/pico_qsys/submodules/picorv32.v(1606) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1606
Warning (10335): Unrecognized synthesis attribute "full_case" at db/ip/pico_qsys/submodules/picorv32.v(1606) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1606
Warning (10335): Unrecognized synthesis attribute "parallel_case" at db/ip/pico_qsys/submodules/picorv32.v(1714) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1714
Warning (10335): Unrecognized synthesis attribute "parallel_case" at db/ip/pico_qsys/submodules/picorv32.v(1745) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1745
Warning (10335): Unrecognized synthesis attribute "parallel_case" at db/ip/pico_qsys/submodules/picorv32.v(1815) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1815
Warning (10335): Unrecognized synthesis attribute "full_case" at db/ip/pico_qsys/submodules/picorv32.v(1815) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1815
Warning (10335): Unrecognized synthesis attribute "parallel_case" at db/ip/pico_qsys/submodules/picorv32.v(1823) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1823
Warning (10335): Unrecognized synthesis attribute "full_case" at db/ip/pico_qsys/submodules/picorv32.v(1823) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1823
Warning (10335): Unrecognized synthesis attribute "parallel_case" at db/ip/pico_qsys/submodules/picorv32.v(1838) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1838
Warning (10335): Unrecognized synthesis attribute "full_case" at db/ip/pico_qsys/submodules/picorv32.v(1838) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1838
Warning (10335): Unrecognized synthesis attribute "parallel_case" at db/ip/pico_qsys/submodules/picorv32.v(1863) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1863
Warning (10335): Unrecognized synthesis attribute "full_case" at db/ip/pico_qsys/submodules/picorv32.v(1863) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1863
Warning (10335): Unrecognized synthesis attribute "parallel_case" at db/ip/pico_qsys/submodules/picorv32.v(1880) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1880
Warning (10335): Unrecognized synthesis attribute "full_case" at db/ip/pico_qsys/submodules/picorv32.v(1880) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1880
Info (12021): Found 8 design units, including 8 entities, in source file db/ip/pico_qsys/submodules/picorv32.v
    Info (12023): Found entity 1: picorv32 File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 57
    Info (12023): Found entity 2: picorv32_regs File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 2104
    Info (12023): Found entity 3: picorv32_pcpi_mul File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 2127
    Info (12023): Found entity 4: picorv32_pcpi_fast_mul File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 2248
    Info (12023): Found entity 5: picorv32_pcpi_div File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 2350
    Info (12023): Found entity 6: picorv32_axi File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 2447
    Info (12023): Found entity 7: picorv32_axi_adapter File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 2661
    Info (12023): Found entity 8: picorv32_wb File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 2745
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v
    Info (12023): Found entity 1: picorv32_axi_wrapper File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at picorv32_axi_wrapper.v(112): created implicit net for "ins_irq" File: /home/z/Desktop/pico_axilite_qsys/picorv32_axi_wrapper.v Line: 112
Warning (10236): Verilog HDL Implicit Net warning at picorv32_axi_wrapper.v(112): created implicit net for "ins_irq" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 112
Info (12127): Elaborating entity "pico_axilite_top" for the top level hierarchy
Info (12128): Elaborating entity "pico_qsys" for hierarchy "pico_qsys:u0" File: /home/z/Desktop/pico_axilite_qsys/pico_axilite_top.v Line: 17
Info (12128): Elaborating entity "pico_qsys_onchip_memory2_0" for hierarchy "pico_qsys:u0|pico_qsys_onchip_memory2_0:onchip_memory2_0" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v Line: 77
Info (12128): Elaborating entity "altsyncram" for hierarchy "pico_qsys:u0|pico_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_onchip_memory2_0.v Line: 68
Info (12130): Elaborated megafunction instantiation "pico_qsys:u0|pico_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_onchip_memory2_0.v Line: 68
Info (12133): Instantiated megafunction "pico_qsys:u0|pico_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_onchip_memory2_0.v Line: 68
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "/home/z/Desktop/utility/hx8kdemo_fw.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ndd1.tdf
    Info (12023): Found entity 1: altsyncram_ndd1 File: /home/z/Desktop/pico_axilite_qsys/db/altsyncram_ndd1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ndd1" for hierarchy "pico_qsys:u0|pico_qsys_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ndd1:auto_generated" File: /home/z/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "pico_qsys_onchip_memory2_1" for hierarchy "pico_qsys:u0|pico_qsys_onchip_memory2_1:onchip_memory2_1" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v Line: 90
Info (12128): Elaborating entity "altsyncram" for hierarchy "pico_qsys:u0|pico_qsys_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_onchip_memory2_1.v Line: 66
Info (12130): Elaborated megafunction instantiation "pico_qsys:u0|pico_qsys_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_onchip_memory2_1.v Line: 66
Info (12133): Instantiated megafunction "pico_qsys:u0|pico_qsys_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram" with the following parameter: File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_onchip_memory2_1.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "pico_qsys_onchip_memory2_1.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_blc1.tdf
    Info (12023): Found entity 1: altsyncram_blc1 File: /home/z/Desktop/pico_axilite_qsys/db/altsyncram_blc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_blc1" for hierarchy "pico_qsys:u0|pico_qsys_onchip_memory2_1:onchip_memory2_1|altsyncram:the_altsyncram|altsyncram_blc1:auto_generated" File: /home/z/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "picorv32_axi_wrapper" for hierarchy "pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v Line: 142
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(2): truncated value with size 2 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 2
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(3): truncated value with size 2 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 3
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(4): truncated value with size 2 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 4
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(5): truncated value with size 2 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 5
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(6): truncated value with size 2 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 6
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(7): truncated value with size 2 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 7
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(8): truncated value with size 2 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 8
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(9): truncated value with size 2 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 9
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(10): truncated value with size 2 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 10
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(11): truncated value with size 2 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 11
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(12): truncated value with size 2 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 12
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(13): truncated value with size 2 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 13
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(14): truncated value with size 2 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 14
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(15): truncated value with size 2 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 15
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(16): truncated value with size 2 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 16
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(17): truncated value with size 2 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 17
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(18): truncated value with size 2 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 18
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(19): truncated value with size 2 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 19
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(20): truncated value with size 2 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 20
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(21): truncated value with size 2 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 21
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(22): truncated value with size 34 to match size of target (32) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 22
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(23): truncated value with size 34 to match size of target (32) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 23
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(24): truncated value with size 34 to match size of target (32) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 24
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(25): truncated value with size 34 to match size of target (32) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 25
Warning (10230): Verilog HDL assignment warning at picorv32_axi_wrapper.v(27): truncated value with size 34 to match size of target (32) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 27
Info (12128): Elaborating entity "picorv32_axi" for hierarchy "pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32_axi_wrapper.v Line: 116
Info (12128): Elaborating entity "picorv32_axi_adapter" for hierarchy "pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32_axi_adapter:axi_adapter" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 2576
Info (12128): Elaborating entity "picorv32" for hierarchy "pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 2653
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(165): object "dbg_insn_addr" assigned a value but never read File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 165
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(167): object "dbg_mem_valid" assigned a value but never read File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 167
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(168): object "dbg_mem_instr" assigned a value but never read File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 168
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(169): object "dbg_mem_ready" assigned a value but never read File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 169
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(170): object "dbg_mem_addr" assigned a value but never read File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 170
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(171): object "dbg_mem_wdata" assigned a value but never read File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 171
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(172): object "dbg_mem_wstrb" assigned a value but never read File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 172
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(173): object "dbg_mem_rdata" assigned a value but never read File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 173
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(359): object "mem_busy" assigned a value but never read File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 359
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(679): object "dbg_rs1val" assigned a value but never read File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 679
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(680): object "dbg_rs2val" assigned a value but never read File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 680
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(681): object "dbg_rs1val_valid" assigned a value but never read File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 681
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(682): object "dbg_rs2val_valid" assigned a value but never read File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 682
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(751): object "dbg_valid_insn" assigned a value but never read File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 751
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(1163): object "dbg_ascii_state" assigned a value but never read File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1163
Warning (10270): Verilog HDL Case Statement warning at picorv32.v(316): incomplete case statement has no default case item File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 316
Warning (10230): Verilog HDL assignment warning at picorv32.v(601): truncated value with size 32 to match size of target (2) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 601
Warning (10230): Verilog HDL assignment warning at picorv32.v(1224): truncated value with size 33 to match size of target (32) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1224
Warning (10230): Verilog HDL assignment warning at picorv32.v(1229): truncated value with size 32 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1229
Warning (10763): Verilog HDL warning at picorv32.v(1231): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1231
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1231): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1231
Warning (10763): Verilog HDL warning at picorv32.v(1248): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1248
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1248): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1248
Warning (10763): Verilog HDL warning at picorv32.v(1294): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1294
Warning (10270): Verilog HDL Case Statement warning at picorv32.v(1294): incomplete case statement has no default case item File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1294
Warning (10230): Verilog HDL assignment warning at picorv32.v(1322): truncated value with size 32 to match size of target (5) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1322
Warning (10230): Verilog HDL assignment warning at picorv32.v(1377): truncated value with size 32 to match size of target (5) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1377
Warning (10763): Verilog HDL warning at picorv32.v(1477): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1477
Warning (10763): Verilog HDL warning at picorv32.v(1607): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1607
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1607): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1607
Warning (10230): Verilog HDL assignment warning at picorv32.v(1710): truncated value with size 32 to match size of target (5) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1710
Warning (10230): Verilog HDL assignment warning at picorv32.v(1740): truncated value with size 32 to match size of target (5) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1740
Warning (10763): Verilog HDL warning at picorv32.v(1816): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1816
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1816): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1816
Warning (10230): Verilog HDL assignment warning at picorv32.v(1821): truncated value with size 32 to match size of target (5) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1821
Warning (10763): Verilog HDL warning at picorv32.v(1824): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1824
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1824): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1824
Warning (10230): Verilog HDL assignment warning at picorv32.v(1829): truncated value with size 32 to match size of target (5) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1829
Warning (10763): Verilog HDL warning at picorv32.v(1839): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1839
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1839): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1839
Warning (10763): Verilog HDL warning at picorv32.v(1864): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1864
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1864): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1864
Warning (10763): Verilog HDL warning at picorv32.v(1881): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1881
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1881): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 1881
Warning (10034): Output port "pcpi_insn" at picorv32.v(106) has no driver File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/picorv32.v Line: 106
Info (12128): Elaborating entity "pico_qsys_pio_0" for hierarchy "pico_qsys:u0|pico_qsys_pio_0:pio_0" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v Line: 153
Info (12128): Elaborating entity "pico_qsys_uart_0" for hierarchy "pico_qsys:u0|pico_qsys_uart_0:uart_0" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v Line: 168
Info (12128): Elaborating entity "pico_qsys_uart_0_tx" for hierarchy "pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_tx:the_pico_qsys_uart_0_tx" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v Line: 862
Info (12128): Elaborating entity "pico_qsys_uart_0_rx" for hierarchy "pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v Line: 880
Info (12128): Elaborating entity "pico_qsys_uart_0_rx_stimulus_source" for hierarchy "pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx|pico_qsys_uart_0_rx_stimulus_source:the_pico_qsys_uart_0_rx_stimulus_source" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v Line: 363
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v Line: 371
Info (12130): Elaborated megafunction instantiation "pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v Line: 371
Info (12133): Instantiated megafunction "pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_rx:the_pico_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v Line: 371
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "pico_qsys_uart_0_regs" for hierarchy "pico_qsys:u0|pico_qsys_uart_0:uart_0|pico_qsys_uart_0_regs:the_pico_qsys_uart_0_regs" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v Line: 911
Info (12128): Elaborating entity "pico_qsys_mm_interconnect_0" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v Line: 219
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v Line: 445
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v Line: 573
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v Line: 637
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:pico_axilite_0_altera_axi4lite_master_agent" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v Line: 765
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(362): truncated value with size 3 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_axi_master_ni.sv Line: 362
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(385): truncated value with size 3 to match size of target (1) File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_axi_master_ni.sv Line: 385
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v Line: 849
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v Line: 890
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v Line: 931
Info (12128): Elaborating entity "pico_qsys_mm_interconnect_0_router" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router:router" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v Line: 1445
Info (12128): Elaborating entity "pico_qsys_mm_interconnect_0_router_default_decode" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router:router|pico_qsys_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router.sv Line: 182
Info (12128): Elaborating entity "pico_qsys_mm_interconnect_0_router_002" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router_002:router_002" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v Line: 1477
Info (12128): Elaborating entity "pico_qsys_mm_interconnect_0_router_002_default_decode" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_router_002:router_002|pico_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "pico_qsys_mm_interconnect_0_cmd_demux" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v Line: 1560
Info (12128): Elaborating entity "pico_qsys_mm_interconnect_0_cmd_mux" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v Line: 1618
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "pico_qsys_mm_interconnect_0_rsp_demux" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v Line: 1710
Info (12128): Elaborating entity "pico_qsys_mm_interconnect_0_rsp_mux" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v Line: 1814
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "pico_qsys_mm_interconnect_0_avalon_st_adapter" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0.v Line: 1878
Info (12128): Elaborating entity "pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "pico_qsys:u0|pico_qsys_mm_interconnect_0:mm_interconnect_0|pico_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|pico_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "pico_qsys_irq_mapper" for hierarchy "pico_qsys:u0|pico_qsys_irq_mapper:irq_mapper" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v Line: 226
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "pico_qsys:u0|altera_reset_controller:rst_controller" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/pico_qsys.v Line: 289
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "pico_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/altera_reset_controller.v Line: 220
Warning (276020): Inferred RAM node "pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|cpuregs_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0"
Info (12133): Instantiated megafunction "pico_qsys:u0|picorv32_axi_wrapper:pico_axilite_0|picorv32_axi:uut|picorv32:picorv32_core|altsyncram:cpuregs_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j6d1.tdf
    Info (12023): Found entity 1: altsyncram_j6d1 File: /home/z/Desktop/pico_axilite_qsys/db/altsyncram_j6d1.tdf Line: 28
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/z/Desktop/pico_axilite_qsys/db/ip/pico_qsys/submodules/pico_qsys_uart_0.v Line: 44
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/z/Desktop/pico_axilite_qsys/output_files/pico_axilite.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2675 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 2535 logic cells
    Info (21064): Implemented 128 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 131 warnings
    Info: Peak virtual memory: 1304 megabytes
    Info: Processing ended: Sun Mar 10 09:44:52 2019
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:01:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/z/Desktop/pico_axilite_qsys/output_files/pico_axilite.map.smsg.


