{"vcs1":{"timestamp_begin":1684266197.062050804, "rt":1.25, "ut":0.35, "st":0.22}}
{"vcselab":{"timestamp_begin":1684266198.399927819, "rt":1.24, "ut":0.44, "st":0.18}}
{"link":{"timestamp_begin":1684266199.713673067, "rt":0.47, "ut":0.24, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684266196.410479516}
{"VCS_COMP_START_TIME": 1684266196.410479516}
{"VCS_COMP_END_TIME": 1684266201.789491741}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330372}}
{"stitch_vcselab": {"peak_mem": 211884}}
