Total Cycles:                               51401 (0.102802 msec)
Execution Cycles:                           19100 ( 37.16%)
Stall Cycles:                               32301 ( 62.84%)
Nops:                                        2517 (  4.90%)
Executed operations:                        31419

Executed branches:                           3424 ( 10.90% ops)(17.93% insts)
Not taken branches:                          1495 (  4.76% ops)( 7.83% insts)(43.66% br)
Taken branches:                              1929 (  6.14% ops)(10.10% insts)(56.34% br)
  Taken uncond branches:                     1316 (  4.19% ops)( 6.89% insts)(38.43% br)
  Taken cond branches:                        613 (  1.95% ops)( 3.21% insts)(17.90% br)
Size of Loaded Code:                        64896 Bytes

Instruction Memory Operations:
  Accesses:                                 17542
    Hits (Hit Rate):                        17079 ( 97.36%)
    Misses (Miss Rate):                       463 (  2.64%)
Instruction Memory Stall Cycles
  Total (in cycles):                        21441 (100.00%)
    Due to Misses:                          20835 ( 97.17%)
    Due to Bus Conflicts:                     606 (  2.83%)

Data Memory Operations:                     Cache          
  Accesses:                                  7237 (100.00%)
    Hits (Hit Rate):                         7021 ( 97.02%)
    Misses (Miss Rate):                       216 (  2.98%)
  Write Backs (% of Misses):                   45 ( 20.83%)
Data Memory Stall Cycles
  Total (in cycles):                         8931 (100.00%)
    Due to Misses:                           7776 ( 87.07%)
    Due to Bus Conflicts:                    1155 ( 12.93%)

Percentage Bus Bandwidth Consumed:          58.55%


Avg. IPC (no stalls):   1.64
Avg. IPC (with stalls): 0.61

  cycle counter =        19100
  total ops     =        31419
   width[ 0] =           73
   width[ 1] =         6895
   width[ 2] =         5583
   width[ 3] =         2772
   width[ 4] =         1258
   width[ 5] =            2


Simulation time  =     0.0118 s
Simulation speed =     2.6599 MOPS


ta_init using default

	CoreCkFreq           500
	BusCkFreq            200
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          36
	WBPenalty            33
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       36
	StrWBPenalty         33
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        45
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


