# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:19:25 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity General_Controller
# -- Compiling architecture architecture_General_Controller of General_Controller
# End time: 15:19:25 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 15:19:25 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity General_Controller_Testbench
# -- Compiling architecture behavioral of General_Controller_Testbench
# End time: 15:19:25 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L presynth -t 1ps presynth.General_Controller_Testbench 
# Start time: 15:19:25 on Aug 30,2024
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.general_controller_testbench(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading presynth.general_controller(architecture_general_controller)
# ** Fatal: (vsim-3817) Port "st_rdata0" of entity "general_controller" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /general_controller_testbench/General_Controller_0 File: C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd Line: 47
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 16
do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 18:58:28 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity General_Controller
# -- Compiling architecture architecture_General_Controller of General_Controller
# End time: 18:58:28 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 18:58:28 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity General_Controller_Testbench
# -- Compiling architecture behavioral of General_Controller_Testbench
# End time: 18:58:28 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L presynth -t 1ps presynth.General_Controller_Testbench 
# Start time: 15:19:25 on Aug 30,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.general_controller_testbench(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading presynth.general_controller(architecture_general_controller)
# ** Warning: (vsim-3473) Component instance "SweepTable_0 : SweepTable" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /general_controller_testbench File: C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd
# ** Warning: (vsim-3473) Component instance "SweepTable_1 : SweepTable" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /general_controller_testbench File: C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/constant_bias_mode \
sim:/general_controller_testbench/General_Controller_0/constant_bias_voltage_0 \
sim:/general_controller_testbench/General_Controller_0/constant_bias_voltage_1 \
sim:/general_controller_testbench/General_Controller_0/constant_bias_probe_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_mode \
sim:/general_controller_testbench/General_Controller_0/sweep_table_write_value \
sim:/general_controller_testbench/General_Controller_0/sweep_table_read_value \
sim:/general_controller_testbench/General_Controller_0/sweep_table_probe_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_step_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_nof_steps \
sim:/general_controller_testbench/General_Controller_0/sweep_table_sample_skip \
sim:/general_controller_testbench/General_Controller_0/sweep_table_samples_per_point
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/uc_rx_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_prev_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_byte \
sim:/general_controller_testbench/General_Controller_0/uc_rx_substate
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/uc_tx_state \
sim:/general_controller_testbench/General_Controller_0/uc_tx_nextstate \
sim:/general_controller_testbench/General_Controller_0/uc_tx_substate
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:10:41 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity General_Controller
# -- Compiling architecture architecture_General_Controller of General_Controller
# End time: 19:10:41 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:10:41 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity General_Controller_Testbench
# -- Compiling architecture behavioral of General_Controller_Testbench
# End time: 19:10:41 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:10:42 on Aug 30,2024, Elapsed time: 3:51:17
# Errors: 1, Warnings: 2
# vsim -L proasic3 -L presynth -t 1ps presynth.General_Controller_Testbench 
# Start time: 19:10:42 on Aug 30,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.general_controller_testbench(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading presynth.general_controller(architecture_general_controller)
# ** Warning: (vsim-3473) Component instance "SweepTable_0 : SweepTable" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /general_controller_testbench File: C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd
# ** Warning: (vsim-3473) Component instance "SweepTable_1 : SweepTable" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /general_controller_testbench File: C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd
do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:18:59 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity General_Controller
# -- Compiling architecture architecture_General_Controller of General_Controller
# End time: 19:18:59 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:18:59 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity General_Controller_Testbench
# -- Compiling architecture behavioral of General_Controller_Testbench
# End time: 19:18:59 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:18:59 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/smartgen/SweepTable.vhd 
# ** Error: (vcom-7) Failed to open design unit file "C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/smartgen/SweepTable.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 19:18:59 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/Microsemi/Libero_SoC_v11.9/Modelsim/win32acoem/vcom failed.
# Error in macro ./run.do line 15
# C:/Microsemi/Libero_SoC_v11.9/Modelsim/win32acoem/vcom failed.
#     while executing
# "vcom -2008 -explicit  -work presynth "${PROJECT_DIR}/smartgen/SweepTable.vhd""
do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:20:47 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity General_Controller
# -- Compiling architecture architecture_General_Controller of General_Controller
# End time: 19:20:47 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:20:47 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity General_Controller_Testbench
# -- Compiling architecture behavioral of General_Controller_Testbench
# End time: 19:20:47 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:20:47 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/smartgen/SweepTable/SweepTable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SweepTable
# -- Compiling architecture DEF_ARCH of SweepTable
# End time: 19:20:47 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:20:48 on Aug 30,2024, Elapsed time: 0:10:06
# Errors: 4, Warnings: 2
# vsim -L proasic3 -L presynth -t 1ps presynth.General_Controller_Testbench 
# Start time: 19:20:48 on Aug 30,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.general_controller_testbench(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading presynth.general_controller(architecture_general_controller)
# Loading presynth.sweeptable(def_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading proasic3.vtables
# Loading proasic3.inv(vital_act)
# Loading ieee.std_logic_textio(body)
# Loading proasic3.ram512x18(vital_act)
# Loading proasic3.gnd(vital_act)
# Loading proasic3.vcc(vital_act)
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:21:34 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity General_Controller
# -- Compiling architecture architecture_General_Controller of General_Controller
# End time: 19:21:34 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:21:34 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity General_Controller_Testbench
# -- Compiling architecture behavioral of General_Controller_Testbench
# End time: 19:21:34 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:21:34 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/smartgen/SweepTable/SweepTable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SweepTable
# -- Compiling architecture DEF_ARCH of SweepTable
# End time: 19:21:34 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:21:35 on Aug 30,2024, Elapsed time: 0:00:47
# Errors: 0, Warnings: 40
# vsim -L proasic3 -L presynth -t 1ps presynth.General_Controller_Testbench 
# Start time: 19:21:35 on Aug 30,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.general_controller_testbench(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading presynth.general_controller(architecture_general_controller)
# Loading presynth.sweeptable(def_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading proasic3.vtables
# Loading proasic3.inv(vital_act)
# Loading ieee.std_logic_textio(body)
# Loading proasic3.ram512x18(vital_act)
# Loading proasic3.gnd(vital_act)
# Loading proasic3.vcc(vital_act)
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/constant_bias_mode \
sim:/general_controller_testbench/General_Controller_0/constant_bias_voltage_0 \
sim:/general_controller_testbench/General_Controller_0/constant_bias_voltage_1 \
sim:/general_controller_testbench/General_Controller_0/constant_bias_probe_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_mode \
sim:/general_controller_testbench/General_Controller_0/sweep_table_write_value \
sim:/general_controller_testbench/General_Controller_0/sweep_table_read_value \
sim:/general_controller_testbench/General_Controller_0/sweep_table_probe_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_step_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_nof_steps \
sim:/general_controller_testbench/General_Controller_0/sweep_table_sample_skip \
sim:/general_controller_testbench/General_Controller_0/sweep_table_samples_per_point \
sim:/general_controller_testbench/General_Controller_0/sweep_table_points
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/uc_tx_state \
sim:/general_controller_testbench/General_Controller_0/uc_tx_nextstate \
sim:/general_controller_testbench/General_Controller_0/uc_tx_substate
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/uc_rx_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_prev_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_byte \
sim:/general_controller_testbench/General_Controller_0/uc_rx_substate
run
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:42:27 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity General_Controller
# -- Compiling architecture architecture_General_Controller of General_Controller
# End time: 19:42:27 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:42:27 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity General_Controller_Testbench
# -- Compiling architecture behavioral of General_Controller_Testbench
# End time: 19:42:27 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:42:27 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/smartgen/SweepTable/SweepTable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SweepTable
# -- Compiling architecture DEF_ARCH of SweepTable
# End time: 19:42:27 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:42:29 on Aug 30,2024, Elapsed time: 0:20:54
# Errors: 0, Warnings: 40
# vsim -L proasic3 -L presynth -t 1ps presynth.General_Controller_Testbench 
# Start time: 19:42:29 on Aug 30,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.general_controller_testbench(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading presynth.general_controller(architecture_general_controller)
# Loading presynth.sweeptable(def_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading proasic3.vtables
# Loading proasic3.inv(vital_act)
# Loading ieee.std_logic_textio(body)
# Loading proasic3.ram512x18(vital_act)
# Loading proasic3.gnd(vital_act)
# Loading proasic3.vcc(vital_act)
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/constant_bias_mode \
sim:/general_controller_testbench/General_Controller_0/constant_bias_voltage_0 \
sim:/general_controller_testbench/General_Controller_0/constant_bias_voltage_1 \
sim:/general_controller_testbench/General_Controller_0/constant_bias_probe_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_mode \
sim:/general_controller_testbench/General_Controller_0/sweep_table_write_value \
sim:/general_controller_testbench/General_Controller_0/sweep_table_read_value \
sim:/general_controller_testbench/General_Controller_0/sweep_table_probe_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_step_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_nof_steps \
sim:/general_controller_testbench/General_Controller_0/sweep_table_sample_skip \
sim:/general_controller_testbench/General_Controller_0/sweep_table_samples_per_point \
sim:/general_controller_testbench/General_Controller_0/sweep_table_points
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/uc_tx_state \
sim:/general_controller_testbench/General_Controller_0/uc_tx_nextstate \
sim:/general_controller_testbench/General_Controller_0/uc_tx_substate
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/send_telemetry_request \
sim:/general_controller_testbench/General_Controller_0/uc_rx_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_prev_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_byte \
sim:/general_controller_testbench/General_Controller_0/uc_rx_substate
run
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:46:07 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity General_Controller
# -- Compiling architecture architecture_General_Controller of General_Controller
# End time: 19:46:07 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:46:07 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity General_Controller_Testbench
# -- Compiling architecture behavioral of General_Controller_Testbench
# End time: 19:46:07 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 19:46:07 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/smartgen/SweepTable/SweepTable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SweepTable
# -- Compiling architecture DEF_ARCH of SweepTable
# End time: 19:46:07 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:46:09 on Aug 30,2024, Elapsed time: 0:03:40
# Errors: 0, Warnings: 40
# vsim -L proasic3 -L presynth -t 1ps presynth.General_Controller_Testbench 
# Start time: 19:46:09 on Aug 30,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.general_controller_testbench(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading presynth.general_controller(architecture_general_controller)
# Loading presynth.sweeptable(def_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading proasic3.vtables
# Loading proasic3.inv(vital_act)
# Loading ieee.std_logic_textio(body)
# Loading proasic3.ram512x18(vital_act)
# Loading proasic3.gnd(vital_act)
# Loading proasic3.vcc(vital_act)
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/constant_bias_mode \
sim:/general_controller_testbench/General_Controller_0/constant_bias_voltage_0 \
sim:/general_controller_testbench/General_Controller_0/constant_bias_voltage_1 \
sim:/general_controller_testbench/General_Controller_0/constant_bias_probe_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_mode \
sim:/general_controller_testbench/General_Controller_0/sweep_table_write_value \
sim:/general_controller_testbench/General_Controller_0/sweep_table_read_value \
sim:/general_controller_testbench/General_Controller_0/sweep_table_probe_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_step_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_nof_steps \
sim:/general_controller_testbench/General_Controller_0/sweep_table_sample_skip \
sim:/general_controller_testbench/General_Controller_0/sweep_table_samples_per_point \
sim:/general_controller_testbench/General_Controller_0/sweep_table_points
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/uc_tx_state \
sim:/general_controller_testbench/General_Controller_0/uc_tx_nextstate \
sim:/general_controller_testbench/General_Controller_0/uc_tx_substate
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/uc_rx_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_prev_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_byte \
sim:/general_controller_testbench/General_Controller_0/uc_rx_substate
run
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:13:29 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity General_Controller
# -- Compiling architecture architecture_General_Controller of General_Controller
# End time: 20:13:29 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:13:29 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity General_Controller_Testbench
# -- Compiling architecture behavioral of General_Controller_Testbench
# End time: 20:13:29 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:13:29 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/smartgen/SweepTable/SweepTable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SweepTable
# -- Compiling architecture DEF_ARCH of SweepTable
# End time: 20:13:29 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:13:31 on Aug 30,2024, Elapsed time: 0:27:22
# Errors: 0, Warnings: 40
# vsim -L proasic3 -L presynth -t 1ps presynth.General_Controller_Testbench 
# Start time: 20:13:31 on Aug 30,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.general_controller_testbench(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading presynth.general_controller(architecture_general_controller)
# Loading presynth.sweeptable(def_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading proasic3.vtables
# Loading proasic3.inv(vital_act)
# Loading ieee.std_logic_textio(body)
# Loading proasic3.ram512x18(vital_act)
# Loading proasic3.gnd(vital_act)
# Loading proasic3.vcc(vital_act)
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/constant_bias_mode \
sim:/general_controller_testbench/General_Controller_0/constant_bias_voltage_0 \
sim:/general_controller_testbench/General_Controller_0/constant_bias_voltage_1 \
sim:/general_controller_testbench/General_Controller_0/constant_bias_probe_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_mode \
sim:/general_controller_testbench/General_Controller_0/sweep_table_write_value \
sim:/general_controller_testbench/General_Controller_0/sweep_table_read_value \
sim:/general_controller_testbench/General_Controller_0/sweep_table_probe_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_step_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_nof_steps \
sim:/general_controller_testbench/General_Controller_0/sweep_table_sample_skip \
sim:/general_controller_testbench/General_Controller_0/sweep_table_samples_per_point \
sim:/general_controller_testbench/General_Controller_0/sweep_table_points
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/uc_tx_state \
sim:/general_controller_testbench/General_Controller_0/uc_tx_nextstate \
sim:/general_controller_testbench/General_Controller_0/uc_tx_substate
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/uc_rx_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_prev_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_byte \
sim:/general_controller_testbench/General_Controller_0/uc_rx_substate
run
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:26:22 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity General_Controller
# -- Compiling architecture architecture_General_Controller of General_Controller
# End time: 20:26:22 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:26:22 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity General_Controller_Testbench
# -- Compiling architecture behavioral of General_Controller_Testbench
# End time: 20:26:22 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:26:22 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/smartgen/SweepTable/SweepTable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SweepTable
# -- Compiling architecture DEF_ARCH of SweepTable
# End time: 20:26:22 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:26:24 on Aug 30,2024, Elapsed time: 0:12:53
# Errors: 0, Warnings: 40
# vsim -L proasic3 -L presynth -t 1ps presynth.General_Controller_Testbench 
# Start time: 20:26:24 on Aug 30,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.general_controller_testbench(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading presynth.general_controller(architecture_general_controller)
# Loading presynth.sweeptable(def_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading proasic3.vtables
# Loading proasic3.inv(vital_act)
# Loading ieee.std_logic_textio(body)
# Loading proasic3.ram512x18(vital_act)
# Loading proasic3.gnd(vital_act)
# Loading proasic3.vcc(vital_act)
do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:26:47 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity General_Controller
# -- Compiling architecture architecture_General_Controller of General_Controller
# End time: 20:26:47 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:26:47 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity General_Controller_Testbench
# -- Compiling architecture behavioral of General_Controller_Testbench
# End time: 20:26:47 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:26:47 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/smartgen/SweepTable/SweepTable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SweepTable
# -- Compiling architecture DEF_ARCH of SweepTable
# End time: 20:26:47 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:26:49 on Aug 30,2024, Elapsed time: 0:00:25
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L presynth -t 1ps presynth.General_Controller_Testbench 
# Start time: 20:26:49 on Aug 30,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.general_controller_testbench(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading presynth.general_controller(architecture_general_controller)
# Loading presynth.sweeptable(def_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading proasic3.vtables
# Loading proasic3.inv(vital_act)
# Loading ieee.std_logic_textio(body)
# Loading proasic3.ram512x18(vital_act)
# Loading proasic3.gnd(vital_act)
# Loading proasic3.vcc(vital_act)
resume
# End time: 20:27:13 on Aug 30,2024, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
# ** Error: No Design Loaded!
# Error in macro ./run.do line 18
# No Design Loaded!
#     while executing
# "run 1000ns"
do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:27:23 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity General_Controller
# -- Compiling architecture architecture_General_Controller of General_Controller
# End time: 20:27:23 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:27:23 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity General_Controller_Testbench
# -- Compiling architecture behavioral of General_Controller_Testbench
# End time: 20:27:24 on Aug 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:27:24 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/smartgen/SweepTable/SweepTable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SweepTable
# -- Compiling architecture DEF_ARCH of SweepTable
# End time: 20:27:24 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L presynth -t 1ps presynth.General_Controller_Testbench 
# Start time: 20:27:24 on Aug 30,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.general_controller_testbench(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading presynth.general_controller(architecture_general_controller)
# Loading presynth.sweeptable(def_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading proasic3.vtables
# Loading proasic3.inv(vital_act)
# Loading ieee.std_logic_textio(body)
# Loading proasic3.ram512x18(vital_act)
# Loading proasic3.gnd(vital_act)
# Loading proasic3.vcc(vital_act)
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/constant_bias_mode \
sim:/general_controller_testbench/General_Controller_0/constant_bias_voltage_0 \
sim:/general_controller_testbench/General_Controller_0/constant_bias_voltage_1 \
sim:/general_controller_testbench/General_Controller_0/constant_bias_probe_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_mode \
sim:/general_controller_testbench/General_Controller_0/sweep_table_write_value \
sim:/general_controller_testbench/General_Controller_0/sweep_table_read_value \
sim:/general_controller_testbench/General_Controller_0/sweep_table_probe_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_step_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_nof_steps \
sim:/general_controller_testbench/General_Controller_0/sweep_table_sample_skip \
sim:/general_controller_testbench/General_Controller_0/sweep_table_samples_per_point \
sim:/general_controller_testbench/General_Controller_0/sweep_table_points
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/uc_tx_state \
sim:/general_controller_testbench/General_Controller_0/uc_tx_nextstate \
sim:/general_controller_testbench/General_Controller_0/uc_tx_substate
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/uc_rx_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_prev_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_byte \
sim:/general_controller_testbench/General_Controller_0/uc_rx_substate
run
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:30:53 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity General_Controller
# -- Compiling architecture architecture_General_Controller of General_Controller
# End time: 20:30:53 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:30:53 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity General_Controller_Testbench
# -- Compiling architecture behavioral of General_Controller_Testbench
# End time: 20:30:53 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:30:53 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/smartgen/SweepTable/SweepTable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SweepTable
# -- Compiling architecture DEF_ARCH of SweepTable
# End time: 20:30:53 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:30:55 on Aug 30,2024, Elapsed time: 0:03:31
# Errors: 0, Warnings: 40
# vsim -L proasic3 -L presynth -t 1ps presynth.General_Controller_Testbench 
# Start time: 20:30:55 on Aug 30,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.general_controller_testbench(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading presynth.general_controller(architecture_general_controller)
# Loading presynth.sweeptable(def_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading proasic3.vtables
# Loading proasic3.inv(vital_act)
# Loading ieee.std_logic_textio(body)
# Loading proasic3.ram512x18(vital_act)
# Loading proasic3.gnd(vital_act)
# Loading proasic3.vcc(vital_act)
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/constant_bias_mode \
sim:/general_controller_testbench/General_Controller_0/constant_bias_voltage_0 \
sim:/general_controller_testbench/General_Controller_0/constant_bias_voltage_1 \
sim:/general_controller_testbench/General_Controller_0/constant_bias_probe_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_mode \
sim:/general_controller_testbench/General_Controller_0/sweep_table_write_value \
sim:/general_controller_testbench/General_Controller_0/sweep_table_read_value \
sim:/general_controller_testbench/General_Controller_0/sweep_table_probe_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_step_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_nof_steps \
sim:/general_controller_testbench/General_Controller_0/sweep_table_sample_skip \
sim:/general_controller_testbench/General_Controller_0/sweep_table_samples_per_point \
sim:/general_controller_testbench/General_Controller_0/sweep_table_points
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/uc_tx_state \
sim:/general_controller_testbench/General_Controller_0/uc_tx_nextstate \
sim:/general_controller_testbench/General_Controller_0/uc_tx_substate
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/uc_rx_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_prev_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_byte \
sim:/general_controller_testbench/General_Controller_0/uc_rx_substate
run
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:33:57 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity General_Controller
# -- Compiling architecture architecture_General_Controller of General_Controller
# End time: 20:33:57 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:33:57 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity General_Controller_Testbench
# -- Compiling architecture behavioral of General_Controller_Testbench
# End time: 20:33:57 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:33:57 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/smartgen/SweepTable/SweepTable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SweepTable
# -- Compiling architecture DEF_ARCH of SweepTable
# End time: 20:33:57 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:33:59 on Aug 30,2024, Elapsed time: 0:03:04
# Errors: 0, Warnings: 40
# vsim -L proasic3 -L presynth -t 1ps presynth.General_Controller_Testbench 
# Start time: 20:33:59 on Aug 30,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.general_controller_testbench(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading presynth.general_controller(architecture_general_controller)
# Loading presynth.sweeptable(def_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading proasic3.vtables
# Loading proasic3.inv(vital_act)
# Loading ieee.std_logic_textio(body)
# Loading proasic3.ram512x18(vital_act)
# Loading proasic3.gnd(vital_act)
# Loading proasic3.vcc(vital_act)
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/constant_bias_mode \
sim:/general_controller_testbench/General_Controller_0/constant_bias_voltage_0 \
sim:/general_controller_testbench/General_Controller_0/constant_bias_voltage_1 \
sim:/general_controller_testbench/General_Controller_0/constant_bias_probe_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_mode \
sim:/general_controller_testbench/General_Controller_0/sweep_table_write_value \
sim:/general_controller_testbench/General_Controller_0/sweep_table_read_value \
sim:/general_controller_testbench/General_Controller_0/sweep_table_probe_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_step_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_nof_steps \
sim:/general_controller_testbench/General_Controller_0/sweep_table_sample_skip \
sim:/general_controller_testbench/General_Controller_0/sweep_table_samples_per_point \
sim:/general_controller_testbench/General_Controller_0/sweep_table_points
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/uc_tx_state \
sim:/general_controller_testbench/General_Controller_0/uc_tx_nextstate \
sim:/general_controller_testbench/General_Controller_0/uc_tx_substate
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/uc_rx_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_prev_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_byte \
sim:/general_controller_testbench/General_Controller_0/uc_rx_substate
run
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
run
run
run
run
run
run
run
run
run
run
run
do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:38:45 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity General_Controller
# -- Compiling architecture architecture_General_Controller of General_Controller
# End time: 20:38:45 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:38:45 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity General_Controller_Testbench
# -- Compiling architecture behavioral of General_Controller_Testbench
# End time: 20:38:46 on Aug 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:38:46 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/smartgen/SweepTable/SweepTable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SweepTable
# -- Compiling architecture DEF_ARCH of SweepTable
# End time: 20:38:46 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:38:46 on Aug 30,2024, Elapsed time: 0:04:47
# Errors: 0, Warnings: 40
# vsim -L proasic3 -L presynth -t 1ps presynth.General_Controller_Testbench 
# Start time: 20:38:46 on Aug 30,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.general_controller_testbench(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading presynth.general_controller(architecture_general_controller)
# Loading presynth.sweeptable(def_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading proasic3.vtables
# Loading proasic3.inv(vital_act)
# Loading ieee.std_logic_textio(body)
# Loading proasic3.ram512x18(vital_act)
# Loading proasic3.gnd(vital_act)
# Loading proasic3.vcc(vital_act)
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/constant_bias_mode \
sim:/general_controller_testbench/General_Controller_0/constant_bias_voltage_0 \
sim:/general_controller_testbench/General_Controller_0/constant_bias_voltage_1 \
sim:/general_controller_testbench/General_Controller_0/constant_bias_probe_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_mode \
sim:/general_controller_testbench/General_Controller_0/sweep_table_write_value \
sim:/general_controller_testbench/General_Controller_0/sweep_table_read_value \
sim:/general_controller_testbench/General_Controller_0/sweep_table_probe_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_step_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_nof_steps \
sim:/general_controller_testbench/General_Controller_0/sweep_table_sample_skip \
sim:/general_controller_testbench/General_Controller_0/sweep_table_samples_per_point \
sim:/general_controller_testbench/General_Controller_0/sweep_table_points
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/uc_tx_state \
sim:/general_controller_testbench/General_Controller_0/uc_tx_nextstate \
sim:/general_controller_testbench/General_Controller_0/uc_tx_substate
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/uc_rx_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_prev_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_byte \
sim:/general_controller_testbench/General_Controller_0/uc_rx_substate
run
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/uc_rx_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_prev_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_byte \
sim:/general_controller_testbench/General_Controller_0/uc_rx_substate
do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:42:01 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity General_Controller
# -- Compiling architecture architecture_General_Controller of General_Controller
# End time: 20:42:01 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:42:01 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity General_Controller_Testbench
# -- Compiling architecture behavioral of General_Controller_Testbench
# End time: 20:42:01 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 20:42:01 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/smartgen/SweepTable/SweepTable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SweepTable
# -- Compiling architecture DEF_ARCH of SweepTable
# End time: 20:42:01 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:42:03 on Aug 30,2024, Elapsed time: 0:03:17
# Errors: 0, Warnings: 40
# vsim -L proasic3 -L presynth -t 1ps presynth.General_Controller_Testbench 
# Start time: 20:42:03 on Aug 30,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.general_controller_testbench(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading presynth.general_controller(architecture_general_controller)
# Loading presynth.sweeptable(def_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading proasic3.vtables
# Loading proasic3.inv(vital_act)
# Loading ieee.std_logic_textio(body)
# Loading proasic3.ram512x18(vital_act)
# Loading proasic3.gnd(vital_act)
# Loading proasic3.vcc(vital_act)
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/constant_bias_mode \
sim:/general_controller_testbench/General_Controller_0/constant_bias_voltage_0 \
sim:/general_controller_testbench/General_Controller_0/constant_bias_voltage_1 \
sim:/general_controller_testbench/General_Controller_0/constant_bias_probe_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_mode \
sim:/general_controller_testbench/General_Controller_0/sweep_table_write_value \
sim:/general_controller_testbench/General_Controller_0/sweep_table_read_value \
sim:/general_controller_testbench/General_Controller_0/sweep_table_probe_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_step_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_nof_steps \
sim:/general_controller_testbench/General_Controller_0/sweep_table_sample_skip \
sim:/general_controller_testbench/General_Controller_0/sweep_table_samples_per_point \
sim:/general_controller_testbench/General_Controller_0/sweep_table_points
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/uc_tx_state \
sim:/general_controller_testbench/General_Controller_0/uc_tx_nextstate \
sim:/general_controller_testbench/General_Controller_0/uc_tx_substate
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/uc_rx_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_prev_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_byte \
sim:/general_controller_testbench/General_Controller_0/uc_rx_substate
run
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
run
run
run
run
run
run
run
run
run
run
run
do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vhdl/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 21:21:18 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/hdl/General_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity General_Controller
# -- Compiling architecture architecture_General_Controller of General_Controller
# End time: 21:21:18 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 21:21:18 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/stimulus/General_Controller_Testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity General_Controller_Testbench
# -- Compiling architecture behavioral of General_Controller_Testbench
# End time: 21:21:18 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 21:21:19 on Aug 30,2024
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Lab-user1/Desktop/MasterThesis/Langmuir-DataHub-EMUScience-FPGA/smartgen/SweepTable/SweepTable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SweepTable
# -- Compiling architecture DEF_ARCH of SweepTable
# End time: 21:21:19 on Aug 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:21:19 on Aug 30,2024, Elapsed time: 0:39:16
# Errors: 0, Warnings: 40
# vsim -L proasic3 -L presynth -t 1ps presynth.General_Controller_Testbench 
# Start time: 21:21:19 on Aug 30,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading presynth.general_controller_testbench(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading presynth.general_controller(architecture_general_controller)
# Loading presynth.sweeptable(def_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading proasic3.vtables
# Loading proasic3.inv(vital_act)
# Loading ieee.std_logic_textio(body)
# Loading proasic3.ram512x18(vital_act)
# Loading proasic3.gnd(vital_act)
# Loading proasic3.vcc(vital_act)
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/constant_bias_mode \
sim:/general_controller_testbench/General_Controller_0/constant_bias_voltage_0 \
sim:/general_controller_testbench/General_Controller_0/constant_bias_voltage_1 \
sim:/general_controller_testbench/General_Controller_0/constant_bias_probe_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_mode \
sim:/general_controller_testbench/General_Controller_0/sweep_table_write_value \
sim:/general_controller_testbench/General_Controller_0/sweep_table_read_value \
sim:/general_controller_testbench/General_Controller_0/sweep_table_probe_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_step_id \
sim:/general_controller_testbench/General_Controller_0/sweep_table_nof_steps \
sim:/general_controller_testbench/General_Controller_0/sweep_table_sample_skip \
sim:/general_controller_testbench/General_Controller_0/sweep_table_samples_per_point \
sim:/general_controller_testbench/General_Controller_0/sweep_table_points
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/sweep_table_write_wait \
sim:/general_controller_testbench/General_Controller_0/sweep_table_read_wait
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/uc_tx_state \
sim:/general_controller_testbench/General_Controller_0/uc_tx_nextstate \
sim:/general_controller_testbench/General_Controller_0/uc_tx_substate
add wave -position insertpoint  \
sim:/general_controller_testbench/General_Controller_0/uc_rx_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_prev_state \
sim:/general_controller_testbench/General_Controller_0/uc_rx_byte \
sim:/general_controller_testbench/General_Controller_0/uc_rx_substate
run
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 50 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 150 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 250 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 350 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 450 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 550 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 650 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 750 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 850 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_0/SweepTable_R0C0
# ** Warning: REN unknown. 
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
# ** Warning: WEN unknown, no data was written into RAM
#    Time: 950 ns  Iteration: 1  Instance: /general_controller_testbench/SweepTable_1/SweepTable_R0C0
run
run
run
run
run
# End time: 21:23:51 on Aug 30,2024, Elapsed time: 0:02:32
# Errors: 0, Warnings: 40
