-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Full Version"

-- DATE "12/02/2015 16:44:19"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	memory_game IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0);
	HEX0 : OUT std_logic_vector(0 TO 6);
	HEX1 : OUT std_logic_vector(0 TO 6);
	HEX2 : OUT std_logic_vector(0 TO 6);
	HEX3 : OUT std_logic_vector(0 TO 6);
	HEX4 : OUT std_logic_vector(0 TO 6);
	HEX5 : OUT std_logic_vector(0 TO 6);
	PS2_DAT : INOUT std_logic;
	PS2_CLK : INOUT std_logic;
	VGA_CLK : OUT std_logic;
	VGA_HS : OUT std_logic;
	VGA_VS : OUT std_logic;
	VGA_BLANK_N : OUT std_logic;
	VGA_SYNC_N : OUT std_logic;
	VGA_R : OUT std_logic_vector(9 DOWNTO 0);
	VGA_G : OUT std_logic_vector(9 DOWNTO 0);
	VGA_B : OUT std_logic_vector(9 DOWNTO 0)
	);
END memory_game;

-- Design Ports Information
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[8]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[9]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[8]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[9]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[8]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[9]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PS2_DAT	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- PS2_CLK	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF memory_game IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX1 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX2 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX3 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX4 : std_logic_vector(0 TO 6);
SIGNAL ww_HEX5 : std_logic_vector(0 TO 6);
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_BLANK_N : std_logic;
SIGNAL ww_VGA_SYNC_N : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif4|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \d1|mif4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif3|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \d1|mif3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \d1|mif2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif4|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \d1|mif4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif3|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \d1|mif3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \d1|mif2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \d1|mif4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \d1|mif4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \d1|mif3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \d1|mif2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \PS2_DAT~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~49_sumout\ : std_logic;
SIGNAL \PS2_CLK~input_o\ : std_logic;
SIGNAL \PS2|ps2_clk_reg~0_combout\ : std_logic;
SIGNAL \PS2|ps2_clk_reg~q\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|cur_bit[3]~2_combout\ : std_logic;
SIGNAL \PS2|last_ps2_clk~0_combout\ : std_logic;
SIGNAL \PS2|last_ps2_clk~q\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|cur_bit~5_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|cur_bit[3]~1_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|cur_bit~4_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|cur_bit~3_combout\ : std_logic;
SIGNAL \PS2|ps2_clk_negedge~combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|always1~0_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Selector4~0_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Selector5~0_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|transfer_counter[10]~0_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~18\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~53_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~54\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~61_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~62\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~57_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~58\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~9_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~10\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~21_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~22\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~25_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~26\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~29_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~30\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~33_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~34\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~37_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Equal3~1_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~38\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~65_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~66\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~1_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Equal3~2_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|always5~0_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|transfer_counter[10]~1_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~50\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~45_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~46\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~41_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~42\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~17_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~2\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~5_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~6\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add2~13_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Equal3~0_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Equal3~3_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~13_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~14\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~9_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~18\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~49_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~50\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~45_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~46\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~41_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~42\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~5_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~6\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~1_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Equal2~1_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|command_initiate_counter[3]~1_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~10\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~37_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~38\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~33_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~34\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~29_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~30\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~25_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~26\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~21_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~22\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add0~17_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Equal2~0_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|command_initiate_counter[3]~0_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Equal2~2_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~33_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Equal0~2_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~6\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~25_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Equal0~3_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Equal0~1_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~34\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~13_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~14\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~29_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~30\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~9_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~10\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~17_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~18\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~21_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~22\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~1_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~2\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~69_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~70\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~65_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~66\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~61_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~62\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~57_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~58\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~53_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~54\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~49_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~50\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~45_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~46\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~41_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~42\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~37_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~38\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~77_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~78\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~73_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~74\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add1~5_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Equal0~0_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Equal0~4_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Selector2~0_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Selector3~0_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|Add3~0_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|cur_bit~0_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ps2_command[8]~feeder_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|PS2_DAT~1_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|PS2_DAT~2_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[1]~inputCLKENA0_outclk\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \d1|counterInput|Q[0]~3_combout\ : std_logic;
SIGNAL \d1|counterInput|Q[0]~DUPLICATE_q\ : std_logic;
SIGNAL \d1|counterInput|Q[1]~0_combout\ : std_logic;
SIGNAL \d1|counterInput|Q[1]~DUPLICATE_q\ : std_logic;
SIGNAL \d1|counterInput|Q[2]~1_combout\ : std_logic;
SIGNAL \d1|counterInput|Q[3]~2_combout\ : std_logic;
SIGNAL \d1|counterInput|Q[3]~DUPLICATE_q\ : std_logic;
SIGNAL \d1|counterInput|Q[2]~DUPLICATE_q\ : std_logic;
SIGNAL \c1|LessThan4~0_combout\ : std_logic;
SIGNAL \rg|lfsr1|data[1]~1_combout\ : std_logic;
SIGNAL \rg|lfsr1|data[4]~DUPLICATE_q\ : std_logic;
SIGNAL \rg|lfsr1|data[0]~0_combout\ : std_logic;
SIGNAL \rg|lfsr1|data[3]~DUPLICATE_q\ : std_logic;
SIGNAL \rg|out[13]~2_combout\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \c1|Selector2~0_combout\ : std_logic;
SIGNAL \d1|counter1|Add0~57_sumout\ : std_logic;
SIGNAL \c1|LessThan0~0_combout\ : std_logic;
SIGNAL \d1|counter1|Q[6]~DUPLICATE_q\ : std_logic;
SIGNAL \c1|LessThan0~1_combout\ : std_logic;
SIGNAL \c1|LessThan0~2_combout\ : std_logic;
SIGNAL \c1|LessThan0~3_combout\ : std_logic;
SIGNAL \d1|counter1|Add0~54\ : std_logic;
SIGNAL \d1|counter1|Add0~45_sumout\ : std_logic;
SIGNAL \d1|counter1|Add0~46\ : std_logic;
SIGNAL \d1|counter1|Add0~41_sumout\ : std_logic;
SIGNAL \d1|counter1|Add0~42\ : std_logic;
SIGNAL \d1|counter1|Add0~37_sumout\ : std_logic;
SIGNAL \d1|counter1|Add0~38\ : std_logic;
SIGNAL \d1|counter1|Add0~33_sumout\ : std_logic;
SIGNAL \d1|counter1|Add0~34\ : std_logic;
SIGNAL \d1|counter1|Add0~29_sumout\ : std_logic;
SIGNAL \c1|LessThan5~0_combout\ : std_logic;
SIGNAL \c1|nextState.Sverify~0_combout\ : std_logic;
SIGNAL \c1|currState.Sverify~q\ : std_logic;
SIGNAL \c1|Selector11~0_combout\ : std_logic;
SIGNAL \c1|currState.SdrawResult~q\ : std_logic;
SIGNAL \c1|Selector12~0_combout\ : std_logic;
SIGNAL \c1|Selector13~0_combout\ : std_logic;
SIGNAL \c1|currState.Slose~q\ : std_logic;
SIGNAL \c1|Selector1~0_combout\ : std_logic;
SIGNAL \c1|Selector1~1_combout\ : std_logic;
SIGNAL \c1|currState.SresetDraw~q\ : std_logic;
SIGNAL \c1|nextState.SstoreInput~0_combout\ : std_logic;
SIGNAL \c1|currState.SstoreInput~q\ : std_logic;
SIGNAL \c1|LessThan5~2_combout\ : std_logic;
SIGNAL \c1|LessThan5~1_combout\ : std_logic;
SIGNAL \c1|LessThan5~3_combout\ : std_logic;
SIGNAL \c1|Selector10~0_combout\ : std_logic;
SIGNAL \c1|currState.SdrawInput~q\ : std_logic;
SIGNAL \c1|Selector3~0_combout\ : std_logic;
SIGNAL \c1|currState.ScheckLevel~q\ : std_logic;
SIGNAL \c1|WideOr3~0_combout\ : std_logic;
SIGNAL \ctf|Q~3_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \c1|nextState~0_combout\ : std_logic;
SIGNAL \c1|LessThan2~0_combout\ : std_logic;
SIGNAL \c1|LessThan2~1_combout\ : std_logic;
SIGNAL \c1|Selector4~0_combout\ : std_logic;
SIGNAL \c1|currState.SdrawStart~q\ : std_logic;
SIGNAL \d1|counterRG|Add0~1_combout\ : std_logic;
SIGNAL \d1|counterRG|Q[1]~DUPLICATE_q\ : std_logic;
SIGNAL \c1|Selector5~0_combout\ : std_logic;
SIGNAL \c1|Selector5~1_combout\ : std_logic;
SIGNAL \c1|currState.Sgenerate~q\ : std_logic;
SIGNAL \d1|counterRG|Q~0_combout\ : std_logic;
SIGNAL \d1|counterRG|Q[0]~DUPLICATE_q\ : std_logic;
SIGNAL \d1|counterRG|Add0~0_combout\ : std_logic;
SIGNAL \d1|counterRG|Add0~2_combout\ : std_logic;
SIGNAL \c1|nextState.SpreRead~0_combout\ : std_logic;
SIGNAL \c1|currState.SpreRead~q\ : std_logic;
SIGNAL \c1|Selector6~0_combout\ : std_logic;
SIGNAL \c1|currState.SreadRandom~q\ : std_logic;
SIGNAL \ctf|Q[0]~1_combout\ : std_logic;
SIGNAL \ctf|Q~4_combout\ : std_logic;
SIGNAL \ctf|Q[1]~DUPLICATE_q\ : std_logic;
SIGNAL \ctf|Q[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ctf|Q~2_combout\ : std_logic;
SIGNAL \c1|Equal1~0_combout\ : std_logic;
SIGNAL \prd1|cC|Add0~45_sumout\ : std_logic;
SIGNAL \prd1|cC|counter[0]~feeder_combout\ : std_logic;
SIGNAL \prd1|cC|Add0~46\ : std_logic;
SIGNAL \prd1|cC|Add0~41_sumout\ : std_logic;
SIGNAL \prd1|cC|Add0~42\ : std_logic;
SIGNAL \prd1|cC|Add0~1_sumout\ : std_logic;
SIGNAL \prd1|cC|Add0~2\ : std_logic;
SIGNAL \prd1|cC|Add0~5_sumout\ : std_logic;
SIGNAL \prd1|cC|Add0~6\ : std_logic;
SIGNAL \prd1|cC|Add0~9_sumout\ : std_logic;
SIGNAL \prd1|cC|Add0~10\ : std_logic;
SIGNAL \prd1|cC|Add0~13_sumout\ : std_logic;
SIGNAL \prd1|cC|Add0~14\ : std_logic;
SIGNAL \prd1|cC|Add0~21_sumout\ : std_logic;
SIGNAL \prd1|cC|Add0~22\ : std_logic;
SIGNAL \prd1|cC|Add0~17_sumout\ : std_logic;
SIGNAL \prd1|cC|Add0~18\ : std_logic;
SIGNAL \prd1|cC|Add0~101_sumout\ : std_logic;
SIGNAL \prd1|cC|Add0~102\ : std_logic;
SIGNAL \prd1|cC|Add0~57_sumout\ : std_logic;
SIGNAL \prd1|cC|Add0~58\ : std_logic;
SIGNAL \prd1|cC|Add0~113_sumout\ : std_logic;
SIGNAL \prd1|cC|Add0~114\ : std_logic;
SIGNAL \prd1|cC|Add0~69_sumout\ : std_logic;
SIGNAL \prd1|cC|Add0~70\ : std_logic;
SIGNAL \prd1|cC|Add0~89_sumout\ : std_logic;
SIGNAL \prd1|cC|Add0~90\ : std_logic;
SIGNAL \prd1|cC|Add0~49_sumout\ : std_logic;
SIGNAL \prd1|cC|Add0~50\ : std_logic;
SIGNAL \prd1|cC|Add0~117_sumout\ : std_logic;
SIGNAL \prd1|cC|Add0~118\ : std_logic;
SIGNAL \prd1|cC|Add0~65_sumout\ : std_logic;
SIGNAL \prd1|cC|Add0~66\ : std_logic;
SIGNAL \prd1|cC|Add0~93_sumout\ : std_logic;
SIGNAL \prd1|cC|counter[16]~feeder_combout\ : std_logic;
SIGNAL \prd1|cC|Add0~94\ : std_logic;
SIGNAL \prd1|cC|Add0~53_sumout\ : std_logic;
SIGNAL \prd1|cC|Add0~54\ : std_logic;
SIGNAL \prd1|cC|Add0~77_sumout\ : std_logic;
SIGNAL \prd1|cC|Add0~78\ : std_logic;
SIGNAL \prd1|cC|Add0~25_sumout\ : std_logic;
SIGNAL \prd1|cC|counter[19]~feeder_combout\ : std_logic;
SIGNAL \prd1|cC|Add0~26\ : std_logic;
SIGNAL \prd1|cC|Add0~97_sumout\ : std_logic;
SIGNAL \prd1|cC|Add0~98\ : std_logic;
SIGNAL \prd1|cC|Add0~109_sumout\ : std_logic;
SIGNAL \prd1|cC|Add0~110\ : std_logic;
SIGNAL \prd1|cC|Add0~85_sumout\ : std_logic;
SIGNAL \prd1|cC|counter[22]~feeder_combout\ : std_logic;
SIGNAL \prd1|cC|Add0~86\ : std_logic;
SIGNAL \prd1|cC|Add0~73_sumout\ : std_logic;
SIGNAL \prd1|cC|Equal8~1_combout\ : std_logic;
SIGNAL \prd1|cC|Add0~74\ : std_logic;
SIGNAL \prd1|cC|Add0~105_sumout\ : std_logic;
SIGNAL \prd1|cC|counter[24]~feeder_combout\ : std_logic;
SIGNAL \prd1|cC|Add0~106\ : std_logic;
SIGNAL \prd1|cC|Add0~61_sumout\ : std_logic;
SIGNAL \prd1|cC|Equal8~0_combout\ : std_logic;
SIGNAL \prd1|cC|Equal5~0_combout\ : std_logic;
SIGNAL \prd1|cC|Add0~62\ : std_logic;
SIGNAL \prd1|cC|Add0~81_sumout\ : std_logic;
SIGNAL \prd1|cC|Equal9~0_combout\ : std_logic;
SIGNAL \prd1|cC|Equal6~0_combout\ : std_logic;
SIGNAL \prd1|cC|Equal6~1_combout\ : std_logic;
SIGNAL \prd1|cC|Equal8~2_combout\ : std_logic;
SIGNAL \prd1|cC|Equal6~2_combout\ : std_logic;
SIGNAL \prd1|cC|Equal6~3_combout\ : std_logic;
SIGNAL \prd1|cC|Equal5~2_combout\ : std_logic;
SIGNAL \prd1|cC|Equal5~3_combout\ : std_logic;
SIGNAL \prd1|cC|Equal5~4_combout\ : std_logic;
SIGNAL \prd1|cC|Equal5~5_combout\ : std_logic;
SIGNAL \prd1|cC|counter[11]~0_combout\ : std_logic;
SIGNAL \prd1|cC|Equal7~0_combout\ : std_logic;
SIGNAL \prd1|cC|Equal6~5_combout\ : std_logic;
SIGNAL \prd1|cC|Equal7~1_combout\ : std_logic;
SIGNAL \prd1|cC|counter[11]~1_combout\ : std_logic;
SIGNAL \prd1|cC|Add0~82\ : std_logic;
SIGNAL \prd1|cC|Add0~29_sumout\ : std_logic;
SIGNAL \prd1|cC|Add0~30\ : std_logic;
SIGNAL \prd1|cC|Add0~37_sumout\ : std_logic;
SIGNAL \prd1|cC|Add0~38\ : std_logic;
SIGNAL \prd1|cC|Add0~33_sumout\ : std_logic;
SIGNAL \prd1|cC|Equal5~1_combout\ : std_logic;
SIGNAL \prd1|cC|Equal9~1_combout\ : std_logic;
SIGNAL \prd1|cC|Equal9~2_combout\ : std_logic;
SIGNAL \prd1|cC|Equal6~4_combout\ : std_logic;
SIGNAL \prd1|cC|Mux0~0_combout\ : std_logic;
SIGNAL \prd1|cC|Mux0~1_combout\ : std_logic;
SIGNAL \prd1|cC|Mux0~2_combout\ : std_logic;
SIGNAL \prd1|cC|Mux0~3_combout\ : std_logic;
SIGNAL \prd1|cC|Mux0~combout\ : std_logic;
SIGNAL \c1|Selector7~0_combout\ : std_logic;
SIGNAL \c1|currState.SpauseRandom~q\ : std_logic;
SIGNAL \c1|Selector8~0_combout\ : std_logic;
SIGNAL \c1|currState.SdrawRandom~q\ : std_logic;
SIGNAL \c1|WideOr1~0_combout\ : std_logic;
SIGNAL \c1|WideOr20~0_combout\ : std_logic;
SIGNAL \c1|WideOr20~combout\ : std_logic;
SIGNAL \d1|counter1|Add0~58\ : std_logic;
SIGNAL \d1|counter1|Add0~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Add0~10\ : std_logic;
SIGNAL \d1|counter1|Add0~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Add0~6\ : std_logic;
SIGNAL \d1|counter1|Add0~13_sumout\ : std_logic;
SIGNAL \d1|counter1|Add0~14\ : std_logic;
SIGNAL \d1|counter1|Add0~17_sumout\ : std_logic;
SIGNAL \d1|counter1|Add0~18\ : std_logic;
SIGNAL \d1|counter1|Add0~21_sumout\ : std_logic;
SIGNAL \d1|counter1|Add0~22\ : std_logic;
SIGNAL \d1|counter1|Add0~25_sumout\ : std_logic;
SIGNAL \d1|counter1|Q[6]~feeder_combout\ : std_logic;
SIGNAL \d1|counter1|Add0~26\ : std_logic;
SIGNAL \d1|counter1|Add0~1_sumout\ : std_logic;
SIGNAL \d1|counter1|Add0~2\ : std_logic;
SIGNAL \d1|counter1|Add0~49_sumout\ : std_logic;
SIGNAL \d1|counter1|Q[8]~feeder_combout\ : std_logic;
SIGNAL \d1|counter1|Add0~50\ : std_logic;
SIGNAL \d1|counter1|Add0~53_sumout\ : std_logic;
SIGNAL \c1|LessThan0~4_combout\ : std_logic;
SIGNAL \c1|LessThan0~5_combout\ : std_logic;
SIGNAL \c1|Selector2~1_combout\ : std_logic;
SIGNAL \c1|currState.SgetLevel~q\ : std_logic;
SIGNAL \c1|Selector0~0_combout\ : std_logic;
SIGNAL \c1|currState.Sreset~q\ : std_logic;
SIGNAL \rg|counter~0_combout\ : std_logic;
SIGNAL \rg|counter[3]~1_combout\ : std_logic;
SIGNAL \rg|counter~2_combout\ : std_logic;
SIGNAL \rg|out[14]~0_combout\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \d1|regAns1|Q~2_combout\ : std_logic;
SIGNAL \d1|regAns5|Q[2]~0_combout\ : std_logic;
SIGNAL \rg|out[14]~3_combout\ : std_logic;
SIGNAL \rg|out[12]~1_combout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \d1|regAns1|Q~0_combout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \d1|regAns1|Q~3_combout\ : std_logic;
SIGNAL \d1|v1|Equal0~0_combout\ : std_logic;
SIGNAL \rg|out[7]~8_combout\ : std_logic;
SIGNAL \rg|counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \rg|Equal1~0_combout\ : std_logic;
SIGNAL \d1|regAns3|Q[1]~0_combout\ : std_logic;
SIGNAL \rg|out[6]~7_combout\ : std_logic;
SIGNAL \rg|out[8]~9_combout\ : std_logic;
SIGNAL \d1|v1|Equal0~2_combout\ : std_logic;
SIGNAL \rg|out[1]~11_combout\ : std_logic;
SIGNAL \rg|Equal0~0_combout\ : std_logic;
SIGNAL \rg|out[1]~DUPLICATE_q\ : std_logic;
SIGNAL \d1|regAns1|Q[2]~1_combout\ : std_logic;
SIGNAL \rg|out[2]~12_combout\ : std_logic;
SIGNAL \rg|out[0]~10_combout\ : std_logic;
SIGNAL \d1|v1|Equal0~3_combout\ : std_logic;
SIGNAL \rg|lfsr1|data[0]~DUPLICATE_q\ : std_logic;
SIGNAL \rg|out[10]~5_combout\ : std_logic;
SIGNAL \d1|regAns4|Q[2]~0_combout\ : std_logic;
SIGNAL \rg|lfsr1|data[1]~DUPLICATE_q\ : std_logic;
SIGNAL \rg|out[11]~6_combout\ : std_logic;
SIGNAL \rg|out[9]~4_combout\ : std_logic;
SIGNAL \d1|v1|Equal0~1_combout\ : std_logic;
SIGNAL \d1|regAns2|Q[0]~0_combout\ : std_logic;
SIGNAL \rg|out[3]~13_combout\ : std_logic;
SIGNAL \rg|out[4]~14_combout\ : std_logic;
SIGNAL \rg|out[5]~15_combout\ : std_logic;
SIGNAL \d1|v1|Equal0~4_combout\ : std_logic;
SIGNAL \d1|v1|Equal0~5_combout\ : std_logic;
SIGNAL \c1|Selector12~1_combout\ : std_logic;
SIGNAL \c1|currState.Swin~q\ : std_logic;
SIGNAL \c1|WideOr0~0_combout\ : std_logic;
SIGNAL \ctf|Add0~0_combout\ : std_logic;
SIGNAL \ctf|Q~0_combout\ : std_logic;
SIGNAL \c1|nextState.SdrawBlack~0_combout\ : std_logic;
SIGNAL \c1|currState.SdrawBlack~q\ : std_logic;
SIGNAL \c1|Selector9~0_combout\ : std_logic;
SIGNAL \c1|currState.SpauseInput~q\ : std_logic;
SIGNAL \c1|WideOr4~0_combout\ : std_logic;
SIGNAL \c1|WideOr4~combout\ : std_logic;
SIGNAL \c1|WideOr2~0_combout\ : std_logic;
SIGNAL \c1|WideOr3~combout\ : std_logic;
SIGNAL \c1|WideOr2~1_combout\ : std_logic;
SIGNAL \c1|WideOr2~combout\ : std_logic;
SIGNAL \c1|WideOr1~1_combout\ : std_logic;
SIGNAL \c1|WideOr1~combout\ : std_logic;
SIGNAL \prd1|cL|out~0_combout\ : std_logic;
SIGNAL \prd1|cL|out~feeder_combout\ : std_logic;
SIGNAL \prd1|cL|out~q\ : std_logic;
SIGNAL \hex0|WideOr6~0_combout\ : std_logic;
SIGNAL \hex0|WideOr5~0_combout\ : std_logic;
SIGNAL \hex0|WideOr4~0_combout\ : std_logic;
SIGNAL \hex0|WideOr3~0_combout\ : std_logic;
SIGNAL \hex0|WideOr2~0_combout\ : std_logic;
SIGNAL \hex0|WideOr1~0_combout\ : std_logic;
SIGNAL \hex0|WideOr0~0_combout\ : std_logic;
SIGNAL \hex1|WideOr6~0_combout\ : std_logic;
SIGNAL \hex1|WideOr5~0_combout\ : std_logic;
SIGNAL \hex1|WideOr4~0_combout\ : std_logic;
SIGNAL \hex1|WideOr3~0_combout\ : std_logic;
SIGNAL \hex1|Decoder0~0_combout\ : std_logic;
SIGNAL \hex1|WideOr1~0_combout\ : std_logic;
SIGNAL \hex1|WideOr0~0_combout\ : std_logic;
SIGNAL \hex2|WideOr6~0_combout\ : std_logic;
SIGNAL \hex2|WideOr5~0_combout\ : std_logic;
SIGNAL \hex2|WideOr4~0_combout\ : std_logic;
SIGNAL \hex2|WideOr3~0_combout\ : std_logic;
SIGNAL \hex2|Decoder0~0_combout\ : std_logic;
SIGNAL \hex2|WideOr1~0_combout\ : std_logic;
SIGNAL \hex2|WideOr0~0_combout\ : std_logic;
SIGNAL \hex3|WideOr6~0_combout\ : std_logic;
SIGNAL \hex3|WideOr5~0_combout\ : std_logic;
SIGNAL \hex3|WideOr4~0_combout\ : std_logic;
SIGNAL \hex3|WideOr3~0_combout\ : std_logic;
SIGNAL \hex3|Decoder0~0_combout\ : std_logic;
SIGNAL \hex3|WideOr1~0_combout\ : std_logic;
SIGNAL \hex3|WideOr0~0_combout\ : std_logic;
SIGNAL \hex4|WideOr6~0_combout\ : std_logic;
SIGNAL \hex4|WideOr5~0_combout\ : std_logic;
SIGNAL \hex4|WideOr4~0_combout\ : std_logic;
SIGNAL \hex4|WideOr3~0_combout\ : std_logic;
SIGNAL \hex4|Decoder0~0_combout\ : std_logic;
SIGNAL \hex4|WideOr1~0_combout\ : std_logic;
SIGNAL \hex4|WideOr0~0_combout\ : std_logic;
SIGNAL \hex5|WideOr6~0_combout\ : std_logic;
SIGNAL \hex5|WideOr5~0_combout\ : std_logic;
SIGNAL \hex5|WideOr4~0_combout\ : std_logic;
SIGNAL \hex5|WideOr3~0_combout\ : std_logic;
SIGNAL \hex5|Decoder0~0_combout\ : std_logic;
SIGNAL \hex5|WideOr1~0_combout\ : std_logic;
SIGNAL \hex5|WideOr0~0_combout\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|fb_clkin\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \VGA|controller|Add0~33_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~2\ : std_logic;
SIGNAL \VGA|controller|Add0~5_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~6\ : std_logic;
SIGNAL \VGA|controller|Add0~9_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~10\ : std_logic;
SIGNAL \VGA|controller|Add0~13_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~14\ : std_logic;
SIGNAL \VGA|controller|Add0~17_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~18\ : std_logic;
SIGNAL \VGA|controller|Add0~29_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~30\ : std_logic;
SIGNAL \VGA|controller|Add0~25_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~26\ : std_logic;
SIGNAL \VGA|controller|Add0~21_sumout\ : std_logic;
SIGNAL \VGA|controller|Equal0~0_combout\ : std_logic;
SIGNAL \VGA|controller|Equal0~1_combout\ : std_logic;
SIGNAL \VGA|controller|Equal0~2_combout\ : std_logic;
SIGNAL \VGA|controller|Add0~34\ : std_logic;
SIGNAL \VGA|controller|Add0~37_sumout\ : std_logic;
SIGNAL \VGA|controller|Add0~38\ : std_logic;
SIGNAL \VGA|controller|Add0~1_sumout\ : std_logic;
SIGNAL \VGA|controller|VGA_HS1~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_HS1~1_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_HS1~q\ : std_logic;
SIGNAL \VGA|controller|VGA_HS~q\ : std_logic;
SIGNAL \VGA|controller|Add1~5_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~6\ : std_logic;
SIGNAL \VGA|controller|Add1~9_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~10\ : std_logic;
SIGNAL \VGA|controller|Add1~37_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~38\ : std_logic;
SIGNAL \VGA|controller|Add1~33_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~34\ : std_logic;
SIGNAL \VGA|controller|Add1~29_sumout\ : std_logic;
SIGNAL \VGA|controller|always1~2_combout\ : std_logic;
SIGNAL \VGA|controller|Add1~30\ : std_logic;
SIGNAL \VGA|controller|Add1~25_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~26\ : std_logic;
SIGNAL \VGA|controller|Add1~21_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~22\ : std_logic;
SIGNAL \VGA|controller|Add1~17_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~18\ : std_logic;
SIGNAL \VGA|controller|Add1~13_sumout\ : std_logic;
SIGNAL \VGA|controller|Add1~14\ : std_logic;
SIGNAL \VGA|controller|Add1~1_sumout\ : std_logic;
SIGNAL \VGA|controller|always1~1_combout\ : std_logic;
SIGNAL \VGA|controller|always1~3_combout\ : std_logic;
SIGNAL \VGA|controller|always1~0_combout\ : std_logic;
SIGNAL \VGA|controller|yCounter[9]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|LessThan5~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_VS1~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_VS1~q\ : std_logic;
SIGNAL \VGA|controller|VGA_VS~q\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK1~0_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK1~q\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK~feeder_combout\ : std_logic;
SIGNAL \VGA|controller|VGA_BLANK~q\ : std_logic;
SIGNAL \d1|counter1|Add1~21_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_10~26_cout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_10~6\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_10~10\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_10~14\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_10~18\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_10~22\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_10~21_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_10~17_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_10~13_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_10~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_10~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_11~30_cout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_11~6\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_11~10\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_11~14\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_11~18\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_11~22\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_11~26\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[40]~80_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_11~25_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[39]~74_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_11~21_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[38]~68_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_11~17_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[37]~61_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_11~13_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_11~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[36]~53_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_11~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_12~34_cout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_12~6\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_12~10\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_12~14\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_12~18\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_12~22\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_12~26\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_12~30\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[49]~75_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_12~25_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[48]~69_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_12~21_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[47]~62_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_12~17_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[46]~54_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_12~13_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_12~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[45]~44_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_12~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_13~14_cout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_13~6\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_13~18\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_13~22\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_13~26\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_13~30\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_13~34\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_13~37_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_12~29_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[50]~79_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[50]~81_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_13~38\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_13~10\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[69]~73_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[60]~78_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_13~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[60]~82_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[58]~70_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_13~33_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[57]~63_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_13~29_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[56]~52_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_13~25_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[56]~55_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[55]~45_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_13~21_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[54]~35_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_13~17_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_13~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_14~18_cout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_14~10\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_14~6\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_14~22\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_14~26\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_14~30\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_14~34\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_14~38\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_14~42\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_14~14_cout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_14~41_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[69]~77_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[68]~71_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_14~37_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[67]~64_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_14~33_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[66]~56_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_14~29_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[65]~43_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_14~25_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[65]~46_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[64]~36_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_14~21_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[63]~2_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_14~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_14~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_15~22_cout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_15~14\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_15~10\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_15~6\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_15~26\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_15~30\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_15~34\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_15~38\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_15~42\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_15~18_cout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[78]~67_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_15~41_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[78]~72_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[77]~65_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_15~37_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[76]~57_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_15~33_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[75]~47_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_15~29_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[74]~34_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_15~25_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[74]~37_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[73]~3_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_15~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[72]~10_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_15~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_15~13_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_3~30_cout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_3~18\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_3~14\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_3~10\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_3~6\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_3~26\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_3~34\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_3~38\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_3~42\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_3~22_cout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_3~37_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[96]~51_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[87]~60_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_3~41_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[87]~66_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[86]~58_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[85]~48_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_3~33_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[84]~38_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_3~25_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_3~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[83]~1_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[83]~4_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[82]~11_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_3~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[81]~17_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_3~13_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_3~17_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_4~34_cout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_4~18\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_4~22\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_4~14\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_4~10\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_4~6\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_4~30\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_4~38\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_4~42\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_4~26_cout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_4~41_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[96]~59_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[95]~49_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_4~37_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[94]~39_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_4~29_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[93]~5_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_4~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[92]~9_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_4~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[92]~12_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[91]~18_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_4~13_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[90]~29_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_4~21_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_4~17_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_5~38_cout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_5~18\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_5~22\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_5~26\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_5~14\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_5~10\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_5~6\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_5~34\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_5~42\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_5~30_cout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_5~33_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[105]~42_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_5~41_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[105]~50_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[104]~40_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[103]~6_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_5~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[102]~13_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_5~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[101]~16_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_5~13_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[101]~19_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[100]~30_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_5~25_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[99]~25_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_5~21_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_5~17_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_6~42_cout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_6~18\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_6~22\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_6~26\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_6~30\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_6~14\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_6~10\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_6~6\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_6~38\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_6~34_cout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_6~37_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[114]~41_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[113]~7_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_6~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[112]~14_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_6~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[111]~20_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_6~13_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_6~29_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[110]~28_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[110]~31_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[109]~26_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_6~25_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[108]~23_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_6~21_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_6~17_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_7~26_cout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_7~6\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_7~30\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_7~34\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_7~38\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_7~42\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_7~18\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_7~14\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_7~10\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_7~22_cout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_7~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[133]~8_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_7~37_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[129]~27_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_7~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[126]~0_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_7~41_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[130]~32_combout\ : std_logic;
SIGNAL \d1|counter1|Equal0~0_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_7~13_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[132]~15_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_7~17_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[131]~21_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_7~33_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[128]~24_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|op_7~29_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[127]~22_combout\ : std_logic;
SIGNAL \d1|counter1|Equal0~1_combout\ : std_logic;
SIGNAL \d1|counter1|Qy[4]~0_combout\ : std_logic;
SIGNAL \d1|counter1|Add1~22\ : std_logic;
SIGNAL \d1|counter1|Add1~25_sumout\ : std_logic;
SIGNAL \d1|counter1|Add1~26\ : std_logic;
SIGNAL \d1|counter1|Add1~17_sumout\ : std_logic;
SIGNAL \d1|counter1|Add1~18\ : std_logic;
SIGNAL \d1|counter1|Add1~13_sumout\ : std_logic;
SIGNAL \c1|Selector16~1_combout\ : std_logic;
SIGNAL \d1|regy|Decoder0~1_combout\ : std_logic;
SIGNAL \c1|Selector14~0_combout\ : std_logic;
SIGNAL \c1|Selector16~2_combout\ : std_logic;
SIGNAL \c1|Selector15~0_combout\ : std_logic;
SIGNAL \d1|alu1|Add2~22\ : std_logic;
SIGNAL \d1|alu1|Add2~26\ : std_logic;
SIGNAL \d1|alu1|Add2~18\ : std_logic;
SIGNAL \d1|alu1|Add2~13_sumout\ : std_logic;
SIGNAL \d1|counter1|Add1~14\ : std_logic;
SIGNAL \d1|counter1|Add1~9_sumout\ : std_logic;
SIGNAL \d1|alu1|Add2~14\ : std_logic;
SIGNAL \d1|alu1|Add2~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Add1~10\ : std_logic;
SIGNAL \d1|counter1|Add1~5_sumout\ : std_logic;
SIGNAL \d1|alu1|Add2~10\ : std_logic;
SIGNAL \d1|alu1|Add2~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Add1~6\ : std_logic;
SIGNAL \d1|counter1|Add1~1_sumout\ : std_logic;
SIGNAL \d1|alu1|Add2~6\ : std_logic;
SIGNAL \d1|alu1|Add2~1_sumout\ : std_logic;
SIGNAL \VGA|writeEn~1_combout\ : std_logic;
SIGNAL \c1|selStart~0_combout\ : std_logic;
SIGNAL \d1|alu1|Add1~30_cout\ : std_logic;
SIGNAL \d1|alu1|Add1~14\ : std_logic;
SIGNAL \d1|alu1|Add1~18\ : std_logic;
SIGNAL \d1|alu1|Add1~22\ : std_logic;
SIGNAL \d1|alu1|Add1~26\ : std_logic;
SIGNAL \d1|alu1|Add1~10\ : std_logic;
SIGNAL \d1|alu1|Add1~5_sumout\ : std_logic;
SIGNAL \c1|Selector16~0_combout\ : std_logic;
SIGNAL \d1|regy|Decoder0~0_combout\ : std_logic;
SIGNAL \d1|alu1|Add1~6\ : std_logic;
SIGNAL \d1|alu1|Add1~1_sumout\ : std_logic;
SIGNAL \d1|alu1|Add1~9_sumout\ : std_logic;
SIGNAL \VGA|writeEn~0_combout\ : std_logic;
SIGNAL \d1|alu1|Add1~25_sumout\ : std_logic;
SIGNAL \d1|alu1|Add1~21_sumout\ : std_logic;
SIGNAL \d1|alu1|Add1~17_sumout\ : std_logic;
SIGNAL \d1|alu1|Add1~13_sumout\ : std_logic;
SIGNAL \d1|alu1|Add0~14\ : std_logic;
SIGNAL \d1|alu1|Add0~18\ : std_logic;
SIGNAL \d1|alu1|Add0~22\ : std_logic;
SIGNAL \d1|alu1|Add0~26\ : std_logic;
SIGNAL \d1|alu1|Add0~30\ : std_logic;
SIGNAL \d1|alu1|Add0~10\ : std_logic;
SIGNAL \d1|alu1|Add0~5_sumout\ : std_logic;
SIGNAL \d1|alu1|Add0~9_sumout\ : std_logic;
SIGNAL \d1|alu1|Add0~6\ : std_logic;
SIGNAL \d1|alu1|Add0~1_sumout\ : std_logic;
SIGNAL \VGA|writeEn~2_combout\ : std_logic;
SIGNAL \d1|alu1|Add2~17_sumout\ : std_logic;
SIGNAL \d1|alu1|Add2~25_sumout\ : std_logic;
SIGNAL \d1|alu1|Add2~21_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~10\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~14\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~18\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~22\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~26\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~30\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~6\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~1_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~5_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~29_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~25_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~21_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~17_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~13_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add0~9_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~10\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~14\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~18\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~22\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~26\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~30\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~34\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~38\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~6\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~1_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~5_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~10\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~11\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~14\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~15\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~18\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~19\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~22\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~23\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~26\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~27\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~30\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~31\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~34\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~35\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~38\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~39\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~1_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~2\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~3\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~5_sumout\ : std_logic;
SIGNAL \muxColor1|colour[1]~6_combout\ : std_logic;
SIGNAL \c1|Selector20~0_combout\ : std_logic;
SIGNAL \muxColor1|colour[1]~7_combout\ : std_logic;
SIGNAL \muxColor1|colour[1]~8_combout\ : std_logic;
SIGNAL \muxColor1|colour[1]~13_combout\ : std_logic;
SIGNAL \muxColor1|colour[1]~21_combout\ : std_logic;
SIGNAL \muxColor1|colour[1]~12_combout\ : std_logic;
SIGNAL \muxColor1|colour[1]~22_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \c1|Selector21~0_combout\ : std_logic;
SIGNAL \muxColor1|colour[1]~9_combout\ : std_logic;
SIGNAL \muxColor1|colour[1]~10_combout\ : std_logic;
SIGNAL \muxColor1|colour[1]~20_combout\ : std_logic;
SIGNAL \d1|dataRG|randoms|SR4|out~q\ : std_logic;
SIGNAL \d1|dataRG|sequenceReg1|sequenceIn[12]~feeder_combout\ : std_logic;
SIGNAL \d1|dataRG|sequenceReg1|sequenceIn[2]~feeder_combout\ : std_logic;
SIGNAL \d1|dataRG|read1|toBeRead[1]~feeder_combout\ : std_logic;
SIGNAL \d1|dataRG|read1|toBeRead[4]~feeder_combout\ : std_logic;
SIGNAL \d1|dataRG|read1|toBeRead[7]~feeder_combout\ : std_logic;
SIGNAL \d1|dataRG|read1|toBeRead[10]~feeder_combout\ : std_logic;
SIGNAL \d1|dataRG|read1|toBeRead~0_combout\ : std_logic;
SIGNAL \d1|dataRG|read1|out~1_combout\ : std_logic;
SIGNAL \c1|Selector21~1_combout\ : std_logic;
SIGNAL \c1|Equal5~0_combout\ : std_logic;
SIGNAL \muxColor1|colour[1]~0_combout\ : std_logic;
SIGNAL \muxColor1|colour[1]~1_combout\ : std_logic;
SIGNAL \muxColor1|colour[1]~2_combout\ : std_logic;
SIGNAL \muxColor1|colour[1]~17_combout\ : std_logic;
SIGNAL \muxColor1|colour[1]~18_combout\ : std_logic;
SIGNAL \muxColor1|colour[1]~19_combout\ : std_logic;
SIGNAL \muxColor1|colour[1]~23_combout\ : std_logic;
SIGNAL \d1|alu1|Add0~13_sumout\ : std_logic;
SIGNAL \d1|alu1|out[0]~0_combout\ : std_logic;
SIGNAL \d1|alu1|Add0~17_sumout\ : std_logic;
SIGNAL \d1|alu1|out[1]~1_combout\ : std_logic;
SIGNAL \d1|alu1|Add0~21_sumout\ : std_logic;
SIGNAL \d1|alu1|out[2]~2_combout\ : std_logic;
SIGNAL \d1|alu1|Add0~25_sumout\ : std_logic;
SIGNAL \d1|alu1|out[3]~3_combout\ : std_logic;
SIGNAL \d1|alu1|Add0~29_sumout\ : std_logic;
SIGNAL \d1|alu1|out[4]~4_combout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~9_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~13_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~17_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~21_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~25_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~29_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~33_sumout\ : std_logic;
SIGNAL \VGA|controller|xCounter[3]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|xCounter[6]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~9_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~13_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~17_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~21_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~25_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~29_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~33_sumout\ : std_logic;
SIGNAL \muxColor1|colour[2]~14_combout\ : std_logic;
SIGNAL \muxColor1|colour[2]~15_combout\ : std_logic;
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \muxColor1|colour[2]~11_combout\ : std_logic;
SIGNAL \d1|dataRG|read1|toBeRead[2]~feeder_combout\ : std_logic;
SIGNAL \d1|dataRG|read1|toBeRead[5]~feeder_combout\ : std_logic;
SIGNAL \d1|dataRG|read1|toBeRead[8]~feeder_combout\ : std_logic;
SIGNAL \d1|dataRG|read1|toBeRead[11]~feeder_combout\ : std_logic;
SIGNAL \d1|dataRG|read1|out~0_combout\ : std_logic;
SIGNAL \muxColor1|colour[2]~3_combout\ : std_logic;
SIGNAL \muxColor1|colour[2]~4_combout\ : std_logic;
SIGNAL \muxColor1|colour[2]~5_combout\ : std_logic;
SIGNAL \muxColor1|colour[2]~16_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \VGA|user_input_translator|Add1~37_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|Add1~37_sumout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\ : std_logic;
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \muxColor1|colour[0]~27_combout\ : std_logic;
SIGNAL \muxColor1|colour[0]~28_combout\ : std_logic;
SIGNAL \muxColor1|colour[0]~29_combout\ : std_logic;
SIGNAL \muxColor1|colour[0]~24_combout\ : std_logic;
SIGNAL \muxColor1|colour[0]~25_combout\ : std_logic;
SIGNAL \d1|dataRG|read1|toBeRead[0]~feeder_combout\ : std_logic;
SIGNAL \d1|dataRG|read1|toBeRead[3]~feeder_combout\ : std_logic;
SIGNAL \d1|dataRG|read1|toBeRead[6]~feeder_combout\ : std_logic;
SIGNAL \d1|dataRG|read1|toBeRead[9]~feeder_combout\ : std_logic;
SIGNAL \d1|dataRG|read1|toBeRead~1_combout\ : std_logic;
SIGNAL \d1|dataRG|read1|out~2_combout\ : std_logic;
SIGNAL \muxColor1|colour[0]~26_combout\ : std_logic;
SIGNAL \muxColor1|colour[0]~30_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\ : std_logic;
SIGNAL \d1|counter1|Q\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \d1|counterRG|Q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \VGA|controller|xCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|selnose\ : std_logic_vector(239 DOWNTO 0);
SIGNAL \d1|mif2|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \d1|mif3|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \d1|mif4|altsyncram_component|auto_generated|q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \d1|counter1|Qx\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \prd1|cC|counter\ : std_logic_vector(29 DOWNTO 0);
SIGNAL \VGA|controller|yCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|out_address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \d1|counter1|Qy\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \d1|dataRG|read1|toBeRead\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \PS2|PS2_Command_Out|ps2_command\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \PS2|PS2_Command_Out|command_initiate_counter\ : std_logic_vector(13 DOWNTO 1);
SIGNAL \PS2|PS2_Command_Out|transfer_counter\ : std_logic_vector(17 DOWNTO 1);
SIGNAL \PS2|PS2_Command_Out|waiting_counter\ : std_logic_vector(20 DOWNTO 1);
SIGNAL \d1|counterInput|Q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \d1|regAns1|Q\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \d1|regAns2|Q\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \rg|lfsr1|data_next\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \d1|regAns3|Q\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode105w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \d1|regAns4|Q\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \d1|regAns5|Q\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \PS2|PS2_Command_Out|cur_bit\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ctf|Q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \rg|out\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode126w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \d1|dataRG|read1|out\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|mypll|altpll_component|auto_generated|clk\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|out_address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|decode2|w_anode118w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \rg|lfsr1|data\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|rden_decode|w_anode157w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \rg|counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|rden_decode|w_anode166w\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \d1|dataRG|sequenceReg1|sequenceIn\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|sel\ : std_logic_vector(127 DOWNTO 0);
SIGNAL \prd1|cC|ALT_INV_counter\ : std_logic_vector(29 DOWNTO 0);
SIGNAL \d1|counter1|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \d1|counter1|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \d1|mif2|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \d1|mif3|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \d1|mif4|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_xCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \d1|alu1|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \d1|alu1|ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \d1|alu1|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \d1|alu1|ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \d1|alu1|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\ : std_logic_vector(13 DOWNTO 1);
SIGNAL \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_ps2_command\ : std_logic_vector(8 DOWNTO 8);
SIGNAL \d1|dataRG|read1|ALT_INV_toBeRead\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \VGA|user_input_translator|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \d1|alu1|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \d1|alu1|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \d1|counter1|ALT_INV_Qx\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ : std_logic;
SIGNAL \d1|alu1|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \d1|counter1|ALT_INV_Qy\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \VGA|user_input_translator|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_yCounter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \d1|alu1|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \d1|alu1|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \d1|alu1|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \d1|alu1|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \d1|alu1|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \d1|alu1|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \d1|alu1|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \d1|alu1|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \d1|alu1|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \d1|alu1|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \d1|alu1|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \d1|alu1|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \d1|alu1|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \d1|alu1|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \VGA|user_input_translator|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \d1|counterRG|ALT_INV_Q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \d1|counter1|ALT_INV_Q\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\ : std_logic;
SIGNAL \rg|lfsr1|ALT_INV_data[1]~DUPLICATE_q\ : std_logic;
SIGNAL \rg|lfsr1|ALT_INV_data[0]~DUPLICATE_q\ : std_logic;
SIGNAL \rg|lfsr1|ALT_INV_data[4]~DUPLICATE_q\ : std_logic;
SIGNAL \rg|lfsr1|ALT_INV_data[3]~DUPLICATE_q\ : std_logic;
SIGNAL \rg|ALT_INV_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \rg|ALT_INV_out[1]~DUPLICATE_q\ : std_logic;
SIGNAL \d1|counterRG|ALT_INV_Q[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ctf|ALT_INV_Q[1]~DUPLICATE_q\ : std_logic;
SIGNAL \ctf|ALT_INV_Q[0]~DUPLICATE_q\ : std_logic;
SIGNAL \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\ : std_logic;
SIGNAL \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\ : std_logic;
SIGNAL \d1|counterInput|ALT_INV_Q[1]~DUPLICATE_q\ : std_logic;
SIGNAL \d1|counterInput|ALT_INV_Q[0]~DUPLICATE_q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_yCounter[9]~DUPLICATE_q\ : std_logic;
SIGNAL \d1|counterRG|ALT_INV_Q[1]~DUPLICATE_q\ : std_logic;
SIGNAL \d1|counter1|ALT_INV_Q[6]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_KEY[1]~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_SW[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[8]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[7]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_PS2_CLK~input_o\ : std_logic;
SIGNAL \prd1|cL|ALT_INV_out~0_combout\ : std_logic;
SIGNAL \d1|regy|ALT_INV_Decoder0~1_combout\ : std_logic;
SIGNAL \d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_selnose\ : std_logic_vector(96 DOWNTO 64);
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~82_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~81_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[40]~80_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~79_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~78_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[69]~77_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~76_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[49]~75_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[39]~74_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[69]~73_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[78]~72_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[68]~71_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~70_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[48]~69_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[38]~68_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[78]~67_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~66_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~65_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[67]~64_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~63_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[47]~62_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[37]~61_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~60_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[96]~59_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~58_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~57_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~56_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~55_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[46]~54_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~53_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~52_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[96]~51_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~50_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[95]~49_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~48_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~47_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~46_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[55]~45_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~44_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\ : std_logic_vector(45 DOWNTO 45);
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~43_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~42_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_always5~0_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_cur_bit[3]~2_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~41_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~40_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[94]~39_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~38_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~37_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[64]~36_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[54]~35_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~34_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~33_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter[3]~0_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_Equal3~3_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_Equal3~2_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \PS2|ALT_INV_ps2_clk_negedge~combout\ : std_logic;
SIGNAL \PS2|ALT_INV_last_ps2_clk~q\ : std_logic;
SIGNAL \PS2|ALT_INV_ps2_clk_reg~q\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_Add3~0_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_cur_bit\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[110]~31_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~30_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~29_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[110]~28_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[109]~26_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[99]~25_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[108]~23_combout\ : std_logic;
SIGNAL \d1|counter1|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \d1|counter1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[111]~20_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~19_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[91]~18_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[81]~17_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~16_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[112]~14_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~13_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[92]~12_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[82]~11_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~10_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[92]~9_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[113]~7_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[103]~6_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[93]~5_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[83]~4_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~3_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[63]~2_combout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[83]~1_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_always1~2_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_always1~1_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_counter[11]~0_combout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_selStart~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Selector16~2_combout\ : std_logic;
SIGNAL \d1|regy|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Selector15~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Selector16~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Selector16~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Selector14~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_VGA_HS1~0_combout\ : std_logic;
SIGNAL \rg|lfsr1|ALT_INV_data\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \rg|ALT_INV_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \prd1|cC|ALT_INV_Mux0~combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Mux0~3_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Mux0~2_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Equal8~2_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Equal7~1_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Equal7~0_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Equal8~1_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Equal6~5_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Equal6~4_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Equal6~3_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Equal6~2_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Equal6~1_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Equal6~0_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Equal5~5_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Equal5~4_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Equal5~3_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Equal9~2_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Equal9~1_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Equal9~0_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Equal5~2_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Equal8~0_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Equal5~1_combout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \ctf|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_WideOr20~combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[0]~29_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[0]~28_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[0]~27_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[0]~26_combout\ : std_logic;
SIGNAL \d1|dataRG|read1|ALT_INV_out\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \muxColor1|ALT_INV_colour[0]~25_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[0]~24_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[1]~22_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[1]~21_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[1]~20_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[1]~19_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[1]~18_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[1]~17_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[2]~15_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[2]~14_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[1]~13_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[1]~12_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[2]~11_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[1]~10_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[1]~9_combout\ : std_logic;
SIGNAL \d1|mif1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \muxColor1|ALT_INV_colour[1]~8_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[1]~7_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[1]~6_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[2]~5_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[2]~4_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[2]~3_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[1]~2_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[1]~1_combout\ : std_logic;
SIGNAL \muxColor1|ALT_INV_colour[1]~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Selector20~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Selector21~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Selector21~0_combout\ : std_logic;
SIGNAL \VGA|ALT_INV_writeEn~2_combout\ : std_logic;
SIGNAL \VGA|ALT_INV_writeEn~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_WideOr20~0_combout\ : std_logic;
SIGNAL \VGA|ALT_INV_writeEn~0_combout\ : std_logic;
SIGNAL \VGA|controller|ALT_INV_VGA_BLANK1~q\ : std_logic;
SIGNAL \c1|ALT_INV_LessThan2~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_nextState~0_combout\ : std_logic;
SIGNAL \d1|v1|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \d1|v1|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \rg|ALT_INV_out\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \d1|v1|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \d1|v1|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \d1|v1|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \d1|v1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Selector12~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Selector5~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_LessThan2~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_LessThan4~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Selector1~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_currState.Sreset~q\ : std_logic;
SIGNAL \c1|ALT_INV_LessThan5~3_combout\ : std_logic;
SIGNAL \c1|ALT_INV_LessThan5~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_LessThan5~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \ctf|ALT_INV_Q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \c1|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \c1|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \c1|ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \c1|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \c1|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \d1|regAns5|ALT_INV_Q\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \d1|regAns4|ALT_INV_Q\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \d1|regAns3|ALT_INV_Q\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \d1|regAns2|ALT_INV_Q\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \d1|regAns1|ALT_INV_Q\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \hex0|ALT_INV_WideOr6~0_combout\ : std_logic;
SIGNAL \d1|counterInput|ALT_INV_Q\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \prd1|cL|ALT_INV_out~q\ : std_logic;
SIGNAL \c1|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_currState.Swin~q\ : std_logic;
SIGNAL \c1|ALT_INV_WideOr1~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_currState.SpauseRandom~q\ : std_logic;
SIGNAL \c1|ALT_INV_currState.SstoreInput~q\ : std_logic;
SIGNAL \c1|ALT_INV_WideOr2~1_combout\ : std_logic;
SIGNAL \c1|ALT_INV_currState.SdrawStart~q\ : std_logic;
SIGNAL \c1|ALT_INV_WideOr3~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_currState.Sverify~q\ : std_logic;
SIGNAL \c1|ALT_INV_currState.SdrawBlack~q\ : std_logic;
SIGNAL \c1|ALT_INV_currState.SgetLevel~q\ : std_logic;
SIGNAL \c1|ALT_INV_WideOr2~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_currState.SpreRead~q\ : std_logic;
SIGNAL \c1|ALT_INV_WideOr4~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_currState.Slose~q\ : std_logic;
SIGNAL \c1|ALT_INV_currState.SreadRandom~q\ : std_logic;
SIGNAL \c1|ALT_INV_currState.Sgenerate~q\ : std_logic;
SIGNAL \c1|ALT_INV_currState.ScheckLevel~q\ : std_logic;
SIGNAL \c1|ALT_INV_currState.SpauseInput~q\ : std_logic;
SIGNAL \c1|ALT_INV_currState.SresetDraw~q\ : std_logic;
SIGNAL \c1|ALT_INV_WideOr1~0_combout\ : std_logic;
SIGNAL \c1|ALT_INV_currState.SdrawResult~q\ : std_logic;
SIGNAL \c1|ALT_INV_currState.SdrawInput~q\ : std_logic;
SIGNAL \c1|ALT_INV_currState.SdrawRandom~q\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~41_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ : std_logic;
SIGNAL \PS2|PS2_Command_Out|ALT_INV_waiting_counter\ : std_logic_vector(20 DOWNTO 1);
SIGNAL \PS2|PS2_Command_Out|ALT_INV_transfer_counter\ : std_logic_vector(17 DOWNTO 1);
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ : std_logic;
SIGNAL \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ : std_logic;
SIGNAL \prd1|cC|ALT_INV_Add0~105_sumout\ : std_logic;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_SW <= SW;
LEDR <= ww_LEDR;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
VGA_CLK <= ww_VGA_CLK;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
VGA_BLANK_N <= ww_VGA_BLANK_N;
VGA_SYNC_N <= ww_VGA_SYNC_N;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \muxColor1|colour[2]~16_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & 
\VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \d1|alu1|out[4]~4_combout\ & \d1|alu1|out[3]~3_combout\ & 
\d1|alu1|out[2]~2_combout\ & \d1|alu1|out[1]~1_combout\ & \d1|alu1|out[0]~0_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter\(3) & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \muxColor1|colour[2]~16_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & 
\VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \d1|alu1|out[4]~4_combout\ & \d1|alu1|out[3]~3_combout\ & 
\d1|alu1|out[2]~2_combout\ & \d1|alu1|out[1]~1_combout\ & \d1|alu1|out[0]~0_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter[3]~DUPLICATE_q\ & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\muxColor1|colour[2]~16_combout\ & \muxColor1|colour[1]~23_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & 
\VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \d1|alu1|out[4]~4_combout\ & \d1|alu1|out[3]~3_combout\ & \d1|alu1|out[2]~2_combout\ & \d1|alu1|out[1]~1_combout\ & 
\d1|alu1|out[0]~0_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & 
\VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & \VGA|controller|controller_translator|Add1~9_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter[3]~DUPLICATE_q\ & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(0);
\VGA|VideoMemory|auto_generated|ram_block1a8\ <= \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\(1);

\VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \muxColor1|colour[1]~23_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & 
\VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \d1|alu1|out[4]~4_combout\ & \d1|alu1|out[3]~3_combout\ & 
\d1|alu1|out[2]~2_combout\ & \d1|alu1|out[1]~1_combout\ & \d1|alu1|out[0]~0_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter[3]~DUPLICATE_q\ & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \muxColor1|colour[1]~23_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & 
\VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \d1|alu1|out[4]~4_combout\ & \d1|alu1|out[3]~3_combout\ & 
\d1|alu1|out[2]~2_combout\ & \d1|alu1|out[1]~1_combout\ & \d1|alu1|out[0]~0_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter[3]~DUPLICATE_q\ & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (gnd & \muxColor1|colour[0]~30_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & \VGA|user_input_translator|Add1~21_sumout\ & 
\VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \d1|alu1|out[4]~4_combout\ & \d1|alu1|out[3]~3_combout\ & \d1|alu1|out[2]~2_combout\ & \d1|alu1|out[1]~1_combout\ & 
\d1|alu1|out[0]~0_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & \VGA|controller|controller_translator|Add1~25_sumout\ & 
\VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & \VGA|controller|controller_translator|Add1~9_sumout\ & 
\VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter[3]~DUPLICATE_q\ & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \muxColor1|colour[0]~30_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & 
\VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \d1|alu1|out[4]~4_combout\ & \d1|alu1|out[3]~3_combout\ & 
\d1|alu1|out[2]~2_combout\ & \d1|alu1|out[1]~1_combout\ & \d1|alu1|out[0]~0_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter[3]~DUPLICATE_q\ & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\(0);

\VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \muxColor1|colour[0]~30_combout\;

\VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\VGA|user_input_translator|Add1~37_sumout\ & \VGA|user_input_translator|Add1~33_sumout\ & \VGA|user_input_translator|Add1~29_sumout\ & \VGA|user_input_translator|Add1~25_sumout\ & 
\VGA|user_input_translator|Add1~21_sumout\ & \VGA|user_input_translator|Add1~17_sumout\ & \VGA|user_input_translator|Add1~13_sumout\ & \VGA|user_input_translator|Add1~9_sumout\ & \d1|alu1|out[4]~4_combout\ & \d1|alu1|out[3]~3_combout\ & 
\d1|alu1|out[2]~2_combout\ & \d1|alu1|out[1]~1_combout\ & \d1|alu1|out[0]~0_combout\);

\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\VGA|controller|controller_translator|Add1~37_sumout\ & \VGA|controller|controller_translator|Add1~33_sumout\ & \VGA|controller|controller_translator|Add1~29_sumout\ & 
\VGA|controller|controller_translator|Add1~25_sumout\ & \VGA|controller|controller_translator|Add1~21_sumout\ & \VGA|controller|controller_translator|Add1~17_sumout\ & \VGA|controller|controller_translator|Add1~13_sumout\ & 
\VGA|controller|controller_translator|Add1~9_sumout\ & \VGA|controller|xCounter[6]~DUPLICATE_q\ & \VGA|controller|xCounter\(5) & \VGA|controller|xCounter\(4) & \VGA|controller|xCounter[3]~DUPLICATE_q\ & \VGA|controller|xCounter\(2));

\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\ <= \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);

\d1|mif4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\d1|mif4|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\d1|counter1|Q\(12) & \d1|counter1|Q\(11) & \d1|counter1|Q\(10) & \d1|counter1|Q\(9) & \d1|counter1|Q\(8) & \d1|counter1|Q\(7) & \d1|counter1|Q[6]~DUPLICATE_q\ & 
\d1|counter1|Q\(5) & \d1|counter1|Q\(4) & \d1|counter1|Q\(3) & \d1|counter1|Q\(2) & \d1|counter1|Q\(1) & \d1|counter1|Q\(0));

\d1|mif4|altsyncram_component|auto_generated|q_a\(2) <= \d1|mif4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\d1|mif3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\d1|mif3|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\d1|counter1|Q\(12) & \d1|counter1|Q\(11) & \d1|counter1|Q\(10) & \d1|counter1|Q\(9) & \d1|counter1|Q\(8) & \d1|counter1|Q\(7) & \d1|counter1|Q\(6) & 
\d1|counter1|Q\(5) & \d1|counter1|Q\(4) & \d1|counter1|Q\(3) & \d1|counter1|Q\(2) & \d1|counter1|Q\(1) & \d1|counter1|Q\(0));

\d1|mif3|altsyncram_component|auto_generated|q_a\(2) <= \d1|mif3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\d1|mif1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\d1|mif1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\d1|counter1|Q\(12) & \d1|counter1|Q\(11) & \d1|counter1|Q\(10) & \d1|counter1|Q\(9) & \d1|counter1|Q\(8) & \d1|counter1|Q\(7) & \d1|counter1|Q\(6) & 
\d1|counter1|Q\(5) & \d1|counter1|Q\(4) & \d1|counter1|Q\(3) & \d1|counter1|Q\(2) & \d1|counter1|Q\(1) & \d1|counter1|Q\(0));

\d1|mif1|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \d1|mif1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\d1|mif1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \~GND~combout\;

\d1|mif1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\d1|counter1|Q\(12) & \d1|counter1|Q\(11) & \d1|counter1|Q\(10) & \d1|counter1|Q\(9) & \d1|counter1|Q\(8) & \d1|counter1|Q\(7) & \d1|counter1|Q\(6) & 
\d1|counter1|Q\(5) & \d1|counter1|Q\(4) & \d1|counter1|Q\(3) & \d1|counter1|Q\(2) & \d1|counter1|Q\(1) & \d1|counter1|Q\(0));

\d1|mif1|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \d1|mif1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\d1|mif2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \~GND~combout\;

\d1|mif2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\d1|counter1|Q\(12) & \d1|counter1|Q\(11) & \d1|counter1|Q\(10) & \d1|counter1|Q\(9) & \d1|counter1|Q\(8) & \d1|counter1|Q\(7) & \d1|counter1|Q\(6) & 
\d1|counter1|Q\(5) & \d1|counter1|Q\(4) & \d1|counter1|Q\(3) & \d1|counter1|Q\(2) & \d1|counter1|Q\(1) & \d1|counter1|Q\(0));

\d1|mif2|altsyncram_component|auto_generated|q_a\(2) <= \d1|mif2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\d1|mif4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\d1|mif4|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\d1|counter1|Q\(12) & \d1|counter1|Q\(11) & \d1|counter1|Q\(10) & \d1|counter1|Q\(9) & \d1|counter1|Q\(8) & \d1|counter1|Q\(7) & \d1|counter1|Q\(6) & 
\d1|counter1|Q\(5) & \d1|counter1|Q\(4) & \d1|counter1|Q\(3) & \d1|counter1|Q\(2) & \d1|counter1|Q\(1) & \d1|counter1|Q\(0));

\d1|mif4|altsyncram_component|auto_generated|q_a\(1) <= \d1|mif4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\d1|mif3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\d1|mif3|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\d1|counter1|Q\(12) & \d1|counter1|Q\(11) & \d1|counter1|Q\(10) & \d1|counter1|Q\(9) & \d1|counter1|Q\(8) & \d1|counter1|Q\(7) & \d1|counter1|Q\(6) & 
\d1|counter1|Q\(5) & \d1|counter1|Q\(4) & \d1|counter1|Q\(3) & \d1|counter1|Q\(2) & \d1|counter1|Q\(1) & \d1|counter1|Q\(0));

\d1|mif3|altsyncram_component|auto_generated|q_a\(1) <= \d1|mif3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\d1|mif1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\d1|mif1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\d1|counter1|Q\(12) & \d1|counter1|Q\(11) & \d1|counter1|Q\(10) & \d1|counter1|Q\(9) & \d1|counter1|Q\(8) & \d1|counter1|Q\(7) & \d1|counter1|Q\(6) & 
\d1|counter1|Q\(5) & \d1|counter1|Q\(4) & \d1|counter1|Q\(3) & \d1|counter1|Q\(2) & \d1|counter1|Q\(1) & \d1|counter1|Q\(0));

\d1|mif1|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \d1|mif1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\d1|mif1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \~GND~combout\;

\d1|mif1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\d1|counter1|Q\(12) & \d1|counter1|Q\(11) & \d1|counter1|Q\(10) & \d1|counter1|Q\(9) & \d1|counter1|Q\(8) & \d1|counter1|Q\(7) & \d1|counter1|Q\(6) & 
\d1|counter1|Q\(5) & \d1|counter1|Q\(4) & \d1|counter1|Q\(3) & \d1|counter1|Q\(2) & \d1|counter1|Q\(1) & \d1|counter1|Q\(0));

\d1|mif1|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \d1|mif1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\d1|mif2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \~GND~combout\;

\d1|mif2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\d1|counter1|Q\(12) & \d1|counter1|Q\(11) & \d1|counter1|Q\(10) & \d1|counter1|Q\(9) & \d1|counter1|Q\(8) & \d1|counter1|Q\(7) & \d1|counter1|Q\(6) & 
\d1|counter1|Q\(5) & \d1|counter1|Q\(4) & \d1|counter1|Q\(3) & \d1|counter1|Q\(2) & \d1|counter1|Q\(1) & \d1|counter1|Q\(0));

\d1|mif2|altsyncram_component|auto_generated|q_a\(1) <= \d1|mif2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\d1|mif1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\);

\d1|mif1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\d1|counter1|Q\(11) & \d1|counter1|Q\(10) & \d1|counter1|Q\(9) & \d1|counter1|Q\(8) & \d1|counter1|Q\(7) & \d1|counter1|Q[6]~DUPLICATE_q\ & \d1|counter1|Q\(5) & 
\d1|counter1|Q\(4) & \d1|counter1|Q\(3) & \d1|counter1|Q\(2) & \d1|counter1|Q\(1) & \d1|counter1|Q\(0));

\d1|mif1|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \d1|mif1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);
\d1|mif1|altsyncram_component|auto_generated|ram_block1a8\ <= \d1|mif1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(1);

\d1|mif4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\d1|mif4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\d1|counter1|Q\(12) & \d1|counter1|Q\(11) & \d1|counter1|Q\(10) & \d1|counter1|Q\(9) & \d1|counter1|Q\(8) & \d1|counter1|Q\(7) & \d1|counter1|Q[6]~DUPLICATE_q\ & 
\d1|counter1|Q\(5) & \d1|counter1|Q\(4) & \d1|counter1|Q\(3) & \d1|counter1|Q\(2) & \d1|counter1|Q\(1) & \d1|counter1|Q\(0));

\d1|mif4|altsyncram_component|auto_generated|q_a\(0) <= \d1|mif4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\d1|mif3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\d1|mif3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\d1|counter1|Q\(12) & \d1|counter1|Q\(11) & \d1|counter1|Q\(10) & \d1|counter1|Q\(9) & \d1|counter1|Q\(8) & \d1|counter1|Q\(7) & \d1|counter1|Q\(6) & 
\d1|counter1|Q\(5) & \d1|counter1|Q\(4) & \d1|counter1|Q\(3) & \d1|counter1|Q\(2) & \d1|counter1|Q\(1) & \d1|counter1|Q\(0));

\d1|mif3|altsyncram_component|auto_generated|q_a\(0) <= \d1|mif3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\d1|mif1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\d1|mif1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\d1|counter1|Q\(12) & \d1|counter1|Q\(11) & \d1|counter1|Q\(10) & \d1|counter1|Q\(9) & \d1|counter1|Q\(8) & \d1|counter1|Q\(7) & \d1|counter1|Q\(6) & 
\d1|counter1|Q\(5) & \d1|counter1|Q\(4) & \d1|counter1|Q\(3) & \d1|counter1|Q\(2) & \d1|counter1|Q\(1) & \d1|counter1|Q\(0));

\d1|mif1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \d1|mif1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\d1|mif1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \~GND~combout\;

\d1|mif1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\d1|counter1|Q\(12) & \d1|counter1|Q\(11) & \d1|counter1|Q\(10) & \d1|counter1|Q\(9) & \d1|counter1|Q\(8) & \d1|counter1|Q\(7) & \d1|counter1|Q\(6) & 
\d1|counter1|Q\(5) & \d1|counter1|Q\(4) & \d1|counter1|Q\(3) & \d1|counter1|Q\(2) & \d1|counter1|Q\(1) & \d1|counter1|Q\(0));

\d1|mif1|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \d1|mif1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\d1|mif2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \~GND~combout\;

\d1|mif2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\d1|counter1|Q\(12) & \d1|counter1|Q\(11) & \d1|counter1|Q\(10) & \d1|counter1|Q\(9) & \d1|counter1|Q\(8) & \d1|counter1|Q\(7) & \d1|counter1|Q\(6) & 
\d1|counter1|Q\(5) & \d1|counter1|Q\(4) & \d1|counter1|Q\(3) & \d1|counter1|Q\(2) & \d1|counter1|Q\(1) & \d1|counter1|Q\(0));

\d1|mif2|altsyncram_component|auto_generated|q_a\(0) <= \d1|mif2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\d1|mif1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (gnd & \~GND~combout\);

\d1|mif1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\d1|counter1|Q\(11) & \d1|counter1|Q\(10) & \d1|counter1|Q\(9) & \d1|counter1|Q\(8) & \d1|counter1|Q\(7) & \d1|counter1|Q\(6) & \d1|counter1|Q\(5) & 
\d1|counter1|Q\(4) & \d1|counter1|Q\(3) & \d1|counter1|Q\(2) & \d1|counter1|Q\(1) & \d1|counter1|Q\(0));

\d1|mif1|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \d1|mif1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(0);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(1);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(2);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(3);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(4);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(5);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(6);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\(7);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(0);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(1);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(2);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(3);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(4);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(5);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(6);
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\(7);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \CLOCK_50~input_o\);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\ <= (\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6\ & 
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3\ & 
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0\);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\ <= \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\(6);

\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6\
& \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3\ & 
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1\ & \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0\);
\prd1|cC|ALT_INV_counter\(10) <= NOT \prd1|cC|counter\(10);
\prd1|cC|ALT_INV_counter\(21) <= NOT \prd1|cC|counter\(21);
\prd1|cC|ALT_INV_counter\(24) <= NOT \prd1|cC|counter\(24);
\prd1|cC|ALT_INV_counter\(8) <= NOT \prd1|cC|counter\(8);
\prd1|cC|ALT_INV_counter\(20) <= NOT \prd1|cC|counter\(20);
\prd1|cC|ALT_INV_counter\(16) <= NOT \prd1|cC|counter\(16);
\prd1|cC|ALT_INV_counter\(12) <= NOT \prd1|cC|counter\(12);
\prd1|cC|ALT_INV_counter\(22) <= NOT \prd1|cC|counter\(22);
\prd1|cC|ALT_INV_counter\(26) <= NOT \prd1|cC|counter\(26);
\prd1|cC|ALT_INV_counter\(18) <= NOT \prd1|cC|counter\(18);
\prd1|cC|ALT_INV_counter\(23) <= NOT \prd1|cC|counter\(23);
\prd1|cC|ALT_INV_counter\(11) <= NOT \prd1|cC|counter\(11);
\prd1|cC|ALT_INV_counter\(15) <= NOT \prd1|cC|counter\(15);
\prd1|cC|ALT_INV_counter\(25) <= NOT \prd1|cC|counter\(25);
\prd1|cC|ALT_INV_counter\(9) <= NOT \prd1|cC|counter\(9);
\prd1|cC|ALT_INV_counter\(17) <= NOT \prd1|cC|counter\(17);
\prd1|cC|ALT_INV_counter\(13) <= NOT \prd1|cC|counter\(13);
\prd1|cC|ALT_INV_counter\(0) <= NOT \prd1|cC|counter\(0);
\prd1|cC|ALT_INV_counter\(1) <= NOT \prd1|cC|counter\(1);
\prd1|cC|ALT_INV_counter\(28) <= NOT \prd1|cC|counter\(28);
\prd1|cC|ALT_INV_counter\(29) <= NOT \prd1|cC|counter\(29);
\prd1|cC|ALT_INV_counter\(27) <= NOT \prd1|cC|counter\(27);
\prd1|cC|ALT_INV_counter\(19) <= NOT \prd1|cC|counter\(19);
\prd1|cC|ALT_INV_counter\(6) <= NOT \prd1|cC|counter\(6);
\prd1|cC|ALT_INV_counter\(7) <= NOT \prd1|cC|counter\(7);
\prd1|cC|ALT_INV_counter\(5) <= NOT \prd1|cC|counter\(5);
\prd1|cC|ALT_INV_counter\(4) <= NOT \prd1|cC|counter\(4);
\prd1|cC|ALT_INV_counter\(3) <= NOT \prd1|cC|counter\(3);
\prd1|cC|ALT_INV_counter\(2) <= NOT \prd1|cC|counter\(2);
\d1|counter1|ALT_INV_Add0~49_sumout\ <= NOT \d1|counter1|Add0~49_sumout\;
\d1|counter1|ALT_INV_Add0~25_sumout\ <= NOT \d1|counter1|Add0~25_sumout\;
\d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \d1|mif1|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\d1|mif2|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \d1|mif2|altsyncram_component|auto_generated|q_a\(0);
\d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \d1|mif1|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \d1|mif1|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\d1|mif3|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \d1|mif3|altsyncram_component|auto_generated|q_a\(0);
\d1|mif4|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \d1|mif4|altsyncram_component|auto_generated|q_a\(0);
\d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a8\ <= NOT \d1|mif1|altsyncram_component|auto_generated|ram_block1a8\;
\d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \d1|mif1|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\d1|mif2|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \d1|mif2|altsyncram_component|auto_generated|q_a\(1);
\d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \d1|mif1|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \d1|mif1|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\d1|mif3|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \d1|mif3|altsyncram_component|auto_generated|q_a\(1);
\d1|mif4|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \d1|mif4|altsyncram_component|auto_generated|q_a\(1);
\VGA|controller|ALT_INV_xCounter\(6) <= NOT \VGA|controller|xCounter\(6);
\VGA|controller|ALT_INV_xCounter\(5) <= NOT \VGA|controller|xCounter\(5);
\VGA|controller|ALT_INV_xCounter\(4) <= NOT \VGA|controller|xCounter\(4);
\VGA|controller|ALT_INV_xCounter\(3) <= NOT \VGA|controller|xCounter\(3);
\VGA|controller|ALT_INV_xCounter\(2) <= NOT \VGA|controller|xCounter\(2);
\d1|alu1|ALT_INV_Add0~29_sumout\ <= NOT \d1|alu1|Add0~29_sumout\;
\d1|alu1|ALT_INV_Add1~25_sumout\ <= NOT \d1|alu1|Add1~25_sumout\;
\d1|alu1|ALT_INV_Add0~25_sumout\ <= NOT \d1|alu1|Add0~25_sumout\;
\d1|alu1|ALT_INV_Add1~21_sumout\ <= NOT \d1|alu1|Add1~21_sumout\;
\d1|alu1|ALT_INV_Add0~21_sumout\ <= NOT \d1|alu1|Add0~21_sumout\;
\prd1|cC|ALT_INV_Add0~93_sumout\ <= NOT \prd1|cC|Add0~93_sumout\;
\prd1|cC|ALT_INV_Add0~85_sumout\ <= NOT \prd1|cC|Add0~85_sumout\;
\prd1|cC|ALT_INV_Add0~45_sumout\ <= NOT \prd1|cC|Add0~45_sumout\;
\prd1|cC|ALT_INV_Add0~25_sumout\ <= NOT \prd1|cC|Add0~25_sumout\;
\PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\ <= NOT \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\;
\PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(13) <= NOT \PS2|PS2_Command_Out|command_initiate_counter\(13);
\PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ <= NOT \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\;
\PS2|PS2_Command_Out|ALT_INV_ps2_command\(8) <= NOT \PS2|PS2_Command_Out|ps2_command\(8);
\d1|dataRG|read1|ALT_INV_toBeRead\(0) <= NOT \d1|dataRG|read1|toBeRead\(0);
\d1|dataRG|read1|ALT_INV_toBeRead\(1) <= NOT \d1|dataRG|read1|toBeRead\(1);
\VGA|user_input_translator|ALT_INV_Add0~29_sumout\ <= NOT \VGA|user_input_translator|Add0~29_sumout\;
\VGA|user_input_translator|ALT_INV_Add0~25_sumout\ <= NOT \VGA|user_input_translator|Add0~25_sumout\;
\VGA|user_input_translator|ALT_INV_Add0~21_sumout\ <= NOT \VGA|user_input_translator|Add0~21_sumout\;
\VGA|user_input_translator|ALT_INV_Add0~17_sumout\ <= NOT \VGA|user_input_translator|Add0~17_sumout\;
\VGA|user_input_translator|ALT_INV_Add0~13_sumout\ <= NOT \VGA|user_input_translator|Add0~13_sumout\;
\VGA|user_input_translator|ALT_INV_Add0~9_sumout\ <= NOT \VGA|user_input_translator|Add0~9_sumout\;
\d1|alu1|ALT_INV_Add2~25_sumout\ <= NOT \d1|alu1|Add2~25_sumout\;
\d1|alu1|ALT_INV_Add2~21_sumout\ <= NOT \d1|alu1|Add2~21_sumout\;
\d1|counter1|ALT_INV_Qx\(4) <= NOT \d1|counter1|Qx\(4);
\d1|counter1|ALT_INV_Qx\(3) <= NOT \d1|counter1|Qx\(3);
\d1|counter1|ALT_INV_Qx\(2) <= NOT \d1|counter1|Qx\(2);
\d1|counter1|ALT_INV_Qx\(1) <= NOT \d1|counter1|Qx\(1);
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_7~5_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_7~1_sumout\;
\d1|dataRG|read1|ALT_INV_toBeRead\(2) <= NOT \d1|dataRG|read1|toBeRead\(2);
\d1|alu1|ALT_INV_Add2~17_sumout\ <= NOT \d1|alu1|Add2~17_sumout\;
\d1|counter1|ALT_INV_Qy\(3) <= NOT \d1|counter1|Qy\(3);
\d1|counter1|ALT_INV_Qy\(4) <= NOT \d1|counter1|Qy\(4);
\d1|counter1|ALT_INV_Qy\(5) <= NOT \d1|counter1|Qy\(5);
\d1|counter1|ALT_INV_Qy\(6) <= NOT \d1|counter1|Qy\(6);
\d1|counter1|ALT_INV_Qx\(5) <= NOT \d1|counter1|Qx\(5);
\d1|counter1|ALT_INV_Qx\(6) <= NOT \d1|counter1|Qx\(6);
\d1|counter1|ALT_INV_Qx\(7) <= NOT \d1|counter1|Qx\(7);
\VGA|user_input_translator|ALT_INV_Add0~5_sumout\ <= NOT \VGA|user_input_translator|Add0~5_sumout\;
\VGA|user_input_translator|ALT_INV_Add0~1_sumout\ <= NOT \VGA|user_input_translator|Add0~1_sumout\;
\VGA|controller|ALT_INV_yCounter\(2) <= NOT \VGA|controller|yCounter\(2);
\VGA|controller|ALT_INV_yCounter\(3) <= NOT \VGA|controller|yCounter\(3);
\VGA|controller|ALT_INV_yCounter\(4) <= NOT \VGA|controller|yCounter\(4);
\VGA|controller|ALT_INV_yCounter\(5) <= NOT \VGA|controller|yCounter\(5);
\VGA|controller|ALT_INV_yCounter\(6) <= NOT \VGA|controller|yCounter\(6);
\VGA|controller|ALT_INV_yCounter\(7) <= NOT \VGA|controller|yCounter\(7);
\VGA|controller|ALT_INV_yCounter\(8) <= NOT \VGA|controller|yCounter\(8);
\VGA|controller|ALT_INV_yCounter\(1) <= NOT \VGA|controller|yCounter\(1);
\VGA|controller|ALT_INV_yCounter\(0) <= NOT \VGA|controller|yCounter\(0);
\VGA|controller|ALT_INV_yCounter\(9) <= NOT \VGA|controller|yCounter\(9);
\VGA|controller|ALT_INV_xCounter\(1) <= NOT \VGA|controller|xCounter\(1);
\VGA|controller|ALT_INV_xCounter\(0) <= NOT \VGA|controller|xCounter\(0);
\VGA|controller|ALT_INV_xCounter\(7) <= NOT \VGA|controller|xCounter\(7);
\VGA|controller|ALT_INV_xCounter\(8) <= NOT \VGA|controller|xCounter\(8);
\VGA|controller|ALT_INV_xCounter\(9) <= NOT \VGA|controller|xCounter\(9);
\prd1|cC|ALT_INV_counter\(14) <= NOT \prd1|cC|counter\(14);
\d1|alu1|ALT_INV_Add1~17_sumout\ <= NOT \d1|alu1|Add1~17_sumout\;
\d1|alu1|ALT_INV_Add0~17_sumout\ <= NOT \d1|alu1|Add0~17_sumout\;
\d1|alu1|ALT_INV_Add1~13_sumout\ <= NOT \d1|alu1|Add1~13_sumout\;
\d1|alu1|ALT_INV_Add0~13_sumout\ <= NOT \d1|alu1|Add0~13_sumout\;
\d1|counter1|ALT_INV_Qx\(0) <= NOT \d1|counter1|Qx\(0);
\d1|mif2|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \d1|mif2|altsyncram_component|auto_generated|q_a\(2);
\d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \d1|mif1|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \d1|mif1|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\d1|mif3|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \d1|mif3|altsyncram_component|auto_generated|q_a\(2);
\d1|mif4|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \d1|mif4|altsyncram_component|auto_generated|q_a\(2);
\VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\ <= NOT \VGA|controller|controller_translator|Add1~5_sumout\;
\VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\ <= NOT \VGA|controller|controller_translator|Add1~1_sumout\;
\d1|alu1|ALT_INV_Add2~13_sumout\ <= NOT \d1|alu1|Add2~13_sumout\;
\d1|alu1|ALT_INV_Add2~9_sumout\ <= NOT \d1|alu1|Add2~9_sumout\;
\d1|alu1|ALT_INV_Add2~5_sumout\ <= NOT \d1|alu1|Add2~5_sumout\;
\d1|alu1|ALT_INV_Add2~1_sumout\ <= NOT \d1|alu1|Add2~1_sumout\;
\d1|alu1|ALT_INV_Add1~9_sumout\ <= NOT \d1|alu1|Add1~9_sumout\;
\d1|alu1|ALT_INV_Add1~5_sumout\ <= NOT \d1|alu1|Add1~5_sumout\;
\d1|alu1|ALT_INV_Add1~1_sumout\ <= NOT \d1|alu1|Add1~1_sumout\;
\d1|alu1|ALT_INV_Add0~9_sumout\ <= NOT \d1|alu1|Add0~9_sumout\;
\d1|alu1|ALT_INV_Add0~5_sumout\ <= NOT \d1|alu1|Add0~5_sumout\;
\d1|alu1|ALT_INV_Add0~1_sumout\ <= NOT \d1|alu1|Add0~1_sumout\;
\VGA|user_input_translator|ALT_INV_Add1~5_sumout\ <= NOT \VGA|user_input_translator|Add1~5_sumout\;
\VGA|user_input_translator|ALT_INV_Add1~1_sumout\ <= NOT \VGA|user_input_translator|Add1~1_sumout\;
\d1|counterRG|ALT_INV_Q\(3) <= NOT \d1|counterRG|Q\(3);
\d1|counterRG|ALT_INV_Q\(2) <= NOT \d1|counterRG|Q\(2);
\d1|counterRG|ALT_INV_Q\(1) <= NOT \d1|counterRG|Q\(1);
\d1|counter1|ALT_INV_Q\(0) <= NOT \d1|counter1|Q\(0);
\d1|counter1|ALT_INV_Q\(9) <= NOT \d1|counter1|Q\(9);
\d1|counter1|ALT_INV_Q\(8) <= NOT \d1|counter1|Q\(8);
\d1|counter1|ALT_INV_Q\(10) <= NOT \d1|counter1|Q\(10);
\d1|counter1|ALT_INV_Q\(11) <= NOT \d1|counter1|Q\(11);
\d1|counter1|ALT_INV_Q\(12) <= NOT \d1|counter1|Q\(12);
\d1|counter1|ALT_INV_Q\(13) <= NOT \d1|counter1|Q\(13);
\d1|counter1|ALT_INV_Q\(14) <= NOT \d1|counter1|Q\(14);
\d1|counter1|ALT_INV_Q\(6) <= NOT \d1|counter1|Q\(6);
\d1|counter1|ALT_INV_Q\(5) <= NOT \d1|counter1|Q\(5);
\d1|counter1|ALT_INV_Q\(4) <= NOT \d1|counter1|Q\(4);
\d1|counter1|ALT_INV_Q\(3) <= NOT \d1|counter1|Q\(3);
\d1|counter1|ALT_INV_Q\(1) <= NOT \d1|counter1|Q\(1);
\d1|counter1|ALT_INV_Q\(2) <= NOT \d1|counter1|Q\(2);
\d1|counter1|ALT_INV_Q\(7) <= NOT \d1|counter1|Q\(7);
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a8\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\;
\VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\ <= NOT \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\;
\rg|lfsr1|ALT_INV_data[1]~DUPLICATE_q\ <= NOT \rg|lfsr1|data[1]~DUPLICATE_q\;
\rg|lfsr1|ALT_INV_data[0]~DUPLICATE_q\ <= NOT \rg|lfsr1|data[0]~DUPLICATE_q\;
\rg|lfsr1|ALT_INV_data[4]~DUPLICATE_q\ <= NOT \rg|lfsr1|data[4]~DUPLICATE_q\;
\rg|lfsr1|ALT_INV_data[3]~DUPLICATE_q\ <= NOT \rg|lfsr1|data[3]~DUPLICATE_q\;
\rg|ALT_INV_counter[1]~DUPLICATE_q\ <= NOT \rg|counter[1]~DUPLICATE_q\;
\rg|ALT_INV_out[1]~DUPLICATE_q\ <= NOT \rg|out[1]~DUPLICATE_q\;
\d1|counterRG|ALT_INV_Q[0]~DUPLICATE_q\ <= NOT \d1|counterRG|Q[0]~DUPLICATE_q\;
\ctf|ALT_INV_Q[1]~DUPLICATE_q\ <= NOT \ctf|Q[1]~DUPLICATE_q\;
\ctf|ALT_INV_Q[0]~DUPLICATE_q\ <= NOT \ctf|Q[0]~DUPLICATE_q\;
\d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\ <= NOT \d1|counterInput|Q[3]~DUPLICATE_q\;
\d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\ <= NOT \d1|counterInput|Q[2]~DUPLICATE_q\;
\d1|counterInput|ALT_INV_Q[1]~DUPLICATE_q\ <= NOT \d1|counterInput|Q[1]~DUPLICATE_q\;
\d1|counterInput|ALT_INV_Q[0]~DUPLICATE_q\ <= NOT \d1|counterInput|Q[0]~DUPLICATE_q\;
\VGA|controller|ALT_INV_yCounter[9]~DUPLICATE_q\ <= NOT \VGA|controller|yCounter[9]~DUPLICATE_q\;
\d1|counterRG|ALT_INV_Q[1]~DUPLICATE_q\ <= NOT \d1|counterRG|Q[1]~DUPLICATE_q\;
\d1|counter1|ALT_INV_Q[6]~DUPLICATE_q\ <= NOT \d1|counter1|Q[6]~DUPLICATE_q\;
\ALT_INV_KEY[1]~inputCLKENA0_outclk\ <= NOT \KEY[1]~inputCLKENA0_outclk\;
\ALT_INV_SW[9]~input_o\ <= NOT \SW[9]~input_o\;
\ALT_INV_SW[8]~input_o\ <= NOT \SW[8]~input_o\;
\ALT_INV_SW[7]~input_o\ <= NOT \SW[7]~input_o\;
\ALT_INV_SW[2]~input_o\ <= NOT \SW[2]~input_o\;
\ALT_INV_SW[1]~input_o\ <= NOT \SW[1]~input_o\;
\ALT_INV_SW[0]~input_o\ <= NOT \SW[0]~input_o\;
\ALT_INV_KEY[1]~input_o\ <= NOT \KEY[1]~input_o\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\ALT_INV_KEY[2]~input_o\ <= NOT \KEY[2]~input_o\;
\ALT_INV_KEY[3]~input_o\ <= NOT \KEY[3]~input_o\;
\ALT_INV_PS2_CLK~input_o\ <= NOT \PS2_CLK~input_o\;
\prd1|cL|ALT_INV_out~0_combout\ <= NOT \prd1|cL|out~0_combout\;
\d1|regy|ALT_INV_Decoder0~1_combout\ <= NOT \d1|regy|Decoder0~1_combout\;
\d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(13) <= NOT \d1|dataRG|sequenceReg1|sequenceIn\(13);
\d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(12) <= NOT \d1|dataRG|sequenceReg1|sequenceIn\(12);
\d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(10) <= NOT \d1|dataRG|sequenceReg1|sequenceIn\(10);
\d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(11) <= NOT \d1|dataRG|sequenceReg1|sequenceIn\(11);
\d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(9) <= NOT \d1|dataRG|sequenceReg1|sequenceIn\(9);
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_selnose\(64) <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|selnose\(64);
\d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(7) <= NOT \d1|dataRG|sequenceReg1|sequenceIn\(7);
\d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(8) <= NOT \d1|dataRG|sequenceReg1|sequenceIn\(8);
\d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(6) <= NOT \d1|dataRG|sequenceReg1|sequenceIn\(6);
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_selnose\(96) <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|selnose\(96);
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~82_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[60]~82_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~81_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[50]~81_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[40]~80_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[40]~80_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~79_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[50]~79_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~78_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[60]~78_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[69]~77_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[69]~77_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~76_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[49]~75_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[49]~75_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[39]~74_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[39]~74_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[69]~73_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[69]~73_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[78]~72_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[78]~72_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[68]~71_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[68]~71_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~70_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[58]~70_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[48]~69_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[48]~69_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[38]~68_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[38]~68_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[78]~67_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[78]~67_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~66_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[87]~66_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~65_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[77]~65_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[67]~64_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[67]~64_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~63_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[57]~63_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[47]~62_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[47]~62_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[37]~61_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[37]~61_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~60_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[87]~60_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[96]~59_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[96]~59_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~58_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[86]~58_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~57_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[76]~57_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~56_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[66]~56_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~55_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[56]~55_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[46]~54_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[46]~54_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~53_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[36]~53_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~52_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[56]~52_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[96]~51_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[96]~51_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~50_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[105]~50_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[95]~49_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[95]~49_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~48_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[85]~48_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~47_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[75]~47_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~46_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[65]~46_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[55]~45_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[55]~45_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~44_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[45]~44_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45) <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|sel\(45);
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~43_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[65]~43_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~42_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[105]~42_combout\;
\PS2|PS2_Command_Out|ALT_INV_always5~0_combout\ <= NOT \PS2|PS2_Command_Out|always5~0_combout\;
\PS2|PS2_Command_Out|ALT_INV_cur_bit[3]~2_combout\ <= NOT \PS2|PS2_Command_Out|cur_bit[3]~2_combout\;
\d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(4) <= NOT \d1|dataRG|sequenceReg1|sequenceIn\(4);
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~41_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[114]~41_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~40_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[104]~40_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[94]~39_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[94]~39_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~38_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[84]~38_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~37_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[74]~37_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[64]~36_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[64]~36_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[54]~35_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[54]~35_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~34_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[74]~34_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~33_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\;
\d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(5) <= NOT \d1|dataRG|sequenceReg1|sequenceIn\(5);
\d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(3) <= NOT \d1|dataRG|sequenceReg1|sequenceIn\(3);
\PS2|PS2_Command_Out|ALT_INV_Equal0~4_combout\ <= NOT \PS2|PS2_Command_Out|Equal0~4_combout\;
\PS2|PS2_Command_Out|ALT_INV_Equal0~3_combout\ <= NOT \PS2|PS2_Command_Out|Equal0~3_combout\;
\PS2|PS2_Command_Out|ALT_INV_Equal0~2_combout\ <= NOT \PS2|PS2_Command_Out|Equal0~2_combout\;
\PS2|PS2_Command_Out|ALT_INV_Equal0~1_combout\ <= NOT \PS2|PS2_Command_Out|Equal0~1_combout\;
\PS2|PS2_Command_Out|ALT_INV_Equal0~0_combout\ <= NOT \PS2|PS2_Command_Out|Equal0~0_combout\;
\PS2|PS2_Command_Out|ALT_INV_Equal2~2_combout\ <= NOT \PS2|PS2_Command_Out|Equal2~2_combout\;
\PS2|PS2_Command_Out|ALT_INV_command_initiate_counter[3]~0_combout\ <= NOT \PS2|PS2_Command_Out|command_initiate_counter[3]~0_combout\;
\PS2|PS2_Command_Out|ALT_INV_Equal2~1_combout\ <= NOT \PS2|PS2_Command_Out|Equal2~1_combout\;
\PS2|PS2_Command_Out|ALT_INV_Equal2~0_combout\ <= NOT \PS2|PS2_Command_Out|Equal2~0_combout\;
\PS2|PS2_Command_Out|ALT_INV_always1~0_combout\ <= NOT \PS2|PS2_Command_Out|always1~0_combout\;
\PS2|PS2_Command_Out|ALT_INV_Equal3~3_combout\ <= NOT \PS2|PS2_Command_Out|Equal3~3_combout\;
\PS2|PS2_Command_Out|ALT_INV_Equal3~2_combout\ <= NOT \PS2|PS2_Command_Out|Equal3~2_combout\;
\PS2|PS2_Command_Out|ALT_INV_Equal3~1_combout\ <= NOT \PS2|PS2_Command_Out|Equal3~1_combout\;
\PS2|PS2_Command_Out|ALT_INV_Equal3~0_combout\ <= NOT \PS2|PS2_Command_Out|Equal3~0_combout\;
\PS2|ALT_INV_ps2_clk_negedge~combout\ <= NOT \PS2|ps2_clk_negedge~combout\;
\PS2|ALT_INV_last_ps2_clk~q\ <= NOT \PS2|last_ps2_clk~q\;
\PS2|ALT_INV_ps2_clk_reg~q\ <= NOT \PS2|ps2_clk_reg~q\;
\PS2|PS2_Command_Out|ALT_INV_Add3~0_combout\ <= NOT \PS2|PS2_Command_Out|Add3~0_combout\;
\PS2|PS2_Command_Out|ALT_INV_cur_bit\(0) <= NOT \PS2|PS2_Command_Out|cur_bit\(0);
\PS2|PS2_Command_Out|ALT_INV_cur_bit\(1) <= NOT \PS2|PS2_Command_Out|cur_bit\(1);
\PS2|PS2_Command_Out|ALT_INV_cur_bit\(2) <= NOT \PS2|PS2_Command_Out|cur_bit\(2);
\d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(0) <= NOT \d1|dataRG|sequenceReg1|sequenceIn\(0);
\d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(1) <= NOT \d1|dataRG|sequenceReg1|sequenceIn\(1);
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[110]~31_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[110]~31_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~30_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[100]~30_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~29_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[90]~29_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[110]~28_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[110]~28_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[109]~26_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[109]~26_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[99]~25_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[99]~25_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[108]~23_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[108]~23_combout\;
\d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(2) <= NOT \d1|dataRG|sequenceReg1|sequenceIn\(2);
\d1|counter1|ALT_INV_Equal0~1_combout\ <= NOT \d1|counter1|Equal0~1_combout\;
\d1|counter1|ALT_INV_Equal0~0_combout\ <= NOT \d1|counter1|Equal0~0_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[111]~20_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[111]~20_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~19_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[101]~19_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[91]~18_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[91]~18_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[81]~17_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[81]~17_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~16_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[101]~16_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[112]~14_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[112]~14_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~13_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[102]~13_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[92]~12_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[92]~12_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[82]~11_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[82]~11_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~10_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[72]~10_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[92]~9_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[92]~9_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[113]~7_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[113]~7_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[103]~6_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[103]~6_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[93]~5_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[93]~5_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[83]~4_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[83]~4_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~3_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[73]~3_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[63]~2_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[63]~2_combout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[83]~1_combout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[83]~1_combout\;
\VGA|controller|ALT_INV_always1~2_combout\ <= NOT \VGA|controller|always1~2_combout\;
\VGA|controller|ALT_INV_always1~1_combout\ <= NOT \VGA|controller|always1~1_combout\;
\prd1|cC|ALT_INV_counter[11]~0_combout\ <= NOT \prd1|cC|counter[11]~0_combout\;
\PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ <= NOT \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\;
\PS2|PS2_Command_Out|ALT_INV_cur_bit\(3) <= NOT \PS2|PS2_Command_Out|cur_bit\(3);
\VGA|controller|ALT_INV_Equal0~1_combout\ <= NOT \VGA|controller|Equal0~1_combout\;
\VGA|controller|ALT_INV_Equal0~0_combout\ <= NOT \VGA|controller|Equal0~0_combout\;
\c1|ALT_INV_selStart~0_combout\ <= NOT \c1|selStart~0_combout\;
\c1|ALT_INV_Selector16~2_combout\ <= NOT \c1|Selector16~2_combout\;
\d1|regy|ALT_INV_Decoder0~0_combout\ <= NOT \d1|regy|Decoder0~0_combout\;
\c1|ALT_INV_Selector15~0_combout\ <= NOT \c1|Selector15~0_combout\;
\c1|ALT_INV_Selector16~1_combout\ <= NOT \c1|Selector16~1_combout\;
\c1|ALT_INV_Selector16~0_combout\ <= NOT \c1|Selector16~0_combout\;
\c1|ALT_INV_Selector14~0_combout\ <= NOT \c1|Selector14~0_combout\;
\VGA|controller|ALT_INV_always1~0_combout\ <= NOT \VGA|controller|always1~0_combout\;
\VGA|controller|ALT_INV_LessThan5~0_combout\ <= NOT \VGA|controller|LessThan5~0_combout\;
\VGA|controller|ALT_INV_VGA_HS1~0_combout\ <= NOT \VGA|controller|VGA_HS1~0_combout\;
\rg|lfsr1|ALT_INV_data\(1) <= NOT \rg|lfsr1|data\(1);
\rg|lfsr1|ALT_INV_data\(0) <= NOT \rg|lfsr1|data\(0);
\rg|lfsr1|ALT_INV_data\(4) <= NOT \rg|lfsr1|data\(4);
\rg|lfsr1|ALT_INV_data\(3) <= NOT \rg|lfsr1|data\(3);
\rg|ALT_INV_counter\(1) <= NOT \rg|counter\(1);
\rg|ALT_INV_counter\(0) <= NOT \rg|counter\(0);
\rg|lfsr1|ALT_INV_data\(2) <= NOT \rg|lfsr1|data\(2);
\prd1|cC|ALT_INV_Mux0~combout\ <= NOT \prd1|cC|Mux0~combout\;
\prd1|cC|ALT_INV_Mux0~3_combout\ <= NOT \prd1|cC|Mux0~3_combout\;
\prd1|cC|ALT_INV_Mux0~2_combout\ <= NOT \prd1|cC|Mux0~2_combout\;
\prd1|cC|ALT_INV_Equal8~2_combout\ <= NOT \prd1|cC|Equal8~2_combout\;
\prd1|cC|ALT_INV_Equal7~1_combout\ <= NOT \prd1|cC|Equal7~1_combout\;
\prd1|cC|ALT_INV_Equal7~0_combout\ <= NOT \prd1|cC|Equal7~0_combout\;
\prd1|cC|ALT_INV_Equal8~1_combout\ <= NOT \prd1|cC|Equal8~1_combout\;
\prd1|cC|ALT_INV_Equal6~5_combout\ <= NOT \prd1|cC|Equal6~5_combout\;
\prd1|cC|ALT_INV_Mux0~1_combout\ <= NOT \prd1|cC|Mux0~1_combout\;
\prd1|cC|ALT_INV_Mux0~0_combout\ <= NOT \prd1|cC|Mux0~0_combout\;
\prd1|cC|ALT_INV_Equal6~4_combout\ <= NOT \prd1|cC|Equal6~4_combout\;
\prd1|cC|ALT_INV_Equal6~3_combout\ <= NOT \prd1|cC|Equal6~3_combout\;
\prd1|cC|ALT_INV_Equal6~2_combout\ <= NOT \prd1|cC|Equal6~2_combout\;
\prd1|cC|ALT_INV_Equal6~1_combout\ <= NOT \prd1|cC|Equal6~1_combout\;
\prd1|cC|ALT_INV_Equal6~0_combout\ <= NOT \prd1|cC|Equal6~0_combout\;
\prd1|cC|ALT_INV_Equal5~5_combout\ <= NOT \prd1|cC|Equal5~5_combout\;
\prd1|cC|ALT_INV_Equal5~4_combout\ <= NOT \prd1|cC|Equal5~4_combout\;
\prd1|cC|ALT_INV_Equal5~3_combout\ <= NOT \prd1|cC|Equal5~3_combout\;
\prd1|cC|ALT_INV_Equal9~2_combout\ <= NOT \prd1|cC|Equal9~2_combout\;
\prd1|cC|ALT_INV_Equal9~1_combout\ <= NOT \prd1|cC|Equal9~1_combout\;
\prd1|cC|ALT_INV_Equal9~0_combout\ <= NOT \prd1|cC|Equal9~0_combout\;
\prd1|cC|ALT_INV_Equal5~2_combout\ <= NOT \prd1|cC|Equal5~2_combout\;
\prd1|cC|ALT_INV_Equal8~0_combout\ <= NOT \prd1|cC|Equal8~0_combout\;
\prd1|cC|ALT_INV_Equal5~1_combout\ <= NOT \prd1|cC|Equal5~1_combout\;
\prd1|cC|ALT_INV_Equal5~0_combout\ <= NOT \prd1|cC|Equal5~0_combout\;
\ctf|ALT_INV_Add0~0_combout\ <= NOT \ctf|Add0~0_combout\;
\c1|ALT_INV_WideOr20~combout\ <= NOT \c1|WideOr20~combout\;
\muxColor1|ALT_INV_colour[0]~29_combout\ <= NOT \muxColor1|colour[0]~29_combout\;
\muxColor1|ALT_INV_colour[0]~28_combout\ <= NOT \muxColor1|colour[0]~28_combout\;
\muxColor1|ALT_INV_colour[0]~27_combout\ <= NOT \muxColor1|colour[0]~27_combout\;
\muxColor1|ALT_INV_colour[0]~26_combout\ <= NOT \muxColor1|colour[0]~26_combout\;
\d1|dataRG|read1|ALT_INV_out\(0) <= NOT \d1|dataRG|read1|out\(0);
\muxColor1|ALT_INV_colour[0]~25_combout\ <= NOT \muxColor1|colour[0]~25_combout\;
\muxColor1|ALT_INV_colour[0]~24_combout\ <= NOT \muxColor1|colour[0]~24_combout\;
\muxColor1|ALT_INV_colour[1]~22_combout\ <= NOT \muxColor1|colour[1]~22_combout\;
\muxColor1|ALT_INV_colour[1]~21_combout\ <= NOT \muxColor1|colour[1]~21_combout\;
\muxColor1|ALT_INV_colour[1]~20_combout\ <= NOT \muxColor1|colour[1]~20_combout\;
\muxColor1|ALT_INV_colour[1]~19_combout\ <= NOT \muxColor1|colour[1]~19_combout\;
\d1|dataRG|read1|ALT_INV_out\(1) <= NOT \d1|dataRG|read1|out\(1);
\muxColor1|ALT_INV_colour[1]~18_combout\ <= NOT \muxColor1|colour[1]~18_combout\;
\muxColor1|ALT_INV_colour[1]~17_combout\ <= NOT \muxColor1|colour[1]~17_combout\;
\muxColor1|ALT_INV_colour[2]~15_combout\ <= NOT \muxColor1|colour[2]~15_combout\;
\muxColor1|ALT_INV_colour[2]~14_combout\ <= NOT \muxColor1|colour[2]~14_combout\;
\muxColor1|ALT_INV_colour[1]~13_combout\ <= NOT \muxColor1|colour[1]~13_combout\;
\muxColor1|ALT_INV_colour[1]~12_combout\ <= NOT \muxColor1|colour[1]~12_combout\;
\muxColor1|ALT_INV_colour[2]~11_combout\ <= NOT \muxColor1|colour[2]~11_combout\;
\muxColor1|ALT_INV_colour[1]~10_combout\ <= NOT \muxColor1|colour[1]~10_combout\;
\muxColor1|ALT_INV_colour[1]~9_combout\ <= NOT \muxColor1|colour[1]~9_combout\;
\d1|mif1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0) <= NOT \d1|mif1|altsyncram_component|auto_generated|out_address_reg_a\(0);
\d1|mif1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1) <= NOT \d1|mif1|altsyncram_component|auto_generated|out_address_reg_a\(1);
\muxColor1|ALT_INV_colour[1]~8_combout\ <= NOT \muxColor1|colour[1]~8_combout\;
\muxColor1|ALT_INV_colour[1]~7_combout\ <= NOT \muxColor1|colour[1]~7_combout\;
\muxColor1|ALT_INV_colour[1]~6_combout\ <= NOT \muxColor1|colour[1]~6_combout\;
\muxColor1|ALT_INV_colour[2]~5_combout\ <= NOT \muxColor1|colour[2]~5_combout\;
\d1|dataRG|read1|ALT_INV_out\(2) <= NOT \d1|dataRG|read1|out\(2);
\muxColor1|ALT_INV_colour[2]~4_combout\ <= NOT \muxColor1|colour[2]~4_combout\;
\muxColor1|ALT_INV_colour[2]~3_combout\ <= NOT \muxColor1|colour[2]~3_combout\;
\muxColor1|ALT_INV_colour[1]~2_combout\ <= NOT \muxColor1|colour[1]~2_combout\;
\muxColor1|ALT_INV_colour[1]~1_combout\ <= NOT \muxColor1|colour[1]~1_combout\;
\muxColor1|ALT_INV_colour[1]~0_combout\ <= NOT \muxColor1|colour[1]~0_combout\;
\c1|ALT_INV_Equal5~0_combout\ <= NOT \c1|Equal5~0_combout\;
\c1|ALT_INV_Selector20~0_combout\ <= NOT \c1|Selector20~0_combout\;
\c1|ALT_INV_Selector21~1_combout\ <= NOT \c1|Selector21~1_combout\;
\c1|ALT_INV_Selector21~0_combout\ <= NOT \c1|Selector21~0_combout\;
\VGA|ALT_INV_writeEn~2_combout\ <= NOT \VGA|writeEn~2_combout\;
\VGA|ALT_INV_writeEn~1_combout\ <= NOT \VGA|writeEn~1_combout\;
\c1|ALT_INV_WideOr20~0_combout\ <= NOT \c1|WideOr20~0_combout\;
\VGA|ALT_INV_writeEn~0_combout\ <= NOT \VGA|writeEn~0_combout\;
\VGA|controller|ALT_INV_VGA_BLANK1~q\ <= NOT \VGA|controller|VGA_BLANK1~q\;
\c1|ALT_INV_LessThan2~1_combout\ <= NOT \c1|LessThan2~1_combout\;
\c1|ALT_INV_Selector2~0_combout\ <= NOT \c1|Selector2~0_combout\;
\c1|ALT_INV_nextState~0_combout\ <= NOT \c1|nextState~0_combout\;
\d1|v1|ALT_INV_Equal0~5_combout\ <= NOT \d1|v1|Equal0~5_combout\;
\d1|v1|ALT_INV_Equal0~4_combout\ <= NOT \d1|v1|Equal0~4_combout\;
\rg|ALT_INV_out\(5) <= NOT \rg|out\(5);
\rg|ALT_INV_out\(4) <= NOT \rg|out\(4);
\rg|ALT_INV_out\(3) <= NOT \rg|out\(3);
\d1|v1|ALT_INV_Equal0~3_combout\ <= NOT \d1|v1|Equal0~3_combout\;
\rg|ALT_INV_out\(2) <= NOT \rg|out\(2);
\rg|ALT_INV_out\(1) <= NOT \rg|out\(1);
\rg|ALT_INV_out\(0) <= NOT \rg|out\(0);
\d1|v1|ALT_INV_Equal0~2_combout\ <= NOT \d1|v1|Equal0~2_combout\;
\rg|ALT_INV_out\(8) <= NOT \rg|out\(8);
\rg|ALT_INV_out\(7) <= NOT \rg|out\(7);
\rg|ALT_INV_out\(6) <= NOT \rg|out\(6);
\d1|v1|ALT_INV_Equal0~1_combout\ <= NOT \d1|v1|Equal0~1_combout\;
\rg|ALT_INV_out\(11) <= NOT \rg|out\(11);
\rg|ALT_INV_out\(10) <= NOT \rg|out\(10);
\rg|ALT_INV_out\(9) <= NOT \rg|out\(9);
\d1|v1|ALT_INV_Equal0~0_combout\ <= NOT \d1|v1|Equal0~0_combout\;
\rg|ALT_INV_out\(14) <= NOT \rg|out\(14);
\rg|ALT_INV_out\(13) <= NOT \rg|out\(13);
\rg|ALT_INV_out\(12) <= NOT \rg|out\(12);
\c1|ALT_INV_Selector12~0_combout\ <= NOT \c1|Selector12~0_combout\;
\c1|ALT_INV_Selector5~0_combout\ <= NOT \c1|Selector5~0_combout\;
\d1|counterRG|ALT_INV_Q\(0) <= NOT \d1|counterRG|Q\(0);
\c1|ALT_INV_LessThan2~0_combout\ <= NOT \c1|LessThan2~0_combout\;
\c1|ALT_INV_LessThan4~0_combout\ <= NOT \c1|LessThan4~0_combout\;
\c1|ALT_INV_Selector1~0_combout\ <= NOT \c1|Selector1~0_combout\;
\c1|ALT_INV_currState.Sreset~q\ <= NOT \c1|currState.Sreset~q\;
\c1|ALT_INV_LessThan5~3_combout\ <= NOT \c1|LessThan5~3_combout\;
\c1|ALT_INV_LessThan5~2_combout\ <= NOT \c1|LessThan5~2_combout\;
\c1|ALT_INV_LessThan5~1_combout\ <= NOT \c1|LessThan5~1_combout\;
\c1|ALT_INV_Equal1~0_combout\ <= NOT \c1|Equal1~0_combout\;
\ctf|ALT_INV_Q\(1) <= NOT \ctf|Q\(1);
\ctf|ALT_INV_Q\(0) <= NOT \ctf|Q\(0);
\ctf|ALT_INV_Q\(2) <= NOT \ctf|Q\(2);
\ctf|ALT_INV_Q\(3) <= NOT \ctf|Q\(3);
\c1|ALT_INV_LessThan0~5_combout\ <= NOT \c1|LessThan0~5_combout\;
\c1|ALT_INV_LessThan0~4_combout\ <= NOT \c1|LessThan0~4_combout\;
\c1|ALT_INV_LessThan5~0_combout\ <= NOT \c1|LessThan5~0_combout\;
\c1|ALT_INV_LessThan0~3_combout\ <= NOT \c1|LessThan0~3_combout\;
\c1|ALT_INV_LessThan0~2_combout\ <= NOT \c1|LessThan0~2_combout\;
\c1|ALT_INV_LessThan0~1_combout\ <= NOT \c1|LessThan0~1_combout\;
\c1|ALT_INV_LessThan0~0_combout\ <= NOT \c1|LessThan0~0_combout\;
\VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0) <= NOT \VGA|VideoMemory|auto_generated|out_address_reg_b\(0);
\VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1) <= NOT \VGA|VideoMemory|auto_generated|out_address_reg_b\(1);
\d1|regAns5|ALT_INV_Q\(2) <= NOT \d1|regAns5|Q\(2);
\d1|regAns5|ALT_INV_Q\(1) <= NOT \d1|regAns5|Q\(1);
\d1|regAns5|ALT_INV_Q\(0) <= NOT \d1|regAns5|Q\(0);
\d1|regAns4|ALT_INV_Q\(2) <= NOT \d1|regAns4|Q\(2);
\d1|regAns4|ALT_INV_Q\(1) <= NOT \d1|regAns4|Q\(1);
\d1|regAns4|ALT_INV_Q\(0) <= NOT \d1|regAns4|Q\(0);
\d1|regAns3|ALT_INV_Q\(2) <= NOT \d1|regAns3|Q\(2);
\d1|regAns3|ALT_INV_Q\(1) <= NOT \d1|regAns3|Q\(1);
\d1|regAns3|ALT_INV_Q\(0) <= NOT \d1|regAns3|Q\(0);
\d1|regAns2|ALT_INV_Q\(2) <= NOT \d1|regAns2|Q\(2);
\d1|regAns2|ALT_INV_Q\(1) <= NOT \d1|regAns2|Q\(1);
\d1|regAns2|ALT_INV_Q\(0) <= NOT \d1|regAns2|Q\(0);
\d1|regAns1|ALT_INV_Q\(2) <= NOT \d1|regAns1|Q\(2);
\d1|regAns1|ALT_INV_Q\(1) <= NOT \d1|regAns1|Q\(1);
\d1|regAns1|ALT_INV_Q\(0) <= NOT \d1|regAns1|Q\(0);
\hex0|ALT_INV_WideOr6~0_combout\ <= NOT \hex0|WideOr6~0_combout\;
\d1|counterInput|ALT_INV_Q\(3) <= NOT \d1|counterInput|Q\(3);
\d1|counterInput|ALT_INV_Q\(2) <= NOT \d1|counterInput|Q\(2);
\d1|counterInput|ALT_INV_Q\(1) <= NOT \d1|counterInput|Q\(1);
\d1|counterInput|ALT_INV_Q\(0) <= NOT \d1|counterInput|Q\(0);
\prd1|cL|ALT_INV_out~q\ <= NOT \prd1|cL|out~q\;
\c1|ALT_INV_WideOr0~0_combout\ <= NOT \c1|WideOr0~0_combout\;
\c1|ALT_INV_currState.Swin~q\ <= NOT \c1|currState.Swin~q\;
\c1|ALT_INV_WideOr1~1_combout\ <= NOT \c1|WideOr1~1_combout\;
\c1|ALT_INV_currState.SpauseRandom~q\ <= NOT \c1|currState.SpauseRandom~q\;
\c1|ALT_INV_currState.SstoreInput~q\ <= NOT \c1|currState.SstoreInput~q\;
\c1|ALT_INV_WideOr2~1_combout\ <= NOT \c1|WideOr2~1_combout\;
\c1|ALT_INV_currState.SdrawStart~q\ <= NOT \c1|currState.SdrawStart~q\;
\c1|ALT_INV_WideOr3~0_combout\ <= NOT \c1|WideOr3~0_combout\;
\c1|ALT_INV_currState.Sverify~q\ <= NOT \c1|currState.Sverify~q\;
\c1|ALT_INV_currState.SdrawBlack~q\ <= NOT \c1|currState.SdrawBlack~q\;
\c1|ALT_INV_currState.SgetLevel~q\ <= NOT \c1|currState.SgetLevel~q\;
\c1|ALT_INV_WideOr2~0_combout\ <= NOT \c1|WideOr2~0_combout\;
\c1|ALT_INV_currState.SpreRead~q\ <= NOT \c1|currState.SpreRead~q\;
\c1|ALT_INV_WideOr4~0_combout\ <= NOT \c1|WideOr4~0_combout\;
\c1|ALT_INV_currState.Slose~q\ <= NOT \c1|currState.Slose~q\;
\c1|ALT_INV_currState.SreadRandom~q\ <= NOT \c1|currState.SreadRandom~q\;
\c1|ALT_INV_currState.Sgenerate~q\ <= NOT \c1|currState.Sgenerate~q\;
\c1|ALT_INV_currState.ScheckLevel~q\ <= NOT \c1|currState.ScheckLevel~q\;
\c1|ALT_INV_currState.SpauseInput~q\ <= NOT \c1|currState.SpauseInput~q\;
\c1|ALT_INV_currState.SresetDraw~q\ <= NOT \c1|currState.SresetDraw~q\;
\c1|ALT_INV_WideOr1~0_combout\ <= NOT \c1|WideOr1~0_combout\;
\c1|ALT_INV_currState.SdrawResult~q\ <= NOT \c1|currState.SdrawResult~q\;
\c1|ALT_INV_currState.SdrawInput~q\ <= NOT \c1|currState.SdrawInput~q\;
\c1|ALT_INV_currState.SdrawRandom~q\ <= NOT \c1|currState.SdrawRandom~q\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_10~21_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_11~25_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_12~29_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_12~25_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_11~21_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_10~17_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_14~41_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_13~37_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_13~33_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_12~21_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_11~17_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_10~13_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~41_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_15~41_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_14~37_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_14~33_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_13~29_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_12~17_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_11~13_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_10~9_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_3~41_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_15~37_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_15~33_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_14~29_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_10~5_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_11~9_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_13~25_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_12~13_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_4~41_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_3~37_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_3~33_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_15~29_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_11~5_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_12~9_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_14~25_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_13~21_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_5~41_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_4~37_sumout\;
\PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\ <= NOT \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\;
\PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ <= NOT \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_4~29_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_3~25_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_13~17_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_12~5_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_15~25_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_14~21_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_6~37_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_5~33_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_13~9_sumout\;
\PS2|PS2_Command_Out|ALT_INV_waiting_counter\(17) <= NOT \PS2|PS2_Command_Out|waiting_counter\(17);
\PS2|PS2_Command_Out|ALT_INV_waiting_counter\(18) <= NOT \PS2|PS2_Command_Out|waiting_counter\(18);
\PS2|PS2_Command_Out|ALT_INV_waiting_counter\(8) <= NOT \PS2|PS2_Command_Out|waiting_counter\(8);
\PS2|PS2_Command_Out|ALT_INV_waiting_counter\(9) <= NOT \PS2|PS2_Command_Out|waiting_counter\(9);
\PS2|PS2_Command_Out|ALT_INV_waiting_counter\(10) <= NOT \PS2|PS2_Command_Out|waiting_counter\(10);
\PS2|PS2_Command_Out|ALT_INV_waiting_counter\(11) <= NOT \PS2|PS2_Command_Out|waiting_counter\(11);
\PS2|PS2_Command_Out|ALT_INV_waiting_counter\(12) <= NOT \PS2|PS2_Command_Out|waiting_counter\(12);
\PS2|PS2_Command_Out|ALT_INV_waiting_counter\(13) <= NOT \PS2|PS2_Command_Out|waiting_counter\(13);
\PS2|PS2_Command_Out|ALT_INV_waiting_counter\(14) <= NOT \PS2|PS2_Command_Out|waiting_counter\(14);
\PS2|PS2_Command_Out|ALT_INV_waiting_counter\(15) <= NOT \PS2|PS2_Command_Out|waiting_counter\(15);
\PS2|PS2_Command_Out|ALT_INV_waiting_counter\(16) <= NOT \PS2|PS2_Command_Out|waiting_counter\(16);
\PS2|PS2_Command_Out|ALT_INV_waiting_counter\(1) <= NOT \PS2|PS2_Command_Out|waiting_counter\(1);
\PS2|PS2_Command_Out|ALT_INV_waiting_counter\(3) <= NOT \PS2|PS2_Command_Out|waiting_counter\(3);
\PS2|PS2_Command_Out|ALT_INV_waiting_counter\(20) <= NOT \PS2|PS2_Command_Out|waiting_counter\(20);
\PS2|PS2_Command_Out|ALT_INV_waiting_counter\(6) <= NOT \PS2|PS2_Command_Out|waiting_counter\(6);
\PS2|PS2_Command_Out|ALT_INV_waiting_counter\(5) <= NOT \PS2|PS2_Command_Out|waiting_counter\(5);
\PS2|PS2_Command_Out|ALT_INV_waiting_counter\(2) <= NOT \PS2|PS2_Command_Out|waiting_counter\(2);
\PS2|PS2_Command_Out|ALT_INV_waiting_counter\(4) <= NOT \PS2|PS2_Command_Out|waiting_counter\(4);
\PS2|PS2_Command_Out|ALT_INV_waiting_counter\(19) <= NOT \PS2|PS2_Command_Out|waiting_counter\(19);
\PS2|PS2_Command_Out|ALT_INV_waiting_counter\(7) <= NOT \PS2|PS2_Command_Out|waiting_counter\(7);
\PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(9) <= NOT \PS2|PS2_Command_Out|command_initiate_counter\(9);
\PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(10) <= NOT \PS2|PS2_Command_Out|command_initiate_counter\(10);
\PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(11) <= NOT \PS2|PS2_Command_Out|command_initiate_counter\(11);
\PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(12) <= NOT \PS2|PS2_Command_Out|command_initiate_counter\(12);
\PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(3) <= NOT \PS2|PS2_Command_Out|command_initiate_counter\(3);
\PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(4) <= NOT \PS2|PS2_Command_Out|command_initiate_counter\(4);
\PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(5) <= NOT \PS2|PS2_Command_Out|command_initiate_counter\(5);
\PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(6) <= NOT \PS2|PS2_Command_Out|command_initiate_counter\(6);
\PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(7) <= NOT \PS2|PS2_Command_Out|command_initiate_counter\(7);
\PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(8) <= NOT \PS2|PS2_Command_Out|command_initiate_counter\(8);
\PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(1) <= NOT \PS2|PS2_Command_Out|command_initiate_counter\(1);
\PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(2) <= NOT \PS2|PS2_Command_Out|command_initiate_counter\(2);
\PS2|PS2_Command_Out|ALT_INV_transfer_counter\(14) <= NOT \PS2|PS2_Command_Out|transfer_counter\(14);
\PS2|PS2_Command_Out|ALT_INV_transfer_counter\(6) <= NOT \PS2|PS2_Command_Out|transfer_counter\(6);
\PS2|PS2_Command_Out|ALT_INV_transfer_counter\(7) <= NOT \PS2|PS2_Command_Out|transfer_counter\(7);
\PS2|PS2_Command_Out|ALT_INV_transfer_counter\(5) <= NOT \PS2|PS2_Command_Out|transfer_counter\(5);
\PS2|PS2_Command_Out|ALT_INV_transfer_counter\(1) <= NOT \PS2|PS2_Command_Out|transfer_counter\(1);
\PS2|PS2_Command_Out|ALT_INV_transfer_counter\(2) <= NOT \PS2|PS2_Command_Out|transfer_counter\(2);
\PS2|PS2_Command_Out|ALT_INV_transfer_counter\(3) <= NOT \PS2|PS2_Command_Out|transfer_counter\(3);
\PS2|PS2_Command_Out|ALT_INV_transfer_counter\(13) <= NOT \PS2|PS2_Command_Out|transfer_counter\(13);
\PS2|PS2_Command_Out|ALT_INV_transfer_counter\(12) <= NOT \PS2|PS2_Command_Out|transfer_counter\(12);
\PS2|PS2_Command_Out|ALT_INV_transfer_counter\(11) <= NOT \PS2|PS2_Command_Out|transfer_counter\(11);
\PS2|PS2_Command_Out|ALT_INV_transfer_counter\(10) <= NOT \PS2|PS2_Command_Out|transfer_counter\(10);
\PS2|PS2_Command_Out|ALT_INV_transfer_counter\(9) <= NOT \PS2|PS2_Command_Out|transfer_counter\(9);
\PS2|PS2_Command_Out|ALT_INV_transfer_counter\(4) <= NOT \PS2|PS2_Command_Out|transfer_counter\(4);
\PS2|PS2_Command_Out|ALT_INV_transfer_counter\(17) <= NOT \PS2|PS2_Command_Out|transfer_counter\(17);
\PS2|PS2_Command_Out|ALT_INV_transfer_counter\(8) <= NOT \PS2|PS2_Command_Out|transfer_counter\(8);
\PS2|PS2_Command_Out|ALT_INV_transfer_counter\(16) <= NOT \PS2|PS2_Command_Out|transfer_counter\(16);
\PS2|PS2_Command_Out|ALT_INV_transfer_counter\(15) <= NOT \PS2|PS2_Command_Out|transfer_counter\(15);
\d1|counter1|ALT_INV_Qy\(1) <= NOT \d1|counter1|Qy\(1);
\d1|counter1|ALT_INV_Qy\(0) <= NOT \d1|counter1|Qy\(0);
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_7~41_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_4~21_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_3~17_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_6~29_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_5~25_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_7~37_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_6~25_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_5~21_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_4~17_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_7~33_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_6~21_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_5~17_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_7~29_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_6~17_sumout\;
\d1|counter1|ALT_INV_Qy\(2) <= NOT \d1|counter1|Qy\(2);
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_7~17_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_6~13_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_3~13_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_15~13_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_5~13_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_4~13_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_7~13_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_6~9_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_5~9_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_15~9_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_14~9_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_4~9_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_3~9_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_7~9_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_6~5_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_5~5_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_4~5_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_14~5_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_13~5_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_3~5_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_15~5_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\;
\d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\ <= NOT \d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\;
\prd1|cC|ALT_INV_Add0~105_sumout\ <= NOT \prd1|cC|Add0~105_sumout\;

-- Location: IOOBUF_X52_Y0_N2
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \c1|WideOr4~combout\,
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X52_Y0_N19
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \c1|WideOr3~combout\,
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X60_Y0_N2
\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \c1|WideOr2~combout\,
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X80_Y0_N2
\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \c1|WideOr1~combout\,
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X60_Y0_N19
\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \c1|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X80_Y0_N19
\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X84_Y0_N2
\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X89_Y6_N5
\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X89_Y8_N5
\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X89_Y6_N22
\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \prd1|cL|out~q\,
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X89_Y4_N96
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex0|ALT_INV_WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X89_Y13_N39
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex0|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X89_Y13_N56
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex0|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X89_Y4_N79
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex0|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X89_Y11_N96
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex0|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X89_Y11_N79
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex0|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X89_Y8_N39
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex0|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X89_Y8_N56
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex1|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X89_Y15_N56
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex1|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y15_N39
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex1|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X89_Y16_N56
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex1|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X89_Y16_N39
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex1|Decoder0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X89_Y6_N56
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex1|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X89_Y6_N39
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex1|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X89_Y25_N56
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex2|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X89_Y20_N96
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex2|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X89_Y25_N39
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex2|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X89_Y20_N79
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex2|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X89_Y23_N56
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex2|Decoder0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X89_Y23_N39
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex2|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X89_Y9_N22
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex2|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X89_Y9_N5
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex3|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X89_Y11_N62
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex3|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X89_Y21_N39
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex3|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X89_Y4_N62
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex3|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X89_Y4_N45
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex3|Decoder0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X89_Y16_N22
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex3|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X89_Y16_N5
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex3|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X89_Y20_N45
\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex4|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X89_Y15_N5
\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex4|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X89_Y15_N22
\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex4|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X89_Y8_N22
\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex4|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X89_Y13_N22
\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex4|Decoder0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X89_Y13_N5
\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex4|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X89_Y11_N45
\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex4|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X89_Y9_N39
\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex5|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X89_Y23_N5
\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex5|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X89_Y9_N56
\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex5|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X89_Y23_N22
\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex5|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X89_Y25_N22
\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex5|Decoder0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X89_Y21_N56
\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex5|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X89_Y20_N62
\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex5|WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X38_Y81_N36
\VGA_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_VGA_CLK);

-- Location: IOOBUF_X36_Y81_N53
\VGA_HS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|controller|VGA_HS~q\,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X34_Y81_N42
\VGA_VS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|controller|VGA_VS~q\,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X6_Y81_N19
\VGA_BLANK_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|controller|VGA_BLANK~q\,
	devoe => ww_devoe,
	o => ww_VGA_BLANK_N);

-- Location: IOOBUF_X28_Y81_N36
\VGA_SYNC_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_VGA_SYNC_N);

-- Location: IOOBUF_X40_Y81_N53
\VGA_R[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X38_Y81_N2
\VGA_R[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X26_Y81_N59
\VGA_R[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X38_Y81_N19
\VGA_R[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X36_Y81_N36
\VGA_R[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(4));

-- Location: IOOBUF_X22_Y81_N19
\VGA_R[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(5));

-- Location: IOOBUF_X22_Y81_N2
\VGA_R[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(6));

-- Location: IOOBUF_X26_Y81_N42
\VGA_R[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(7));

-- Location: IOOBUF_X40_Y81_N2
\VGA_R[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(8));

-- Location: IOOBUF_X38_Y81_N53
\VGA_R[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\,
	devoe => ww_devoe,
	o => ww_VGA_R(9));

-- Location: IOOBUF_X4_Y81_N19
\VGA_G[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X4_Y81_N2
\VGA_G[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X20_Y81_N19
\VGA_G[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X6_Y81_N2
\VGA_G[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X10_Y81_N59
\VGA_G[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(4));

-- Location: IOOBUF_X10_Y81_N42
\VGA_G[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(5));

-- Location: IOOBUF_X18_Y81_N42
\VGA_G[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(6));

-- Location: IOOBUF_X18_Y81_N59
\VGA_G[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(7));

-- Location: IOOBUF_X14_Y81_N19
\VGA_G[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(8));

-- Location: IOOBUF_X18_Y81_N93
\VGA_G[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_VGA_G(9));

-- Location: IOOBUF_X40_Y81_N36
\VGA_B[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X28_Y81_N19
\VGA_B[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X20_Y81_N2
\VGA_B[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X36_Y81_N19
\VGA_B[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X28_Y81_N2
\VGA_B[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(4));

-- Location: IOOBUF_X36_Y81_N2
\VGA_B[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(5));

-- Location: IOOBUF_X40_Y81_N19
\VGA_B[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(6));

-- Location: IOOBUF_X32_Y81_N19
\VGA_B[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(7));

-- Location: IOOBUF_X32_Y81_N53
\VGA_B[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(8));

-- Location: IOOBUF_X26_Y81_N76
\VGA_B[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\,
	devoe => ww_devoe,
	o => ww_VGA_B(9));

-- Location: IOOBUF_X6_Y0_N19
\PS2_DAT~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PS2|PS2_Command_Out|PS2_DAT~1_combout\,
	oe => \PS2|PS2_Command_Out|PS2_DAT~2_combout\,
	devoe => ww_devoe,
	o => PS2_DAT);

-- Location: IOOBUF_X6_Y0_N2
\PS2_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => PS2_CLK);

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G5
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LABCELL_X4_Y2_N0
\PS2|PS2_Command_Out|Add2~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add2~49_sumout\ = SUM(( \PS2|PS2_Command_Out|transfer_counter\(1) ) + ( VCC ) + ( !VCC ))
-- \PS2|PS2_Command_Out|Add2~50\ = CARRY(( \PS2|PS2_Command_Out|transfer_counter\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(1),
	cin => GND,
	sumout => \PS2|PS2_Command_Out|Add2~49_sumout\,
	cout => \PS2|PS2_Command_Out|Add2~50\);

-- Location: IOIBUF_X6_Y0_N1
\PS2_CLK~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_CLK,
	o => \PS2_CLK~input_o\);

-- Location: MLABCELL_X8_Y2_N51
\PS2|ps2_clk_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|ps2_clk_reg~0_combout\ = ( \KEY[0]~input_o\ & ( \PS2_CLK~input_o\ ) ) # ( !\KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_PS2_CLK~input_o\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \PS2|ps2_clk_reg~0_combout\);

-- Location: FF_X8_Y2_N53
\PS2|ps2_clk_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|ps2_clk_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|ps2_clk_reg~q\);

-- Location: LABCELL_X7_Y2_N15
\PS2|PS2_Command_Out|cur_bit[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|cur_bit[3]~2_combout\ = ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	dataf => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	combout => \PS2|PS2_Command_Out|cur_bit[3]~2_combout\);

-- Location: LABCELL_X7_Y2_N39
\PS2|last_ps2_clk~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|last_ps2_clk~0_combout\ = ( \KEY[0]~input_o\ & ( \PS2|ps2_clk_reg~q\ ) ) # ( !\KEY[0]~input_o\ & ( \PS2|ps2_clk_reg~q\ ) ) # ( !\KEY[0]~input_o\ & ( !\PS2|ps2_clk_reg~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_KEY[0]~input_o\,
	dataf => \PS2|ALT_INV_ps2_clk_reg~q\,
	combout => \PS2|last_ps2_clk~0_combout\);

-- Location: FF_X7_Y2_N41
\PS2|last_ps2_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|last_ps2_clk~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|last_ps2_clk~q\);

-- Location: LABCELL_X7_Y2_N27
\PS2|PS2_Command_Out|cur_bit~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|cur_bit~5_combout\ = (!\PS2|ps2_clk_reg~q\ & (\PS2|PS2_Command_Out|cur_bit[3]~2_combout\ & (\PS2|last_ps2_clk~q\ & !\PS2|PS2_Command_Out|cur_bit\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|ALT_INV_ps2_clk_reg~q\,
	datab => \PS2|PS2_Command_Out|ALT_INV_cur_bit[3]~2_combout\,
	datac => \PS2|ALT_INV_last_ps2_clk~q\,
	datad => \PS2|PS2_Command_Out|ALT_INV_cur_bit\(0),
	combout => \PS2|PS2_Command_Out|cur_bit~5_combout\);

-- Location: LABCELL_X7_Y2_N54
\PS2|PS2_Command_Out|cur_bit[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|cur_bit[3]~1_combout\ = ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & ( (!\KEY[0]~input_o\) # ((!\PS2|ps2_clk_reg~q\ & \PS2|last_ps2_clk~q\)) ) ) # ( 
-- !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111001000101111111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|ALT_INV_ps2_clk_reg~q\,
	datab => \PS2|ALT_INV_last_ps2_clk~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	combout => \PS2|PS2_Command_Out|cur_bit[3]~1_combout\);

-- Location: FF_X7_Y2_N29
\PS2|PS2_Command_Out|cur_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|cur_bit~5_combout\,
	ena => \PS2|PS2_Command_Out|cur_bit[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|cur_bit\(0));

-- Location: LABCELL_X7_Y2_N24
\PS2|PS2_Command_Out|cur_bit~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|cur_bit~4_combout\ = ( \PS2|last_ps2_clk~q\ & ( (!\PS2|ps2_clk_reg~q\ & (\PS2|PS2_Command_Out|cur_bit[3]~2_combout\ & (!\PS2|PS2_Command_Out|cur_bit\(0) $ (!\PS2|PS2_Command_Out|cur_bit\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010001000000000001000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|ALT_INV_ps2_clk_reg~q\,
	datab => \PS2|PS2_Command_Out|ALT_INV_cur_bit[3]~2_combout\,
	datac => \PS2|PS2_Command_Out|ALT_INV_cur_bit\(0),
	datad => \PS2|PS2_Command_Out|ALT_INV_cur_bit\(1),
	dataf => \PS2|ALT_INV_last_ps2_clk~q\,
	combout => \PS2|PS2_Command_Out|cur_bit~4_combout\);

-- Location: FF_X7_Y2_N26
\PS2|PS2_Command_Out|cur_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|cur_bit~4_combout\,
	ena => \PS2|PS2_Command_Out|cur_bit[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|cur_bit\(1));

-- Location: LABCELL_X7_Y2_N6
\PS2|PS2_Command_Out|cur_bit~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|cur_bit~3_combout\ = ( \PS2|PS2_Command_Out|cur_bit\(2) & ( \PS2|PS2_Command_Out|cur_bit\(0) & ( (!\PS2|ps2_clk_reg~q\ & (\PS2|PS2_Command_Out|cur_bit[3]~2_combout\ & (!\PS2|PS2_Command_Out|cur_bit\(1) & \PS2|last_ps2_clk~q\))) ) ) ) 
-- # ( !\PS2|PS2_Command_Out|cur_bit\(2) & ( \PS2|PS2_Command_Out|cur_bit\(0) & ( (!\PS2|ps2_clk_reg~q\ & (\PS2|PS2_Command_Out|cur_bit[3]~2_combout\ & (\PS2|PS2_Command_Out|cur_bit\(1) & \PS2|last_ps2_clk~q\))) ) ) ) # ( \PS2|PS2_Command_Out|cur_bit\(2) & ( 
-- !\PS2|PS2_Command_Out|cur_bit\(0) & ( (!\PS2|ps2_clk_reg~q\ & (\PS2|PS2_Command_Out|cur_bit[3]~2_combout\ & \PS2|last_ps2_clk~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010001000000000000000100000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|ALT_INV_ps2_clk_reg~q\,
	datab => \PS2|PS2_Command_Out|ALT_INV_cur_bit[3]~2_combout\,
	datac => \PS2|PS2_Command_Out|ALT_INV_cur_bit\(1),
	datad => \PS2|ALT_INV_last_ps2_clk~q\,
	datae => \PS2|PS2_Command_Out|ALT_INV_cur_bit\(2),
	dataf => \PS2|PS2_Command_Out|ALT_INV_cur_bit\(0),
	combout => \PS2|PS2_Command_Out|cur_bit~3_combout\);

-- Location: FF_X7_Y2_N8
\PS2|PS2_Command_Out|cur_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|cur_bit~3_combout\,
	ena => \PS2|PS2_Command_Out|cur_bit[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|cur_bit\(2));

-- Location: LABCELL_X7_Y2_N57
\PS2|ps2_clk_negedge\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|ps2_clk_negedge~combout\ = ( \PS2|last_ps2_clk~q\ & ( !\PS2|ps2_clk_reg~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|ALT_INV_ps2_clk_reg~q\,
	dataf => \PS2|ALT_INV_last_ps2_clk~q\,
	combout => \PS2|ps2_clk_negedge~combout\);

-- Location: LABCELL_X7_Y2_N42
\PS2|PS2_Command_Out|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|always1~0_combout\ = ( \PS2|ps2_clk_negedge~combout\ & ( (!\PS2|PS2_Command_Out|cur_bit\(1) & (!\PS2|PS2_Command_Out|cur_bit\(2) & (\PS2|PS2_Command_Out|cur_bit\(3) & !\PS2|PS2_Command_Out|cur_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_cur_bit\(1),
	datab => \PS2|PS2_Command_Out|ALT_INV_cur_bit\(2),
	datac => \PS2|PS2_Command_Out|ALT_INV_cur_bit\(3),
	datad => \PS2|PS2_Command_Out|ALT_INV_cur_bit\(0),
	dataf => \PS2|ALT_INV_ps2_clk_negedge~combout\,
	combout => \PS2|PS2_Command_Out|always1~0_combout\);

-- Location: LABCELL_X7_Y2_N48
\PS2|PS2_Command_Out|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Selector4~0_combout\ = ( \PS2|ps2_clk_negedge~combout\ & ( (\PS2|PS2_Command_Out|always1~0_combout\ & \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\) ) ) # ( !\PS2|ps2_clk_negedge~combout\ & ( 
-- (!\PS2|PS2_Command_Out|Equal3~3_combout\ & (((\PS2|PS2_Command_Out|always1~0_combout\ & \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\)) # (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\))) # 
-- (\PS2|PS2_Command_Out|Equal3~3_combout\ & (\PS2|PS2_Command_Out|always1~0_combout\ & (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110101011000000111010101100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_Equal3~3_combout\,
	datab => \PS2|PS2_Command_Out|ALT_INV_always1~0_combout\,
	datac => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	datad => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\,
	dataf => \PS2|ALT_INV_ps2_clk_negedge~combout\,
	combout => \PS2|PS2_Command_Out|Selector4~0_combout\);

-- Location: FF_X7_Y2_N50
\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Selector4~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\);

-- Location: LABCELL_X7_Y2_N21
\PS2|PS2_Command_Out|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Selector5~0_combout\ = ( \PS2|ps2_clk_reg~q\ & ( (!\PS2|PS2_Command_Out|Equal3~3_combout\ & (\PS2|last_ps2_clk~q\ & \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\)) ) ) # ( !\PS2|ps2_clk_reg~q\ & ( 
-- (!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ & (!\PS2|PS2_Command_Out|Equal3~3_combout\ & ((\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\)))) # 
-- (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ & (((!\PS2|PS2_Command_Out|Equal3~3_combout\ & \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\)) # (\PS2|last_ps2_clk~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111001101000001011100110100000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\,
	datab => \PS2|PS2_Command_Out|ALT_INV_Equal3~3_combout\,
	datac => \PS2|ALT_INV_last_ps2_clk~q\,
	datad => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\,
	dataf => \PS2|ALT_INV_ps2_clk_reg~q\,
	combout => \PS2|PS2_Command_Out|Selector5~0_combout\);

-- Location: FF_X7_Y2_N23
\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Selector5~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\);

-- Location: LABCELL_X7_Y2_N3
\PS2|PS2_Command_Out|transfer_counter[10]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|transfer_counter[10]~0_combout\ = ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & ( !\KEY[0]~input_o\ ) ) # ( !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & ( (!\KEY[0]~input_o\) # 
-- ((!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ & !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011110000111110101111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\,
	dataf => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	combout => \PS2|PS2_Command_Out|transfer_counter[10]~0_combout\);

-- Location: LABCELL_X4_Y2_N9
\PS2|PS2_Command_Out|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add2~17_sumout\ = SUM(( \PS2|PS2_Command_Out|transfer_counter\(4) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~42\ ))
-- \PS2|PS2_Command_Out|Add2~18\ = CARRY(( \PS2|PS2_Command_Out|transfer_counter\(4) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(4),
	cin => \PS2|PS2_Command_Out|Add2~42\,
	sumout => \PS2|PS2_Command_Out|Add2~17_sumout\,
	cout => \PS2|PS2_Command_Out|Add2~18\);

-- Location: LABCELL_X4_Y2_N12
\PS2|PS2_Command_Out|Add2~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add2~53_sumout\ = SUM(( \PS2|PS2_Command_Out|transfer_counter\(5) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~18\ ))
-- \PS2|PS2_Command_Out|Add2~54\ = CARRY(( \PS2|PS2_Command_Out|transfer_counter\(5) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(5),
	cin => \PS2|PS2_Command_Out|Add2~18\,
	sumout => \PS2|PS2_Command_Out|Add2~53_sumout\,
	cout => \PS2|PS2_Command_Out|Add2~54\);

-- Location: FF_X4_Y2_N14
\PS2|PS2_Command_Out|transfer_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add2~53_sumout\,
	sclr => \PS2|PS2_Command_Out|transfer_counter[10]~0_combout\,
	ena => \PS2|PS2_Command_Out|transfer_counter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|transfer_counter\(5));

-- Location: LABCELL_X4_Y2_N15
\PS2|PS2_Command_Out|Add2~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add2~61_sumout\ = SUM(( \PS2|PS2_Command_Out|transfer_counter\(6) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~54\ ))
-- \PS2|PS2_Command_Out|Add2~62\ = CARRY(( \PS2|PS2_Command_Out|transfer_counter\(6) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(6),
	cin => \PS2|PS2_Command_Out|Add2~54\,
	sumout => \PS2|PS2_Command_Out|Add2~61_sumout\,
	cout => \PS2|PS2_Command_Out|Add2~62\);

-- Location: FF_X4_Y2_N16
\PS2|PS2_Command_Out|transfer_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add2~61_sumout\,
	sclr => \PS2|PS2_Command_Out|transfer_counter[10]~0_combout\,
	ena => \PS2|PS2_Command_Out|transfer_counter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|transfer_counter\(6));

-- Location: LABCELL_X4_Y2_N18
\PS2|PS2_Command_Out|Add2~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add2~57_sumout\ = SUM(( \PS2|PS2_Command_Out|transfer_counter\(7) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~62\ ))
-- \PS2|PS2_Command_Out|Add2~58\ = CARRY(( \PS2|PS2_Command_Out|transfer_counter\(7) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(7),
	cin => \PS2|PS2_Command_Out|Add2~62\,
	sumout => \PS2|PS2_Command_Out|Add2~57_sumout\,
	cout => \PS2|PS2_Command_Out|Add2~58\);

-- Location: FF_X4_Y2_N19
\PS2|PS2_Command_Out|transfer_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add2~57_sumout\,
	sclr => \PS2|PS2_Command_Out|transfer_counter[10]~0_combout\,
	ena => \PS2|PS2_Command_Out|transfer_counter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|transfer_counter\(7));

-- Location: LABCELL_X4_Y2_N21
\PS2|PS2_Command_Out|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add2~9_sumout\ = SUM(( \PS2|PS2_Command_Out|transfer_counter\(8) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~58\ ))
-- \PS2|PS2_Command_Out|Add2~10\ = CARRY(( \PS2|PS2_Command_Out|transfer_counter\(8) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(8),
	cin => \PS2|PS2_Command_Out|Add2~58\,
	sumout => \PS2|PS2_Command_Out|Add2~9_sumout\,
	cout => \PS2|PS2_Command_Out|Add2~10\);

-- Location: FF_X4_Y2_N23
\PS2|PS2_Command_Out|transfer_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add2~9_sumout\,
	sclr => \PS2|PS2_Command_Out|transfer_counter[10]~0_combout\,
	ena => \PS2|PS2_Command_Out|transfer_counter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|transfer_counter\(8));

-- Location: LABCELL_X4_Y2_N24
\PS2|PS2_Command_Out|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add2~21_sumout\ = SUM(( \PS2|PS2_Command_Out|transfer_counter\(9) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~10\ ))
-- \PS2|PS2_Command_Out|Add2~22\ = CARRY(( \PS2|PS2_Command_Out|transfer_counter\(9) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(9),
	cin => \PS2|PS2_Command_Out|Add2~10\,
	sumout => \PS2|PS2_Command_Out|Add2~21_sumout\,
	cout => \PS2|PS2_Command_Out|Add2~22\);

-- Location: FF_X4_Y2_N26
\PS2|PS2_Command_Out|transfer_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add2~21_sumout\,
	sclr => \PS2|PS2_Command_Out|transfer_counter[10]~0_combout\,
	ena => \PS2|PS2_Command_Out|transfer_counter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|transfer_counter\(9));

-- Location: LABCELL_X4_Y2_N27
\PS2|PS2_Command_Out|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add2~25_sumout\ = SUM(( \PS2|PS2_Command_Out|transfer_counter\(10) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~22\ ))
-- \PS2|PS2_Command_Out|Add2~26\ = CARRY(( \PS2|PS2_Command_Out|transfer_counter\(10) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(10),
	cin => \PS2|PS2_Command_Out|Add2~22\,
	sumout => \PS2|PS2_Command_Out|Add2~25_sumout\,
	cout => \PS2|PS2_Command_Out|Add2~26\);

-- Location: FF_X4_Y2_N29
\PS2|PS2_Command_Out|transfer_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add2~25_sumout\,
	sclr => \PS2|PS2_Command_Out|transfer_counter[10]~0_combout\,
	ena => \PS2|PS2_Command_Out|transfer_counter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|transfer_counter\(10));

-- Location: LABCELL_X4_Y2_N30
\PS2|PS2_Command_Out|Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add2~29_sumout\ = SUM(( \PS2|PS2_Command_Out|transfer_counter\(11) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~26\ ))
-- \PS2|PS2_Command_Out|Add2~30\ = CARRY(( \PS2|PS2_Command_Out|transfer_counter\(11) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(11),
	cin => \PS2|PS2_Command_Out|Add2~26\,
	sumout => \PS2|PS2_Command_Out|Add2~29_sumout\,
	cout => \PS2|PS2_Command_Out|Add2~30\);

-- Location: FF_X4_Y2_N32
\PS2|PS2_Command_Out|transfer_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add2~29_sumout\,
	sclr => \PS2|PS2_Command_Out|transfer_counter[10]~0_combout\,
	ena => \PS2|PS2_Command_Out|transfer_counter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|transfer_counter\(11));

-- Location: LABCELL_X4_Y2_N33
\PS2|PS2_Command_Out|Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add2~33_sumout\ = SUM(( \PS2|PS2_Command_Out|transfer_counter\(12) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~30\ ))
-- \PS2|PS2_Command_Out|Add2~34\ = CARRY(( \PS2|PS2_Command_Out|transfer_counter\(12) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(12),
	cin => \PS2|PS2_Command_Out|Add2~30\,
	sumout => \PS2|PS2_Command_Out|Add2~33_sumout\,
	cout => \PS2|PS2_Command_Out|Add2~34\);

-- Location: FF_X4_Y2_N35
\PS2|PS2_Command_Out|transfer_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add2~33_sumout\,
	sclr => \PS2|PS2_Command_Out|transfer_counter[10]~0_combout\,
	ena => \PS2|PS2_Command_Out|transfer_counter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|transfer_counter\(12));

-- Location: LABCELL_X4_Y2_N36
\PS2|PS2_Command_Out|Add2~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add2~37_sumout\ = SUM(( \PS2|PS2_Command_Out|transfer_counter\(13) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~34\ ))
-- \PS2|PS2_Command_Out|Add2~38\ = CARRY(( \PS2|PS2_Command_Out|transfer_counter\(13) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(13),
	cin => \PS2|PS2_Command_Out|Add2~34\,
	sumout => \PS2|PS2_Command_Out|Add2~37_sumout\,
	cout => \PS2|PS2_Command_Out|Add2~38\);

-- Location: FF_X4_Y2_N37
\PS2|PS2_Command_Out|transfer_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add2~37_sumout\,
	sclr => \PS2|PS2_Command_Out|transfer_counter[10]~0_combout\,
	ena => \PS2|PS2_Command_Out|transfer_counter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|transfer_counter\(13));

-- Location: LABCELL_X4_Y2_N54
\PS2|PS2_Command_Out|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Equal3~1_combout\ = ( \PS2|PS2_Command_Out|transfer_counter\(10) & ( \PS2|PS2_Command_Out|transfer_counter\(11) & ( (!\PS2|PS2_Command_Out|transfer_counter\(12) & (!\PS2|PS2_Command_Out|transfer_counter\(3) & 
-- (!\PS2|PS2_Command_Out|transfer_counter\(2) & !\PS2|PS2_Command_Out|transfer_counter\(13)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(12),
	datab => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(3),
	datac => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(2),
	datad => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(13),
	datae => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(10),
	dataf => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(11),
	combout => \PS2|PS2_Command_Out|Equal3~1_combout\);

-- Location: LABCELL_X4_Y2_N39
\PS2|PS2_Command_Out|Add2~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add2~65_sumout\ = SUM(( \PS2|PS2_Command_Out|transfer_counter\(14) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~38\ ))
-- \PS2|PS2_Command_Out|Add2~66\ = CARRY(( \PS2|PS2_Command_Out|transfer_counter\(14) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(14),
	cin => \PS2|PS2_Command_Out|Add2~38\,
	sumout => \PS2|PS2_Command_Out|Add2~65_sumout\,
	cout => \PS2|PS2_Command_Out|Add2~66\);

-- Location: FF_X4_Y2_N41
\PS2|PS2_Command_Out|transfer_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add2~65_sumout\,
	sclr => \PS2|PS2_Command_Out|transfer_counter[10]~0_combout\,
	ena => \PS2|PS2_Command_Out|transfer_counter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|transfer_counter\(14));

-- Location: LABCELL_X4_Y2_N42
\PS2|PS2_Command_Out|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add2~1_sumout\ = SUM(( \PS2|PS2_Command_Out|transfer_counter\(15) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~66\ ))
-- \PS2|PS2_Command_Out|Add2~2\ = CARRY(( \PS2|PS2_Command_Out|transfer_counter\(15) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(15),
	cin => \PS2|PS2_Command_Out|Add2~66\,
	sumout => \PS2|PS2_Command_Out|Add2~1_sumout\,
	cout => \PS2|PS2_Command_Out|Add2~2\);

-- Location: FF_X4_Y2_N44
\PS2|PS2_Command_Out|transfer_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add2~1_sumout\,
	sclr => \PS2|PS2_Command_Out|transfer_counter[10]~0_combout\,
	ena => \PS2|PS2_Command_Out|transfer_counter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|transfer_counter\(15));

-- Location: MLABCELL_X3_Y2_N9
\PS2|PS2_Command_Out|Equal3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Equal3~2_combout\ = ( !\PS2|PS2_Command_Out|transfer_counter\(7) & ( \PS2|PS2_Command_Out|transfer_counter\(6) & ( (!\PS2|PS2_Command_Out|transfer_counter\(14) & (!\PS2|PS2_Command_Out|transfer_counter\(1) & 
-- !\PS2|PS2_Command_Out|transfer_counter\(5))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(14),
	datab => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(1),
	datac => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(5),
	datae => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(7),
	dataf => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(6),
	combout => \PS2|PS2_Command_Out|Equal3~2_combout\);

-- Location: LABCELL_X7_Y2_N18
\PS2|PS2_Command_Out|always5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|always5~0_combout\ = (!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\ & (!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & 
-- !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT~q\,
	datac => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	datad => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT~q\,
	combout => \PS2|PS2_Command_Out|always5~0_combout\);

-- Location: LABCELL_X7_Y2_N30
\PS2|PS2_Command_Out|transfer_counter[10]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|transfer_counter[10]~1_combout\ = ( \PS2|PS2_Command_Out|Equal3~2_combout\ & ( \PS2|PS2_Command_Out|always5~0_combout\ ) ) # ( !\PS2|PS2_Command_Out|Equal3~2_combout\ & ( \PS2|PS2_Command_Out|always5~0_combout\ ) ) # ( 
-- \PS2|PS2_Command_Out|Equal3~2_combout\ & ( !\PS2|PS2_Command_Out|always5~0_combout\ & ( (!\PS2|PS2_Command_Out|Equal3~1_combout\) # ((!\PS2|PS2_Command_Out|Equal3~0_combout\) # ((!\KEY[0]~input_o\) # (\PS2|PS2_Command_Out|transfer_counter\(15)))) ) ) ) # 
-- ( !\PS2|PS2_Command_Out|Equal3~2_combout\ & ( !\PS2|PS2_Command_Out|always5~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111110111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_Equal3~1_combout\,
	datab => \PS2|PS2_Command_Out|ALT_INV_Equal3~0_combout\,
	datac => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(15),
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \PS2|PS2_Command_Out|ALT_INV_Equal3~2_combout\,
	dataf => \PS2|PS2_Command_Out|ALT_INV_always5~0_combout\,
	combout => \PS2|PS2_Command_Out|transfer_counter[10]~1_combout\);

-- Location: FF_X4_Y2_N1
\PS2|PS2_Command_Out|transfer_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add2~49_sumout\,
	sclr => \PS2|PS2_Command_Out|transfer_counter[10]~0_combout\,
	ena => \PS2|PS2_Command_Out|transfer_counter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|transfer_counter\(1));

-- Location: LABCELL_X4_Y2_N3
\PS2|PS2_Command_Out|Add2~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add2~45_sumout\ = SUM(( \PS2|PS2_Command_Out|transfer_counter\(2) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~50\ ))
-- \PS2|PS2_Command_Out|Add2~46\ = CARRY(( \PS2|PS2_Command_Out|transfer_counter\(2) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(2),
	cin => \PS2|PS2_Command_Out|Add2~50\,
	sumout => \PS2|PS2_Command_Out|Add2~45_sumout\,
	cout => \PS2|PS2_Command_Out|Add2~46\);

-- Location: FF_X4_Y2_N5
\PS2|PS2_Command_Out|transfer_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add2~45_sumout\,
	sclr => \PS2|PS2_Command_Out|transfer_counter[10]~0_combout\,
	ena => \PS2|PS2_Command_Out|transfer_counter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|transfer_counter\(2));

-- Location: LABCELL_X4_Y2_N6
\PS2|PS2_Command_Out|Add2~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add2~41_sumout\ = SUM(( \PS2|PS2_Command_Out|transfer_counter\(3) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~46\ ))
-- \PS2|PS2_Command_Out|Add2~42\ = CARRY(( \PS2|PS2_Command_Out|transfer_counter\(3) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(3),
	cin => \PS2|PS2_Command_Out|Add2~46\,
	sumout => \PS2|PS2_Command_Out|Add2~41_sumout\,
	cout => \PS2|PS2_Command_Out|Add2~42\);

-- Location: FF_X4_Y2_N8
\PS2|PS2_Command_Out|transfer_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add2~41_sumout\,
	sclr => \PS2|PS2_Command_Out|transfer_counter[10]~0_combout\,
	ena => \PS2|PS2_Command_Out|transfer_counter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|transfer_counter\(3));

-- Location: FF_X4_Y2_N11
\PS2|PS2_Command_Out|transfer_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add2~17_sumout\,
	sclr => \PS2|PS2_Command_Out|transfer_counter[10]~0_combout\,
	ena => \PS2|PS2_Command_Out|transfer_counter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|transfer_counter\(4));

-- Location: LABCELL_X4_Y2_N45
\PS2|PS2_Command_Out|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add2~5_sumout\ = SUM(( \PS2|PS2_Command_Out|transfer_counter\(16) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~2\ ))
-- \PS2|PS2_Command_Out|Add2~6\ = CARRY(( \PS2|PS2_Command_Out|transfer_counter\(16) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(16),
	cin => \PS2|PS2_Command_Out|Add2~2\,
	sumout => \PS2|PS2_Command_Out|Add2~5_sumout\,
	cout => \PS2|PS2_Command_Out|Add2~6\);

-- Location: FF_X4_Y2_N47
\PS2|PS2_Command_Out|transfer_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add2~5_sumout\,
	sclr => \PS2|PS2_Command_Out|transfer_counter[10]~0_combout\,
	ena => \PS2|PS2_Command_Out|transfer_counter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|transfer_counter\(16));

-- Location: LABCELL_X4_Y2_N48
\PS2|PS2_Command_Out|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add2~13_sumout\ = SUM(( \PS2|PS2_Command_Out|transfer_counter\(17) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(17),
	cin => \PS2|PS2_Command_Out|Add2~6\,
	sumout => \PS2|PS2_Command_Out|Add2~13_sumout\);

-- Location: FF_X4_Y2_N50
\PS2|PS2_Command_Out|transfer_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add2~13_sumout\,
	sclr => \PS2|PS2_Command_Out|transfer_counter[10]~0_combout\,
	ena => \PS2|PS2_Command_Out|transfer_counter[10]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|transfer_counter\(17));

-- Location: MLABCELL_X3_Y2_N12
\PS2|PS2_Command_Out|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Equal3~0_combout\ = ( \PS2|PS2_Command_Out|transfer_counter\(17) & ( \PS2|PS2_Command_Out|transfer_counter\(16) & ( (!\PS2|PS2_Command_Out|transfer_counter\(4) & (!\PS2|PS2_Command_Out|transfer_counter\(9) & 
-- \PS2|PS2_Command_Out|transfer_counter\(8))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(4),
	datab => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(9),
	datac => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(8),
	datae => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(17),
	dataf => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(16),
	combout => \PS2|PS2_Command_Out|Equal3~0_combout\);

-- Location: LABCELL_X7_Y2_N0
\PS2|PS2_Command_Out|Equal3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Equal3~3_combout\ = ( !\PS2|PS2_Command_Out|transfer_counter\(15) & ( (\PS2|PS2_Command_Out|Equal3~0_combout\ & (\PS2|PS2_Command_Out|Equal3~2_combout\ & \PS2|PS2_Command_Out|Equal3~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PS2|PS2_Command_Out|ALT_INV_Equal3~0_combout\,
	datac => \PS2|PS2_Command_Out|ALT_INV_Equal3~2_combout\,
	datad => \PS2|PS2_Command_Out|ALT_INV_Equal3~1_combout\,
	dataf => \PS2|PS2_Command_Out|ALT_INV_transfer_counter\(15),
	combout => \PS2|PS2_Command_Out|Equal3~3_combout\);

-- Location: MLABCELL_X8_Y1_N0
\PS2|PS2_Command_Out|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add0~13_sumout\ = SUM(( \PS2|PS2_Command_Out|command_initiate_counter\(1) ) + ( VCC ) + ( !VCC ))
-- \PS2|PS2_Command_Out|Add0~14\ = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(1),
	cin => GND,
	sumout => \PS2|PS2_Command_Out|Add0~13_sumout\,
	cout => \PS2|PS2_Command_Out|Add0~14\);

-- Location: MLABCELL_X8_Y1_N3
\PS2|PS2_Command_Out|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add0~9_sumout\ = SUM(( \PS2|PS2_Command_Out|command_initiate_counter\(2) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~14\ ))
-- \PS2|PS2_Command_Out|Add0~10\ = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter\(2) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(2),
	cin => \PS2|PS2_Command_Out|Add0~14\,
	sumout => \PS2|PS2_Command_Out|Add0~9_sumout\,
	cout => \PS2|PS2_Command_Out|Add0~10\);

-- Location: LABCELL_X7_Y1_N9
\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0_combout\ = ( !\PS2|PS2_Command_Out|command_initiate_counter[3]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter[3]~0_combout\,
	combout => \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0_combout\);

-- Location: FF_X7_Y1_N11
\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\);

-- Location: MLABCELL_X8_Y1_N21
\PS2|PS2_Command_Out|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add0~17_sumout\ = SUM(( \PS2|PS2_Command_Out|command_initiate_counter\(8) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~22\ ))
-- \PS2|PS2_Command_Out|Add0~18\ = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter\(8) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(8),
	cin => \PS2|PS2_Command_Out|Add0~22\,
	sumout => \PS2|PS2_Command_Out|Add0~17_sumout\,
	cout => \PS2|PS2_Command_Out|Add0~18\);

-- Location: MLABCELL_X8_Y1_N24
\PS2|PS2_Command_Out|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add0~49_sumout\ = SUM(( \PS2|PS2_Command_Out|command_initiate_counter\(9) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~18\ ))
-- \PS2|PS2_Command_Out|Add0~50\ = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter\(9) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(9),
	cin => \PS2|PS2_Command_Out|Add0~18\,
	sumout => \PS2|PS2_Command_Out|Add0~49_sumout\,
	cout => \PS2|PS2_Command_Out|Add0~50\);

-- Location: FF_X8_Y1_N26
\PS2|PS2_Command_Out|command_initiate_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add0~49_sumout\,
	sclr => \PS2|PS2_Command_Out|command_initiate_counter[3]~0_combout\,
	ena => \PS2|PS2_Command_Out|command_initiate_counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|command_initiate_counter\(9));

-- Location: MLABCELL_X8_Y1_N27
\PS2|PS2_Command_Out|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add0~45_sumout\ = SUM(( \PS2|PS2_Command_Out|command_initiate_counter\(10) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~50\ ))
-- \PS2|PS2_Command_Out|Add0~46\ = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter\(10) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(10),
	cin => \PS2|PS2_Command_Out|Add0~50\,
	sumout => \PS2|PS2_Command_Out|Add0~45_sumout\,
	cout => \PS2|PS2_Command_Out|Add0~46\);

-- Location: FF_X8_Y1_N29
\PS2|PS2_Command_Out|command_initiate_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add0~45_sumout\,
	sclr => \PS2|PS2_Command_Out|command_initiate_counter[3]~0_combout\,
	ena => \PS2|PS2_Command_Out|command_initiate_counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|command_initiate_counter\(10));

-- Location: MLABCELL_X8_Y1_N30
\PS2|PS2_Command_Out|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add0~41_sumout\ = SUM(( \PS2|PS2_Command_Out|command_initiate_counter\(11) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~46\ ))
-- \PS2|PS2_Command_Out|Add0~42\ = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter\(11) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(11),
	cin => \PS2|PS2_Command_Out|Add0~46\,
	sumout => \PS2|PS2_Command_Out|Add0~41_sumout\,
	cout => \PS2|PS2_Command_Out|Add0~42\);

-- Location: FF_X8_Y1_N32
\PS2|PS2_Command_Out|command_initiate_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add0~41_sumout\,
	sclr => \PS2|PS2_Command_Out|command_initiate_counter[3]~0_combout\,
	ena => \PS2|PS2_Command_Out|command_initiate_counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|command_initiate_counter\(11));

-- Location: MLABCELL_X8_Y1_N33
\PS2|PS2_Command_Out|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add0~5_sumout\ = SUM(( \PS2|PS2_Command_Out|command_initiate_counter\(12) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~42\ ))
-- \PS2|PS2_Command_Out|Add0~6\ = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter\(12) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(12),
	cin => \PS2|PS2_Command_Out|Add0~42\,
	sumout => \PS2|PS2_Command_Out|Add0~5_sumout\,
	cout => \PS2|PS2_Command_Out|Add0~6\);

-- Location: FF_X8_Y1_N35
\PS2|PS2_Command_Out|command_initiate_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add0~5_sumout\,
	sclr => \PS2|PS2_Command_Out|command_initiate_counter[3]~0_combout\,
	ena => \PS2|PS2_Command_Out|command_initiate_counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|command_initiate_counter\(12));

-- Location: MLABCELL_X8_Y1_N36
\PS2|PS2_Command_Out|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add0~1_sumout\ = SUM(( \PS2|PS2_Command_Out|command_initiate_counter\(13) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(13),
	cin => \PS2|PS2_Command_Out|Add0~6\,
	sumout => \PS2|PS2_Command_Out|Add0~1_sumout\);

-- Location: FF_X8_Y1_N38
\PS2|PS2_Command_Out|command_initiate_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add0~1_sumout\,
	sclr => \PS2|PS2_Command_Out|command_initiate_counter[3]~0_combout\,
	ena => \PS2|PS2_Command_Out|command_initiate_counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|command_initiate_counter\(13));

-- Location: MLABCELL_X8_Y1_N48
\PS2|PS2_Command_Out|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Equal2~1_combout\ = ( \PS2|PS2_Command_Out|command_initiate_counter\(13) & ( !\PS2|PS2_Command_Out|command_initiate_counter\(12) & ( (\PS2|PS2_Command_Out|command_initiate_counter\(10) & 
-- (!\PS2|PS2_Command_Out|command_initiate_counter\(11) & \PS2|PS2_Command_Out|command_initiate_counter\(9))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(10),
	datab => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(11),
	datac => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(9),
	datae => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(13),
	dataf => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(12),
	combout => \PS2|PS2_Command_Out|Equal2~1_combout\);

-- Location: MLABCELL_X8_Y1_N54
\PS2|PS2_Command_Out|command_initiate_counter[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|command_initiate_counter[3]~1_combout\ = ( \PS2|PS2_Command_Out|command_initiate_counter\(2) & ( \PS2|PS2_Command_Out|Equal2~1_combout\ & ( ((!\PS2|PS2_Command_Out|Equal2~0_combout\) # ((!\KEY[0]~input_o\) # 
-- (!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\))) # (\PS2|PS2_Command_Out|command_initiate_counter\(1)) ) ) ) # ( !\PS2|PS2_Command_Out|command_initiate_counter\(2) & ( \PS2|PS2_Command_Out|Equal2~1_combout\ ) ) # ( 
-- \PS2|PS2_Command_Out|command_initiate_counter\(2) & ( !\PS2|PS2_Command_Out|Equal2~1_combout\ ) ) # ( !\PS2|PS2_Command_Out|command_initiate_counter\(2) & ( !\PS2|PS2_Command_Out|Equal2~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(1),
	datab => \PS2|PS2_Command_Out|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\,
	datae => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(2),
	dataf => \PS2|PS2_Command_Out|ALT_INV_Equal2~1_combout\,
	combout => \PS2|PS2_Command_Out|command_initiate_counter[3]~1_combout\);

-- Location: FF_X8_Y1_N5
\PS2|PS2_Command_Out|command_initiate_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add0~9_sumout\,
	sclr => \PS2|PS2_Command_Out|command_initiate_counter[3]~0_combout\,
	ena => \PS2|PS2_Command_Out|command_initiate_counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|command_initiate_counter\(2));

-- Location: MLABCELL_X8_Y1_N6
\PS2|PS2_Command_Out|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add0~37_sumout\ = SUM(( \PS2|PS2_Command_Out|command_initiate_counter\(3) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~10\ ))
-- \PS2|PS2_Command_Out|Add0~38\ = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter\(3) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(3),
	cin => \PS2|PS2_Command_Out|Add0~10\,
	sumout => \PS2|PS2_Command_Out|Add0~37_sumout\,
	cout => \PS2|PS2_Command_Out|Add0~38\);

-- Location: FF_X8_Y1_N7
\PS2|PS2_Command_Out|command_initiate_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add0~37_sumout\,
	sclr => \PS2|PS2_Command_Out|command_initiate_counter[3]~0_combout\,
	ena => \PS2|PS2_Command_Out|command_initiate_counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|command_initiate_counter\(3));

-- Location: MLABCELL_X8_Y1_N9
\PS2|PS2_Command_Out|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add0~33_sumout\ = SUM(( \PS2|PS2_Command_Out|command_initiate_counter\(4) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~38\ ))
-- \PS2|PS2_Command_Out|Add0~34\ = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter\(4) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(4),
	cin => \PS2|PS2_Command_Out|Add0~38\,
	sumout => \PS2|PS2_Command_Out|Add0~33_sumout\,
	cout => \PS2|PS2_Command_Out|Add0~34\);

-- Location: FF_X8_Y1_N11
\PS2|PS2_Command_Out|command_initiate_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add0~33_sumout\,
	sclr => \PS2|PS2_Command_Out|command_initiate_counter[3]~0_combout\,
	ena => \PS2|PS2_Command_Out|command_initiate_counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|command_initiate_counter\(4));

-- Location: MLABCELL_X8_Y1_N12
\PS2|PS2_Command_Out|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add0~29_sumout\ = SUM(( \PS2|PS2_Command_Out|command_initiate_counter\(5) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~34\ ))
-- \PS2|PS2_Command_Out|Add0~30\ = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter\(5) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(5),
	cin => \PS2|PS2_Command_Out|Add0~34\,
	sumout => \PS2|PS2_Command_Out|Add0~29_sumout\,
	cout => \PS2|PS2_Command_Out|Add0~30\);

-- Location: FF_X8_Y1_N14
\PS2|PS2_Command_Out|command_initiate_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add0~29_sumout\,
	sclr => \PS2|PS2_Command_Out|command_initiate_counter[3]~0_combout\,
	ena => \PS2|PS2_Command_Out|command_initiate_counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|command_initiate_counter\(5));

-- Location: MLABCELL_X8_Y1_N15
\PS2|PS2_Command_Out|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add0~25_sumout\ = SUM(( \PS2|PS2_Command_Out|command_initiate_counter\(6) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~30\ ))
-- \PS2|PS2_Command_Out|Add0~26\ = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter\(6) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(6),
	cin => \PS2|PS2_Command_Out|Add0~30\,
	sumout => \PS2|PS2_Command_Out|Add0~25_sumout\,
	cout => \PS2|PS2_Command_Out|Add0~26\);

-- Location: FF_X8_Y1_N17
\PS2|PS2_Command_Out|command_initiate_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add0~25_sumout\,
	sclr => \PS2|PS2_Command_Out|command_initiate_counter[3]~0_combout\,
	ena => \PS2|PS2_Command_Out|command_initiate_counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|command_initiate_counter\(6));

-- Location: MLABCELL_X8_Y1_N18
\PS2|PS2_Command_Out|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add0~21_sumout\ = SUM(( \PS2|PS2_Command_Out|command_initiate_counter\(7) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~26\ ))
-- \PS2|PS2_Command_Out|Add0~22\ = CARRY(( \PS2|PS2_Command_Out|command_initiate_counter\(7) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(7),
	cin => \PS2|PS2_Command_Out|Add0~26\,
	sumout => \PS2|PS2_Command_Out|Add0~21_sumout\,
	cout => \PS2|PS2_Command_Out|Add0~22\);

-- Location: FF_X8_Y1_N20
\PS2|PS2_Command_Out|command_initiate_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add0~21_sumout\,
	sclr => \PS2|PS2_Command_Out|command_initiate_counter[3]~0_combout\,
	ena => \PS2|PS2_Command_Out|command_initiate_counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|command_initiate_counter\(7));

-- Location: FF_X8_Y1_N23
\PS2|PS2_Command_Out|command_initiate_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add0~17_sumout\,
	sclr => \PS2|PS2_Command_Out|command_initiate_counter[3]~0_combout\,
	ena => \PS2|PS2_Command_Out|command_initiate_counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|command_initiate_counter\(8));

-- Location: MLABCELL_X8_Y1_N42
\PS2|PS2_Command_Out|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Equal2~0_combout\ = ( !\PS2|PS2_Command_Out|command_initiate_counter\(3) & ( \PS2|PS2_Command_Out|command_initiate_counter\(4) & ( (\PS2|PS2_Command_Out|command_initiate_counter\(8) & (\PS2|PS2_Command_Out|command_initiate_counter\(5) 
-- & (!\PS2|PS2_Command_Out|command_initiate_counter\(7) & \PS2|PS2_Command_Out|command_initiate_counter\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(8),
	datab => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(5),
	datac => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(7),
	datad => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(6),
	datae => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(3),
	dataf => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(4),
	combout => \PS2|PS2_Command_Out|Equal2~0_combout\);

-- Location: LABCELL_X7_Y1_N18
\PS2|PS2_Command_Out|command_initiate_counter[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|command_initiate_counter[3]~0_combout\ = ( \PS2|PS2_Command_Out|command_initiate_counter\(2) & ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ & ( (!\KEY[0]~input_o\) # 
-- ((!\PS2|PS2_Command_Out|command_initiate_counter\(1) & (\PS2|PS2_Command_Out|Equal2~0_combout\ & \PS2|PS2_Command_Out|Equal2~1_combout\))) ) ) ) # ( !\PS2|PS2_Command_Out|command_initiate_counter\(2) & ( 
-- \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ & ( !\KEY[0]~input_o\ ) ) ) # ( \PS2|PS2_Command_Out|command_initiate_counter\(2) & ( !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ ) ) # ( 
-- !\PS2|PS2_Command_Out|command_initiate_counter\(2) & ( !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(1),
	datab => \PS2|PS2_Command_Out|ALT_INV_Equal2~0_combout\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \PS2|PS2_Command_Out|ALT_INV_Equal2~1_combout\,
	datae => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(2),
	dataf => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\,
	combout => \PS2|PS2_Command_Out|command_initiate_counter[3]~0_combout\);

-- Location: FF_X8_Y1_N2
\PS2|PS2_Command_Out|command_initiate_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add0~13_sumout\,
	sclr => \PS2|PS2_Command_Out|command_initiate_counter[3]~0_combout\,
	ena => \PS2|PS2_Command_Out|command_initiate_counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|command_initiate_counter\(1));

-- Location: LABCELL_X7_Y1_N3
\PS2|PS2_Command_Out|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Equal2~2_combout\ = ( \PS2|PS2_Command_Out|Equal2~1_combout\ & ( (!\PS2|PS2_Command_Out|command_initiate_counter\(1) & (\PS2|PS2_Command_Out|Equal2~0_combout\ & \PS2|PS2_Command_Out|command_initiate_counter\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(1),
	datac => \PS2|PS2_Command_Out|ALT_INV_Equal2~0_combout\,
	datad => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(2),
	dataf => \PS2|PS2_Command_Out|ALT_INV_Equal2~1_combout\,
	combout => \PS2|PS2_Command_Out|Equal2~2_combout\);

-- Location: MLABCELL_X6_Y1_N0
\PS2|PS2_Command_Out|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add1~33_sumout\ = SUM(( \PS2|PS2_Command_Out|waiting_counter\(1) ) + ( VCC ) + ( !VCC ))
-- \PS2|PS2_Command_Out|Add1~34\ = CARRY(( \PS2|PS2_Command_Out|waiting_counter\(1) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(1),
	cin => GND,
	sumout => \PS2|PS2_Command_Out|Add1~33_sumout\,
	cout => \PS2|PS2_Command_Out|Add1~34\);

-- Location: LABCELL_X7_Y1_N36
\PS2|PS2_Command_Out|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Equal0~2_combout\ = ( !\PS2|PS2_Command_Out|waiting_counter\(12) & ( !\PS2|PS2_Command_Out|waiting_counter\(16) & ( (\PS2|PS2_Command_Out|waiting_counter\(13) & (\PS2|PS2_Command_Out|waiting_counter\(15) & 
-- (\PS2|PS2_Command_Out|waiting_counter\(14) & !\PS2|PS2_Command_Out|waiting_counter\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(13),
	datab => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(15),
	datac => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(14),
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(1),
	datae => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(12),
	dataf => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(16),
	combout => \PS2|PS2_Command_Out|Equal0~2_combout\);

-- Location: MLABCELL_X6_Y1_N54
\PS2|PS2_Command_Out|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add1~5_sumout\ = SUM(( \PS2|PS2_Command_Out|waiting_counter\(19) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~74\ ))
-- \PS2|PS2_Command_Out|Add1~6\ = CARRY(( \PS2|PS2_Command_Out|waiting_counter\(19) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(19),
	cin => \PS2|PS2_Command_Out|Add1~74\,
	sumout => \PS2|PS2_Command_Out|Add1~5_sumout\,
	cout => \PS2|PS2_Command_Out|Add1~6\);

-- Location: MLABCELL_X6_Y1_N57
\PS2|PS2_Command_Out|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add1~25_sumout\ = SUM(( \PS2|PS2_Command_Out|waiting_counter\(20) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(20),
	cin => \PS2|PS2_Command_Out|Add1~6\,
	sumout => \PS2|PS2_Command_Out|Add1~25_sumout\);

-- Location: LABCELL_X7_Y1_N57
\PS2|PS2_Command_Out|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Equal0~3_combout\ = ( \PS2|PS2_Command_Out|waiting_counter\(17) & ( !\PS2|PS2_Command_Out|waiting_counter\(11) & ( (\PS2|PS2_Command_Out|waiting_counter\(18) & (\PS2|PS2_Command_Out|waiting_counter\(9) & 
-- (\PS2|PS2_Command_Out|waiting_counter\(8) & !\PS2|PS2_Command_Out|waiting_counter\(10)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(18),
	datab => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(9),
	datac => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(8),
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(10),
	datae => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(17),
	dataf => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(11),
	combout => \PS2|PS2_Command_Out|Equal0~3_combout\);

-- Location: LABCELL_X7_Y1_N30
\PS2|PS2_Command_Out|waiting_counter[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\ = ( \PS2|PS2_Command_Out|Equal0~3_combout\ & ( \PS2|PS2_Command_Out|Equal0~0_combout\ & ( (!\PS2|PS2_Command_Out|Equal0~2_combout\) # 
-- ((!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\) # ((!\KEY[0]~input_o\) # (!\PS2|PS2_Command_Out|Equal0~1_combout\))) ) ) ) # ( !\PS2|PS2_Command_Out|Equal0~3_combout\ & ( \PS2|PS2_Command_Out|Equal0~0_combout\ ) ) # ( 
-- \PS2|PS2_Command_Out|Equal0~3_combout\ & ( !\PS2|PS2_Command_Out|Equal0~0_combout\ ) ) # ( !\PS2|PS2_Command_Out|Equal0~3_combout\ & ( !\PS2|PS2_Command_Out|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_Equal0~2_combout\,
	datab => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \PS2|PS2_Command_Out|ALT_INV_Equal0~1_combout\,
	datae => \PS2|PS2_Command_Out|ALT_INV_Equal0~3_combout\,
	dataf => \PS2|PS2_Command_Out|ALT_INV_Equal0~0_combout\,
	combout => \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\);

-- Location: FF_X6_Y1_N58
\PS2|PS2_Command_Out|waiting_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add1~25_sumout\,
	sclr => \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\,
	ena => \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|waiting_counter\(20));

-- Location: LABCELL_X7_Y1_N42
\PS2|PS2_Command_Out|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Equal0~1_combout\ = ( \PS2|PS2_Command_Out|waiting_counter\(20) & ( !\PS2|PS2_Command_Out|waiting_counter\(2) & ( (!\PS2|PS2_Command_Out|waiting_counter\(3) & (\PS2|PS2_Command_Out|waiting_counter\(6) & 
-- (\PS2|PS2_Command_Out|waiting_counter\(5) & !\PS2|PS2_Command_Out|waiting_counter\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(3),
	datab => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(6),
	datac => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(5),
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(4),
	datae => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(20),
	dataf => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(2),
	combout => \PS2|PS2_Command_Out|Equal0~1_combout\);

-- Location: LABCELL_X7_Y1_N24
\PS2|PS2_Command_Out|waiting_counter[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\ = ( \PS2|PS2_Command_Out|Equal0~3_combout\ & ( \PS2|PS2_Command_Out|Equal0~0_combout\ & ( (!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\) # ((!\KEY[0]~input_o\) # 
-- ((\PS2|PS2_Command_Out|Equal0~2_combout\ & \PS2|PS2_Command_Out|Equal0~1_combout\))) ) ) ) # ( !\PS2|PS2_Command_Out|Equal0~3_combout\ & ( \PS2|PS2_Command_Out|Equal0~0_combout\ & ( (!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\) # 
-- (!\KEY[0]~input_o\) ) ) ) # ( \PS2|PS2_Command_Out|Equal0~3_combout\ & ( !\PS2|PS2_Command_Out|Equal0~0_combout\ & ( (!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\) # (!\KEY[0]~input_o\) ) ) ) # ( 
-- !\PS2|PS2_Command_Out|Equal0~3_combout\ & ( !\PS2|PS2_Command_Out|Equal0~0_combout\ & ( (!\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\) # (!\KEY[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110011111100111111001111110011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_Equal0~2_combout\,
	datab => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \PS2|PS2_Command_Out|ALT_INV_Equal0~1_combout\,
	datae => \PS2|PS2_Command_Out|ALT_INV_Equal0~3_combout\,
	dataf => \PS2|PS2_Command_Out|ALT_INV_Equal0~0_combout\,
	combout => \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\);

-- Location: FF_X6_Y1_N1
\PS2|PS2_Command_Out|waiting_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add1~33_sumout\,
	sclr => \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\,
	ena => \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|waiting_counter\(1));

-- Location: MLABCELL_X6_Y1_N3
\PS2|PS2_Command_Out|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add1~13_sumout\ = SUM(( \PS2|PS2_Command_Out|waiting_counter\(2) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~34\ ))
-- \PS2|PS2_Command_Out|Add1~14\ = CARRY(( \PS2|PS2_Command_Out|waiting_counter\(2) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(2),
	cin => \PS2|PS2_Command_Out|Add1~34\,
	sumout => \PS2|PS2_Command_Out|Add1~13_sumout\,
	cout => \PS2|PS2_Command_Out|Add1~14\);

-- Location: FF_X6_Y1_N4
\PS2|PS2_Command_Out|waiting_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add1~13_sumout\,
	sclr => \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\,
	ena => \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|waiting_counter\(2));

-- Location: MLABCELL_X6_Y1_N6
\PS2|PS2_Command_Out|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add1~29_sumout\ = SUM(( \PS2|PS2_Command_Out|waiting_counter\(3) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~14\ ))
-- \PS2|PS2_Command_Out|Add1~30\ = CARRY(( \PS2|PS2_Command_Out|waiting_counter\(3) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(3),
	cin => \PS2|PS2_Command_Out|Add1~14\,
	sumout => \PS2|PS2_Command_Out|Add1~29_sumout\,
	cout => \PS2|PS2_Command_Out|Add1~30\);

-- Location: FF_X6_Y1_N7
\PS2|PS2_Command_Out|waiting_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add1~29_sumout\,
	sclr => \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\,
	ena => \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|waiting_counter\(3));

-- Location: MLABCELL_X6_Y1_N9
\PS2|PS2_Command_Out|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add1~9_sumout\ = SUM(( \PS2|PS2_Command_Out|waiting_counter\(4) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~30\ ))
-- \PS2|PS2_Command_Out|Add1~10\ = CARRY(( \PS2|PS2_Command_Out|waiting_counter\(4) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(4),
	cin => \PS2|PS2_Command_Out|Add1~30\,
	sumout => \PS2|PS2_Command_Out|Add1~9_sumout\,
	cout => \PS2|PS2_Command_Out|Add1~10\);

-- Location: FF_X6_Y1_N10
\PS2|PS2_Command_Out|waiting_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add1~9_sumout\,
	sclr => \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\,
	ena => \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|waiting_counter\(4));

-- Location: MLABCELL_X6_Y1_N12
\PS2|PS2_Command_Out|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add1~17_sumout\ = SUM(( \PS2|PS2_Command_Out|waiting_counter\(5) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~10\ ))
-- \PS2|PS2_Command_Out|Add1~18\ = CARRY(( \PS2|PS2_Command_Out|waiting_counter\(5) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(5),
	cin => \PS2|PS2_Command_Out|Add1~10\,
	sumout => \PS2|PS2_Command_Out|Add1~17_sumout\,
	cout => \PS2|PS2_Command_Out|Add1~18\);

-- Location: FF_X6_Y1_N13
\PS2|PS2_Command_Out|waiting_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add1~17_sumout\,
	sclr => \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\,
	ena => \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|waiting_counter\(5));

-- Location: MLABCELL_X6_Y1_N15
\PS2|PS2_Command_Out|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add1~21_sumout\ = SUM(( \PS2|PS2_Command_Out|waiting_counter\(6) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~18\ ))
-- \PS2|PS2_Command_Out|Add1~22\ = CARRY(( \PS2|PS2_Command_Out|waiting_counter\(6) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(6),
	cin => \PS2|PS2_Command_Out|Add1~18\,
	sumout => \PS2|PS2_Command_Out|Add1~21_sumout\,
	cout => \PS2|PS2_Command_Out|Add1~22\);

-- Location: FF_X6_Y1_N16
\PS2|PS2_Command_Out|waiting_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add1~21_sumout\,
	sclr => \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\,
	ena => \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|waiting_counter\(6));

-- Location: MLABCELL_X6_Y1_N18
\PS2|PS2_Command_Out|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add1~1_sumout\ = SUM(( \PS2|PS2_Command_Out|waiting_counter\(7) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~22\ ))
-- \PS2|PS2_Command_Out|Add1~2\ = CARRY(( \PS2|PS2_Command_Out|waiting_counter\(7) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(7),
	cin => \PS2|PS2_Command_Out|Add1~22\,
	sumout => \PS2|PS2_Command_Out|Add1~1_sumout\,
	cout => \PS2|PS2_Command_Out|Add1~2\);

-- Location: FF_X6_Y1_N19
\PS2|PS2_Command_Out|waiting_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add1~1_sumout\,
	sclr => \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\,
	ena => \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|waiting_counter\(7));

-- Location: MLABCELL_X6_Y1_N21
\PS2|PS2_Command_Out|Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add1~69_sumout\ = SUM(( \PS2|PS2_Command_Out|waiting_counter\(8) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~2\ ))
-- \PS2|PS2_Command_Out|Add1~70\ = CARRY(( \PS2|PS2_Command_Out|waiting_counter\(8) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(8),
	cin => \PS2|PS2_Command_Out|Add1~2\,
	sumout => \PS2|PS2_Command_Out|Add1~69_sumout\,
	cout => \PS2|PS2_Command_Out|Add1~70\);

-- Location: FF_X6_Y1_N22
\PS2|PS2_Command_Out|waiting_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add1~69_sumout\,
	sclr => \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\,
	ena => \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|waiting_counter\(8));

-- Location: MLABCELL_X6_Y1_N24
\PS2|PS2_Command_Out|Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add1~65_sumout\ = SUM(( \PS2|PS2_Command_Out|waiting_counter\(9) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~70\ ))
-- \PS2|PS2_Command_Out|Add1~66\ = CARRY(( \PS2|PS2_Command_Out|waiting_counter\(9) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(9),
	cin => \PS2|PS2_Command_Out|Add1~70\,
	sumout => \PS2|PS2_Command_Out|Add1~65_sumout\,
	cout => \PS2|PS2_Command_Out|Add1~66\);

-- Location: FF_X6_Y1_N25
\PS2|PS2_Command_Out|waiting_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add1~65_sumout\,
	sclr => \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\,
	ena => \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|waiting_counter\(9));

-- Location: MLABCELL_X6_Y1_N27
\PS2|PS2_Command_Out|Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add1~61_sumout\ = SUM(( \PS2|PS2_Command_Out|waiting_counter\(10) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~66\ ))
-- \PS2|PS2_Command_Out|Add1~62\ = CARRY(( \PS2|PS2_Command_Out|waiting_counter\(10) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(10),
	cin => \PS2|PS2_Command_Out|Add1~66\,
	sumout => \PS2|PS2_Command_Out|Add1~61_sumout\,
	cout => \PS2|PS2_Command_Out|Add1~62\);

-- Location: FF_X6_Y1_N28
\PS2|PS2_Command_Out|waiting_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add1~61_sumout\,
	sclr => \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\,
	ena => \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|waiting_counter\(10));

-- Location: MLABCELL_X6_Y1_N30
\PS2|PS2_Command_Out|Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add1~57_sumout\ = SUM(( \PS2|PS2_Command_Out|waiting_counter\(11) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~62\ ))
-- \PS2|PS2_Command_Out|Add1~58\ = CARRY(( \PS2|PS2_Command_Out|waiting_counter\(11) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(11),
	cin => \PS2|PS2_Command_Out|Add1~62\,
	sumout => \PS2|PS2_Command_Out|Add1~57_sumout\,
	cout => \PS2|PS2_Command_Out|Add1~58\);

-- Location: FF_X6_Y1_N31
\PS2|PS2_Command_Out|waiting_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add1~57_sumout\,
	sclr => \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\,
	ena => \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|waiting_counter\(11));

-- Location: MLABCELL_X6_Y1_N33
\PS2|PS2_Command_Out|Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add1~53_sumout\ = SUM(( \PS2|PS2_Command_Out|waiting_counter\(12) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~58\ ))
-- \PS2|PS2_Command_Out|Add1~54\ = CARRY(( \PS2|PS2_Command_Out|waiting_counter\(12) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(12),
	cin => \PS2|PS2_Command_Out|Add1~58\,
	sumout => \PS2|PS2_Command_Out|Add1~53_sumout\,
	cout => \PS2|PS2_Command_Out|Add1~54\);

-- Location: FF_X6_Y1_N34
\PS2|PS2_Command_Out|waiting_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add1~53_sumout\,
	sclr => \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\,
	ena => \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|waiting_counter\(12));

-- Location: MLABCELL_X6_Y1_N36
\PS2|PS2_Command_Out|Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add1~49_sumout\ = SUM(( \PS2|PS2_Command_Out|waiting_counter\(13) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~54\ ))
-- \PS2|PS2_Command_Out|Add1~50\ = CARRY(( \PS2|PS2_Command_Out|waiting_counter\(13) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(13),
	cin => \PS2|PS2_Command_Out|Add1~54\,
	sumout => \PS2|PS2_Command_Out|Add1~49_sumout\,
	cout => \PS2|PS2_Command_Out|Add1~50\);

-- Location: FF_X6_Y1_N37
\PS2|PS2_Command_Out|waiting_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add1~49_sumout\,
	sclr => \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\,
	ena => \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|waiting_counter\(13));

-- Location: MLABCELL_X6_Y1_N39
\PS2|PS2_Command_Out|Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add1~45_sumout\ = SUM(( \PS2|PS2_Command_Out|waiting_counter\(14) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~50\ ))
-- \PS2|PS2_Command_Out|Add1~46\ = CARRY(( \PS2|PS2_Command_Out|waiting_counter\(14) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(14),
	cin => \PS2|PS2_Command_Out|Add1~50\,
	sumout => \PS2|PS2_Command_Out|Add1~45_sumout\,
	cout => \PS2|PS2_Command_Out|Add1~46\);

-- Location: FF_X6_Y1_N40
\PS2|PS2_Command_Out|waiting_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add1~45_sumout\,
	sclr => \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\,
	ena => \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|waiting_counter\(14));

-- Location: MLABCELL_X6_Y1_N42
\PS2|PS2_Command_Out|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add1~41_sumout\ = SUM(( \PS2|PS2_Command_Out|waiting_counter\(15) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~46\ ))
-- \PS2|PS2_Command_Out|Add1~42\ = CARRY(( \PS2|PS2_Command_Out|waiting_counter\(15) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(15),
	cin => \PS2|PS2_Command_Out|Add1~46\,
	sumout => \PS2|PS2_Command_Out|Add1~41_sumout\,
	cout => \PS2|PS2_Command_Out|Add1~42\);

-- Location: FF_X6_Y1_N43
\PS2|PS2_Command_Out|waiting_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add1~41_sumout\,
	sclr => \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\,
	ena => \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|waiting_counter\(15));

-- Location: MLABCELL_X6_Y1_N45
\PS2|PS2_Command_Out|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add1~37_sumout\ = SUM(( \PS2|PS2_Command_Out|waiting_counter\(16) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~42\ ))
-- \PS2|PS2_Command_Out|Add1~38\ = CARRY(( \PS2|PS2_Command_Out|waiting_counter\(16) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(16),
	cin => \PS2|PS2_Command_Out|Add1~42\,
	sumout => \PS2|PS2_Command_Out|Add1~37_sumout\,
	cout => \PS2|PS2_Command_Out|Add1~38\);

-- Location: FF_X6_Y1_N46
\PS2|PS2_Command_Out|waiting_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add1~37_sumout\,
	sclr => \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\,
	ena => \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|waiting_counter\(16));

-- Location: MLABCELL_X6_Y1_N48
\PS2|PS2_Command_Out|Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add1~77_sumout\ = SUM(( \PS2|PS2_Command_Out|waiting_counter\(17) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~38\ ))
-- \PS2|PS2_Command_Out|Add1~78\ = CARRY(( \PS2|PS2_Command_Out|waiting_counter\(17) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(17),
	cin => \PS2|PS2_Command_Out|Add1~38\,
	sumout => \PS2|PS2_Command_Out|Add1~77_sumout\,
	cout => \PS2|PS2_Command_Out|Add1~78\);

-- Location: FF_X6_Y1_N49
\PS2|PS2_Command_Out|waiting_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add1~77_sumout\,
	sclr => \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\,
	ena => \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|waiting_counter\(17));

-- Location: MLABCELL_X6_Y1_N51
\PS2|PS2_Command_Out|Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add1~73_sumout\ = SUM(( \PS2|PS2_Command_Out|waiting_counter\(18) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~78\ ))
-- \PS2|PS2_Command_Out|Add1~74\ = CARRY(( \PS2|PS2_Command_Out|waiting_counter\(18) ) + ( GND ) + ( \PS2|PS2_Command_Out|Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(18),
	cin => \PS2|PS2_Command_Out|Add1~78\,
	sumout => \PS2|PS2_Command_Out|Add1~73_sumout\,
	cout => \PS2|PS2_Command_Out|Add1~74\);

-- Location: FF_X6_Y1_N52
\PS2|PS2_Command_Out|waiting_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add1~73_sumout\,
	sclr => \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\,
	ena => \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|waiting_counter\(18));

-- Location: FF_X6_Y1_N55
\PS2|PS2_Command_Out|waiting_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Add1~5_sumout\,
	sclr => \PS2|PS2_Command_Out|waiting_counter[1]~0_combout\,
	ena => \PS2|PS2_Command_Out|waiting_counter[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|waiting_counter\(19));

-- Location: LABCELL_X4_Y1_N12
\PS2|PS2_Command_Out|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Equal0~0_combout\ = ( !\PS2|PS2_Command_Out|waiting_counter\(19) & ( !\PS2|PS2_Command_Out|waiting_counter\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(19),
	dataf => \PS2|PS2_Command_Out|ALT_INV_waiting_counter\(7),
	combout => \PS2|PS2_Command_Out|Equal0~0_combout\);

-- Location: LABCELL_X7_Y1_N0
\PS2|PS2_Command_Out|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Equal0~4_combout\ = ( \PS2|PS2_Command_Out|Equal0~1_combout\ & ( (\PS2|PS2_Command_Out|Equal0~0_combout\ & (\PS2|PS2_Command_Out|Equal0~2_combout\ & \PS2|PS2_Command_Out|Equal0~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \PS2|PS2_Command_Out|ALT_INV_Equal0~0_combout\,
	datac => \PS2|PS2_Command_Out|ALT_INV_Equal0~2_combout\,
	datad => \PS2|PS2_Command_Out|ALT_INV_Equal0~3_combout\,
	dataf => \PS2|PS2_Command_Out|ALT_INV_Equal0~1_combout\,
	combout => \PS2|PS2_Command_Out|Equal0~4_combout\);

-- Location: LABCELL_X7_Y1_N6
\PS2|PS2_Command_Out|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Selector2~0_combout\ = ( \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ & ( ((!\PS2|ps2_clk_negedge~combout\ & (!\PS2|PS2_Command_Out|Equal0~4_combout\ & 
-- \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\))) # (\PS2|PS2_Command_Out|Equal2~2_combout\) ) ) # ( !\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\ & ( (!\PS2|ps2_clk_negedge~combout\ & 
-- (!\PS2|PS2_Command_Out|Equal0~4_combout\ & \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000001010101110101010101010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_Equal2~2_combout\,
	datab => \PS2|ALT_INV_ps2_clk_negedge~combout\,
	datac => \PS2|PS2_Command_Out|ALT_INV_Equal0~4_combout\,
	datad => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\,
	dataf => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\,
	combout => \PS2|PS2_Command_Out|Selector2~0_combout\);

-- Location: FF_X7_Y1_N8
\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Selector2~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\);

-- Location: LABCELL_X7_Y2_N51
\PS2|PS2_Command_Out|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Selector3~0_combout\ = ( \PS2|ps2_clk_negedge~combout\ & ( ((!\PS2|PS2_Command_Out|Equal3~3_combout\ & (!\PS2|PS2_Command_Out|always1~0_combout\ & \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\))) # 
-- (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\) ) ) # ( !\PS2|ps2_clk_negedge~combout\ & ( (!\PS2|PS2_Command_Out|Equal3~3_combout\ & (!\PS2|PS2_Command_Out|always1~0_combout\ & 
-- \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000001111100011110000111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_Equal3~3_combout\,
	datab => \PS2|PS2_Command_Out|ALT_INV_always1~0_combout\,
	datac => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\,
	datad => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	dataf => \PS2|ALT_INV_ps2_clk_negedge~combout\,
	combout => \PS2|PS2_Command_Out|Selector3~0_combout\);

-- Location: FF_X7_Y2_N53
\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|Selector3~0_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\);

-- Location: LABCELL_X7_Y2_N45
\PS2|PS2_Command_Out|Add3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|Add3~0_combout\ = ( \PS2|PS2_Command_Out|cur_bit\(3) & ( (!\PS2|PS2_Command_Out|cur_bit\(1)) # ((!\PS2|PS2_Command_Out|cur_bit\(2)) # (!\PS2|PS2_Command_Out|cur_bit\(0))) ) ) # ( !\PS2|PS2_Command_Out|cur_bit\(3) & ( 
-- (\PS2|PS2_Command_Out|cur_bit\(1) & (\PS2|PS2_Command_Out|cur_bit\(2) & \PS2|PS2_Command_Out|cur_bit\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010111111111111110101111111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_cur_bit\(1),
	datac => \PS2|PS2_Command_Out|ALT_INV_cur_bit\(2),
	datad => \PS2|PS2_Command_Out|ALT_INV_cur_bit\(0),
	dataf => \PS2|PS2_Command_Out|ALT_INV_cur_bit\(3),
	combout => \PS2|PS2_Command_Out|Add3~0_combout\);

-- Location: LABCELL_X7_Y2_N12
\PS2|PS2_Command_Out|cur_bit~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|cur_bit~0_combout\ = ( \PS2|ps2_clk_negedge~combout\ & ( (\KEY[0]~input_o\ & (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\ & \PS2|PS2_Command_Out|Add3~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	datad => \PS2|PS2_Command_Out|ALT_INV_Add3~0_combout\,
	dataf => \PS2|ALT_INV_ps2_clk_negedge~combout\,
	combout => \PS2|PS2_Command_Out|cur_bit~0_combout\);

-- Location: FF_X7_Y2_N14
\PS2|PS2_Command_Out|cur_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|cur_bit~0_combout\,
	ena => \PS2|PS2_Command_Out|cur_bit[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|cur_bit\(3));

-- Location: LABCELL_X7_Y1_N12
\PS2|PS2_Command_Out|ps2_command[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|ps2_command[8]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \PS2|PS2_Command_Out|ps2_command[8]~feeder_combout\);

-- Location: FF_X7_Y1_N14
\PS2|PS2_Command_Out|ps2_command[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \PS2|PS2_Command_Out|ps2_command[8]~feeder_combout\,
	sclr => \ALT_INV_KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \PS2|PS2_Command_Out|ps2_command\(8));

-- Location: LABCELL_X7_Y1_N15
\PS2|PS2_Command_Out|PS2_DAT~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|PS2_DAT~1_combout\ = ( \PS2|PS2_Command_Out|ps2_command\(8) & ( (\PS2|PS2_Command_Out|cur_bit\(3) & \PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \PS2|PS2_Command_Out|ALT_INV_cur_bit\(3),
	datad => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	dataf => \PS2|PS2_Command_Out|ALT_INV_ps2_command\(8),
	combout => \PS2|PS2_Command_Out|PS2_DAT~1_combout\);

-- Location: LABCELL_X7_Y1_N51
\PS2|PS2_Command_Out|PS2_DAT~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \PS2|PS2_Command_Out|PS2_DAT~2_combout\ = ( \PS2|PS2_Command_Out|command_initiate_counter\(13) & ( ((\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\) # (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\)) # 
-- (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\) ) ) # ( !\PS2|PS2_Command_Out|command_initiate_counter\(13) & ( (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\) # 
-- (\PS2|PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111011111110111111101011111010111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA~q\,
	datab => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION~q\,
	datac => \PS2|PS2_Command_Out|ALT_INV_s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK~q\,
	datae => \PS2|PS2_Command_Out|ALT_INV_command_initiate_counter\(13),
	combout => \PS2|PS2_Command_Out|PS2_DAT~2_combout\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: CLKCTRL_G4
\KEY[1]~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \KEY[1]~input_o\,
	outclk => \KEY[1]~inputCLKENA0_outclk\);

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: FF_X8_Y7_N29
\d1|counterInput|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \d1|counterInput|Q[0]~3_combout\,
	clrn => \KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counterInput|Q\(0));

-- Location: MLABCELL_X8_Y7_N27
\d1|counterInput|Q[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counterInput|Q[0]~3_combout\ = !\d1|counterInput|Q\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counterInput|ALT_INV_Q\(0),
	combout => \d1|counterInput|Q[0]~3_combout\);

-- Location: FF_X8_Y7_N28
\d1|counterInput|Q[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \d1|counterInput|Q[0]~3_combout\,
	clrn => \KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counterInput|Q[0]~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y7_N57
\d1|counterInput|Q[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counterInput|Q[1]~0_combout\ = ( \d1|counterInput|Q[0]~DUPLICATE_q\ & ( !\d1|counterInput|Q\(1) ) ) # ( !\d1|counterInput|Q[0]~DUPLICATE_q\ & ( \d1|counterInput|Q\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counterInput|ALT_INV_Q\(1),
	dataf => \d1|counterInput|ALT_INV_Q[0]~DUPLICATE_q\,
	combout => \d1|counterInput|Q[1]~0_combout\);

-- Location: FF_X8_Y7_N59
\d1|counterInput|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \d1|counterInput|Q[1]~0_combout\,
	clrn => \KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counterInput|Q\(1));

-- Location: FF_X8_Y7_N58
\d1|counterInput|Q[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \d1|counterInput|Q[1]~0_combout\,
	clrn => \KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counterInput|Q[1]~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y7_N30
\d1|counterInput|Q[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counterInput|Q[2]~1_combout\ = ( \d1|counterInput|Q[1]~DUPLICATE_q\ & ( !\d1|counterInput|Q\(0) $ (!\d1|counterInput|Q\(2)) ) ) # ( !\d1|counterInput|Q[1]~DUPLICATE_q\ & ( \d1|counterInput|Q\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counterInput|ALT_INV_Q\(0),
	datad => \d1|counterInput|ALT_INV_Q\(2),
	dataf => \d1|counterInput|ALT_INV_Q[1]~DUPLICATE_q\,
	combout => \d1|counterInput|Q[2]~1_combout\);

-- Location: FF_X8_Y7_N32
\d1|counterInput|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \d1|counterInput|Q[2]~1_combout\,
	clrn => \KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counterInput|Q\(2));

-- Location: FF_X8_Y7_N46
\d1|counterInput|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \d1|counterInput|Q[3]~2_combout\,
	clrn => \KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counterInput|Q\(3));

-- Location: MLABCELL_X8_Y7_N45
\d1|counterInput|Q[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counterInput|Q[3]~2_combout\ = ( \d1|counterInput|Q\(3) & ( \d1|counterInput|Q[1]~DUPLICATE_q\ & ( (!\d1|counterInput|Q\(2)) # (!\d1|counterInput|Q\(0)) ) ) ) # ( !\d1|counterInput|Q\(3) & ( \d1|counterInput|Q[1]~DUPLICATE_q\ & ( 
-- (\d1|counterInput|Q\(2) & \d1|counterInput|Q\(0)) ) ) ) # ( \d1|counterInput|Q\(3) & ( !\d1|counterInput|Q[1]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000011111111111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counterInput|ALT_INV_Q\(2),
	datad => \d1|counterInput|ALT_INV_Q\(0),
	datae => \d1|counterInput|ALT_INV_Q\(3),
	dataf => \d1|counterInput|ALT_INV_Q[1]~DUPLICATE_q\,
	combout => \d1|counterInput|Q[3]~2_combout\);

-- Location: FF_X8_Y7_N47
\d1|counterInput|Q[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \d1|counterInput|Q[3]~2_combout\,
	clrn => \KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counterInput|Q[3]~DUPLICATE_q\);

-- Location: FF_X8_Y7_N31
\d1|counterInput|Q[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_KEY[1]~inputCLKENA0_outclk\,
	d => \d1|counterInput|Q[2]~1_combout\,
	clrn => \KEY[2]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counterInput|Q[2]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y6_N3
\c1|LessThan4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|LessThan4~0_combout\ = ( \d1|counterInput|Q[2]~DUPLICATE_q\ & ( (!\d1|counterInput|Q\(1) & !\d1|counterInput|Q[3]~DUPLICATE_q\) ) ) # ( !\d1|counterInput|Q[2]~DUPLICATE_q\ & ( !\d1|counterInput|Q[3]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counterInput|ALT_INV_Q\(1),
	datac => \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\,
	dataf => \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\,
	combout => \c1|LessThan4~0_combout\);

-- Location: FF_X17_Y7_N17
\rg|lfsr1|data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|lfsr1|data_next\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|lfsr1|data\(3));

-- Location: LABCELL_X17_Y7_N45
\rg|lfsr1|data[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|lfsr1|data[1]~1_combout\ = ( \rg|lfsr1|data\(3) & ( !\rg|lfsr1|data\(0) $ (\rg|lfsr1|data\(1)) ) ) # ( !\rg|lfsr1|data\(3) & ( !\rg|lfsr1|data\(0) $ (!\rg|lfsr1|data\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rg|lfsr1|ALT_INV_data\(0),
	datad => \rg|lfsr1|ALT_INV_data\(1),
	dataf => \rg|lfsr1|ALT_INV_data\(3),
	combout => \rg|lfsr1|data[1]~1_combout\);

-- Location: FF_X17_Y7_N47
\rg|lfsr1|data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|lfsr1|data[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|lfsr1|data\(1));

-- Location: LABCELL_X17_Y7_N12
\rg|lfsr1|data_next[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|lfsr1|data_next\(4) = ( \rg|lfsr1|data\(1) & ( \rg|lfsr1|data\(4) ) ) # ( !\rg|lfsr1|data\(1) & ( !\rg|lfsr1|data\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rg|lfsr1|ALT_INV_data\(4),
	dataf => \rg|lfsr1|ALT_INV_data\(1),
	combout => \rg|lfsr1|data_next\(4));

-- Location: FF_X17_Y7_N14
\rg|lfsr1|data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|lfsr1|data_next\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|lfsr1|data\(4));

-- Location: FF_X17_Y7_N13
\rg|lfsr1|data[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|lfsr1|data_next\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|lfsr1|data[4]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y7_N42
\rg|lfsr1|data_next[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|lfsr1|data_next\(2) = ( \rg|lfsr1|data[4]~DUPLICATE_q\ & ( !\rg|lfsr1|data\(1) $ (\rg|lfsr1|data\(2)) ) ) # ( !\rg|lfsr1|data[4]~DUPLICATE_q\ & ( !\rg|lfsr1|data\(1) $ (!\rg|lfsr1|data\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110011001100001100111100110000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rg|lfsr1|ALT_INV_data\(1),
	datad => \rg|lfsr1|ALT_INV_data\(2),
	dataf => \rg|lfsr1|ALT_INV_data[4]~DUPLICATE_q\,
	combout => \rg|lfsr1|data_next\(2));

-- Location: FF_X17_Y7_N43
\rg|lfsr1|data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|lfsr1|data_next\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|lfsr1|data\(2));

-- Location: LABCELL_X17_Y7_N57
\rg|lfsr1|data[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|lfsr1|data[0]~0_combout\ = ( \rg|lfsr1|data\(2) & ( !\rg|lfsr1|data\(4) $ (!\rg|lfsr1|data\(1) $ (\rg|lfsr1|data\(0))) ) ) # ( !\rg|lfsr1|data\(2) & ( !\rg|lfsr1|data\(4) $ (!\rg|lfsr1|data\(1) $ (!\rg|lfsr1|data\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001100111100110000110011110000111100110000110011110011000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rg|lfsr1|ALT_INV_data\(4),
	datac => \rg|lfsr1|ALT_INV_data\(1),
	datad => \rg|lfsr1|ALT_INV_data\(0),
	dataf => \rg|lfsr1|ALT_INV_data\(2),
	combout => \rg|lfsr1|data[0]~0_combout\);

-- Location: FF_X17_Y7_N59
\rg|lfsr1|data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|lfsr1|data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|lfsr1|data\(0));

-- Location: LABCELL_X17_Y7_N15
\rg|lfsr1|data_next[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|lfsr1|data_next\(3) = !\rg|lfsr1|data\(0) $ (\rg|lfsr1|data\(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000001111111100000000111111110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rg|lfsr1|ALT_INV_data\(0),
	datad => \rg|lfsr1|ALT_INV_data\(3),
	combout => \rg|lfsr1|data_next\(3));

-- Location: FF_X17_Y7_N16
\rg|lfsr1|data[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|lfsr1|data_next\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|lfsr1|data[3]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y6_N39
\rg|out[13]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|out[13]~2_combout\ = ( !\rg|lfsr1|data[3]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rg|lfsr1|ALT_INV_data[3]~DUPLICATE_q\,
	combout => \rg|out[13]~2_combout\);

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: LABCELL_X12_Y6_N3
\c1|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector2~0_combout\ = ( \KEY[0]~input_o\ & ( \KEY[3]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_KEY[3]~input_o\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \c1|Selector2~0_combout\);

-- Location: MLABCELL_X15_Y8_N0
\d1|counter1|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Add0~57_sumout\ = SUM(( \d1|counter1|Q\(0) ) + ( VCC ) + ( !VCC ))
-- \d1|counter1|Add0~58\ = CARRY(( \d1|counter1|Q\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|ALT_INV_Q\(0),
	cin => GND,
	sumout => \d1|counter1|Add0~57_sumout\,
	cout => \d1|counter1|Add0~58\);

-- Location: LABCELL_X13_Y6_N18
\c1|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|LessThan0~0_combout\ = ( !\d1|counter1|Q\(2) & ( (!\d1|counter1|Q\(1) & !\d1|counter1|Q\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|ALT_INV_Q\(1),
	datac => \d1|counter1|ALT_INV_Q\(3),
	datae => \d1|counter1|ALT_INV_Q\(2),
	combout => \c1|LessThan0~0_combout\);

-- Location: FF_X15_Y8_N49
\d1|counter1|Q[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Q[6]~feeder_combout\,
	sclr => \c1|WideOr20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Q[6]~DUPLICATE_q\);

-- Location: LABCELL_X13_Y6_N15
\c1|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|LessThan0~1_combout\ = (\d1|counter1|Q[6]~DUPLICATE_q\ & \d1|counter1|Q\(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|ALT_INV_Q[6]~DUPLICATE_q\,
	datad => \d1|counter1|ALT_INV_Q\(5),
	combout => \c1|LessThan0~1_combout\);

-- Location: LABCELL_X13_Y6_N45
\c1|LessThan0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|LessThan0~2_combout\ = ( \c1|LessThan0~1_combout\ & ( \d1|counter1|Q\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|ALT_INV_Q\(4),
	dataf => \c1|ALT_INV_LessThan0~1_combout\,
	combout => \c1|LessThan0~2_combout\);

-- Location: LABCELL_X12_Y6_N36
\c1|LessThan0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|LessThan0~3_combout\ = ( \c1|LessThan0~2_combout\ & ( !\c1|LessThan0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c1|ALT_INV_LessThan0~0_combout\,
	dataf => \c1|ALT_INV_LessThan0~2_combout\,
	combout => \c1|LessThan0~3_combout\);

-- Location: MLABCELL_X15_Y8_N27
\d1|counter1|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Add0~53_sumout\ = SUM(( \d1|counter1|Q\(9) ) + ( GND ) + ( \d1|counter1|Add0~50\ ))
-- \d1|counter1|Add0~54\ = CARRY(( \d1|counter1|Q\(9) ) + ( GND ) + ( \d1|counter1|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|ALT_INV_Q\(9),
	cin => \d1|counter1|Add0~50\,
	sumout => \d1|counter1|Add0~53_sumout\,
	cout => \d1|counter1|Add0~54\);

-- Location: MLABCELL_X15_Y8_N30
\d1|counter1|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Add0~45_sumout\ = SUM(( \d1|counter1|Q\(10) ) + ( GND ) + ( \d1|counter1|Add0~54\ ))
-- \d1|counter1|Add0~46\ = CARRY(( \d1|counter1|Q\(10) ) + ( GND ) + ( \d1|counter1|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|ALT_INV_Q\(10),
	cin => \d1|counter1|Add0~54\,
	sumout => \d1|counter1|Add0~45_sumout\,
	cout => \d1|counter1|Add0~46\);

-- Location: FF_X13_Y8_N11
\d1|counter1|Q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|counter1|Add0~45_sumout\,
	sclr => \c1|WideOr20~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Q\(10));

-- Location: MLABCELL_X15_Y8_N33
\d1|counter1|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Add0~41_sumout\ = SUM(( \d1|counter1|Q\(11) ) + ( GND ) + ( \d1|counter1|Add0~46\ ))
-- \d1|counter1|Add0~42\ = CARRY(( \d1|counter1|Q\(11) ) + ( GND ) + ( \d1|counter1|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Q\(11),
	cin => \d1|counter1|Add0~46\,
	sumout => \d1|counter1|Add0~41_sumout\,
	cout => \d1|counter1|Add0~42\);

-- Location: FF_X13_Y8_N5
\d1|counter1|Q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|counter1|Add0~41_sumout\,
	sclr => \c1|WideOr20~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Q\(11));

-- Location: MLABCELL_X15_Y8_N36
\d1|counter1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Add0~37_sumout\ = SUM(( \d1|counter1|Q\(12) ) + ( GND ) + ( \d1|counter1|Add0~42\ ))
-- \d1|counter1|Add0~38\ = CARRY(( \d1|counter1|Q\(12) ) + ( GND ) + ( \d1|counter1|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|ALT_INV_Q\(12),
	cin => \d1|counter1|Add0~42\,
	sumout => \d1|counter1|Add0~37_sumout\,
	cout => \d1|counter1|Add0~38\);

-- Location: FF_X13_Y8_N17
\d1|counter1|Q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|counter1|Add0~37_sumout\,
	sclr => \c1|WideOr20~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Q\(12));

-- Location: MLABCELL_X15_Y8_N39
\d1|counter1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Add0~33_sumout\ = SUM(( \d1|counter1|Q\(13) ) + ( GND ) + ( \d1|counter1|Add0~38\ ))
-- \d1|counter1|Add0~34\ = CARRY(( \d1|counter1|Q\(13) ) + ( GND ) + ( \d1|counter1|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Q\(13),
	cin => \d1|counter1|Add0~38\,
	sumout => \d1|counter1|Add0~33_sumout\,
	cout => \d1|counter1|Add0~34\);

-- Location: FF_X13_Y8_N35
\d1|counter1|Q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|counter1|Add0~33_sumout\,
	sclr => \c1|WideOr20~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Q\(13));

-- Location: MLABCELL_X15_Y8_N42
\d1|counter1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Add0~29_sumout\ = SUM(( \d1|counter1|Q\(14) ) + ( GND ) + ( \d1|counter1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|ALT_INV_Q\(14),
	cin => \d1|counter1|Add0~34\,
	sumout => \d1|counter1|Add0~29_sumout\);

-- Location: FF_X13_Y8_N26
\d1|counter1|Q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|counter1|Add0~29_sumout\,
	sclr => \c1|WideOr20~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Q\(14));

-- Location: LABCELL_X13_Y6_N24
\c1|LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|LessThan5~0_combout\ = ( !\d1|counter1|Q\(14) & ( !\d1|counter1|Q\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \d1|counter1|ALT_INV_Q\(14),
	dataf => \d1|counter1|ALT_INV_Q\(13),
	combout => \c1|LessThan5~0_combout\);

-- Location: LABCELL_X30_Y6_N6
\c1|nextState.Sverify~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|nextState.Sverify~0_combout\ = ( \d1|counterInput|Q\(1) & ( (\c1|currState.SpauseInput~q\ & ((\d1|counterInput|Q[3]~DUPLICATE_q\) # (\d1|counterInput|Q[2]~DUPLICATE_q\))) ) ) # ( !\d1|counterInput|Q\(1) & ( (\c1|currState.SpauseInput~q\ & 
-- \d1|counterInput|Q[3]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c1|ALT_INV_currState.SpauseInput~q\,
	datac => \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\,
	datad => \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\,
	dataf => \d1|counterInput|ALT_INV_Q\(1),
	combout => \c1|nextState.Sverify~0_combout\);

-- Location: FF_X30_Y6_N8
\c1|currState.Sverify\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c1|nextState.Sverify~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|currState.Sverify~q\);

-- Location: LABCELL_X12_Y6_N39
\c1|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector11~0_combout\ = ((\c1|LessThan0~5_combout\ & \c1|currState.SdrawResult~q\)) # (\c1|currState.Sverify~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111010101010101111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.Sverify~q\,
	datac => \c1|ALT_INV_LessThan0~5_combout\,
	datad => \c1|ALT_INV_currState.SdrawResult~q\,
	combout => \c1|Selector11~0_combout\);

-- Location: FF_X12_Y6_N40
\c1|currState.SdrawResult\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c1|Selector11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|currState.SdrawResult~q\);

-- Location: LABCELL_X12_Y6_N18
\c1|Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector12~0_combout\ = ( \c1|LessThan0~4_combout\ & ( \c1|currState.SdrawResult~q\ & ( ((!\c1|LessThan5~0_combout\) # ((\c1|LessThan0~2_combout\ & !\c1|LessThan0~0_combout\))) # (\d1|counter1|Q\(7)) ) ) ) # ( !\c1|LessThan0~4_combout\ & ( 
-- \c1|currState.SdrawResult~q\ & ( !\c1|LessThan5~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111011111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_LessThan0~2_combout\,
	datab => \d1|counter1|ALT_INV_Q\(7),
	datac => \c1|ALT_INV_LessThan5~0_combout\,
	datad => \c1|ALT_INV_LessThan0~0_combout\,
	datae => \c1|ALT_INV_LessThan0~4_combout\,
	dataf => \c1|ALT_INV_currState.SdrawResult~q\,
	combout => \c1|Selector12~0_combout\);

-- Location: LABCELL_X11_Y6_N15
\c1|Selector13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector13~0_combout\ = ( \c1|currState.Slose~q\ & ( \c1|Selector12~0_combout\ & ( (!\d1|v1|Equal0~5_combout\) # (\KEY[2]~input_o\) ) ) ) # ( !\c1|currState.Slose~q\ & ( \c1|Selector12~0_combout\ & ( !\d1|v1|Equal0~5_combout\ ) ) ) # ( 
-- \c1|currState.Slose~q\ & ( !\c1|Selector12~0_combout\ & ( \KEY[2]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111110101010101010101010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|v1|ALT_INV_Equal0~5_combout\,
	datad => \ALT_INV_KEY[2]~input_o\,
	datae => \c1|ALT_INV_currState.Slose~q\,
	dataf => \c1|ALT_INV_Selector12~0_combout\,
	combout => \c1|Selector13~0_combout\);

-- Location: FF_X11_Y6_N17
\c1|currState.Slose\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c1|Selector13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|currState.Slose~q\);

-- Location: LABCELL_X12_Y6_N12
\c1|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector1~0_combout\ = ( \KEY[2]~input_o\ & ( \c1|currState.Sreset~q\ & ( (!\c1|currState.Swin~q\) # (\KEY[0]~input_o\) ) ) ) # ( !\KEY[2]~input_o\ & ( \c1|currState.Sreset~q\ & ( (!\c1|currState.Swin~q\ & !\c1|currState.Slose~q\) ) ) ) # ( 
-- \KEY[2]~input_o\ & ( !\c1|currState.Sreset~q\ & ( (\KEY[3]~input_o\ & ((!\c1|currState.Swin~q\) # (\KEY[0]~input_o\))) ) ) ) # ( !\KEY[2]~input_o\ & ( !\c1|currState.Sreset~q\ & ( (\KEY[3]~input_o\ & (!\c1|currState.Swin~q\ & !\c1|currState.Slose~q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001010100010111001100000000001100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	datab => \c1|ALT_INV_currState.Swin~q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \c1|ALT_INV_currState.Slose~q\,
	datae => \ALT_INV_KEY[2]~input_o\,
	dataf => \c1|ALT_INV_currState.Sreset~q\,
	combout => \c1|Selector1~0_combout\);

-- Location: LABCELL_X12_Y6_N42
\c1|Selector1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector1~1_combout\ = ( \c1|currState.SresetDraw~q\ & ( \d1|counter1|Q\(7) & ( (!\c1|Selector1~0_combout\) # ((!\c1|LessThan0~4_combout\ & \c1|LessThan5~0_combout\)) ) ) ) # ( !\c1|currState.SresetDraw~q\ & ( \d1|counter1|Q\(7) & ( 
-- !\c1|Selector1~0_combout\ ) ) ) # ( \c1|currState.SresetDraw~q\ & ( !\d1|counter1|Q\(7) & ( (!\c1|Selector1~0_combout\) # ((\c1|LessThan5~0_combout\ & ((!\c1|LessThan0~3_combout\) # (!\c1|LessThan0~4_combout\)))) ) ) ) # ( !\c1|currState.SresetDraw~q\ & ( 
-- !\d1|counter1|Q\(7) & ( !\c1|Selector1~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000111011111111000000001111111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_LessThan0~3_combout\,
	datab => \c1|ALT_INV_LessThan0~4_combout\,
	datac => \c1|ALT_INV_LessThan5~0_combout\,
	datad => \c1|ALT_INV_Selector1~0_combout\,
	datae => \c1|ALT_INV_currState.SresetDraw~q\,
	dataf => \d1|counter1|ALT_INV_Q\(7),
	combout => \c1|Selector1~1_combout\);

-- Location: FF_X12_Y6_N44
\c1|currState.SresetDraw\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c1|Selector1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|currState.SresetDraw~q\);

-- Location: LABCELL_X30_Y6_N36
\c1|nextState.SstoreInput~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|nextState.SstoreInput~0_combout\ = ( !\d1|counterInput|Q[3]~DUPLICATE_q\ & ( !\KEY[1]~input_o\ & ( (\c1|currState.SpauseInput~q\ & ((!\d1|counterInput|Q[2]~DUPLICATE_q\) # (!\d1|counterInput|Q\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\,
	datab => \d1|counterInput|ALT_INV_Q\(1),
	datad => \c1|ALT_INV_currState.SpauseInput~q\,
	datae => \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\,
	dataf => \ALT_INV_KEY[1]~input_o\,
	combout => \c1|nextState.SstoreInput~0_combout\);

-- Location: FF_X30_Y6_N38
\c1|currState.SstoreInput\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c1|nextState.SstoreInput~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|currState.SstoreInput~q\);

-- Location: LABCELL_X13_Y6_N12
\c1|LessThan5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|LessThan5~2_combout\ = ( !\d1|counter1|Q\(9) & ( (\c1|LessThan5~0_combout\ & (!\d1|counter1|Q\(10) & (!\d1|counter1|Q\(12) & !\d1|counter1|Q\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_LessThan5~0_combout\,
	datab => \d1|counter1|ALT_INV_Q\(10),
	datac => \d1|counter1|ALT_INV_Q\(12),
	datad => \d1|counter1|ALT_INV_Q\(11),
	dataf => \d1|counter1|ALT_INV_Q\(9),
	combout => \c1|LessThan5~2_combout\);

-- Location: LABCELL_X13_Y6_N42
\c1|LessThan5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|LessThan5~1_combout\ = ( \d1|counter1|Q\(1) & ( (!\d1|counter1|Q\(3) & (!\d1|counter1|Q\(4) & !\d1|counter1|Q\(2))) ) ) # ( !\d1|counter1|Q\(1) & ( (!\d1|counter1|Q\(3) & (!\d1|counter1|Q\(4) & ((!\d1|counter1|Q\(0)) # (!\d1|counter1|Q\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010000000100010001000000010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Q\(3),
	datab => \d1|counter1|ALT_INV_Q\(4),
	datac => \d1|counter1|ALT_INV_Q\(0),
	datad => \d1|counter1|ALT_INV_Q\(2),
	dataf => \d1|counter1|ALT_INV_Q\(1),
	combout => \c1|LessThan5~1_combout\);

-- Location: LABCELL_X13_Y6_N51
\c1|LessThan5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|LessThan5~3_combout\ = ( \c1|LessThan0~1_combout\ & ( (\c1|LessThan5~2_combout\ & ((!\d1|counter1|Q\(8)) # ((!\d1|counter1|Q\(7) & \c1|LessThan5~1_combout\)))) ) ) # ( !\c1|LessThan0~1_combout\ & ( (\c1|LessThan5~2_combout\ & ((!\d1|counter1|Q\(8)) # 
-- (!\d1|counter1|Q\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001110000011100000111000001010000011100000101000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Q\(8),
	datab => \d1|counter1|ALT_INV_Q\(7),
	datac => \c1|ALT_INV_LessThan5~2_combout\,
	datad => \c1|ALT_INV_LessThan5~1_combout\,
	dataf => \c1|ALT_INV_LessThan0~1_combout\,
	combout => \c1|LessThan5~3_combout\);

-- Location: LABCELL_X13_Y6_N48
\c1|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector10~0_combout\ = ( \c1|LessThan5~3_combout\ & ( (\c1|currState.SstoreInput~q\) # (\c1|currState.SdrawInput~q\) ) ) # ( !\c1|LessThan5~3_combout\ & ( \c1|currState.SstoreInput~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_currState.SdrawInput~q\,
	datad => \c1|ALT_INV_currState.SstoreInput~q\,
	dataf => \c1|ALT_INV_LessThan5~3_combout\,
	combout => \c1|Selector10~0_combout\);

-- Location: FF_X13_Y8_N29
\c1|currState.SdrawInput\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|Selector10~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|currState.SdrawInput~q\);

-- Location: LABCELL_X12_Y6_N27
\c1|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector3~0_combout\ = (!\KEY[3]~input_o\ & \c1|currState.SgetLevel~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	datac => \c1|ALT_INV_currState.SgetLevel~q\,
	combout => \c1|Selector3~0_combout\);

-- Location: FF_X12_Y6_N29
\c1|currState.ScheckLevel\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c1|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|currState.ScheckLevel~q\);

-- Location: LABCELL_X12_Y6_N0
\c1|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|WideOr3~0_combout\ = ( !\c1|currState.SgetLevel~q\ & ( (!\c1|currState.SdrawBlack~q\ & (!\c1|currState.ScheckLevel~q\ & !\c1|currState.Sverify~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawBlack~q\,
	datac => \c1|ALT_INV_currState.ScheckLevel~q\,
	datad => \c1|ALT_INV_currState.Sverify~q\,
	dataf => \c1|ALT_INV_currState.SgetLevel~q\,
	combout => \c1|WideOr3~0_combout\);

-- Location: MLABCELL_X15_Y7_N3
\ctf|Q~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctf|Q~3_combout\ = ( \c1|WideOr3~0_combout\ & ( (\c1|WideOr0~0_combout\ & (\c1|currState.Sreset~q\ & !\ctf|Q\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_WideOr0~0_combout\,
	datac => \c1|ALT_INV_currState.Sreset~q\,
	datad => \ctf|ALT_INV_Q\(0),
	dataf => \c1|ALT_INV_WideOr3~0_combout\,
	combout => \ctf|Q~3_combout\);

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LABCELL_X12_Y2_N27
\c1|nextState~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|nextState~0_combout\ = ( \SW[1]~input_o\ & ( \SW[2]~input_o\ ) ) # ( !\SW[1]~input_o\ & ( (!\SW[2]~input_o\ & !\SW[0]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \ALT_INV_SW[0]~input_o\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \c1|nextState~0_combout\);

-- Location: LABCELL_X13_Y6_N33
\c1|LessThan2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|LessThan2~0_combout\ = ( \d1|counter1|Q\(9) & ( (\d1|counter1|Q\(11) & ((\d1|counter1|Q\(10)) # (\d1|counter1|Q\(8)))) ) ) # ( !\d1|counter1|Q\(9) & ( (\d1|counter1|Q\(11) & \d1|counter1|Q\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Q\(8),
	datab => \d1|counter1|ALT_INV_Q\(11),
	datac => \d1|counter1|ALT_INV_Q\(10),
	dataf => \d1|counter1|ALT_INV_Q\(9),
	combout => \c1|LessThan2~0_combout\);

-- Location: LABCELL_X13_Y6_N30
\c1|LessThan2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|LessThan2~1_combout\ = ( !\d1|counter1|Q\(13) & ( (!\c1|LessThan2~0_combout\ & !\d1|counter1|Q\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_LessThan2~0_combout\,
	datad => \d1|counter1|ALT_INV_Q\(12),
	dataf => \d1|counter1|ALT_INV_Q\(13),
	combout => \c1|LessThan2~1_combout\);

-- Location: LABCELL_X13_Y8_N30
\c1|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector4~0_combout\ = ( \c1|LessThan2~1_combout\ & ( ((!\c1|nextState~0_combout\ & \c1|currState.ScheckLevel~q\)) # (\c1|currState.SdrawStart~q\) ) ) # ( !\c1|LessThan2~1_combout\ & ( (!\d1|counter1|Q\(14) & (((!\c1|nextState~0_combout\ & 
-- \c1|currState.ScheckLevel~q\)) # (\c1|currState.SdrawStart~q\))) # (\d1|counter1|Q\(14) & (!\c1|nextState~0_combout\ & (\c1|currState.ScheckLevel~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110010101110000011001010111000001100111111110000110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Q\(14),
	datab => \c1|ALT_INV_nextState~0_combout\,
	datac => \c1|ALT_INV_currState.ScheckLevel~q\,
	datad => \c1|ALT_INV_currState.SdrawStart~q\,
	dataf => \c1|ALT_INV_LessThan2~1_combout\,
	combout => \c1|Selector4~0_combout\);

-- Location: FF_X13_Y8_N32
\c1|currState.SdrawStart\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c1|Selector4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|currState.SdrawStart~q\);

-- Location: LABCELL_X10_Y6_N21
\d1|counterRG|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counterRG|Add0~1_combout\ = ( \d1|counterRG|Q\(2) & ( \d1|counterRG|Q[0]~DUPLICATE_q\ & ( !\d1|counterRG|Q\(1) ) ) ) # ( !\d1|counterRG|Q\(2) & ( \d1|counterRG|Q[0]~DUPLICATE_q\ & ( \d1|counterRG|Q\(1) ) ) ) # ( \d1|counterRG|Q\(2) & ( 
-- !\d1|counterRG|Q[0]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111111111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counterRG|ALT_INV_Q\(1),
	datae => \d1|counterRG|ALT_INV_Q\(2),
	dataf => \d1|counterRG|ALT_INV_Q[0]~DUPLICATE_q\,
	combout => \d1|counterRG|Add0~1_combout\);

-- Location: FF_X10_Y6_N22
\d1|counterRG|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counterRG|Add0~1_combout\,
	sclr => \c1|ALT_INV_currState.Sgenerate~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counterRG|Q\(2));

-- Location: FF_X10_Y6_N1
\d1|counterRG|Q[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counterRG|Add0~0_combout\,
	sclr => \c1|ALT_INV_currState.Sgenerate~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counterRG|Q[1]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y6_N24
\c1|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector5~0_combout\ = ( \d1|counterRG|Q[0]~DUPLICATE_q\ & ( (\c1|currState.Sgenerate~q\ & (!\d1|counterRG|Q\(2) & (!\d1|counterRG|Q\(3) & !\d1|counterRG|Q[1]~DUPLICATE_q\))) ) ) # ( !\d1|counterRG|Q[0]~DUPLICATE_q\ & ( (\c1|currState.Sgenerate~q\ & 
-- (!\d1|counterRG|Q\(2) & !\d1|counterRG|Q\(3))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.Sgenerate~q\,
	datab => \d1|counterRG|ALT_INV_Q\(2),
	datac => \d1|counterRG|ALT_INV_Q\(3),
	datad => \d1|counterRG|ALT_INV_Q[1]~DUPLICATE_q\,
	dataf => \d1|counterRG|ALT_INV_Q[0]~DUPLICATE_q\,
	combout => \c1|Selector5~0_combout\);

-- Location: LABCELL_X13_Y6_N0
\c1|Selector5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector5~1_combout\ = ( \d1|counter1|Q\(12) & ( \c1|LessThan2~0_combout\ & ( ((\d1|counter1|Q\(14) & \c1|currState.SdrawStart~q\)) # (\c1|Selector5~0_combout\) ) ) ) # ( !\d1|counter1|Q\(12) & ( \c1|LessThan2~0_combout\ & ( ((\d1|counter1|Q\(14) & 
-- \c1|currState.SdrawStart~q\)) # (\c1|Selector5~0_combout\) ) ) ) # ( \d1|counter1|Q\(12) & ( !\c1|LessThan2~0_combout\ & ( ((\d1|counter1|Q\(14) & \c1|currState.SdrawStart~q\)) # (\c1|Selector5~0_combout\) ) ) ) # ( !\d1|counter1|Q\(12) & ( 
-- !\c1|LessThan2~0_combout\ & ( ((\d1|counter1|Q\(13) & (\d1|counter1|Q\(14) & \c1|currState.SdrawStart~q\))) # (\c1|Selector5~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111111000000111111111100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Q\(13),
	datab => \d1|counter1|ALT_INV_Q\(14),
	datac => \c1|ALT_INV_currState.SdrawStart~q\,
	datad => \c1|ALT_INV_Selector5~0_combout\,
	datae => \d1|counter1|ALT_INV_Q\(12),
	dataf => \c1|ALT_INV_LessThan2~0_combout\,
	combout => \c1|Selector5~1_combout\);

-- Location: FF_X13_Y6_N2
\c1|currState.Sgenerate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c1|Selector5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|currState.Sgenerate~q\);

-- Location: FF_X10_Y6_N29
\d1|counterRG|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counterRG|Q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counterRG|Q\(0));

-- Location: LABCELL_X10_Y6_N27
\d1|counterRG|Q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counterRG|Q~0_combout\ = (\c1|currState.Sgenerate~q\ & !\d1|counterRG|Q\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.Sgenerate~q\,
	datad => \d1|counterRG|ALT_INV_Q\(0),
	combout => \d1|counterRG|Q~0_combout\);

-- Location: FF_X10_Y6_N28
\d1|counterRG|Q[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counterRG|Q~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counterRG|Q[0]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y6_N0
\d1|counterRG|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counterRG|Add0~0_combout\ = ( !\d1|counterRG|Q\(1) & ( \d1|counterRG|Q[0]~DUPLICATE_q\ ) ) # ( \d1|counterRG|Q\(1) & ( !\d1|counterRG|Q[0]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \d1|counterRG|ALT_INV_Q\(1),
	dataf => \d1|counterRG|ALT_INV_Q[0]~DUPLICATE_q\,
	combout => \d1|counterRG|Add0~0_combout\);

-- Location: FF_X10_Y6_N2
\d1|counterRG|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counterRG|Add0~0_combout\,
	sclr => \c1|ALT_INV_currState.Sgenerate~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counterRG|Q\(1));

-- Location: LABCELL_X10_Y6_N48
\d1|counterRG|Add0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counterRG|Add0~2_combout\ = ( \d1|counterRG|Q\(3) & ( \d1|counterRG|Q\(2) & ( (!\d1|counterRG|Q\(1)) # (!\d1|counterRG|Q\(0)) ) ) ) # ( !\d1|counterRG|Q\(3) & ( \d1|counterRG|Q\(2) & ( (\d1|counterRG|Q\(1) & \d1|counterRG|Q\(0)) ) ) ) # ( 
-- \d1|counterRG|Q\(3) & ( !\d1|counterRG|Q\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000101000001011111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counterRG|ALT_INV_Q\(1),
	datac => \d1|counterRG|ALT_INV_Q\(0),
	datae => \d1|counterRG|ALT_INV_Q\(3),
	dataf => \d1|counterRG|ALT_INV_Q\(2),
	combout => \d1|counterRG|Add0~2_combout\);

-- Location: FF_X10_Y6_N50
\d1|counterRG|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counterRG|Add0~2_combout\,
	sclr => \c1|ALT_INV_currState.Sgenerate~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counterRG|Q\(3));

-- Location: LABCELL_X10_Y6_N9
\c1|nextState.SpreRead~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|nextState.SpreRead~0_combout\ = ( \d1|counterRG|Q\(1) & ( \d1|counterRG|Q\(2) & ( \c1|currState.Sgenerate~q\ ) ) ) # ( !\d1|counterRG|Q\(1) & ( \d1|counterRG|Q\(2) & ( \c1|currState.Sgenerate~q\ ) ) ) # ( \d1|counterRG|Q\(1) & ( !\d1|counterRG|Q\(2) & 
-- ( (\c1|currState.Sgenerate~q\ & ((\d1|counterRG|Q\(0)) # (\d1|counterRG|Q\(3)))) ) ) ) # ( !\d1|counterRG|Q\(1) & ( !\d1|counterRG|Q\(2) & ( (\d1|counterRG|Q\(3) & \c1|currState.Sgenerate~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counterRG|ALT_INV_Q\(3),
	datac => \c1|ALT_INV_currState.Sgenerate~q\,
	datad => \d1|counterRG|ALT_INV_Q\(0),
	datae => \d1|counterRG|ALT_INV_Q\(1),
	dataf => \d1|counterRG|ALT_INV_Q\(2),
	combout => \c1|nextState.SpreRead~0_combout\);

-- Location: FF_X10_Y6_N10
\c1|currState.SpreRead\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c1|nextState.SpreRead~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|currState.SpreRead~q\);

-- Location: LABCELL_X30_Y6_N15
\c1|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector6~0_combout\ = ( \c1|currState.SpreRead~q\ & ( \c1|LessThan0~5_combout\ ) ) # ( \c1|currState.SpreRead~q\ & ( !\c1|LessThan0~5_combout\ ) ) # ( !\c1|currState.SpreRead~q\ & ( !\c1|LessThan0~5_combout\ & ( \c1|currState.SdrawRandom~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_currState.SdrawRandom~q\,
	datae => \c1|ALT_INV_currState.SpreRead~q\,
	dataf => \c1|ALT_INV_LessThan0~5_combout\,
	combout => \c1|Selector6~0_combout\);

-- Location: FF_X30_Y6_N17
\c1|currState.SreadRandom\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c1|Selector6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|currState.SreadRandom~q\);

-- Location: MLABCELL_X15_Y7_N48
\ctf|Q[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctf|Q[0]~1_combout\ = ( \c1|currState.SreadRandom~q\ ) # ( !\c1|currState.SreadRandom~q\ & ( (!\c1|WideOr0~0_combout\) # ((!\c1|currState.Sreset~q\) # (!\c1|WideOr3~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111110111111101111111011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_WideOr0~0_combout\,
	datab => \c1|ALT_INV_currState.Sreset~q\,
	datac => \c1|ALT_INV_WideOr3~0_combout\,
	dataf => \c1|ALT_INV_currState.SreadRandom~q\,
	combout => \ctf|Q[0]~1_combout\);

-- Location: FF_X15_Y7_N5
\ctf|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ctf|Q~3_combout\,
	ena => \ctf|Q[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctf|Q\(0));

-- Location: FF_X15_Y7_N29
\ctf|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ctf|Q~4_combout\,
	ena => \ctf|Q[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctf|Q\(1));

-- Location: MLABCELL_X15_Y7_N27
\ctf|Q~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctf|Q~4_combout\ = ( \c1|WideOr0~0_combout\ & ( (\c1|currState.Sreset~q\ & (\c1|WideOr3~0_combout\ & (!\ctf|Q\(0) $ (!\ctf|Q\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000100000000100000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctf|ALT_INV_Q\(0),
	datab => \c1|ALT_INV_currState.Sreset~q\,
	datac => \c1|ALT_INV_WideOr3~0_combout\,
	datad => \ctf|ALT_INV_Q\(1),
	dataf => \c1|ALT_INV_WideOr0~0_combout\,
	combout => \ctf|Q~4_combout\);

-- Location: FF_X15_Y7_N28
\ctf|Q[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ctf|Q~4_combout\,
	ena => \ctf|Q[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctf|Q[1]~DUPLICATE_q\);

-- Location: FF_X15_Y7_N4
\ctf|Q[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ctf|Q~3_combout\,
	ena => \ctf|Q[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctf|Q[0]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y7_N6
\ctf|Q~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctf|Q~2_combout\ = ( \ctf|Q\(2) & ( \ctf|Q[1]~DUPLICATE_q\ & ( (\c1|WideOr0~0_combout\ & (\c1|WideOr3~0_combout\ & (!\ctf|Q\(0) & \c1|currState.Sreset~q\))) ) ) ) # ( !\ctf|Q\(2) & ( \ctf|Q[1]~DUPLICATE_q\ & ( (\c1|WideOr0~0_combout\ & 
-- (\c1|WideOr3~0_combout\ & (\ctf|Q\(0) & \c1|currState.Sreset~q\))) ) ) ) # ( \ctf|Q\(2) & ( !\ctf|Q[1]~DUPLICATE_q\ & ( (\c1|WideOr0~0_combout\ & (\c1|WideOr3~0_combout\ & \c1|currState.Sreset~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000100000000000000010000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_WideOr0~0_combout\,
	datab => \c1|ALT_INV_WideOr3~0_combout\,
	datac => \ctf|ALT_INV_Q\(0),
	datad => \c1|ALT_INV_currState.Sreset~q\,
	datae => \ctf|ALT_INV_Q\(2),
	dataf => \ctf|ALT_INV_Q[1]~DUPLICATE_q\,
	combout => \ctf|Q~2_combout\);

-- Location: FF_X15_Y7_N8
\ctf|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ctf|Q~2_combout\,
	ena => \ctf|Q[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctf|Q\(2));

-- Location: LABCELL_X12_Y2_N39
\c1|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Equal1~0_combout\ = ( \ctf|Q\(2) & ( (!\ctf|Q\(3) & (\ctf|Q[1]~DUPLICATE_q\ & \ctf|Q[0]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctf|ALT_INV_Q\(3),
	datac => \ctf|ALT_INV_Q[1]~DUPLICATE_q\,
	datad => \ctf|ALT_INV_Q[0]~DUPLICATE_q\,
	dataf => \ctf|ALT_INV_Q\(2),
	combout => \c1|Equal1~0_combout\);

-- Location: LABCELL_X11_Y3_N0
\prd1|cC|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~45_sumout\ = SUM(( \prd1|cC|counter\(0) ) + ( VCC ) + ( !VCC ))
-- \prd1|cC|Add0~46\ = CARRY(( \prd1|cC|counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \prd1|cC|ALT_INV_counter\(0),
	cin => GND,
	sumout => \prd1|cC|Add0~45_sumout\,
	cout => \prd1|cC|Add0~46\);

-- Location: LABCELL_X11_Y2_N33
\prd1|cC|counter[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|counter[0]~feeder_combout\ = ( \prd1|cC|Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \prd1|cC|ALT_INV_Add0~45_sumout\,
	combout => \prd1|cC|counter[0]~feeder_combout\);

-- Location: LABCELL_X11_Y3_N3
\prd1|cC|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~41_sumout\ = SUM(( \prd1|cC|counter\(1) ) + ( GND ) + ( \prd1|cC|Add0~46\ ))
-- \prd1|cC|Add0~42\ = CARRY(( \prd1|cC|counter\(1) ) + ( GND ) + ( \prd1|cC|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \prd1|cC|ALT_INV_counter\(1),
	cin => \prd1|cC|Add0~46\,
	sumout => \prd1|cC|Add0~41_sumout\,
	cout => \prd1|cC|Add0~42\);

-- Location: FF_X11_Y3_N5
\prd1|cC|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \prd1|cC|Add0~41_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(1));

-- Location: LABCELL_X11_Y3_N6
\prd1|cC|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~1_sumout\ = SUM(( \prd1|cC|counter\(2) ) + ( GND ) + ( \prd1|cC|Add0~42\ ))
-- \prd1|cC|Add0~2\ = CARRY(( \prd1|cC|counter\(2) ) + ( GND ) + ( \prd1|cC|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \prd1|cC|ALT_INV_counter\(2),
	cin => \prd1|cC|Add0~42\,
	sumout => \prd1|cC|Add0~1_sumout\,
	cout => \prd1|cC|Add0~2\);

-- Location: FF_X12_Y3_N50
\prd1|cC|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \prd1|cC|Add0~1_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(2));

-- Location: LABCELL_X11_Y3_N9
\prd1|cC|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~5_sumout\ = SUM(( \prd1|cC|counter\(3) ) + ( GND ) + ( \prd1|cC|Add0~2\ ))
-- \prd1|cC|Add0~6\ = CARRY(( \prd1|cC|counter\(3) ) + ( GND ) + ( \prd1|cC|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \prd1|cC|ALT_INV_counter\(3),
	cin => \prd1|cC|Add0~2\,
	sumout => \prd1|cC|Add0~5_sumout\,
	cout => \prd1|cC|Add0~6\);

-- Location: FF_X12_Y3_N20
\prd1|cC|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \prd1|cC|Add0~5_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(3));

-- Location: LABCELL_X11_Y3_N12
\prd1|cC|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~9_sumout\ = SUM(( \prd1|cC|counter\(4) ) + ( GND ) + ( \prd1|cC|Add0~6\ ))
-- \prd1|cC|Add0~10\ = CARRY(( \prd1|cC|counter\(4) ) + ( GND ) + ( \prd1|cC|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \prd1|cC|ALT_INV_counter\(4),
	cin => \prd1|cC|Add0~6\,
	sumout => \prd1|cC|Add0~9_sumout\,
	cout => \prd1|cC|Add0~10\);

-- Location: FF_X11_Y3_N13
\prd1|cC|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \prd1|cC|Add0~9_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(4));

-- Location: LABCELL_X11_Y3_N15
\prd1|cC|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~13_sumout\ = SUM(( \prd1|cC|counter\(5) ) + ( GND ) + ( \prd1|cC|Add0~10\ ))
-- \prd1|cC|Add0~14\ = CARRY(( \prd1|cC|counter\(5) ) + ( GND ) + ( \prd1|cC|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \prd1|cC|ALT_INV_counter\(5),
	cin => \prd1|cC|Add0~10\,
	sumout => \prd1|cC|Add0~13_sumout\,
	cout => \prd1|cC|Add0~14\);

-- Location: FF_X12_Y3_N23
\prd1|cC|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \prd1|cC|Add0~13_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(5));

-- Location: LABCELL_X11_Y3_N18
\prd1|cC|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~21_sumout\ = SUM(( \prd1|cC|counter\(6) ) + ( GND ) + ( \prd1|cC|Add0~14\ ))
-- \prd1|cC|Add0~22\ = CARRY(( \prd1|cC|counter\(6) ) + ( GND ) + ( \prd1|cC|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \prd1|cC|ALT_INV_counter\(6),
	cin => \prd1|cC|Add0~14\,
	sumout => \prd1|cC|Add0~21_sumout\,
	cout => \prd1|cC|Add0~22\);

-- Location: FF_X11_Y3_N19
\prd1|cC|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \prd1|cC|Add0~21_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(6));

-- Location: LABCELL_X11_Y3_N21
\prd1|cC|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~17_sumout\ = SUM(( \prd1|cC|counter\(7) ) + ( GND ) + ( \prd1|cC|Add0~22\ ))
-- \prd1|cC|Add0~18\ = CARRY(( \prd1|cC|counter\(7) ) + ( GND ) + ( \prd1|cC|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \prd1|cC|ALT_INV_counter\(7),
	cin => \prd1|cC|Add0~22\,
	sumout => \prd1|cC|Add0~17_sumout\,
	cout => \prd1|cC|Add0~18\);

-- Location: FF_X11_Y3_N22
\prd1|cC|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \prd1|cC|Add0~17_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(7));

-- Location: LABCELL_X11_Y3_N24
\prd1|cC|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~101_sumout\ = SUM(( \prd1|cC|counter\(8) ) + ( GND ) + ( \prd1|cC|Add0~18\ ))
-- \prd1|cC|Add0~102\ = CARRY(( \prd1|cC|counter\(8) ) + ( GND ) + ( \prd1|cC|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \prd1|cC|ALT_INV_counter\(8),
	cin => \prd1|cC|Add0~18\,
	sumout => \prd1|cC|Add0~101_sumout\,
	cout => \prd1|cC|Add0~102\);

-- Location: FF_X11_Y2_N53
\prd1|cC|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \prd1|cC|Add0~101_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(8));

-- Location: LABCELL_X11_Y3_N27
\prd1|cC|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~57_sumout\ = SUM(( \prd1|cC|counter\(9) ) + ( GND ) + ( \prd1|cC|Add0~102\ ))
-- \prd1|cC|Add0~58\ = CARRY(( \prd1|cC|counter\(9) ) + ( GND ) + ( \prd1|cC|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \prd1|cC|ALT_INV_counter\(9),
	cin => \prd1|cC|Add0~102\,
	sumout => \prd1|cC|Add0~57_sumout\,
	cout => \prd1|cC|Add0~58\);

-- Location: FF_X12_Y3_N59
\prd1|cC|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \prd1|cC|Add0~57_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(9));

-- Location: LABCELL_X11_Y3_N30
\prd1|cC|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~113_sumout\ = SUM(( \prd1|cC|counter\(10) ) + ( GND ) + ( \prd1|cC|Add0~58\ ))
-- \prd1|cC|Add0~114\ = CARRY(( \prd1|cC|counter\(10) ) + ( GND ) + ( \prd1|cC|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \prd1|cC|ALT_INV_counter\(10),
	cin => \prd1|cC|Add0~58\,
	sumout => \prd1|cC|Add0~113_sumout\,
	cout => \prd1|cC|Add0~114\);

-- Location: FF_X12_Y3_N2
\prd1|cC|counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \prd1|cC|Add0~113_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(10));

-- Location: LABCELL_X11_Y3_N33
\prd1|cC|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~69_sumout\ = SUM(( \prd1|cC|counter\(11) ) + ( GND ) + ( \prd1|cC|Add0~114\ ))
-- \prd1|cC|Add0~70\ = CARRY(( \prd1|cC|counter\(11) ) + ( GND ) + ( \prd1|cC|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \prd1|cC|ALT_INV_counter\(11),
	cin => \prd1|cC|Add0~114\,
	sumout => \prd1|cC|Add0~69_sumout\,
	cout => \prd1|cC|Add0~70\);

-- Location: FF_X12_Y3_N11
\prd1|cC|counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \prd1|cC|Add0~69_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(11));

-- Location: LABCELL_X11_Y3_N36
\prd1|cC|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~89_sumout\ = SUM(( \prd1|cC|counter\(12) ) + ( GND ) + ( \prd1|cC|Add0~70\ ))
-- \prd1|cC|Add0~90\ = CARRY(( \prd1|cC|counter\(12) ) + ( GND ) + ( \prd1|cC|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \prd1|cC|ALT_INV_counter\(12),
	cin => \prd1|cC|Add0~70\,
	sumout => \prd1|cC|Add0~89_sumout\,
	cout => \prd1|cC|Add0~90\);

-- Location: FF_X11_Y2_N44
\prd1|cC|counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \prd1|cC|Add0~89_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(12));

-- Location: LABCELL_X11_Y3_N39
\prd1|cC|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~49_sumout\ = SUM(( \prd1|cC|counter\(13) ) + ( GND ) + ( \prd1|cC|Add0~90\ ))
-- \prd1|cC|Add0~50\ = CARRY(( \prd1|cC|counter\(13) ) + ( GND ) + ( \prd1|cC|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \prd1|cC|ALT_INV_counter\(13),
	cin => \prd1|cC|Add0~90\,
	sumout => \prd1|cC|Add0~49_sumout\,
	cout => \prd1|cC|Add0~50\);

-- Location: FF_X11_Y3_N41
\prd1|cC|counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \prd1|cC|Add0~49_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(13));

-- Location: LABCELL_X11_Y3_N42
\prd1|cC|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~117_sumout\ = SUM(( \prd1|cC|counter\(14) ) + ( GND ) + ( \prd1|cC|Add0~50\ ))
-- \prd1|cC|Add0~118\ = CARRY(( \prd1|cC|counter\(14) ) + ( GND ) + ( \prd1|cC|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \prd1|cC|ALT_INV_counter\(14),
	cin => \prd1|cC|Add0~50\,
	sumout => \prd1|cC|Add0~117_sumout\,
	cout => \prd1|cC|Add0~118\);

-- Location: FF_X12_Y3_N44
\prd1|cC|counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \prd1|cC|Add0~117_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(14));

-- Location: LABCELL_X11_Y3_N45
\prd1|cC|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~65_sumout\ = SUM(( \prd1|cC|counter\(15) ) + ( GND ) + ( \prd1|cC|Add0~118\ ))
-- \prd1|cC|Add0~66\ = CARRY(( \prd1|cC|counter\(15) ) + ( GND ) + ( \prd1|cC|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \prd1|cC|ALT_INV_counter\(15),
	cin => \prd1|cC|Add0~118\,
	sumout => \prd1|cC|Add0~65_sumout\,
	cout => \prd1|cC|Add0~66\);

-- Location: FF_X11_Y3_N47
\prd1|cC|counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \prd1|cC|Add0~65_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(15));

-- Location: LABCELL_X11_Y3_N48
\prd1|cC|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~93_sumout\ = SUM(( \prd1|cC|counter\(16) ) + ( GND ) + ( \prd1|cC|Add0~66\ ))
-- \prd1|cC|Add0~94\ = CARRY(( \prd1|cC|counter\(16) ) + ( GND ) + ( \prd1|cC|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \prd1|cC|ALT_INV_counter\(16),
	cin => \prd1|cC|Add0~66\,
	sumout => \prd1|cC|Add0~93_sumout\,
	cout => \prd1|cC|Add0~94\);

-- Location: LABCELL_X11_Y2_N36
\prd1|cC|counter[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|counter[16]~feeder_combout\ = ( \prd1|cC|Add0~93_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \prd1|cC|ALT_INV_Add0~93_sumout\,
	combout => \prd1|cC|counter[16]~feeder_combout\);

-- Location: FF_X11_Y2_N38
\prd1|cC|counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \prd1|cC|counter[16]~feeder_combout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(16));

-- Location: LABCELL_X11_Y3_N51
\prd1|cC|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~53_sumout\ = SUM(( \prd1|cC|counter\(17) ) + ( GND ) + ( \prd1|cC|Add0~94\ ))
-- \prd1|cC|Add0~54\ = CARRY(( \prd1|cC|counter\(17) ) + ( GND ) + ( \prd1|cC|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \prd1|cC|ALT_INV_counter\(17),
	cin => \prd1|cC|Add0~94\,
	sumout => \prd1|cC|Add0~53_sumout\,
	cout => \prd1|cC|Add0~54\);

-- Location: FF_X12_Y3_N32
\prd1|cC|counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \prd1|cC|Add0~53_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(17));

-- Location: LABCELL_X11_Y3_N54
\prd1|cC|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~77_sumout\ = SUM(( \prd1|cC|counter\(18) ) + ( GND ) + ( \prd1|cC|Add0~54\ ))
-- \prd1|cC|Add0~78\ = CARRY(( \prd1|cC|counter\(18) ) + ( GND ) + ( \prd1|cC|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \prd1|cC|ALT_INV_counter\(18),
	cin => \prd1|cC|Add0~54\,
	sumout => \prd1|cC|Add0~77_sumout\,
	cout => \prd1|cC|Add0~78\);

-- Location: FF_X11_Y3_N56
\prd1|cC|counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \prd1|cC|Add0~77_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(18));

-- Location: LABCELL_X11_Y3_N57
\prd1|cC|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~25_sumout\ = SUM(( \prd1|cC|counter\(19) ) + ( GND ) + ( \prd1|cC|Add0~78\ ))
-- \prd1|cC|Add0~26\ = CARRY(( \prd1|cC|counter\(19) ) + ( GND ) + ( \prd1|cC|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \prd1|cC|ALT_INV_counter\(19),
	cin => \prd1|cC|Add0~78\,
	sumout => \prd1|cC|Add0~25_sumout\,
	cout => \prd1|cC|Add0~26\);

-- Location: LABCELL_X11_Y2_N30
\prd1|cC|counter[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|counter[19]~feeder_combout\ = ( \prd1|cC|Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \prd1|cC|ALT_INV_Add0~25_sumout\,
	combout => \prd1|cC|counter[19]~feeder_combout\);

-- Location: FF_X11_Y2_N32
\prd1|cC|counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \prd1|cC|counter[19]~feeder_combout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(19));

-- Location: LABCELL_X11_Y2_N0
\prd1|cC|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~97_sumout\ = SUM(( \prd1|cC|counter\(20) ) + ( GND ) + ( \prd1|cC|Add0~26\ ))
-- \prd1|cC|Add0~98\ = CARRY(( \prd1|cC|counter\(20) ) + ( GND ) + ( \prd1|cC|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \prd1|cC|ALT_INV_counter\(20),
	cin => \prd1|cC|Add0~26\,
	sumout => \prd1|cC|Add0~97_sumout\,
	cout => \prd1|cC|Add0~98\);

-- Location: FF_X11_Y2_N47
\prd1|cC|counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \prd1|cC|Add0~97_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(20));

-- Location: LABCELL_X11_Y2_N3
\prd1|cC|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~109_sumout\ = SUM(( \prd1|cC|counter\(21) ) + ( GND ) + ( \prd1|cC|Add0~98\ ))
-- \prd1|cC|Add0~110\ = CARRY(( \prd1|cC|counter\(21) ) + ( GND ) + ( \prd1|cC|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \prd1|cC|ALT_INV_counter\(21),
	cin => \prd1|cC|Add0~98\,
	sumout => \prd1|cC|Add0~109_sumout\,
	cout => \prd1|cC|Add0~110\);

-- Location: FF_X12_Y3_N8
\prd1|cC|counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \prd1|cC|Add0~109_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(21));

-- Location: LABCELL_X11_Y2_N6
\prd1|cC|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~85_sumout\ = SUM(( \prd1|cC|counter\(22) ) + ( GND ) + ( \prd1|cC|Add0~110\ ))
-- \prd1|cC|Add0~86\ = CARRY(( \prd1|cC|counter\(22) ) + ( GND ) + ( \prd1|cC|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \prd1|cC|ALT_INV_counter\(22),
	cin => \prd1|cC|Add0~110\,
	sumout => \prd1|cC|Add0~85_sumout\,
	cout => \prd1|cC|Add0~86\);

-- Location: LABCELL_X13_Y3_N24
\prd1|cC|counter[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|counter[22]~feeder_combout\ = ( \prd1|cC|Add0~85_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \prd1|cC|ALT_INV_Add0~85_sumout\,
	combout => \prd1|cC|counter[22]~feeder_combout\);

-- Location: FF_X13_Y3_N26
\prd1|cC|counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \prd1|cC|counter[22]~feeder_combout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(22));

-- Location: LABCELL_X11_Y2_N9
\prd1|cC|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~73_sumout\ = SUM(( \prd1|cC|counter\(23) ) + ( GND ) + ( \prd1|cC|Add0~86\ ))
-- \prd1|cC|Add0~74\ = CARRY(( \prd1|cC|counter\(23) ) + ( GND ) + ( \prd1|cC|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \prd1|cC|ALT_INV_counter\(23),
	cin => \prd1|cC|Add0~86\,
	sumout => \prd1|cC|Add0~73_sumout\,
	cout => \prd1|cC|Add0~74\);

-- Location: FF_X12_Y3_N47
\prd1|cC|counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \prd1|cC|Add0~73_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(23));

-- Location: LABCELL_X12_Y3_N12
\prd1|cC|Equal8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Equal8~1_combout\ = ( \prd1|cC|counter\(11) & ( (\prd1|cC|counter\(21) & (!\prd1|cC|counter\(15) & !\prd1|cC|counter\(23))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \prd1|cC|ALT_INV_counter\(21),
	datac => \prd1|cC|ALT_INV_counter\(15),
	datad => \prd1|cC|ALT_INV_counter\(23),
	dataf => \prd1|cC|ALT_INV_counter\(11),
	combout => \prd1|cC|Equal8~1_combout\);

-- Location: LABCELL_X11_Y2_N12
\prd1|cC|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~105_sumout\ = SUM(( \prd1|cC|counter\(24) ) + ( GND ) + ( \prd1|cC|Add0~74\ ))
-- \prd1|cC|Add0~106\ = CARRY(( \prd1|cC|counter\(24) ) + ( GND ) + ( \prd1|cC|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \prd1|cC|ALT_INV_counter\(24),
	cin => \prd1|cC|Add0~74\,
	sumout => \prd1|cC|Add0~105_sumout\,
	cout => \prd1|cC|Add0~106\);

-- Location: LABCELL_X11_Y2_N39
\prd1|cC|counter[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|counter[24]~feeder_combout\ = ( \prd1|cC|Add0~105_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \prd1|cC|ALT_INV_Add0~105_sumout\,
	combout => \prd1|cC|counter[24]~feeder_combout\);

-- Location: FF_X11_Y2_N41
\prd1|cC|counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \prd1|cC|counter[24]~feeder_combout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(24));

-- Location: LABCELL_X11_Y2_N15
\prd1|cC|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~61_sumout\ = SUM(( \prd1|cC|counter\(25) ) + ( GND ) + ( \prd1|cC|Add0~106\ ))
-- \prd1|cC|Add0~62\ = CARRY(( \prd1|cC|counter\(25) ) + ( GND ) + ( \prd1|cC|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \prd1|cC|ALT_INV_counter\(25),
	cin => \prd1|cC|Add0~106\,
	sumout => \prd1|cC|Add0~61_sumout\,
	cout => \prd1|cC|Add0~62\);

-- Location: FF_X11_Y2_N17
\prd1|cC|counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \prd1|cC|Add0~61_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(25));

-- Location: LABCELL_X12_Y3_N27
\prd1|cC|Equal8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Equal8~0_combout\ = ( !\prd1|cC|counter\(25) & ( (\prd1|cC|counter\(13) & (!\prd1|cC|counter\(17) & !\prd1|cC|counter\(9))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \prd1|cC|ALT_INV_counter\(13),
	datac => \prd1|cC|ALT_INV_counter\(17),
	datad => \prd1|cC|ALT_INV_counter\(9),
	dataf => \prd1|cC|ALT_INV_counter\(25),
	combout => \prd1|cC|Equal8~0_combout\);

-- Location: LABCELL_X12_Y3_N42
\prd1|cC|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Equal5~0_combout\ = ( !\prd1|cC|counter\(7) & ( !\prd1|cC|counter\(3) & ( (!\prd1|cC|counter\(5) & (!\prd1|cC|counter\(4) & (!\prd1|cC|counter\(2) & !\prd1|cC|counter\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \prd1|cC|ALT_INV_counter\(5),
	datab => \prd1|cC|ALT_INV_counter\(4),
	datac => \prd1|cC|ALT_INV_counter\(2),
	datad => \prd1|cC|ALT_INV_counter\(6),
	datae => \prd1|cC|ALT_INV_counter\(7),
	dataf => \prd1|cC|ALT_INV_counter\(3),
	combout => \prd1|cC|Equal5~0_combout\);

-- Location: LABCELL_X11_Y2_N18
\prd1|cC|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~81_sumout\ = SUM(( \prd1|cC|counter\(26) ) + ( GND ) + ( \prd1|cC|Add0~62\ ))
-- \prd1|cC|Add0~82\ = CARRY(( \prd1|cC|counter\(26) ) + ( GND ) + ( \prd1|cC|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \prd1|cC|ALT_INV_counter\(26),
	cin => \prd1|cC|Add0~62\,
	sumout => \prd1|cC|Add0~81_sumout\,
	cout => \prd1|cC|Add0~82\);

-- Location: FF_X12_Y3_N56
\prd1|cC|counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \prd1|cC|Add0~81_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(26));

-- Location: LABCELL_X11_Y2_N42
\prd1|cC|Equal9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Equal9~0_combout\ = ( !\prd1|cC|counter\(12) & ( \prd1|cC|counter\(8) & ( (\prd1|cC|counter\(20) & (\prd1|cC|counter\(16) & \prd1|cC|counter\(24))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \prd1|cC|ALT_INV_counter\(20),
	datac => \prd1|cC|ALT_INV_counter\(16),
	datad => \prd1|cC|ALT_INV_counter\(24),
	datae => \prd1|cC|ALT_INV_counter\(12),
	dataf => \prd1|cC|ALT_INV_counter\(8),
	combout => \prd1|cC|Equal9~0_combout\);

-- Location: LABCELL_X12_Y3_N30
\prd1|cC|Equal6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Equal6~0_combout\ = ( !\prd1|cC|counter\(22) & ( (!\prd1|cC|counter\(14) & \prd1|cC|counter\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \prd1|cC|ALT_INV_counter\(14),
	datac => \prd1|cC|ALT_INV_counter\(10),
	dataf => \prd1|cC|ALT_INV_counter\(22),
	combout => \prd1|cC|Equal6~0_combout\);

-- Location: LABCELL_X12_Y3_N18
\prd1|cC|Equal6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Equal6~1_combout\ = ( \prd1|cC|Equal5~1_combout\ & ( \prd1|cC|Equal6~0_combout\ & ( (!\prd1|cC|counter\(18) & (\prd1|cC|Equal5~0_combout\ & (!\prd1|cC|counter\(26) & \prd1|cC|Equal9~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \prd1|cC|ALT_INV_counter\(18),
	datab => \prd1|cC|ALT_INV_Equal5~0_combout\,
	datac => \prd1|cC|ALT_INV_counter\(26),
	datad => \prd1|cC|ALT_INV_Equal9~0_combout\,
	datae => \prd1|cC|ALT_INV_Equal5~1_combout\,
	dataf => \prd1|cC|ALT_INV_Equal6~0_combout\,
	combout => \prd1|cC|Equal6~1_combout\);

-- Location: LABCELL_X12_Y3_N0
\prd1|cC|Equal8~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Equal8~2_combout\ = ( \prd1|cC|Equal6~1_combout\ & ( (\prd1|cC|Equal8~1_combout\ & \prd1|cC|Equal8~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \prd1|cC|ALT_INV_Equal8~1_combout\,
	datac => \prd1|cC|ALT_INV_Equal8~0_combout\,
	dataf => \prd1|cC|ALT_INV_Equal6~1_combout\,
	combout => \prd1|cC|Equal8~2_combout\);

-- Location: LABCELL_X12_Y3_N48
\prd1|cC|Equal6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Equal6~2_combout\ = ( \prd1|cC|counter\(25) & ( (\prd1|cC|counter\(9) & (\prd1|cC|counter\(17) & !\prd1|cC|counter\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \prd1|cC|ALT_INV_counter\(9),
	datab => \prd1|cC|ALT_INV_counter\(17),
	datac => \prd1|cC|ALT_INV_counter\(13),
	dataf => \prd1|cC|ALT_INV_counter\(25),
	combout => \prd1|cC|Equal6~2_combout\);

-- Location: LABCELL_X12_Y3_N6
\prd1|cC|Equal6~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Equal6~3_combout\ = ( !\prd1|cC|counter\(11) & ( (\prd1|cC|counter\(15) & (\prd1|cC|counter\(23) & (\prd1|cC|Equal6~2_combout\ & !\prd1|cC|counter\(21)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \prd1|cC|ALT_INV_counter\(15),
	datab => \prd1|cC|ALT_INV_counter\(23),
	datac => \prd1|cC|ALT_INV_Equal6~2_combout\,
	datad => \prd1|cC|ALT_INV_counter\(21),
	dataf => \prd1|cC|ALT_INV_counter\(11),
	combout => \prd1|cC|Equal6~3_combout\);

-- Location: LABCELL_X12_Y3_N54
\prd1|cC|Equal5~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Equal5~2_combout\ = ( \prd1|cC|counter\(26) & ( \prd1|cC|counter\(22) & ( (\prd1|cC|counter\(18) & (\prd1|cC|counter\(23) & (\prd1|cC|counter\(15) & !\prd1|cC|counter\(11)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \prd1|cC|ALT_INV_counter\(18),
	datab => \prd1|cC|ALT_INV_counter\(23),
	datac => \prd1|cC|ALT_INV_counter\(15),
	datad => \prd1|cC|ALT_INV_counter\(11),
	datae => \prd1|cC|ALT_INV_counter\(26),
	dataf => \prd1|cC|ALT_INV_counter\(22),
	combout => \prd1|cC|Equal5~2_combout\);

-- Location: LABCELL_X11_Y2_N51
\prd1|cC|Equal5~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Equal5~3_combout\ = ( !\prd1|cC|counter\(8) & ( \prd1|cC|counter\(12) & ( (!\prd1|cC|counter\(20) & (!\prd1|cC|counter\(24) & !\prd1|cC|counter\(16))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \prd1|cC|ALT_INV_counter\(20),
	datac => \prd1|cC|ALT_INV_counter\(24),
	datad => \prd1|cC|ALT_INV_counter\(16),
	datae => \prd1|cC|ALT_INV_counter\(8),
	dataf => \prd1|cC|ALT_INV_counter\(12),
	combout => \prd1|cC|Equal5~3_combout\);

-- Location: LABCELL_X12_Y3_N33
\prd1|cC|Equal5~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Equal5~4_combout\ = ( !\prd1|cC|counter\(21) & ( (!\prd1|cC|counter\(14) & \prd1|cC|counter\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \prd1|cC|ALT_INV_counter\(14),
	datad => \prd1|cC|ALT_INV_counter\(10),
	dataf => \prd1|cC|ALT_INV_counter\(21),
	combout => \prd1|cC|Equal5~4_combout\);

-- Location: LABCELL_X12_Y3_N39
\prd1|cC|Equal5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Equal5~5_combout\ = ( \prd1|cC|Equal5~3_combout\ & ( \prd1|cC|Equal5~4_combout\ & ( (\prd1|cC|Equal5~1_combout\ & (\prd1|cC|Equal5~2_combout\ & (\prd1|cC|Equal5~0_combout\ & \prd1|cC|Equal8~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \prd1|cC|ALT_INV_Equal5~1_combout\,
	datab => \prd1|cC|ALT_INV_Equal5~2_combout\,
	datac => \prd1|cC|ALT_INV_Equal5~0_combout\,
	datad => \prd1|cC|ALT_INV_Equal8~0_combout\,
	datae => \prd1|cC|ALT_INV_Equal5~3_combout\,
	dataf => \prd1|cC|ALT_INV_Equal5~4_combout\,
	combout => \prd1|cC|Equal5~5_combout\);

-- Location: LABCELL_X12_Y2_N21
\prd1|cC|counter[11]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|counter[11]~0_combout\ = ( \prd1|cC|Equal5~5_combout\ & ( \SW[0]~input_o\ & ( (!\SW[2]~input_o\ & (\prd1|cC|Equal6~3_combout\ & (\SW[1]~input_o\ & \prd1|cC|Equal6~1_combout\))) ) ) ) # ( !\prd1|cC|Equal5~5_combout\ & ( \SW[0]~input_o\ & ( 
-- (!\SW[2]~input_o\ & (\prd1|cC|Equal6~3_combout\ & (\SW[1]~input_o\ & \prd1|cC|Equal6~1_combout\))) ) ) ) # ( \prd1|cC|Equal5~5_combout\ & ( !\SW[0]~input_o\ & ( (!\SW[2]~input_o\ & \SW[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \prd1|cC|ALT_INV_Equal6~3_combout\,
	datac => \ALT_INV_SW[1]~input_o\,
	datad => \prd1|cC|ALT_INV_Equal6~1_combout\,
	datae => \prd1|cC|ALT_INV_Equal5~5_combout\,
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \prd1|cC|counter[11]~0_combout\);

-- Location: LABCELL_X12_Y3_N24
\prd1|cC|Equal7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Equal7~0_combout\ = ( \prd1|cC|counter\(22) & ( (\prd1|cC|counter\(14) & (!\prd1|cC|counter\(10) & \prd1|cC|Equal5~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \prd1|cC|ALT_INV_counter\(14),
	datac => \prd1|cC|ALT_INV_counter\(10),
	datad => \prd1|cC|ALT_INV_Equal5~3_combout\,
	dataf => \prd1|cC|ALT_INV_counter\(22),
	combout => \prd1|cC|Equal7~0_combout\);

-- Location: LABCELL_X12_Y3_N15
\prd1|cC|Equal6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Equal6~5_combout\ = ( !\prd1|cC|counter\(18) & ( (!\prd1|cC|counter\(26) & (\prd1|cC|Equal5~0_combout\ & \prd1|cC|Equal5~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \prd1|cC|ALT_INV_counter\(26),
	datac => \prd1|cC|ALT_INV_Equal5~0_combout\,
	datad => \prd1|cC|ALT_INV_Equal5~1_combout\,
	dataf => \prd1|cC|ALT_INV_counter\(18),
	combout => \prd1|cC|Equal6~5_combout\);

-- Location: LABCELL_X12_Y3_N3
\prd1|cC|Equal7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Equal7~1_combout\ = ( \prd1|cC|Equal6~5_combout\ & ( (\prd1|cC|Equal7~0_combout\ & (\prd1|cC|Equal8~1_combout\ & \prd1|cC|Equal6~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \prd1|cC|ALT_INV_Equal7~0_combout\,
	datab => \prd1|cC|ALT_INV_Equal8~1_combout\,
	datad => \prd1|cC|ALT_INV_Equal6~2_combout\,
	dataf => \prd1|cC|ALT_INV_Equal6~5_combout\,
	combout => \prd1|cC|Equal7~1_combout\);

-- Location: LABCELL_X12_Y2_N33
\prd1|cC|counter[11]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|counter[11]~1_combout\ = ( !\SW[0]~input_o\ & ( (((\SW[2]~input_o\ & (\prd1|cC|Equal7~1_combout\ & !\SW[1]~input_o\))) # (\prd1|cC|counter[11]~0_combout\)) # (\prd1|cC|Equal9~2_combout\) ) ) # ( \SW[0]~input_o\ & ( (((\SW[2]~input_o\ & 
-- (\prd1|cC|Equal8~2_combout\ & !\SW[1]~input_o\))) # (\prd1|cC|counter[11]~0_combout\)) # (\prd1|cC|Equal9~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011011100110011001101110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datab => \prd1|cC|ALT_INV_Equal9~2_combout\,
	datac => \prd1|cC|ALT_INV_Equal8~2_combout\,
	datad => \ALT_INV_SW[1]~input_o\,
	datae => \ALT_INV_SW[0]~input_o\,
	dataf => \prd1|cC|ALT_INV_counter[11]~0_combout\,
	datag => \prd1|cC|ALT_INV_Equal7~1_combout\,
	combout => \prd1|cC|counter[11]~1_combout\);

-- Location: FF_X11_Y2_N35
\prd1|cC|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \prd1|cC|counter[0]~feeder_combout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(0));

-- Location: LABCELL_X11_Y2_N21
\prd1|cC|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~29_sumout\ = SUM(( \prd1|cC|counter\(27) ) + ( GND ) + ( \prd1|cC|Add0~82\ ))
-- \prd1|cC|Add0~30\ = CARRY(( \prd1|cC|counter\(27) ) + ( GND ) + ( \prd1|cC|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \prd1|cC|ALT_INV_counter\(27),
	cin => \prd1|cC|Add0~82\,
	sumout => \prd1|cC|Add0~29_sumout\,
	cout => \prd1|cC|Add0~30\);

-- Location: FF_X11_Y2_N56
\prd1|cC|counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \prd1|cC|Add0~29_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(27));

-- Location: LABCELL_X11_Y2_N24
\prd1|cC|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~37_sumout\ = SUM(( \prd1|cC|counter\(28) ) + ( GND ) + ( \prd1|cC|Add0~30\ ))
-- \prd1|cC|Add0~38\ = CARRY(( \prd1|cC|counter\(28) ) + ( GND ) + ( \prd1|cC|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \prd1|cC|ALT_INV_counter\(28),
	cin => \prd1|cC|Add0~30\,
	sumout => \prd1|cC|Add0~37_sumout\,
	cout => \prd1|cC|Add0~38\);

-- Location: FF_X11_Y2_N50
\prd1|cC|counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \prd1|cC|Add0~37_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(28));

-- Location: LABCELL_X11_Y2_N27
\prd1|cC|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Add0~33_sumout\ = SUM(( \prd1|cC|counter\(29) ) + ( GND ) + ( \prd1|cC|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \prd1|cC|ALT_INV_counter\(29),
	cin => \prd1|cC|Add0~38\,
	sumout => \prd1|cC|Add0~33_sumout\);

-- Location: FF_X11_Y2_N59
\prd1|cC|counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \prd1|cC|Add0~33_sumout\,
	sclr => \prd1|cC|counter[11]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cC|counter\(29));

-- Location: LABCELL_X11_Y2_N57
\prd1|cC|Equal5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Equal5~1_combout\ = ( !\prd1|cC|counter\(29) & ( !\prd1|cC|counter\(28) & ( (!\prd1|cC|counter\(0) & (!\prd1|cC|counter\(19) & (!\prd1|cC|counter\(1) & !\prd1|cC|counter\(27)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \prd1|cC|ALT_INV_counter\(0),
	datab => \prd1|cC|ALT_INV_counter\(19),
	datac => \prd1|cC|ALT_INV_counter\(1),
	datad => \prd1|cC|ALT_INV_counter\(27),
	datae => \prd1|cC|ALT_INV_counter\(29),
	dataf => \prd1|cC|ALT_INV_counter\(28),
	combout => \prd1|cC|Equal5~1_combout\);

-- Location: LABCELL_X12_Y3_N51
\prd1|cC|Equal9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Equal9~1_combout\ = ( \prd1|cC|counter\(14) & ( (\prd1|cC|counter\(21) & !\prd1|cC|counter\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \prd1|cC|ALT_INV_counter\(21),
	datad => \prd1|cC|ALT_INV_counter\(10),
	dataf => \prd1|cC|ALT_INV_counter\(14),
	combout => \prd1|cC|Equal9~1_combout\);

-- Location: LABCELL_X12_Y3_N36
\prd1|cC|Equal9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Equal9~2_combout\ = ( \prd1|cC|Equal9~0_combout\ & ( \prd1|cC|Equal9~1_combout\ & ( (\prd1|cC|Equal5~1_combout\ & (\prd1|cC|Equal5~2_combout\ & (\prd1|cC|Equal8~0_combout\ & \prd1|cC|Equal5~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \prd1|cC|ALT_INV_Equal5~1_combout\,
	datab => \prd1|cC|ALT_INV_Equal5~2_combout\,
	datac => \prd1|cC|ALT_INV_Equal8~0_combout\,
	datad => \prd1|cC|ALT_INV_Equal5~0_combout\,
	datae => \prd1|cC|ALT_INV_Equal9~0_combout\,
	dataf => \prd1|cC|ALT_INV_Equal9~1_combout\,
	combout => \prd1|cC|Equal9~2_combout\);

-- Location: LABCELL_X12_Y3_N9
\prd1|cC|Equal6~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Equal6~4_combout\ = ( \prd1|cC|Equal6~3_combout\ & ( \prd1|cC|Equal6~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \prd1|cC|ALT_INV_Equal6~1_combout\,
	dataf => \prd1|cC|ALT_INV_Equal6~3_combout\,
	combout => \prd1|cC|Equal6~4_combout\);

-- Location: LABCELL_X12_Y2_N48
\prd1|cC|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Mux0~0_combout\ = ( !\prd1|cC|Equal5~5_combout\ & ( \prd1|cC|Equal6~4_combout\ & ( !\SW[0]~input_o\ ) ) ) # ( \prd1|cC|Equal5~5_combout\ & ( !\prd1|cC|Equal6~4_combout\ & ( \SW[0]~input_o\ ) ) ) # ( !\prd1|cC|Equal5~5_combout\ & ( 
-- !\prd1|cC|Equal6~4_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000011110000111111110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[0]~input_o\,
	datae => \prd1|cC|ALT_INV_Equal5~5_combout\,
	dataf => \prd1|cC|ALT_INV_Equal6~4_combout\,
	combout => \prd1|cC|Mux0~0_combout\);

-- Location: LABCELL_X12_Y2_N36
\prd1|cC|Mux0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Mux0~1_combout\ = ( \prd1|cC|Mux0~0_combout\ & ( (!\prd1|cC|Equal9~2_combout\) # (\SW[1]~input_o\) ) ) # ( !\prd1|cC|Mux0~0_combout\ & ( (!\SW[1]~input_o\ & !\prd1|cC|Equal9~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_SW[1]~input_o\,
	datad => \prd1|cC|ALT_INV_Equal9~2_combout\,
	dataf => \prd1|cC|ALT_INV_Mux0~0_combout\,
	combout => \prd1|cC|Mux0~1_combout\);

-- Location: LABCELL_X12_Y2_N3
\prd1|cC|Mux0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Mux0~2_combout\ = ( \SW[0]~input_o\ & ( !\prd1|cC|Equal8~2_combout\ ) ) # ( !\SW[0]~input_o\ & ( !\prd1|cC|Equal7~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \prd1|cC|ALT_INV_Equal7~1_combout\,
	datad => \prd1|cC|ALT_INV_Equal8~2_combout\,
	dataf => \ALT_INV_SW[0]~input_o\,
	combout => \prd1|cC|Mux0~2_combout\);

-- Location: LABCELL_X12_Y2_N15
\prd1|cC|Mux0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Mux0~3_combout\ = ( \SW[1]~input_o\ & ( !\prd1|cC|Equal9~2_combout\ ) ) # ( !\SW[1]~input_o\ & ( \prd1|cC|Mux0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \prd1|cC|ALT_INV_Equal9~2_combout\,
	datad => \prd1|cC|ALT_INV_Mux0~2_combout\,
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \prd1|cC|Mux0~3_combout\);

-- Location: LABCELL_X12_Y2_N24
\prd1|cC|Mux0\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cC|Mux0~combout\ = LCELL(( \prd1|cC|Mux0~3_combout\ & ( (!\SW[2]~input_o\ & !\prd1|cC|Mux0~1_combout\) ) ) # ( !\prd1|cC|Mux0~3_combout\ & ( (!\prd1|cC|Mux0~1_combout\) # (\SW[2]~input_o\) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111111110101010110101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[2]~input_o\,
	datad => \prd1|cC|ALT_INV_Mux0~1_combout\,
	dataf => \prd1|cC|ALT_INV_Mux0~3_combout\,
	combout => \prd1|cC|Mux0~combout\);

-- Location: LABCELL_X12_Y2_N0
\c1|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector7~0_combout\ = ( \c1|currState.SreadRandom~q\ ) # ( !\c1|currState.SreadRandom~q\ & ( (!\prd1|cC|Mux0~combout\ & \c1|currState.SpauseRandom~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \prd1|cC|ALT_INV_Mux0~combout\,
	datad => \c1|ALT_INV_currState.SpauseRandom~q\,
	dataf => \c1|ALT_INV_currState.SreadRandom~q\,
	combout => \c1|Selector7~0_combout\);

-- Location: FF_X12_Y2_N2
\c1|currState.SpauseRandom\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c1|Selector7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|currState.SpauseRandom~q\);

-- Location: LABCELL_X12_Y2_N12
\c1|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector8~0_combout\ = ( \prd1|cC|Mux0~combout\ & ( (!\c1|LessThan0~5_combout\ & (!\c1|Equal1~0_combout\ & (\c1|currState.SpauseRandom~q\))) # (\c1|LessThan0~5_combout\ & (((!\c1|Equal1~0_combout\ & \c1|currState.SpauseRandom~q\)) # 
-- (\c1|currState.SdrawRandom~q\))) ) ) # ( !\prd1|cC|Mux0~combout\ & ( (\c1|LessThan0~5_combout\ & \c1|currState.SdrawRandom~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_LessThan0~5_combout\,
	datab => \c1|ALT_INV_Equal1~0_combout\,
	datac => \c1|ALT_INV_currState.SpauseRandom~q\,
	datad => \c1|ALT_INV_currState.SdrawRandom~q\,
	dataf => \prd1|cC|ALT_INV_Mux0~combout\,
	combout => \c1|Selector8~0_combout\);

-- Location: FF_X12_Y2_N14
\c1|currState.SdrawRandom\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c1|Selector8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|currState.SdrawRandom~q\);

-- Location: LABCELL_X30_Y6_N0
\c1|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|WideOr1~0_combout\ = ( !\c1|currState.SdrawRandom~q\ & ( (!\c1|currState.SdrawResult~q\ & !\c1|currState.SdrawInput~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_currState.SdrawResult~q\,
	datad => \c1|ALT_INV_currState.SdrawInput~q\,
	dataf => \c1|ALT_INV_currState.SdrawRandom~q\,
	combout => \c1|WideOr1~0_combout\);

-- Location: LABCELL_X29_Y6_N48
\c1|WideOr20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|WideOr20~0_combout\ = ( \c1|WideOr1~0_combout\ & ( !\c1|currState.SdrawStart~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \c1|ALT_INV_WideOr1~0_combout\,
	dataf => \c1|ALT_INV_currState.SdrawStart~q\,
	combout => \c1|WideOr20~0_combout\);

-- Location: MLABCELL_X8_Y7_N33
\c1|WideOr20\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|WideOr20~combout\ = ( !\c1|currState.SdrawBlack~q\ & ( (!\c1|currState.SresetDraw~q\ & \c1|WideOr20~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SresetDraw~q\,
	datad => \c1|ALT_INV_WideOr20~0_combout\,
	dataf => \c1|ALT_INV_currState.SdrawBlack~q\,
	combout => \c1|WideOr20~combout\);

-- Location: FF_X15_Y8_N1
\d1|counter1|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Add0~57_sumout\,
	sclr => \c1|WideOr20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Q\(0));

-- Location: MLABCELL_X15_Y8_N3
\d1|counter1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Add0~9_sumout\ = SUM(( \d1|counter1|Q\(1) ) + ( GND ) + ( \d1|counter1|Add0~58\ ))
-- \d1|counter1|Add0~10\ = CARRY(( \d1|counter1|Q\(1) ) + ( GND ) + ( \d1|counter1|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|ALT_INV_Q\(1),
	cin => \d1|counter1|Add0~58\,
	sumout => \d1|counter1|Add0~9_sumout\,
	cout => \d1|counter1|Add0~10\);

-- Location: FF_X15_Y8_N4
\d1|counter1|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Add0~9_sumout\,
	sclr => \c1|WideOr20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Q\(1));

-- Location: MLABCELL_X15_Y8_N6
\d1|counter1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Add0~5_sumout\ = SUM(( \d1|counter1|Q\(2) ) + ( GND ) + ( \d1|counter1|Add0~10\ ))
-- \d1|counter1|Add0~6\ = CARRY(( \d1|counter1|Q\(2) ) + ( GND ) + ( \d1|counter1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|ALT_INV_Q\(2),
	cin => \d1|counter1|Add0~10\,
	sumout => \d1|counter1|Add0~5_sumout\,
	cout => \d1|counter1|Add0~6\);

-- Location: FF_X15_Y8_N8
\d1|counter1|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Add0~5_sumout\,
	sclr => \c1|WideOr20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Q\(2));

-- Location: MLABCELL_X15_Y8_N9
\d1|counter1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Add0~13_sumout\ = SUM(( \d1|counter1|Q\(3) ) + ( GND ) + ( \d1|counter1|Add0~6\ ))
-- \d1|counter1|Add0~14\ = CARRY(( \d1|counter1|Q\(3) ) + ( GND ) + ( \d1|counter1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|ALT_INV_Q\(3),
	cin => \d1|counter1|Add0~6\,
	sumout => \d1|counter1|Add0~13_sumout\,
	cout => \d1|counter1|Add0~14\);

-- Location: FF_X15_Y8_N10
\d1|counter1|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Add0~13_sumout\,
	sclr => \c1|WideOr20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Q\(3));

-- Location: MLABCELL_X15_Y8_N12
\d1|counter1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Add0~17_sumout\ = SUM(( \d1|counter1|Q\(4) ) + ( GND ) + ( \d1|counter1|Add0~14\ ))
-- \d1|counter1|Add0~18\ = CARRY(( \d1|counter1|Q\(4) ) + ( GND ) + ( \d1|counter1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|ALT_INV_Q\(4),
	cin => \d1|counter1|Add0~14\,
	sumout => \d1|counter1|Add0~17_sumout\,
	cout => \d1|counter1|Add0~18\);

-- Location: FF_X15_Y8_N13
\d1|counter1|Q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Add0~17_sumout\,
	sclr => \c1|WideOr20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Q\(4));

-- Location: MLABCELL_X15_Y8_N15
\d1|counter1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Add0~21_sumout\ = SUM(( \d1|counter1|Q\(5) ) + ( GND ) + ( \d1|counter1|Add0~18\ ))
-- \d1|counter1|Add0~22\ = CARRY(( \d1|counter1|Q\(5) ) + ( GND ) + ( \d1|counter1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|ALT_INV_Q\(5),
	cin => \d1|counter1|Add0~18\,
	sumout => \d1|counter1|Add0~21_sumout\,
	cout => \d1|counter1|Add0~22\);

-- Location: FF_X15_Y8_N17
\d1|counter1|Q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Add0~21_sumout\,
	sclr => \c1|WideOr20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Q\(5));

-- Location: MLABCELL_X15_Y8_N18
\d1|counter1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Add0~25_sumout\ = SUM(( \d1|counter1|Q\(6) ) + ( GND ) + ( \d1|counter1|Add0~22\ ))
-- \d1|counter1|Add0~26\ = CARRY(( \d1|counter1|Q\(6) ) + ( GND ) + ( \d1|counter1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|ALT_INV_Q\(6),
	cin => \d1|counter1|Add0~22\,
	sumout => \d1|counter1|Add0~25_sumout\,
	cout => \d1|counter1|Add0~26\);

-- Location: MLABCELL_X15_Y8_N48
\d1|counter1|Q[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Q[6]~feeder_combout\ = ( \d1|counter1|Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \d1|counter1|ALT_INV_Add0~25_sumout\,
	combout => \d1|counter1|Q[6]~feeder_combout\);

-- Location: FF_X15_Y8_N50
\d1|counter1|Q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Q[6]~feeder_combout\,
	sclr => \c1|WideOr20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Q\(6));

-- Location: MLABCELL_X15_Y8_N21
\d1|counter1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Add0~1_sumout\ = SUM(( \d1|counter1|Q\(7) ) + ( GND ) + ( \d1|counter1|Add0~26\ ))
-- \d1|counter1|Add0~2\ = CARRY(( \d1|counter1|Q\(7) ) + ( GND ) + ( \d1|counter1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Q\(7),
	cin => \d1|counter1|Add0~26\,
	sumout => \d1|counter1|Add0~1_sumout\,
	cout => \d1|counter1|Add0~2\);

-- Location: FF_X15_Y8_N53
\d1|counter1|Q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|counter1|Add0~1_sumout\,
	sclr => \c1|WideOr20~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Q\(7));

-- Location: MLABCELL_X15_Y8_N24
\d1|counter1|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Add0~49_sumout\ = SUM(( \d1|counter1|Q\(8) ) + ( GND ) + ( \d1|counter1|Add0~2\ ))
-- \d1|counter1|Add0~50\ = CARRY(( \d1|counter1|Q\(8) ) + ( GND ) + ( \d1|counter1|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|ALT_INV_Q\(8),
	cin => \d1|counter1|Add0~2\,
	sumout => \d1|counter1|Add0~49_sumout\,
	cout => \d1|counter1|Add0~50\);

-- Location: MLABCELL_X15_Y8_N54
\d1|counter1|Q[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Q[8]~feeder_combout\ = ( \d1|counter1|Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \d1|counter1|ALT_INV_Add0~49_sumout\,
	combout => \d1|counter1|Q[8]~feeder_combout\);

-- Location: FF_X15_Y8_N56
\d1|counter1|Q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Q[8]~feeder_combout\,
	sclr => \c1|WideOr20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Q\(8));

-- Location: FF_X11_Y8_N56
\d1|counter1|Q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|counter1|Add0~53_sumout\,
	sclr => \c1|WideOr20~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Q\(9));

-- Location: LABCELL_X13_Y6_N57
\c1|LessThan0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|LessThan0~4_combout\ = ( \d1|counter1|Q\(12) & ( \d1|counter1|Q\(8) & ( (\d1|counter1|Q\(9) & (\d1|counter1|Q\(11) & \d1|counter1|Q\(10))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Q\(9),
	datab => \d1|counter1|ALT_INV_Q\(11),
	datac => \d1|counter1|ALT_INV_Q\(10),
	datae => \d1|counter1|ALT_INV_Q\(12),
	dataf => \d1|counter1|ALT_INV_Q\(8),
	combout => \c1|LessThan0~4_combout\);

-- Location: LABCELL_X12_Y6_N57
\c1|LessThan0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|LessThan0~5_combout\ = ( \c1|LessThan5~0_combout\ & ( (!\c1|LessThan0~4_combout\) # ((!\d1|counter1|Q\(7) & !\c1|LessThan0~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111100110011001111110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c1|ALT_INV_LessThan0~4_combout\,
	datac => \d1|counter1|ALT_INV_Q\(7),
	datad => \c1|ALT_INV_LessThan0~3_combout\,
	dataf => \c1|ALT_INV_LessThan5~0_combout\,
	combout => \c1|LessThan0~5_combout\);

-- Location: LABCELL_X12_Y6_N6
\c1|Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector2~1_combout\ = ( \c1|currState.SgetLevel~q\ & ( \c1|nextState~0_combout\ & ( (((!\c1|LessThan0~5_combout\ & \c1|currState.SresetDraw~q\)) # (\c1|currState.ScheckLevel~q\)) # (\c1|Selector2~0_combout\) ) ) ) # ( !\c1|currState.SgetLevel~q\ & ( 
-- \c1|nextState~0_combout\ & ( ((!\c1|LessThan0~5_combout\ & \c1|currState.SresetDraw~q\)) # (\c1|currState.ScheckLevel~q\) ) ) ) # ( \c1|currState.SgetLevel~q\ & ( !\c1|nextState~0_combout\ & ( ((!\c1|LessThan0~5_combout\ & \c1|currState.SresetDraw~q\)) # 
-- (\c1|Selector2~0_combout\) ) ) ) # ( !\c1|currState.SgetLevel~q\ & ( !\c1|nextState~0_combout\ & ( (!\c1|LessThan0~5_combout\ & \c1|currState.SresetDraw~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010101011101110100001111110011110101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Selector2~0_combout\,
	datab => \c1|ALT_INV_LessThan0~5_combout\,
	datac => \c1|ALT_INV_currState.ScheckLevel~q\,
	datad => \c1|ALT_INV_currState.SresetDraw~q\,
	datae => \c1|ALT_INV_currState.SgetLevel~q\,
	dataf => \c1|ALT_INV_nextState~0_combout\,
	combout => \c1|Selector2~1_combout\);

-- Location: FF_X12_Y6_N8
\c1|currState.SgetLevel\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c1|Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|currState.SgetLevel~q\);

-- Location: LABCELL_X12_Y6_N24
\c1|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector0~0_combout\ = ( \KEY[0]~input_o\ & ( (!\KEY[3]~input_o\) # (\c1|currState.Sreset~q\) ) ) # ( !\KEY[0]~input_o\ & ( (!\KEY[3]~input_o\) # ((!\c1|currState.SgetLevel~q\ & \c1|currState.Sreset~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011101110101010101110111010101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[3]~input_o\,
	datab => \c1|ALT_INV_currState.SgetLevel~q\,
	datad => \c1|ALT_INV_currState.Sreset~q\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \c1|Selector0~0_combout\);

-- Location: FF_X12_Y6_N26
\c1|currState.Sreset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c1|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|currState.Sreset~q\);

-- Location: MLABCELL_X15_Y7_N51
\rg|counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|counter~0_combout\ = ( \c1|WideOr3~0_combout\ & ( (\c1|WideOr0~0_combout\ & (\c1|currState.Sreset~q\ & !\rg|counter\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_WideOr0~0_combout\,
	datac => \c1|ALT_INV_currState.Sreset~q\,
	datad => \rg|ALT_INV_counter\(0),
	dataf => \c1|ALT_INV_WideOr3~0_combout\,
	combout => \rg|counter~0_combout\);

-- Location: MLABCELL_X15_Y7_N54
\rg|counter[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|counter[3]~1_combout\ = ( \c1|currState.Sgenerate~q\ ) # ( !\c1|currState.Sgenerate~q\ & ( (!\c1|WideOr0~0_combout\) # ((!\c1|currState.Sreset~q\) # (!\c1|WideOr3~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011111110111111101111111011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_WideOr0~0_combout\,
	datab => \c1|ALT_INV_currState.Sreset~q\,
	datac => \c1|ALT_INV_WideOr3~0_combout\,
	dataf => \c1|ALT_INV_currState.Sgenerate~q\,
	combout => \rg|counter[3]~1_combout\);

-- Location: FF_X15_Y7_N52
\rg|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|counter~0_combout\,
	ena => \rg|counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|counter\(0));

-- Location: MLABCELL_X15_Y7_N57
\rg|counter~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|counter~2_combout\ = ( \rg|counter\(0) & ( (\c1|WideOr0~0_combout\ & (\c1|currState.Sreset~q\ & (\c1|WideOr3~0_combout\ & !\rg|counter\(1)))) ) ) # ( !\rg|counter\(0) & ( (\c1|WideOr0~0_combout\ & (\c1|currState.Sreset~q\ & (\c1|WideOr3~0_combout\ & 
-- \rg|counter\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_WideOr0~0_combout\,
	datab => \c1|ALT_INV_currState.Sreset~q\,
	datac => \c1|ALT_INV_WideOr3~0_combout\,
	datad => \rg|ALT_INV_counter\(1),
	dataf => \rg|ALT_INV_counter\(0),
	combout => \rg|counter~2_combout\);

-- Location: FF_X15_Y7_N59
\rg|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|counter~2_combout\,
	ena => \rg|counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|counter\(1));

-- Location: MLABCELL_X15_Y7_N15
\rg|out[14]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|out[14]~0_combout\ = ( \rg|counter\(0) & ( \rg|counter\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rg|ALT_INV_counter\(1),
	dataf => \rg|ALT_INV_counter\(0),
	combout => \rg|out[14]~0_combout\);

-- Location: FF_X15_Y7_N13
\rg|out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \rg|out[13]~2_combout\,
	sload => VCC,
	ena => \rg|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|out\(13));

-- Location: IOIBUF_X4_Y0_N18
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: LABCELL_X13_Y7_N6
\d1|regAns1|Q~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|regAns1|Q~2_combout\ = ( \SW[8]~input_o\ & ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	dataf => \ALT_INV_SW[8]~input_o\,
	combout => \d1|regAns1|Q~2_combout\);

-- Location: LABCELL_X13_Y7_N21
\d1|regAns5|Q[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|regAns5|Q[2]~0_combout\ = ( \d1|counterInput|Q[2]~DUPLICATE_q\ & ( \d1|counterInput|Q\(1) & ( !\KEY[0]~input_o\ ) ) ) # ( !\d1|counterInput|Q[2]~DUPLICATE_q\ & ( \d1|counterInput|Q\(1) & ( !\KEY[0]~input_o\ ) ) ) # ( \d1|counterInput|Q[2]~DUPLICATE_q\ 
-- & ( !\d1|counterInput|Q\(1) & ( (!\KEY[0]~input_o\) # ((\c1|currState.SstoreInput~q\ & (!\d1|counterInput|Q[3]~DUPLICATE_q\ & \d1|counterInput|Q\(0)))) ) ) ) # ( !\d1|counterInput|Q[2]~DUPLICATE_q\ & ( !\d1|counterInput|Q\(1) & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111010011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SstoreInput~q\,
	datab => \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \d1|counterInput|ALT_INV_Q\(0),
	datae => \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\,
	dataf => \d1|counterInput|ALT_INV_Q\(1),
	combout => \d1|regAns5|Q[2]~0_combout\);

-- Location: FF_X13_Y7_N8
\d1|regAns5|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|regAns1|Q~2_combout\,
	ena => \d1|regAns5|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|regAns5|Q\(1));

-- Location: MLABCELL_X15_Y7_N33
\rg|out[14]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|out[14]~3_combout\ = ( !\rg|lfsr1|data[4]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rg|lfsr1|ALT_INV_data[4]~DUPLICATE_q\,
	combout => \rg|out[14]~3_combout\);

-- Location: FF_X15_Y7_N34
\rg|out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|out[14]~3_combout\,
	ena => \rg|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|out\(14));

-- Location: MLABCELL_X15_Y7_N45
\rg|out[12]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|out[12]~1_combout\ = ( !\rg|lfsr1|data\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rg|lfsr1|ALT_INV_data\(2),
	combout => \rg|out[12]~1_combout\);

-- Location: FF_X15_Y7_N46
\rg|out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|out[12]~1_combout\,
	ena => \rg|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|out\(12));

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: LABCELL_X13_Y7_N33
\d1|regAns1|Q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|regAns1|Q~0_combout\ = ( \SW[7]~input_o\ & ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[0]~input_o\,
	dataf => \ALT_INV_SW[7]~input_o\,
	combout => \d1|regAns1|Q~0_combout\);

-- Location: FF_X13_Y7_N5
\d1|regAns5|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|regAns1|Q~0_combout\,
	sload => VCC,
	ena => \d1|regAns5|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|regAns5|Q\(0));

-- Location: IOIBUF_X2_Y0_N58
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: LABCELL_X13_Y7_N9
\d1|regAns1|Q~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|regAns1|Q~3_combout\ = ( \SW[9]~input_o\ & ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_KEY[0]~input_o\,
	dataf => \ALT_INV_SW[9]~input_o\,
	combout => \d1|regAns1|Q~3_combout\);

-- Location: FF_X13_Y7_N11
\d1|regAns5|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|regAns1|Q~3_combout\,
	ena => \d1|regAns5|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|regAns5|Q\(2));

-- Location: LABCELL_X13_Y7_N0
\d1|v1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|v1|Equal0~0_combout\ = ( \d1|regAns5|Q\(0) & ( \d1|regAns5|Q\(2) & ( (\rg|out\(14) & (\rg|out\(12) & (!\rg|out\(13) $ (\d1|regAns5|Q\(1))))) ) ) ) # ( !\d1|regAns5|Q\(0) & ( \d1|regAns5|Q\(2) & ( (\rg|out\(14) & (!\rg|out\(12) & (!\rg|out\(13) $ 
-- (\d1|regAns5|Q\(1))))) ) ) ) # ( \d1|regAns5|Q\(0) & ( !\d1|regAns5|Q\(2) & ( (!\rg|out\(14) & (\rg|out\(12) & (!\rg|out\(13) $ (\d1|regAns5|Q\(1))))) ) ) ) # ( !\d1|regAns5|Q\(0) & ( !\d1|regAns5|Q\(2) & ( (!\rg|out\(14) & (!\rg|out\(12) & (!\rg|out\(13) 
-- $ (\d1|regAns5|Q\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000000000000000001001000000001001000000000000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rg|ALT_INV_out\(13),
	datab => \d1|regAns5|ALT_INV_Q\(1),
	datac => \rg|ALT_INV_out\(14),
	datad => \rg|ALT_INV_out\(12),
	datae => \d1|regAns5|ALT_INV_Q\(0),
	dataf => \d1|regAns5|ALT_INV_Q\(2),
	combout => \d1|v1|Equal0~0_combout\);

-- Location: LABCELL_X16_Y7_N48
\rg|out[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|out[7]~8_combout\ = ( !\rg|lfsr1|data\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rg|lfsr1|ALT_INV_data\(2),
	combout => \rg|out[7]~8_combout\);

-- Location: FF_X15_Y7_N58
\rg|counter[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|counter~2_combout\,
	ena => \rg|counter[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|counter[1]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y7_N3
\rg|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|Equal1~0_combout\ = ( !\rg|counter\(0) & ( \rg|counter[1]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rg|ALT_INV_counter[1]~DUPLICATE_q\,
	dataf => \rg|ALT_INV_counter\(0),
	combout => \rg|Equal1~0_combout\);

-- Location: FF_X16_Y7_N50
\rg|out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|out[7]~8_combout\,
	ena => \rg|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|out\(7));

-- Location: LABCELL_X13_Y7_N18
\d1|regAns3|Q[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|regAns3|Q[1]~0_combout\ = ( \d1|counterInput|Q\(1) & ( \d1|counterInput|Q[2]~DUPLICATE_q\ & ( !\KEY[0]~input_o\ ) ) ) # ( !\d1|counterInput|Q\(1) & ( \d1|counterInput|Q[2]~DUPLICATE_q\ & ( !\KEY[0]~input_o\ ) ) ) # ( \d1|counterInput|Q\(1) & ( 
-- !\d1|counterInput|Q[2]~DUPLICATE_q\ & ( (!\KEY[0]~input_o\) # ((\c1|currState.SstoreInput~q\ & (!\d1|counterInput|Q[3]~DUPLICATE_q\ & \d1|counterInput|Q\(0)))) ) ) ) # ( !\d1|counterInput|Q\(1) & ( !\d1|counterInput|Q[2]~DUPLICATE_q\ & ( !\KEY[0]~input_o\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000010011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SstoreInput~q\,
	datab => \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\,
	datac => \d1|counterInput|ALT_INV_Q\(0),
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \d1|counterInput|ALT_INV_Q\(1),
	dataf => \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\,
	combout => \d1|regAns3|Q[1]~0_combout\);

-- Location: FF_X16_Y7_N17
\d1|regAns3|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|regAns1|Q~0_combout\,
	sload => VCC,
	ena => \d1|regAns3|Q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|regAns3|Q\(0));

-- Location: LABCELL_X16_Y7_N51
\rg|out[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|out[6]~7_combout\ = ( !\rg|lfsr1|data\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rg|lfsr1|ALT_INV_data\(1),
	combout => \rg|out[6]~7_combout\);

-- Location: FF_X16_Y7_N53
\rg|out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|out[6]~7_combout\,
	ena => \rg|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|out\(6));

-- Location: FF_X16_Y7_N47
\d1|regAns3|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|regAns1|Q~2_combout\,
	sload => VCC,
	ena => \d1|regAns3|Q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|regAns3|Q\(1));

-- Location: FF_X16_Y7_N14
\d1|regAns3|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|regAns1|Q~3_combout\,
	sload => VCC,
	ena => \d1|regAns3|Q[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|regAns3|Q\(2));

-- Location: LABCELL_X17_Y7_N54
\rg|out[8]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|out[8]~9_combout\ = ( !\rg|lfsr1|data\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rg|lfsr1|ALT_INV_data\(3),
	combout => \rg|out[8]~9_combout\);

-- Location: FF_X16_Y7_N8
\rg|out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \rg|out[8]~9_combout\,
	sload => VCC,
	ena => \rg|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|out\(8));

-- Location: LABCELL_X16_Y7_N12
\d1|v1|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|v1|Equal0~2_combout\ = ( \d1|regAns3|Q\(2) & ( \rg|out\(8) & ( (!\rg|out\(7) & (!\d1|regAns3|Q\(1) & (!\d1|regAns3|Q\(0) $ (\rg|out\(6))))) # (\rg|out\(7) & (\d1|regAns3|Q\(1) & (!\d1|regAns3|Q\(0) $ (\rg|out\(6))))) ) ) ) # ( !\d1|regAns3|Q\(2) & ( 
-- !\rg|out\(8) & ( (!\rg|out\(7) & (!\d1|regAns3|Q\(1) & (!\d1|regAns3|Q\(0) $ (\rg|out\(6))))) # (\rg|out\(7) & (\d1|regAns3|Q\(1) & (!\d1|regAns3|Q\(0) $ (\rg|out\(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001001000001000000000000000000000000000000001000001001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rg|ALT_INV_out\(7),
	datab => \d1|regAns3|ALT_INV_Q\(0),
	datac => \rg|ALT_INV_out\(6),
	datad => \d1|regAns3|ALT_INV_Q\(1),
	datae => \d1|regAns3|ALT_INV_Q\(2),
	dataf => \rg|ALT_INV_out\(8),
	combout => \d1|v1|Equal0~2_combout\);

-- Location: LABCELL_X17_Y7_N21
\rg|out[1]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|out[1]~11_combout\ = ( !\rg|lfsr1|data\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rg|lfsr1|ALT_INV_data\(1),
	combout => \rg|out[1]~11_combout\);

-- Location: LABCELL_X16_Y7_N18
\rg|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|Equal0~0_combout\ = ( \rg|counter\(0) & ( !\rg|counter[1]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rg|ALT_INV_counter[1]~DUPLICATE_q\,
	dataf => \rg|ALT_INV_counter\(0),
	combout => \rg|Equal0~0_combout\);

-- Location: FF_X17_Y7_N23
\rg|out[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|out[1]~11_combout\,
	ena => \rg|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|out[1]~DUPLICATE_q\);

-- Location: LABCELL_X13_Y7_N51
\d1|regAns1|Q[2]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|regAns1|Q[2]~1_combout\ = ( \d1|counterInput|Q\(1) & ( \d1|counterInput|Q\(0) & ( !\KEY[0]~input_o\ ) ) ) # ( !\d1|counterInput|Q\(1) & ( \d1|counterInput|Q\(0) & ( (!\KEY[0]~input_o\) # ((!\d1|counterInput|Q[2]~DUPLICATE_q\ & 
-- (!\d1|counterInput|Q[3]~DUPLICATE_q\ & \c1|currState.SstoreInput~q\))) ) ) ) # ( \d1|counterInput|Q\(1) & ( !\d1|counterInput|Q\(0) & ( !\KEY[0]~input_o\ ) ) ) # ( !\d1|counterInput|Q\(1) & ( !\d1|counterInput|Q\(0) & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111110001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\,
	datab => \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\,
	datac => \ALT_INV_KEY[0]~input_o\,
	datad => \c1|ALT_INV_currState.SstoreInput~q\,
	datae => \d1|counterInput|ALT_INV_Q\(1),
	dataf => \d1|counterInput|ALT_INV_Q\(0),
	combout => \d1|regAns1|Q[2]~1_combout\);

-- Location: FF_X17_Y7_N41
\d1|regAns1|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|regAns1|Q~0_combout\,
	sload => VCC,
	ena => \d1|regAns1|Q[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|regAns1|Q\(0));

-- Location: LABCELL_X17_Y7_N3
\rg|out[2]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|out[2]~12_combout\ = ( !\rg|lfsr1|data\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rg|lfsr1|ALT_INV_data\(2),
	combout => \rg|out[2]~12_combout\);

-- Location: FF_X17_Y7_N5
\rg|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|out[2]~12_combout\,
	ena => \rg|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|out\(2));

-- Location: FF_X17_Y7_N11
\d1|regAns1|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|regAns1|Q~2_combout\,
	sload => VCC,
	ena => \d1|regAns1|Q[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|regAns1|Q\(1));

-- Location: FF_X17_Y7_N38
\d1|regAns1|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|regAns1|Q~3_combout\,
	sload => VCC,
	ena => \d1|regAns1|Q[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|regAns1|Q\(2));

-- Location: LABCELL_X17_Y7_N18
\rg|out[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|out[0]~10_combout\ = !\rg|lfsr1|data\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \rg|lfsr1|ALT_INV_data\(0),
	combout => \rg|out[0]~10_combout\);

-- Location: FF_X17_Y7_N20
\rg|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|out[0]~10_combout\,
	ena => \rg|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|out\(0));

-- Location: LABCELL_X17_Y7_N36
\d1|v1|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|v1|Equal0~3_combout\ = ( \d1|regAns1|Q\(2) & ( \rg|out\(0) & ( (\d1|regAns1|Q\(0) & (\rg|out\(2) & (!\rg|out[1]~DUPLICATE_q\ $ (\d1|regAns1|Q\(1))))) ) ) ) # ( !\d1|regAns1|Q\(2) & ( \rg|out\(0) & ( (\d1|regAns1|Q\(0) & (!\rg|out\(2) & 
-- (!\rg|out[1]~DUPLICATE_q\ $ (\d1|regAns1|Q\(1))))) ) ) ) # ( \d1|regAns1|Q\(2) & ( !\rg|out\(0) & ( (!\d1|regAns1|Q\(0) & (\rg|out\(2) & (!\rg|out[1]~DUPLICATE_q\ $ (\d1|regAns1|Q\(1))))) ) ) ) # ( !\d1|regAns1|Q\(2) & ( !\rg|out\(0) & ( 
-- (!\d1|regAns1|Q\(0) & (!\rg|out\(2) & (!\rg|out[1]~DUPLICATE_q\ $ (\d1|regAns1|Q\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001000000000010000000010000100000000100000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rg|ALT_INV_out[1]~DUPLICATE_q\,
	datab => \d1|regAns1|ALT_INV_Q\(0),
	datac => \rg|ALT_INV_out\(2),
	datad => \d1|regAns1|ALT_INV_Q\(1),
	datae => \d1|regAns1|ALT_INV_Q\(2),
	dataf => \rg|ALT_INV_out\(0),
	combout => \d1|v1|Equal0~3_combout\);

-- Location: FF_X17_Y7_N58
\rg|lfsr1|data[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|lfsr1|data[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|lfsr1|data[0]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y7_N39
\rg|out[10]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|out[10]~5_combout\ = ( !\rg|lfsr1|data[0]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rg|lfsr1|ALT_INV_data[0]~DUPLICATE_q\,
	combout => \rg|out[10]~5_combout\);

-- Location: FF_X15_Y7_N40
\rg|out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|out[10]~5_combout\,
	ena => \rg|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|out\(10));

-- Location: LABCELL_X13_Y7_N24
\d1|regAns4|Q[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|regAns4|Q[2]~0_combout\ = ( \d1|counterInput|Q[3]~DUPLICATE_q\ & ( \d1|counterInput|Q\(1) & ( !\KEY[0]~input_o\ ) ) ) # ( !\d1|counterInput|Q[3]~DUPLICATE_q\ & ( \d1|counterInput|Q\(1) & ( !\KEY[0]~input_o\ ) ) ) # ( \d1|counterInput|Q[3]~DUPLICATE_q\ 
-- & ( !\d1|counterInput|Q\(1) & ( !\KEY[0]~input_o\ ) ) ) # ( !\d1|counterInput|Q[3]~DUPLICATE_q\ & ( !\d1|counterInput|Q\(1) & ( (!\KEY[0]~input_o\) # ((\c1|currState.SstoreInput~q\ & (!\d1|counterInput|Q\(0) & \d1|counterInput|Q[2]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011011100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SstoreInput~q\,
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \d1|counterInput|ALT_INV_Q\(0),
	datad => \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\,
	datae => \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\,
	dataf => \d1|counterInput|ALT_INV_Q\(1),
	combout => \d1|regAns4|Q[2]~0_combout\);

-- Location: FF_X13_Y7_N47
\d1|regAns4|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|regAns1|Q~3_combout\,
	sload => VCC,
	ena => \d1|regAns4|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|regAns4|Q\(2));

-- Location: FF_X13_Y7_N41
\d1|regAns4|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|regAns1|Q~0_combout\,
	sload => VCC,
	ena => \d1|regAns4|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|regAns4|Q\(0));

-- Location: FF_X17_Y7_N46
\rg|lfsr1|data[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|lfsr1|data[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|lfsr1|data[1]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y7_N36
\rg|out[11]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|out[11]~6_combout\ = !\rg|lfsr1|data[1]~DUPLICATE_q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rg|lfsr1|ALT_INV_data[1]~DUPLICATE_q\,
	combout => \rg|out[11]~6_combout\);

-- Location: FF_X15_Y7_N37
\rg|out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|out[11]~6_combout\,
	ena => \rg|out[14]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|out\(11));

-- Location: FF_X13_Y7_N56
\d1|regAns4|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|regAns1|Q~2_combout\,
	sload => VCC,
	ena => \d1|regAns4|Q[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|regAns4|Q\(1));

-- Location: LABCELL_X16_Y7_N21
\rg|out[9]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|out[9]~4_combout\ = ( !\rg|lfsr1|data\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rg|lfsr1|ALT_INV_data\(4),
	combout => \rg|out[9]~4_combout\);

-- Location: FF_X16_Y7_N22
\rg|out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|out[9]~4_combout\,
	ena => \rg|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|out\(9));

-- Location: LABCELL_X13_Y7_N57
\d1|v1|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|v1|Equal0~1_combout\ = ( \d1|regAns4|Q\(1) & ( \rg|out\(9) & ( (\rg|out\(10) & (\d1|regAns4|Q\(0) & (!\d1|regAns4|Q\(2) $ (\rg|out\(11))))) ) ) ) # ( !\d1|regAns4|Q\(1) & ( \rg|out\(9) & ( (!\rg|out\(10) & (\d1|regAns4|Q\(0) & (!\d1|regAns4|Q\(2) $ 
-- (\rg|out\(11))))) ) ) ) # ( \d1|regAns4|Q\(1) & ( !\rg|out\(9) & ( (\rg|out\(10) & (!\d1|regAns4|Q\(0) & (!\d1|regAns4|Q\(2) $ (\rg|out\(11))))) ) ) ) # ( !\d1|regAns4|Q\(1) & ( !\rg|out\(9) & ( (!\rg|out\(10) & (!\d1|regAns4|Q\(0) & (!\d1|regAns4|Q\(2) $ 
-- (\rg|out\(11))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000010000000001000000001000000000100000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rg|ALT_INV_out\(10),
	datab => \d1|regAns4|ALT_INV_Q\(2),
	datac => \d1|regAns4|ALT_INV_Q\(0),
	datad => \rg|ALT_INV_out\(11),
	datae => \d1|regAns4|ALT_INV_Q\(1),
	dataf => \rg|ALT_INV_out\(9),
	combout => \d1|v1|Equal0~1_combout\);

-- Location: LABCELL_X13_Y7_N48
\d1|regAns2|Q[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|regAns2|Q[0]~0_combout\ = ( \d1|counterInput|Q\(0) & ( \d1|counterInput|Q\(1) & ( !\KEY[0]~input_o\ ) ) ) # ( !\d1|counterInput|Q\(0) & ( \d1|counterInput|Q\(1) & ( (!\KEY[0]~input_o\) # ((!\d1|counterInput|Q[2]~DUPLICATE_q\ & 
-- (!\d1|counterInput|Q[3]~DUPLICATE_q\ & \c1|currState.SstoreInput~q\))) ) ) ) # ( \d1|counterInput|Q\(0) & ( !\d1|counterInput|Q\(1) & ( !\KEY[0]~input_o\ ) ) ) # ( !\d1|counterInput|Q\(0) & ( !\d1|counterInput|Q\(1) & ( !\KEY[0]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000010001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\,
	datab => \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\,
	datac => \c1|ALT_INV_currState.SstoreInput~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \d1|counterInput|ALT_INV_Q\(0),
	dataf => \d1|counterInput|ALT_INV_Q\(1),
	combout => \d1|regAns2|Q[0]~0_combout\);

-- Location: FF_X16_Y7_N38
\d1|regAns2|Q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|regAns1|Q~2_combout\,
	sload => VCC,
	ena => \d1|regAns2|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|regAns2|Q\(1));

-- Location: LABCELL_X17_Y7_N24
\rg|out[3]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|out[3]~13_combout\ = ( !\rg|lfsr1|data\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \rg|lfsr1|ALT_INV_data\(3),
	combout => \rg|out[3]~13_combout\);

-- Location: FF_X17_Y7_N26
\rg|out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|out[3]~13_combout\,
	ena => \rg|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|out\(3));

-- Location: FF_X16_Y7_N32
\d1|regAns2|Q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|regAns1|Q~3_combout\,
	sload => VCC,
	ena => \d1|regAns2|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|regAns2|Q\(2));

-- Location: FF_X13_Y7_N29
\d1|regAns2|Q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|regAns1|Q~0_combout\,
	sload => VCC,
	ena => \d1|regAns2|Q[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|regAns2|Q\(0));

-- Location: LABCELL_X17_Y7_N27
\rg|out[4]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|out[4]~14_combout\ = !\rg|lfsr1|data\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \rg|lfsr1|ALT_INV_data\(4),
	combout => \rg|out[4]~14_combout\);

-- Location: FF_X17_Y7_N28
\rg|out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|out[4]~14_combout\,
	ena => \rg|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|out\(4));

-- Location: LABCELL_X16_Y7_N9
\rg|out[5]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \rg|out[5]~15_combout\ = !\rg|lfsr1|data\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \rg|lfsr1|ALT_INV_data\(0),
	combout => \rg|out[5]~15_combout\);

-- Location: FF_X16_Y7_N11
\rg|out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|out[5]~15_combout\,
	ena => \rg|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|out\(5));

-- Location: LABCELL_X16_Y7_N39
\d1|v1|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|v1|Equal0~4_combout\ = ( \rg|out\(4) & ( \rg|out\(5) & ( (\d1|regAns2|Q\(1) & (\d1|regAns2|Q\(2) & (!\rg|out\(3) $ (\d1|regAns2|Q\(0))))) ) ) ) # ( !\rg|out\(4) & ( \rg|out\(5) & ( (!\d1|regAns2|Q\(1) & (\d1|regAns2|Q\(2) & (!\rg|out\(3) $ 
-- (\d1|regAns2|Q\(0))))) ) ) ) # ( \rg|out\(4) & ( !\rg|out\(5) & ( (\d1|regAns2|Q\(1) & (!\d1|regAns2|Q\(2) & (!\rg|out\(3) $ (\d1|regAns2|Q\(0))))) ) ) ) # ( !\rg|out\(4) & ( !\rg|out\(5) & ( (!\d1|regAns2|Q\(1) & (!\d1|regAns2|Q\(2) & (!\rg|out\(3) $ 
-- (\d1|regAns2|Q\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000010000000001000000001000000000100000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns2|ALT_INV_Q\(1),
	datab => \rg|ALT_INV_out\(3),
	datac => \d1|regAns2|ALT_INV_Q\(2),
	datad => \d1|regAns2|ALT_INV_Q\(0),
	datae => \rg|ALT_INV_out\(4),
	dataf => \rg|ALT_INV_out\(5),
	combout => \d1|v1|Equal0~4_combout\);

-- Location: LABCELL_X16_Y7_N0
\d1|v1|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|v1|Equal0~5_combout\ = ( \d1|v1|Equal0~4_combout\ & ( (\d1|v1|Equal0~0_combout\ & (\d1|v1|Equal0~2_combout\ & (\d1|v1|Equal0~3_combout\ & \d1|v1|Equal0~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|v1|ALT_INV_Equal0~0_combout\,
	datab => \d1|v1|ALT_INV_Equal0~2_combout\,
	datac => \d1|v1|ALT_INV_Equal0~3_combout\,
	datad => \d1|v1|ALT_INV_Equal0~1_combout\,
	dataf => \d1|v1|ALT_INV_Equal0~4_combout\,
	combout => \d1|v1|Equal0~5_combout\);

-- Location: LABCELL_X11_Y6_N54
\c1|Selector12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector12~1_combout\ = ( \c1|currState.Swin~q\ & ( \c1|Selector12~0_combout\ & ( ((\KEY[2]~input_o\ & \KEY[0]~input_o\)) # (\d1|v1|Equal0~5_combout\) ) ) ) # ( !\c1|currState.Swin~q\ & ( \c1|Selector12~0_combout\ & ( \d1|v1|Equal0~5_combout\ ) ) ) # 
-- ( \c1|currState.Swin~q\ & ( !\c1|Selector12~0_combout\ & ( (\KEY[2]~input_o\ & \KEY[0]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100001111000011110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[2]~input_o\,
	datac => \d1|v1|ALT_INV_Equal0~5_combout\,
	datad => \ALT_INV_KEY[0]~input_o\,
	datae => \c1|ALT_INV_currState.Swin~q\,
	dataf => \c1|ALT_INV_Selector12~0_combout\,
	combout => \c1|Selector12~1_combout\);

-- Location: FF_X11_Y6_N56
\c1|currState.Swin\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c1|Selector12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|currState.Swin~q\);

-- Location: LABCELL_X12_Y6_N33
\c1|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|WideOr0~0_combout\ = ( !\c1|currState.Slose~q\ & ( !\c1|currState.Swin~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_currState.Swin~q\,
	dataf => \c1|ALT_INV_currState.Slose~q\,
	combout => \c1|WideOr0~0_combout\);

-- Location: MLABCELL_X15_Y7_N24
\ctf|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctf|Add0~0_combout\ = ( \ctf|Q\(2) & ( !\ctf|Q\(3) $ (((!\ctf|Q\(0)) # (!\ctf|Q\(1)))) ) ) # ( !\ctf|Q\(2) & ( \ctf|Q\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111010110100000111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctf|ALT_INV_Q\(0),
	datac => \ctf|ALT_INV_Q\(3),
	datad => \ctf|ALT_INV_Q\(1),
	dataf => \ctf|ALT_INV_Q\(2),
	combout => \ctf|Add0~0_combout\);

-- Location: MLABCELL_X15_Y7_N0
\ctf|Q~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \ctf|Q~0_combout\ = ( \ctf|Add0~0_combout\ & ( (\c1|WideOr0~0_combout\ & (\c1|currState.Sreset~q\ & \c1|WideOr3~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_WideOr0~0_combout\,
	datab => \c1|ALT_INV_currState.Sreset~q\,
	datac => \c1|ALT_INV_WideOr3~0_combout\,
	dataf => \ctf|ALT_INV_Add0~0_combout\,
	combout => \ctf|Q~0_combout\);

-- Location: FF_X15_Y7_N1
\ctf|Q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \ctf|Q~0_combout\,
	ena => \ctf|Q[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ctf|Q\(3));

-- Location: LABCELL_X12_Y2_N54
\c1|nextState.SdrawBlack~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|nextState.SdrawBlack~0_combout\ = ( \ctf|Q[0]~DUPLICATE_q\ & ( \prd1|cC|Mux0~combout\ & ( (!\ctf|Q\(3) & (\ctf|Q[1]~DUPLICATE_q\ & (\c1|currState.SpauseRandom~q\ & \ctf|Q\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctf|ALT_INV_Q\(3),
	datab => \ctf|ALT_INV_Q[1]~DUPLICATE_q\,
	datac => \c1|ALT_INV_currState.SpauseRandom~q\,
	datad => \ctf|ALT_INV_Q\(2),
	datae => \ctf|ALT_INV_Q[0]~DUPLICATE_q\,
	dataf => \prd1|cC|ALT_INV_Mux0~combout\,
	combout => \c1|nextState.SdrawBlack~0_combout\);

-- Location: FF_X12_Y2_N56
\c1|currState.SdrawBlack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c1|nextState.SdrawBlack~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|currState.SdrawBlack~q\);

-- Location: LABCELL_X30_Y6_N42
\c1|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector9~0_combout\ = ( \c1|currState.SpauseInput~q\ & ( \KEY[1]~input_o\ & ( (((\c1|currState.SdrawInput~q\ & !\c1|LessThan5~3_combout\)) # (\c1|currState.SdrawBlack~q\)) # (\c1|LessThan4~0_combout\) ) ) ) # ( !\c1|currState.SpauseInput~q\ & ( 
-- \KEY[1]~input_o\ & ( ((\c1|currState.SdrawInput~q\ & !\c1|LessThan5~3_combout\)) # (\c1|currState.SdrawBlack~q\) ) ) ) # ( \c1|currState.SpauseInput~q\ & ( !\KEY[1]~input_o\ & ( ((\c1|currState.SdrawInput~q\ & !\c1|LessThan5~3_combout\)) # 
-- (\c1|currState.SdrawBlack~q\) ) ) ) # ( !\c1|currState.SpauseInput~q\ & ( !\KEY[1]~input_o\ & ( ((\c1|currState.SdrawInput~q\ & !\c1|LessThan5~3_combout\)) # (\c1|currState.SdrawBlack~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100110011001111110011001100111111001100110111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_LessThan4~0_combout\,
	datab => \c1|ALT_INV_currState.SdrawBlack~q\,
	datac => \c1|ALT_INV_currState.SdrawInput~q\,
	datad => \c1|ALT_INV_LessThan5~3_combout\,
	datae => \c1|ALT_INV_currState.SpauseInput~q\,
	dataf => \ALT_INV_KEY[1]~input_o\,
	combout => \c1|Selector9~0_combout\);

-- Location: FF_X30_Y6_N44
\c1|currState.SpauseInput\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \c1|Selector9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \c1|currState.SpauseInput~q\);

-- Location: LABCELL_X12_Y6_N54
\c1|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|WideOr4~0_combout\ = ( !\c1|currState.Slose~q\ & ( (!\c1|currState.ScheckLevel~q\ & (!\c1|currState.SreadRandom~q\ & !\c1|currState.Sgenerate~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.ScheckLevel~q\,
	datac => \c1|ALT_INV_currState.SreadRandom~q\,
	datad => \c1|ALT_INV_currState.Sgenerate~q\,
	dataf => \c1|ALT_INV_currState.Slose~q\,
	combout => \c1|WideOr4~0_combout\);

-- Location: LABCELL_X30_Y6_N9
\c1|WideOr4\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|WideOr4~combout\ = ( \c1|WideOr4~0_combout\ & ( ((!\c1|WideOr1~0_combout\) # (\c1|currState.SresetDraw~q\)) # (\c1|currState.SpauseInput~q\) ) ) # ( !\c1|WideOr4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c1|ALT_INV_currState.SpauseInput~q\,
	datac => \c1|ALT_INV_currState.SresetDraw~q\,
	datad => \c1|ALT_INV_WideOr1~0_combout\,
	dataf => \c1|ALT_INV_WideOr4~0_combout\,
	combout => \c1|WideOr4~combout\);

-- Location: LABCELL_X12_Y6_N51
\c1|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|WideOr2~0_combout\ = ( !\c1|currState.SdrawResult~q\ & ( (!\c1|currState.SpreRead~q\ & !\c1|currState.SreadRandom~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_currState.SpreRead~q\,
	datad => \c1|ALT_INV_currState.SreadRandom~q\,
	dataf => \c1|ALT_INV_currState.SdrawResult~q\,
	combout => \c1|WideOr2~0_combout\);

-- Location: LABCELL_X12_Y6_N30
\c1|WideOr3\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|WideOr3~combout\ = ( \c1|currState.SpauseInput~q\ ) # ( !\c1|currState.SpauseInput~q\ & ( (!\c1|WideOr3~0_combout\) # (!\c1|WideOr2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_WideOr3~0_combout\,
	datac => \c1|ALT_INV_WideOr2~0_combout\,
	dataf => \c1|ALT_INV_currState.SpauseInput~q\,
	combout => \c1|WideOr3~combout\);

-- Location: LABCELL_X13_Y8_N33
\c1|WideOr2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|WideOr2~1_combout\ = ( !\c1|currState.SdrawStart~q\ & ( !\c1|currState.SdrawInput~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_currState.SdrawInput~q\,
	dataf => \c1|ALT_INV_currState.SdrawStart~q\,
	combout => \c1|WideOr2~1_combout\);

-- Location: LABCELL_X12_Y6_N48
\c1|WideOr2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|WideOr2~combout\ = ( \c1|currState.Sgenerate~q\ ) # ( !\c1|currState.Sgenerate~q\ & ( (!\c1|WideOr2~0_combout\) # ((!\c1|WideOr2~1_combout\) # ((\c1|currState.Sverify~q\) # (\c1|currState.SstoreInput~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111111111111111011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_WideOr2~0_combout\,
	datab => \c1|ALT_INV_WideOr2~1_combout\,
	datac => \c1|ALT_INV_currState.SstoreInput~q\,
	datad => \c1|ALT_INV_currState.Sverify~q\,
	dataf => \c1|ALT_INV_currState.Sgenerate~q\,
	combout => \c1|WideOr2~combout\);

-- Location: LABCELL_X30_Y6_N57
\c1|WideOr1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|WideOr1~1_combout\ = ( !\c1|currState.SdrawInput~q\ & ( !\c1|currState.SdrawRandom~q\ & ( (!\c1|currState.SpauseInput~q\ & !\c1|currState.SdrawResult~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c1|ALT_INV_currState.SpauseInput~q\,
	datac => \c1|ALT_INV_currState.SdrawResult~q\,
	datae => \c1|ALT_INV_currState.SdrawInput~q\,
	dataf => \c1|ALT_INV_currState.SdrawRandom~q\,
	combout => \c1|WideOr1~1_combout\);

-- Location: LABCELL_X30_Y6_N51
\c1|WideOr1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|WideOr1~combout\ = ( \c1|currState.Sverify~q\ ) # ( !\c1|currState.Sverify~q\ & ( ((!\c1|WideOr1~1_combout\) # ((\c1|currState.SstoreInput~q\) # (\c1|currState.SdrawBlack~q\))) # (\c1|currState.SpauseRandom~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101111111111111110111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SpauseRandom~q\,
	datab => \c1|ALT_INV_WideOr1~1_combout\,
	datac => \c1|ALT_INV_currState.SdrawBlack~q\,
	datad => \c1|ALT_INV_currState.SstoreInput~q\,
	dataf => \c1|ALT_INV_currState.Sverify~q\,
	combout => \c1|WideOr1~combout\);

-- Location: LABCELL_X12_Y2_N42
\prd1|cL|out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cL|out~0_combout\ = ( !\prd1|cL|out~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \prd1|cL|ALT_INV_out~q\,
	combout => \prd1|cL|out~0_combout\);

-- Location: LABCELL_X12_Y2_N9
\prd1|cL|out~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \prd1|cL|out~feeder_combout\ = ( \prd1|cL|out~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \prd1|cL|ALT_INV_out~0_combout\,
	combout => \prd1|cL|out~feeder_combout\);

-- Location: FF_X12_Y2_N11
\prd1|cL|out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \prd1|cC|Mux0~combout\,
	d => \prd1|cL|out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \prd1|cL|out~q\);

-- Location: LABCELL_X13_Y7_N36
\hex0|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex0|WideOr6~0_combout\ = ( \d1|counterInput|Q[2]~DUPLICATE_q\ & ( (!\d1|counterInput|Q\(0) & ((!\d1|counterInput|Q[3]~DUPLICATE_q\) # (\d1|counterInput|Q\(1)))) # (\d1|counterInput|Q\(0) & ((!\d1|counterInput|Q\(1)) # 
-- (\d1|counterInput|Q[3]~DUPLICATE_q\))) ) ) # ( !\d1|counterInput|Q[2]~DUPLICATE_q\ & ( (\d1|counterInput|Q\(1)) # (\d1|counterInput|Q[3]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111111011011110110111101101111011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counterInput|ALT_INV_Q\(0),
	datab => \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\,
	datac => \d1|counterInput|ALT_INV_Q\(1),
	dataf => \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\,
	combout => \hex0|WideOr6~0_combout\);

-- Location: LABCELL_X13_Y7_N39
\hex0|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex0|WideOr5~0_combout\ = ( \d1|counterInput|Q[2]~DUPLICATE_q\ & ( (\d1|counterInput|Q\(0) & (!\d1|counterInput|Q[3]~DUPLICATE_q\ $ (!\d1|counterInput|Q\(1)))) ) ) # ( !\d1|counterInput|Q[2]~DUPLICATE_q\ & ( (!\d1|counterInput|Q[3]~DUPLICATE_q\ & 
-- ((\d1|counterInput|Q\(1)) # (\d1|counterInput|Q\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110001001100010011000100110000010100000101000001010000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counterInput|ALT_INV_Q\(0),
	datab => \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\,
	datac => \d1|counterInput|ALT_INV_Q\(1),
	dataf => \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\,
	combout => \hex0|WideOr5~0_combout\);

-- Location: LABCELL_X13_Y7_N42
\hex0|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex0|WideOr4~0_combout\ = (!\d1|counterInput|Q\(1) & ((!\d1|counterInput|Q[2]~DUPLICATE_q\ & ((\d1|counterInput|Q\(0)))) # (\d1|counterInput|Q[2]~DUPLICATE_q\ & (!\d1|counterInput|Q[3]~DUPLICATE_q\)))) # (\d1|counterInput|Q\(1) & 
-- (!\d1|counterInput|Q[3]~DUPLICATE_q\ & (\d1|counterInput|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111010001100000011101000110000001110100011000000111010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counterInput|ALT_INV_Q\(1),
	datab => \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\,
	datac => \d1|counterInput|ALT_INV_Q\(0),
	datad => \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\,
	combout => \hex0|WideOr4~0_combout\);

-- Location: LABCELL_X13_Y7_N45
\hex0|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex0|WideOr3~0_combout\ = ( \d1|counterInput|Q[2]~DUPLICATE_q\ & ( (!\d1|counterInput|Q\(1) & (!\d1|counterInput|Q[3]~DUPLICATE_q\ & !\d1|counterInput|Q\(0))) # (\d1|counterInput|Q\(1) & ((\d1|counterInput|Q\(0)))) ) ) # ( 
-- !\d1|counterInput|Q[2]~DUPLICATE_q\ & ( (!\d1|counterInput|Q\(1) & ((\d1|counterInput|Q\(0)))) # (\d1|counterInput|Q\(1) & (\d1|counterInput|Q[3]~DUPLICATE_q\ & !\d1|counterInput|Q\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101000011010000110100001101010000101100001011000010110000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counterInput|ALT_INV_Q\(1),
	datab => \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\,
	datac => \d1|counterInput|ALT_INV_Q\(0),
	dataf => \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\,
	combout => \hex0|WideOr3~0_combout\);

-- Location: LABCELL_X13_Y7_N12
\hex0|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex0|WideOr2~0_combout\ = ( \d1|counterInput|Q[2]~DUPLICATE_q\ & ( (\d1|counterInput|Q[3]~DUPLICATE_q\ & ((!\d1|counterInput|Q\(0)) # (\d1|counterInput|Q\(1)))) ) ) # ( !\d1|counterInput|Q[2]~DUPLICATE_q\ & ( (!\d1|counterInput|Q\(0) & 
-- (\d1|counterInput|Q\(1) & !\d1|counterInput|Q[3]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000000000110011110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counterInput|ALT_INV_Q\(0),
	datac => \d1|counterInput|ALT_INV_Q\(1),
	datad => \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\,
	dataf => \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\,
	combout => \hex0|WideOr2~0_combout\);

-- Location: LABCELL_X13_Y7_N15
\hex0|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex0|WideOr1~0_combout\ = ( \d1|counterInput|Q[2]~DUPLICATE_q\ & ( (!\d1|counterInput|Q\(1) & (!\d1|counterInput|Q[3]~DUPLICATE_q\ $ (!\d1|counterInput|Q\(0)))) # (\d1|counterInput|Q\(1) & ((!\d1|counterInput|Q\(0)) # 
-- (\d1|counterInput|Q[3]~DUPLICATE_q\))) ) ) # ( !\d1|counterInput|Q[2]~DUPLICATE_q\ & ( (\d1|counterInput|Q\(1) & (\d1|counterInput|Q[3]~DUPLICATE_q\ & \d1|counterInput|Q\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010101011111101001010101111110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counterInput|ALT_INV_Q\(1),
	datac => \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\,
	datad => \d1|counterInput|ALT_INV_Q\(0),
	dataf => \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\,
	combout => \hex0|WideOr1~0_combout\);

-- Location: LABCELL_X13_Y7_N30
\hex0|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex0|WideOr0~0_combout\ = ( \d1|counterInput|Q\(0) & ( (!\d1|counterInput|Q[2]~DUPLICATE_q\ & (!\d1|counterInput|Q\(1) $ (\d1|counterInput|Q[3]~DUPLICATE_q\))) # (\d1|counterInput|Q[2]~DUPLICATE_q\ & (!\d1|counterInput|Q\(1) & 
-- \d1|counterInput|Q[3]~DUPLICATE_q\)) ) ) # ( !\d1|counterInput|Q\(0) & ( (\d1|counterInput|Q[2]~DUPLICATE_q\ & (!\d1|counterInput|Q\(1) & !\d1|counterInput|Q[3]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000010100000000000010100000010110101010000001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\,
	datac => \d1|counterInput|ALT_INV_Q\(1),
	datad => \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\,
	dataf => \d1|counterInput|ALT_INV_Q\(0),
	combout => \hex0|WideOr0~0_combout\);

-- Location: LABCELL_X17_Y7_N48
\hex1|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex1|WideOr6~0_combout\ = ( \d1|regAns1|Q\(0) & ( !\d1|regAns1|Q\(2) $ (\d1|regAns1|Q\(1)) ) ) # ( !\d1|regAns1|Q\(0) & ( (!\d1|regAns1|Q\(2) & !\d1|regAns1|Q\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns1|ALT_INV_Q\(2),
	datab => \d1|regAns1|ALT_INV_Q\(1),
	dataf => \d1|regAns1|ALT_INV_Q\(0),
	combout => \hex1|WideOr6~0_combout\);

-- Location: LABCELL_X17_Y7_N51
\hex1|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex1|WideOr5~0_combout\ = ( \d1|regAns1|Q\(0) & ( (!\d1|regAns1|Q\(2)) # (\d1|regAns1|Q\(1)) ) ) # ( !\d1|regAns1|Q\(0) & ( (!\d1|regAns1|Q\(2) & \d1|regAns1|Q\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001010111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns1|ALT_INV_Q\(2),
	datab => \d1|regAns1|ALT_INV_Q\(1),
	dataf => \d1|regAns1|ALT_INV_Q\(0),
	combout => \hex1|WideOr5~0_combout\);

-- Location: LABCELL_X17_Y7_N30
\hex1|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex1|WideOr4~0_combout\ = ( \d1|regAns1|Q\(0) ) # ( !\d1|regAns1|Q\(0) & ( (\d1|regAns1|Q\(2) & !\d1|regAns1|Q\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns1|ALT_INV_Q\(2),
	datab => \d1|regAns1|ALT_INV_Q\(1),
	dataf => \d1|regAns1|ALT_INV_Q\(0),
	combout => \hex1|WideOr4~0_combout\);

-- Location: LABCELL_X17_Y7_N33
\hex1|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex1|WideOr3~0_combout\ = ( \d1|regAns1|Q\(0) & ( !\d1|regAns1|Q\(2) $ (\d1|regAns1|Q\(1)) ) ) # ( !\d1|regAns1|Q\(0) & ( (\d1|regAns1|Q\(2) & !\d1|regAns1|Q\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns1|ALT_INV_Q\(2),
	datab => \d1|regAns1|ALT_INV_Q\(1),
	dataf => \d1|regAns1|ALT_INV_Q\(0),
	combout => \hex1|WideOr3~0_combout\);

-- Location: LABCELL_X17_Y7_N0
\hex1|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex1|Decoder0~0_combout\ = ( \d1|regAns1|Q\(1) & ( (!\d1|regAns1|Q\(0) & !\d1|regAns1|Q\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|regAns1|ALT_INV_Q\(0),
	datac => \d1|regAns1|ALT_INV_Q\(2),
	dataf => \d1|regAns1|ALT_INV_Q\(1),
	combout => \hex1|Decoder0~0_combout\);

-- Location: LABCELL_X17_Y7_N6
\hex1|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex1|WideOr1~0_combout\ = ( \d1|regAns1|Q\(1) & ( (\d1|regAns1|Q\(2) & !\d1|regAns1|Q\(0)) ) ) # ( !\d1|regAns1|Q\(1) & ( (\d1|regAns1|Q\(2) & \d1|regAns1|Q\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000101000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns1|ALT_INV_Q\(2),
	datab => \d1|regAns1|ALT_INV_Q\(0),
	dataf => \d1|regAns1|ALT_INV_Q\(1),
	combout => \hex1|WideOr1~0_combout\);

-- Location: LABCELL_X17_Y7_N9
\hex1|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex1|WideOr0~0_combout\ = (!\d1|regAns1|Q\(1) & (!\d1|regAns1|Q\(2) $ (!\d1|regAns1|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011000000000011001100000000001100110000000000110011000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns1|ALT_INV_Q\(2),
	datab => \d1|regAns1|ALT_INV_Q\(0),
	datad => \d1|regAns1|ALT_INV_Q\(1),
	combout => \hex1|WideOr0~0_combout\);

-- Location: LABCELL_X88_Y11_N15
\hex2|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex2|WideOr6~0_combout\ = ( \d1|regAns2|Q\(0) & ( \d1|regAns2|Q\(1) & ( \d1|regAns2|Q\(2) ) ) ) # ( \d1|regAns2|Q\(0) & ( !\d1|regAns2|Q\(1) & ( !\d1|regAns2|Q\(2) ) ) ) # ( !\d1|regAns2|Q\(0) & ( !\d1|regAns2|Q\(1) & ( !\d1|regAns2|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|regAns2|ALT_INV_Q\(2),
	datae => \d1|regAns2|ALT_INV_Q\(0),
	dataf => \d1|regAns2|ALT_INV_Q\(1),
	combout => \hex2|WideOr6~0_combout\);

-- Location: LABCELL_X88_Y11_N42
\hex2|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex2|WideOr5~0_combout\ = ( \d1|regAns2|Q\(0) & ( \d1|regAns2|Q\(2) & ( \d1|regAns2|Q\(1) ) ) ) # ( \d1|regAns2|Q\(0) & ( !\d1|regAns2|Q\(2) ) ) # ( !\d1|regAns2|Q\(0) & ( !\d1|regAns2|Q\(2) & ( \d1|regAns2|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|regAns2|ALT_INV_Q\(1),
	datae => \d1|regAns2|ALT_INV_Q\(0),
	dataf => \d1|regAns2|ALT_INV_Q\(2),
	combout => \hex2|WideOr5~0_combout\);

-- Location: LABCELL_X88_Y11_N39
\hex2|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex2|WideOr4~0_combout\ = ( \d1|regAns2|Q\(0) & ( \d1|regAns2|Q\(1) ) ) # ( \d1|regAns2|Q\(0) & ( !\d1|regAns2|Q\(1) ) ) # ( !\d1|regAns2|Q\(0) & ( !\d1|regAns2|Q\(1) & ( \d1|regAns2|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|regAns2|ALT_INV_Q\(2),
	datae => \d1|regAns2|ALT_INV_Q\(0),
	dataf => \d1|regAns2|ALT_INV_Q\(1),
	combout => \hex2|WideOr4~0_combout\);

-- Location: LABCELL_X88_Y11_N6
\hex2|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex2|WideOr3~0_combout\ = ( \d1|regAns2|Q\(0) & ( \d1|regAns2|Q\(2) & ( \d1|regAns2|Q\(1) ) ) ) # ( !\d1|regAns2|Q\(0) & ( \d1|regAns2|Q\(2) & ( !\d1|regAns2|Q\(1) ) ) ) # ( \d1|regAns2|Q\(0) & ( !\d1|regAns2|Q\(2) & ( !\d1|regAns2|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000011110000111100000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|regAns2|ALT_INV_Q\(1),
	datae => \d1|regAns2|ALT_INV_Q\(0),
	dataf => \d1|regAns2|ALT_INV_Q\(2),
	combout => \hex2|WideOr3~0_combout\);

-- Location: LABCELL_X88_Y11_N3
\hex2|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex2|Decoder0~0_combout\ = ( !\d1|regAns2|Q\(0) & ( \d1|regAns2|Q\(1) & ( !\d1|regAns2|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|regAns2|ALT_INV_Q\(2),
	datae => \d1|regAns2|ALT_INV_Q\(0),
	dataf => \d1|regAns2|ALT_INV_Q\(1),
	combout => \hex2|Decoder0~0_combout\);

-- Location: LABCELL_X88_Y11_N30
\hex2|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex2|WideOr1~0_combout\ = ( \d1|regAns2|Q\(1) & ( (\d1|regAns2|Q\(2) & !\d1|regAns2|Q\(0)) ) ) # ( !\d1|regAns2|Q\(1) & ( (\d1|regAns2|Q\(2) & \d1|regAns2|Q\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|regAns2|ALT_INV_Q\(2),
	datac => \d1|regAns2|ALT_INV_Q\(0),
	dataf => \d1|regAns2|ALT_INV_Q\(1),
	combout => \hex2|WideOr1~0_combout\);

-- Location: LABCELL_X88_Y11_N33
\hex2|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex2|WideOr0~0_combout\ = ( !\d1|regAns2|Q\(1) & ( !\d1|regAns2|Q\(0) $ (!\d1|regAns2|Q\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns2|ALT_INV_Q\(0),
	datab => \d1|regAns2|ALT_INV_Q\(2),
	dataf => \d1|regAns2|ALT_INV_Q\(1),
	combout => \hex2|WideOr0~0_combout\);

-- Location: LABCELL_X16_Y7_N30
\hex3|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex3|WideOr6~0_combout\ = ( \d1|regAns3|Q\(0) & ( !\d1|regAns3|Q\(2) $ (\d1|regAns3|Q\(1)) ) ) # ( !\d1|regAns3|Q\(0) & ( (!\d1|regAns3|Q\(2) & !\d1|regAns3|Q\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns3|ALT_INV_Q\(2),
	datab => \d1|regAns3|ALT_INV_Q\(1),
	dataf => \d1|regAns3|ALT_INV_Q\(0),
	combout => \hex3|WideOr6~0_combout\);

-- Location: LABCELL_X12_Y7_N15
\hex3|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex3|WideOr5~0_combout\ = ( \d1|regAns3|Q\(1) & ( (!\d1|regAns3|Q\(2)) # (\d1|regAns3|Q\(0)) ) ) # ( !\d1|regAns3|Q\(1) & ( (\d1|regAns3|Q\(0) & !\d1|regAns3|Q\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns3|ALT_INV_Q\(0),
	datac => \d1|regAns3|ALT_INV_Q\(2),
	dataf => \d1|regAns3|ALT_INV_Q\(1),
	combout => \hex3|WideOr5~0_combout\);

-- Location: LABCELL_X16_Y7_N33
\hex3|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex3|WideOr4~0_combout\ = ( \d1|regAns3|Q\(0) ) # ( !\d1|regAns3|Q\(0) & ( (\d1|regAns3|Q\(2) & !\d1|regAns3|Q\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns3|ALT_INV_Q\(2),
	datac => \d1|regAns3|ALT_INV_Q\(1),
	dataf => \d1|regAns3|ALT_INV_Q\(0),
	combout => \hex3|WideOr4~0_combout\);

-- Location: LABCELL_X16_Y7_N24
\hex3|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex3|WideOr3~0_combout\ = ( \d1|regAns3|Q\(0) & ( !\d1|regAns3|Q\(2) $ (\d1|regAns3|Q\(1)) ) ) # ( !\d1|regAns3|Q\(0) & ( (\d1|regAns3|Q\(2) & !\d1|regAns3|Q\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns3|ALT_INV_Q\(2),
	datab => \d1|regAns3|ALT_INV_Q\(1),
	dataf => \d1|regAns3|ALT_INV_Q\(0),
	combout => \hex3|WideOr3~0_combout\);

-- Location: LABCELL_X16_Y7_N27
\hex3|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex3|Decoder0~0_combout\ = ( !\d1|regAns3|Q\(0) & ( (!\d1|regAns3|Q\(2) & \d1|regAns3|Q\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns3|ALT_INV_Q\(2),
	datac => \d1|regAns3|ALT_INV_Q\(1),
	dataf => \d1|regAns3|ALT_INV_Q\(0),
	combout => \hex3|Decoder0~0_combout\);

-- Location: LABCELL_X16_Y7_N42
\hex3|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex3|WideOr1~0_combout\ = (\d1|regAns3|Q\(2) & (!\d1|regAns3|Q\(0) $ (!\d1|regAns3|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101000100000100010100010000010001010001000001000101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns3|ALT_INV_Q\(2),
	datab => \d1|regAns3|ALT_INV_Q\(0),
	datad => \d1|regAns3|ALT_INV_Q\(1),
	combout => \hex3|WideOr1~0_combout\);

-- Location: LABCELL_X16_Y7_N45
\hex3|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex3|WideOr0~0_combout\ = (!\d1|regAns3|Q\(1) & (!\d1|regAns3|Q\(2) $ (!\d1|regAns3|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011000000000011001100000000001100110000000000110011000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns3|ALT_INV_Q\(2),
	datab => \d1|regAns3|ALT_INV_Q\(0),
	datad => \d1|regAns3|ALT_INV_Q\(1),
	combout => \hex3|WideOr0~0_combout\);

-- Location: LABCELL_X88_Y11_N51
\hex4|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex4|WideOr6~0_combout\ = ( \d1|regAns4|Q\(2) & ( (\d1|regAns4|Q\(0) & \d1|regAns4|Q\(1)) ) ) # ( !\d1|regAns4|Q\(2) & ( !\d1|regAns4|Q\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns4|ALT_INV_Q\(0),
	datab => \d1|regAns4|ALT_INV_Q\(1),
	dataf => \d1|regAns4|ALT_INV_Q\(2),
	combout => \hex4|WideOr6~0_combout\);

-- Location: LABCELL_X88_Y11_N48
\hex4|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex4|WideOr5~0_combout\ = ( \d1|regAns4|Q\(2) & ( (\d1|regAns4|Q\(0) & \d1|regAns4|Q\(1)) ) ) # ( !\d1|regAns4|Q\(2) & ( (\d1|regAns4|Q\(1)) # (\d1|regAns4|Q\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns4|ALT_INV_Q\(0),
	datab => \d1|regAns4|ALT_INV_Q\(1),
	dataf => \d1|regAns4|ALT_INV_Q\(2),
	combout => \hex4|WideOr5~0_combout\);

-- Location: LABCELL_X88_Y11_N54
\hex4|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex4|WideOr4~0_combout\ = ( \d1|regAns4|Q\(2) & ( (!\d1|regAns4|Q\(1)) # (\d1|regAns4|Q\(0)) ) ) # ( !\d1|regAns4|Q\(2) & ( \d1|regAns4|Q\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns4|ALT_INV_Q\(0),
	datab => \d1|regAns4|ALT_INV_Q\(1),
	dataf => \d1|regAns4|ALT_INV_Q\(2),
	combout => \hex4|WideOr4~0_combout\);

-- Location: LABCELL_X88_Y11_N57
\hex4|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex4|WideOr3~0_combout\ = ( \d1|regAns4|Q\(2) & ( !\d1|regAns4|Q\(0) $ (\d1|regAns4|Q\(1)) ) ) # ( !\d1|regAns4|Q\(2) & ( (\d1|regAns4|Q\(0) & !\d1|regAns4|Q\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns4|ALT_INV_Q\(0),
	datab => \d1|regAns4|ALT_INV_Q\(1),
	dataf => \d1|regAns4|ALT_INV_Q\(2),
	combout => \hex4|WideOr3~0_combout\);

-- Location: LABCELL_X88_Y11_N24
\hex4|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex4|Decoder0~0_combout\ = ( !\d1|regAns4|Q\(2) & ( (!\d1|regAns4|Q\(0) & \d1|regAns4|Q\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns4|ALT_INV_Q\(0),
	datab => \d1|regAns4|ALT_INV_Q\(1),
	dataf => \d1|regAns4|ALT_INV_Q\(2),
	combout => \hex4|Decoder0~0_combout\);

-- Location: LABCELL_X88_Y11_N27
\hex4|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex4|WideOr1~0_combout\ = ( \d1|regAns4|Q\(2) & ( !\d1|regAns4|Q\(0) $ (!\d1|regAns4|Q\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns4|ALT_INV_Q\(0),
	datab => \d1|regAns4|ALT_INV_Q\(1),
	dataf => \d1|regAns4|ALT_INV_Q\(2),
	combout => \hex4|WideOr1~0_combout\);

-- Location: LABCELL_X88_Y11_N18
\hex4|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex4|WideOr0~0_combout\ = ( !\d1|regAns4|Q\(0) & ( \d1|regAns4|Q\(2) & ( !\d1|regAns4|Q\(1) ) ) ) # ( \d1|regAns4|Q\(0) & ( !\d1|regAns4|Q\(2) & ( !\d1|regAns4|Q\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|regAns4|ALT_INV_Q\(1),
	datae => \d1|regAns4|ALT_INV_Q\(0),
	dataf => \d1|regAns4|ALT_INV_Q\(2),
	combout => \hex4|WideOr0~0_combout\);

-- Location: LABCELL_X88_Y21_N24
\hex5|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex5|WideOr6~0_combout\ = ( \d1|regAns5|Q\(1) & ( \d1|regAns5|Q\(0) & ( \d1|regAns5|Q\(2) ) ) ) # ( !\d1|regAns5|Q\(1) & ( \d1|regAns5|Q\(0) & ( !\d1|regAns5|Q\(2) ) ) ) # ( !\d1|regAns5|Q\(1) & ( !\d1|regAns5|Q\(0) & ( !\d1|regAns5|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011110000111100000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|regAns5|ALT_INV_Q\(2),
	datae => \d1|regAns5|ALT_INV_Q\(1),
	dataf => \d1|regAns5|ALT_INV_Q\(0),
	combout => \hex5|WideOr6~0_combout\);

-- Location: LABCELL_X88_Y21_N21
\hex5|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex5|WideOr5~0_combout\ = ( \d1|regAns5|Q\(1) & ( \d1|regAns5|Q\(0) ) ) # ( !\d1|regAns5|Q\(1) & ( \d1|regAns5|Q\(0) & ( !\d1|regAns5|Q\(2) ) ) ) # ( \d1|regAns5|Q\(1) & ( !\d1|regAns5|Q\(0) & ( !\d1|regAns5|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101010101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns5|ALT_INV_Q\(2),
	datae => \d1|regAns5|ALT_INV_Q\(1),
	dataf => \d1|regAns5|ALT_INV_Q\(0),
	combout => \hex5|WideOr5~0_combout\);

-- Location: LABCELL_X88_Y21_N48
\hex5|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex5|WideOr4~0_combout\ = ( \d1|regAns5|Q\(1) & ( \d1|regAns5|Q\(0) ) ) # ( !\d1|regAns5|Q\(1) & ( \d1|regAns5|Q\(0) ) ) # ( !\d1|regAns5|Q\(1) & ( !\d1|regAns5|Q\(0) & ( \d1|regAns5|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|regAns5|ALT_INV_Q\(2),
	datae => \d1|regAns5|ALT_INV_Q\(1),
	dataf => \d1|regAns5|ALT_INV_Q\(0),
	combout => \hex5|WideOr4~0_combout\);

-- Location: LABCELL_X88_Y21_N57
\hex5|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex5|WideOr3~0_combout\ = ( \d1|regAns5|Q\(1) & ( \d1|regAns5|Q\(0) & ( \d1|regAns5|Q\(2) ) ) ) # ( !\d1|regAns5|Q\(1) & ( \d1|regAns5|Q\(0) & ( !\d1|regAns5|Q\(2) ) ) ) # ( !\d1|regAns5|Q\(1) & ( !\d1|regAns5|Q\(0) & ( \d1|regAns5|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000010101010101010100101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns5|ALT_INV_Q\(2),
	datae => \d1|regAns5|ALT_INV_Q\(1),
	dataf => \d1|regAns5|ALT_INV_Q\(0),
	combout => \hex5|WideOr3~0_combout\);

-- Location: LABCELL_X88_Y21_N36
\hex5|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex5|Decoder0~0_combout\ = ( \d1|regAns5|Q\(1) & ( !\d1|regAns5|Q\(0) & ( !\d1|regAns5|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|regAns5|ALT_INV_Q\(2),
	datae => \d1|regAns5|ALT_INV_Q\(1),
	dataf => \d1|regAns5|ALT_INV_Q\(0),
	combout => \hex5|Decoder0~0_combout\);

-- Location: LABCELL_X88_Y21_N33
\hex5|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex5|WideOr1~0_combout\ = ( !\d1|regAns5|Q\(1) & ( \d1|regAns5|Q\(0) & ( \d1|regAns5|Q\(2) ) ) ) # ( \d1|regAns5|Q\(1) & ( !\d1|regAns5|Q\(0) & ( \d1|regAns5|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010101010101010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns5|ALT_INV_Q\(2),
	datae => \d1|regAns5|ALT_INV_Q\(1),
	dataf => \d1|regAns5|ALT_INV_Q\(0),
	combout => \hex5|WideOr1~0_combout\);

-- Location: LABCELL_X88_Y21_N12
\hex5|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex5|WideOr0~0_combout\ = ( !\d1|regAns5|Q\(1) & ( \d1|regAns5|Q\(0) & ( !\d1|regAns5|Q\(2) ) ) ) # ( !\d1|regAns5|Q\(1) & ( !\d1|regAns5|Q\(0) & ( \d1|regAns5|Q\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|regAns5|ALT_INV_Q\(2),
	datae => \d1|regAns5|ALT_INV_Q\(1),
	dataf => \d1|regAns5|ALT_INV_Q\(0),
	combout => \hex5|WideOr0~0_combout\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "gclk_far",
	nreset_invert => "true",
	output_clock_frequency => "300.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 4000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 10,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "fb_1",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 6,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 6,
	pll_m_cnt_odd_div_duty_en => "false",
	pll_m_cnt_ph_mux_prst => 0,
	pll_m_cnt_prst => 1,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 1,
	pll_n_cnt_lo_div => 1,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 2,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \VGA|mypll|altpll_component|auto_generated|fb_clkin\,
	ecnc1test => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => GND,
	refclkin => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	cntnen => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \VGA|mypll|altpll_component|auto_generated|fb_clkin\,
	tclk => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
  fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_MHI_bus\,
	shift => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM\,
	up => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	shiften => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 6,
	dprio0_cnt_lo_div => 6,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "25.0 mhz",
	phase_shift => "0 ps",
  fractional_pll_index => 0,
  output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT\,
	shiften => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK\,
	up0 => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP\,
	vco0ph => \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \VGA|mypll|altpll_component|auto_generated|clk\(0));

-- Location: CLKCTRL_G6
\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \VGA|mypll|altpll_component|auto_generated|clk\(0),
	outclk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\);

-- Location: MLABCELL_X8_Y10_N30
\VGA|controller|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~33_sumout\ = SUM(( \VGA|controller|xCounter\(0) ) + ( VCC ) + ( !VCC ))
-- \VGA|controller|Add0~34\ = CARRY(( \VGA|controller|xCounter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(0),
	cin => GND,
	sumout => \VGA|controller|Add0~33_sumout\,
	cout => \VGA|controller|Add0~34\);

-- Location: MLABCELL_X8_Y10_N36
\VGA|controller|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~1_sumout\ = SUM(( \VGA|controller|xCounter\(2) ) + ( GND ) + ( \VGA|controller|Add0~38\ ))
-- \VGA|controller|Add0~2\ = CARRY(( \VGA|controller|xCounter\(2) ) + ( GND ) + ( \VGA|controller|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(2),
	cin => \VGA|controller|Add0~38\,
	sumout => \VGA|controller|Add0~1_sumout\,
	cout => \VGA|controller|Add0~2\);

-- Location: MLABCELL_X8_Y10_N39
\VGA|controller|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~5_sumout\ = SUM(( \VGA|controller|xCounter\(3) ) + ( GND ) + ( \VGA|controller|Add0~2\ ))
-- \VGA|controller|Add0~6\ = CARRY(( \VGA|controller|xCounter\(3) ) + ( GND ) + ( \VGA|controller|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(3),
	cin => \VGA|controller|Add0~2\,
	sumout => \VGA|controller|Add0~5_sumout\,
	cout => \VGA|controller|Add0~6\);

-- Location: FF_X8_Y10_N41
\VGA|controller|xCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~5_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(3));

-- Location: MLABCELL_X8_Y10_N42
\VGA|controller|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~9_sumout\ = SUM(( \VGA|controller|xCounter\(4) ) + ( GND ) + ( \VGA|controller|Add0~6\ ))
-- \VGA|controller|Add0~10\ = CARRY(( \VGA|controller|xCounter\(4) ) + ( GND ) + ( \VGA|controller|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(4),
	cin => \VGA|controller|Add0~6\,
	sumout => \VGA|controller|Add0~9_sumout\,
	cout => \VGA|controller|Add0~10\);

-- Location: FF_X8_Y10_N43
\VGA|controller|xCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~9_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(4));

-- Location: MLABCELL_X8_Y10_N45
\VGA|controller|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~13_sumout\ = SUM(( \VGA|controller|xCounter\(5) ) + ( GND ) + ( \VGA|controller|Add0~10\ ))
-- \VGA|controller|Add0~14\ = CARRY(( \VGA|controller|xCounter\(5) ) + ( GND ) + ( \VGA|controller|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(5),
	cin => \VGA|controller|Add0~10\,
	sumout => \VGA|controller|Add0~13_sumout\,
	cout => \VGA|controller|Add0~14\);

-- Location: FF_X8_Y10_N46
\VGA|controller|xCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(5));

-- Location: MLABCELL_X8_Y10_N48
\VGA|controller|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~17_sumout\ = SUM(( \VGA|controller|xCounter\(6) ) + ( GND ) + ( \VGA|controller|Add0~14\ ))
-- \VGA|controller|Add0~18\ = CARRY(( \VGA|controller|xCounter\(6) ) + ( GND ) + ( \VGA|controller|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(6),
	cin => \VGA|controller|Add0~14\,
	sumout => \VGA|controller|Add0~17_sumout\,
	cout => \VGA|controller|Add0~18\);

-- Location: FF_X8_Y10_N50
\VGA|controller|xCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(6));

-- Location: MLABCELL_X8_Y10_N51
\VGA|controller|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~29_sumout\ = SUM(( \VGA|controller|xCounter\(7) ) + ( GND ) + ( \VGA|controller|Add0~18\ ))
-- \VGA|controller|Add0~30\ = CARRY(( \VGA|controller|xCounter\(7) ) + ( GND ) + ( \VGA|controller|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(7),
	cin => \VGA|controller|Add0~18\,
	sumout => \VGA|controller|Add0~29_sumout\,
	cout => \VGA|controller|Add0~30\);

-- Location: FF_X8_Y10_N52
\VGA|controller|xCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(7));

-- Location: MLABCELL_X8_Y10_N54
\VGA|controller|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~25_sumout\ = SUM(( \VGA|controller|xCounter\(8) ) + ( GND ) + ( \VGA|controller|Add0~30\ ))
-- \VGA|controller|Add0~26\ = CARRY(( \VGA|controller|xCounter\(8) ) + ( GND ) + ( \VGA|controller|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(8),
	cin => \VGA|controller|Add0~30\,
	sumout => \VGA|controller|Add0~25_sumout\,
	cout => \VGA|controller|Add0~26\);

-- Location: FF_X8_Y10_N55
\VGA|controller|xCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(8));

-- Location: MLABCELL_X8_Y10_N57
\VGA|controller|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~21_sumout\ = SUM(( \VGA|controller|xCounter\(9) ) + ( GND ) + ( \VGA|controller|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(9),
	cin => \VGA|controller|Add0~26\,
	sumout => \VGA|controller|Add0~21_sumout\);

-- Location: FF_X8_Y10_N58
\VGA|controller|xCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(9));

-- Location: MLABCELL_X8_Y10_N3
\VGA|controller|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Equal0~0_combout\ = ( \VGA|controller|xCounter\(3) & ( (\VGA|controller|xCounter\(9) & (\VGA|controller|xCounter\(2) & (\VGA|controller|xCounter\(8) & !\VGA|controller|xCounter\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(9),
	datab => \VGA|controller|ALT_INV_xCounter\(2),
	datac => \VGA|controller|ALT_INV_xCounter\(8),
	datad => \VGA|controller|ALT_INV_xCounter\(7),
	dataf => \VGA|controller|ALT_INV_xCounter\(3),
	combout => \VGA|controller|Equal0~0_combout\);

-- Location: MLABCELL_X8_Y10_N9
\VGA|controller|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Equal0~1_combout\ = ( !\VGA|controller|xCounter\(5) & ( \VGA|controller|xCounter\(0) & ( (\VGA|controller|xCounter\(1) & !\VGA|controller|xCounter\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(1),
	datad => \VGA|controller|ALT_INV_xCounter\(6),
	datae => \VGA|controller|ALT_INV_xCounter\(5),
	dataf => \VGA|controller|ALT_INV_xCounter\(0),
	combout => \VGA|controller|Equal0~1_combout\);

-- Location: MLABCELL_X8_Y10_N0
\VGA|controller|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Equal0~2_combout\ = ( \VGA|controller|Equal0~1_combout\ & ( (\VGA|controller|Equal0~0_combout\ & \VGA|controller|xCounter\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_Equal0~0_combout\,
	datad => \VGA|controller|ALT_INV_xCounter\(4),
	dataf => \VGA|controller|ALT_INV_Equal0~1_combout\,
	combout => \VGA|controller|Equal0~2_combout\);

-- Location: FF_X8_Y10_N32
\VGA|controller|xCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~33_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(0));

-- Location: MLABCELL_X8_Y10_N33
\VGA|controller|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add0~37_sumout\ = SUM(( \VGA|controller|xCounter\(1) ) + ( GND ) + ( \VGA|controller|Add0~34\ ))
-- \VGA|controller|Add0~38\ = CARRY(( \VGA|controller|xCounter\(1) ) + ( GND ) + ( \VGA|controller|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_xCounter\(1),
	cin => \VGA|controller|Add0~34\,
	sumout => \VGA|controller|Add0~37_sumout\,
	cout => \VGA|controller|Add0~38\);

-- Location: FF_X8_Y10_N35
\VGA|controller|xCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~37_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(1));

-- Location: FF_X8_Y10_N37
\VGA|controller|xCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter\(2));

-- Location: MLABCELL_X8_Y10_N18
\VGA|controller|VGA_HS1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_HS1~0_combout\ = ( \VGA|controller|xCounter\(4) & ( \VGA|controller|xCounter\(3) ) ) # ( \VGA|controller|xCounter\(4) & ( !\VGA|controller|xCounter\(3) & ( ((\VGA|controller|xCounter\(1) & \VGA|controller|xCounter\(0))) # 
-- (\VGA|controller|xCounter\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_xCounter\(2),
	datac => \VGA|controller|ALT_INV_xCounter\(1),
	datad => \VGA|controller|ALT_INV_xCounter\(0),
	datae => \VGA|controller|ALT_INV_xCounter\(4),
	dataf => \VGA|controller|ALT_INV_xCounter\(3),
	combout => \VGA|controller|VGA_HS1~0_combout\);

-- Location: MLABCELL_X8_Y10_N24
\VGA|controller|VGA_HS1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_HS1~1_combout\ = ( \VGA|controller|xCounter\(7) & ( \VGA|controller|xCounter\(9) & ( ((!\VGA|controller|VGA_HS1~0_combout\ & (!\VGA|controller|xCounter\(6) & !\VGA|controller|xCounter\(5))) # (\VGA|controller|VGA_HS1~0_combout\ & 
-- (\VGA|controller|xCounter\(6) & \VGA|controller|xCounter\(5)))) # (\VGA|controller|xCounter\(8)) ) ) ) # ( !\VGA|controller|xCounter\(7) & ( \VGA|controller|xCounter\(9) ) ) # ( \VGA|controller|xCounter\(7) & ( !\VGA|controller|xCounter\(9) ) ) # ( 
-- !\VGA|controller|xCounter\(7) & ( !\VGA|controller|xCounter\(9) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111011001100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_VGA_HS1~0_combout\,
	datab => \VGA|controller|ALT_INV_xCounter\(8),
	datac => \VGA|controller|ALT_INV_xCounter\(6),
	datad => \VGA|controller|ALT_INV_xCounter\(5),
	datae => \VGA|controller|ALT_INV_xCounter\(7),
	dataf => \VGA|controller|ALT_INV_xCounter\(9),
	combout => \VGA|controller|VGA_HS1~1_combout\);

-- Location: FF_X8_Y10_N25
\VGA|controller|VGA_HS1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_HS1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_HS1~q\);

-- Location: FF_X8_Y10_N28
\VGA|controller|VGA_HS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|VGA_HS1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_HS~q\);

-- Location: LABCELL_X7_Y10_N0
\VGA|controller|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~5_sumout\ = SUM(( \VGA|controller|yCounter\(0) ) + ( VCC ) + ( !VCC ))
-- \VGA|controller|Add1~6\ = CARRY(( \VGA|controller|yCounter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(0),
	cin => GND,
	sumout => \VGA|controller|Add1~5_sumout\,
	cout => \VGA|controller|Add1~6\);

-- Location: LABCELL_X7_Y10_N3
\VGA|controller|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~9_sumout\ = SUM(( \VGA|controller|yCounter\(1) ) + ( GND ) + ( \VGA|controller|Add1~6\ ))
-- \VGA|controller|Add1~10\ = CARRY(( \VGA|controller|yCounter\(1) ) + ( GND ) + ( \VGA|controller|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(1),
	cin => \VGA|controller|Add1~6\,
	sumout => \VGA|controller|Add1~9_sumout\,
	cout => \VGA|controller|Add1~10\);

-- Location: FF_X7_Y10_N5
\VGA|controller|yCounter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~9_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(1));

-- Location: LABCELL_X7_Y10_N6
\VGA|controller|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~37_sumout\ = SUM(( \VGA|controller|yCounter\(2) ) + ( GND ) + ( \VGA|controller|Add1~10\ ))
-- \VGA|controller|Add1~38\ = CARRY(( \VGA|controller|yCounter\(2) ) + ( GND ) + ( \VGA|controller|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(2),
	cin => \VGA|controller|Add1~10\,
	sumout => \VGA|controller|Add1~37_sumout\,
	cout => \VGA|controller|Add1~38\);

-- Location: FF_X7_Y10_N8
\VGA|controller|yCounter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~37_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(2));

-- Location: LABCELL_X7_Y10_N9
\VGA|controller|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~33_sumout\ = SUM(( \VGA|controller|yCounter\(3) ) + ( GND ) + ( \VGA|controller|Add1~38\ ))
-- \VGA|controller|Add1~34\ = CARRY(( \VGA|controller|yCounter\(3) ) + ( GND ) + ( \VGA|controller|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(3),
	cin => \VGA|controller|Add1~38\,
	sumout => \VGA|controller|Add1~33_sumout\,
	cout => \VGA|controller|Add1~34\);

-- Location: FF_X7_Y10_N10
\VGA|controller|yCounter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~33_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(3));

-- Location: LABCELL_X7_Y10_N12
\VGA|controller|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~29_sumout\ = SUM(( \VGA|controller|yCounter\(4) ) + ( GND ) + ( \VGA|controller|Add1~34\ ))
-- \VGA|controller|Add1~30\ = CARRY(( \VGA|controller|yCounter\(4) ) + ( GND ) + ( \VGA|controller|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(4),
	cin => \VGA|controller|Add1~34\,
	sumout => \VGA|controller|Add1~29_sumout\,
	cout => \VGA|controller|Add1~30\);

-- Location: FF_X7_Y10_N14
\VGA|controller|yCounter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~29_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(4));

-- Location: LABCELL_X7_Y10_N57
\VGA|controller|always1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~2_combout\ = ( !\VGA|controller|yCounter\(0) & ( !\VGA|controller|yCounter\(4) & ( (!\VGA|controller|yCounter\(1) & (\VGA|controller|yCounter\(2) & \VGA|controller|yCounter\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(1),
	datac => \VGA|controller|ALT_INV_yCounter\(2),
	datad => \VGA|controller|ALT_INV_yCounter\(3),
	datae => \VGA|controller|ALT_INV_yCounter\(0),
	dataf => \VGA|controller|ALT_INV_yCounter\(4),
	combout => \VGA|controller|always1~2_combout\);

-- Location: LABCELL_X7_Y10_N15
\VGA|controller|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~25_sumout\ = SUM(( \VGA|controller|yCounter\(5) ) + ( GND ) + ( \VGA|controller|Add1~30\ ))
-- \VGA|controller|Add1~26\ = CARRY(( \VGA|controller|yCounter\(5) ) + ( GND ) + ( \VGA|controller|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(5),
	cin => \VGA|controller|Add1~30\,
	sumout => \VGA|controller|Add1~25_sumout\,
	cout => \VGA|controller|Add1~26\);

-- Location: FF_X7_Y10_N17
\VGA|controller|yCounter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~25_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(5));

-- Location: LABCELL_X7_Y10_N18
\VGA|controller|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~21_sumout\ = SUM(( \VGA|controller|yCounter\(6) ) + ( GND ) + ( \VGA|controller|Add1~26\ ))
-- \VGA|controller|Add1~22\ = CARRY(( \VGA|controller|yCounter\(6) ) + ( GND ) + ( \VGA|controller|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(6),
	cin => \VGA|controller|Add1~26\,
	sumout => \VGA|controller|Add1~21_sumout\,
	cout => \VGA|controller|Add1~22\);

-- Location: FF_X7_Y10_N19
\VGA|controller|yCounter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~21_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(6));

-- Location: LABCELL_X7_Y10_N21
\VGA|controller|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~17_sumout\ = SUM(( \VGA|controller|yCounter\(7) ) + ( GND ) + ( \VGA|controller|Add1~22\ ))
-- \VGA|controller|Add1~18\ = CARRY(( \VGA|controller|yCounter\(7) ) + ( GND ) + ( \VGA|controller|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(7),
	cin => \VGA|controller|Add1~22\,
	sumout => \VGA|controller|Add1~17_sumout\,
	cout => \VGA|controller|Add1~18\);

-- Location: FF_X7_Y10_N23
\VGA|controller|yCounter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(7));

-- Location: LABCELL_X7_Y10_N24
\VGA|controller|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~13_sumout\ = SUM(( \VGA|controller|yCounter\(8) ) + ( GND ) + ( \VGA|controller|Add1~18\ ))
-- \VGA|controller|Add1~14\ = CARRY(( \VGA|controller|yCounter\(8) ) + ( GND ) + ( \VGA|controller|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(8),
	cin => \VGA|controller|Add1~18\,
	sumout => \VGA|controller|Add1~13_sumout\,
	cout => \VGA|controller|Add1~14\);

-- Location: FF_X7_Y10_N26
\VGA|controller|yCounter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~13_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(8));

-- Location: LABCELL_X7_Y10_N27
\VGA|controller|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|Add1~1_sumout\ = SUM(( \VGA|controller|yCounter\(9) ) + ( GND ) + ( \VGA|controller|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|controller|ALT_INV_yCounter\(9),
	cin => \VGA|controller|Add1~14\,
	sumout => \VGA|controller|Add1~1_sumout\);

-- Location: FF_X7_Y10_N28
\VGA|controller|yCounter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(9));

-- Location: LABCELL_X7_Y10_N48
\VGA|controller|always1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~1_combout\ = ( !\VGA|controller|yCounter\(7) & ( \VGA|controller|yCounter\(9) & ( (!\VGA|controller|yCounter\(5) & (!\VGA|controller|yCounter\(8) & !\VGA|controller|yCounter\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(5),
	datac => \VGA|controller|ALT_INV_yCounter\(8),
	datad => \VGA|controller|ALT_INV_yCounter\(6),
	datae => \VGA|controller|ALT_INV_yCounter\(7),
	dataf => \VGA|controller|ALT_INV_yCounter\(9),
	combout => \VGA|controller|always1~1_combout\);

-- Location: MLABCELL_X8_Y10_N12
\VGA|controller|always1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~3_combout\ = ( \VGA|controller|always1~1_combout\ & ( \VGA|controller|Equal0~1_combout\ & ( (\VGA|controller|xCounter\(4) & (\VGA|controller|Equal0~0_combout\ & \VGA|controller|always1~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_xCounter\(4),
	datac => \VGA|controller|ALT_INV_Equal0~0_combout\,
	datad => \VGA|controller|ALT_INV_always1~2_combout\,
	datae => \VGA|controller|ALT_INV_always1~1_combout\,
	dataf => \VGA|controller|ALT_INV_Equal0~1_combout\,
	combout => \VGA|controller|always1~3_combout\);

-- Location: FF_X7_Y10_N2
\VGA|controller|yCounter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~5_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter\(0));

-- Location: LABCELL_X7_Y10_N33
\VGA|controller|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|always1~0_combout\ = ( \VGA|controller|yCounter\(2) & ( (!\VGA|controller|yCounter\(4) & \VGA|controller|yCounter\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|ALT_INV_yCounter\(4),
	datad => \VGA|controller|ALT_INV_yCounter\(3),
	dataf => \VGA|controller|ALT_INV_yCounter\(2),
	combout => \VGA|controller|always1~0_combout\);

-- Location: FF_X7_Y10_N29
\VGA|controller|yCounter[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add1~1_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|always1~3_combout\,
	ena => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|yCounter[9]~DUPLICATE_q\);

-- Location: LABCELL_X7_Y10_N30
\VGA|controller|LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|LessThan5~0_combout\ = ( \VGA|controller|yCounter\(5) & ( (\VGA|controller|yCounter\(6) & (\VGA|controller|yCounter\(8) & \VGA|controller|yCounter\(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(6),
	datac => \VGA|controller|ALT_INV_yCounter\(8),
	datad => \VGA|controller|ALT_INV_yCounter\(7),
	dataf => \VGA|controller|ALT_INV_yCounter\(5),
	combout => \VGA|controller|LessThan5~0_combout\);

-- Location: LABCELL_X7_Y10_N45
\VGA|controller|VGA_VS1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_VS1~0_combout\ = ( \VGA|controller|yCounter\(1) & ( \VGA|controller|LessThan5~0_combout\ & ( ((!\VGA|controller|always1~0_combout\) # (\VGA|controller|yCounter[9]~DUPLICATE_q\)) # (\VGA|controller|yCounter\(0)) ) ) ) # ( 
-- !\VGA|controller|yCounter\(1) & ( \VGA|controller|LessThan5~0_combout\ & ( (!\VGA|controller|yCounter\(0)) # ((!\VGA|controller|always1~0_combout\) # (\VGA|controller|yCounter[9]~DUPLICATE_q\)) ) ) ) # ( \VGA|controller|yCounter\(1) & ( 
-- !\VGA|controller|LessThan5~0_combout\ ) ) # ( !\VGA|controller|yCounter\(1) & ( !\VGA|controller|LessThan5~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111010111111111111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(0),
	datac => \VGA|controller|ALT_INV_always1~0_combout\,
	datad => \VGA|controller|ALT_INV_yCounter[9]~DUPLICATE_q\,
	datae => \VGA|controller|ALT_INV_yCounter\(1),
	dataf => \VGA|controller|ALT_INV_LessThan5~0_combout\,
	combout => \VGA|controller|VGA_VS1~0_combout\);

-- Location: FF_X7_Y10_N47
\VGA|controller|VGA_VS1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_VS1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_VS1~q\);

-- Location: FF_X7_Y10_N43
\VGA|controller|VGA_VS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|VGA_VS1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_VS~q\);

-- Location: LABCELL_X7_Y10_N36
\VGA|controller|VGA_BLANK1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_BLANK1~0_combout\ = ( !\VGA|controller|yCounter\(9) & ( (!\VGA|controller|LessThan5~0_combout\ & ((!\VGA|controller|xCounter\(9)) # ((!\VGA|controller|xCounter\(7) & !\VGA|controller|xCounter\(8))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110110000000000111011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_xCounter\(7),
	datab => \VGA|controller|ALT_INV_xCounter\(9),
	datac => \VGA|controller|ALT_INV_xCounter\(8),
	datad => \VGA|controller|ALT_INV_LessThan5~0_combout\,
	dataf => \VGA|controller|ALT_INV_yCounter\(9),
	combout => \VGA|controller|VGA_BLANK1~0_combout\);

-- Location: FF_X7_Y10_N37
\VGA|controller|VGA_BLANK1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_BLANK1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_BLANK1~q\);

-- Location: LABCELL_X7_Y78_N12
\VGA|controller|VGA_BLANK~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|VGA_BLANK~feeder_combout\ = ( \VGA|controller|VGA_BLANK1~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA|controller|ALT_INV_VGA_BLANK1~q\,
	combout => \VGA|controller|VGA_BLANK~feeder_combout\);

-- Location: FF_X7_Y78_N14
\VGA|controller|VGA_BLANK\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|VGA_BLANK~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|VGA_BLANK~q\);

-- Location: LABCELL_X11_Y9_N0
\d1|counter1|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Add1~21_sumout\ = SUM(( \d1|counter1|Qy\(0) ) + ( VCC ) + ( !VCC ))
-- \d1|counter1|Add1~22\ = CARRY(( \d1|counter1|Qy\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|ALT_INV_Qy\(0),
	cin => GND,
	sumout => \d1|counter1|Add1~21_sumout\,
	cout => \d1|counter1|Add1~22\);

-- Location: LABCELL_X13_Y8_N24
\d1|counter1|Mod0|auto_generated|divider|divider|sel[45]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) = ( \c1|currState.SdrawStart~q\ ) # ( !\c1|currState.SdrawStart~q\ & ( !\c1|currState.SdrawInput~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_currState.SdrawInput~q\,
	dataf => \c1|ALT_INV_currState.SdrawStart~q\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|sel\(45));

-- Location: LABCELL_X13_Y8_N0
\d1|counter1|Mod0|auto_generated|divider|divider|op_10~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_10~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_10~26_cout\);

-- Location: LABCELL_X13_Y8_N3
\d1|counter1|Mod0|auto_generated|divider|divider|op_10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_10~5_sumout\ = SUM(( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Q\(10) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_10~26_cout\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_10~6\ = CARRY(( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Q\(10) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_10~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|ALT_INV_Q\(10),
	datac => \c1|ALT_INV_currState.SdrawStart~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_10~26_cout\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_10~5_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_10~6\);

-- Location: LABCELL_X13_Y8_N6
\d1|counter1|Mod0|auto_generated|divider|divider|op_10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_10~9_sumout\ = SUM(( \d1|counter1|Q\(11) ) + ( !\c1|WideOr2~1_combout\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_10~6\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_10~10\ = CARRY(( \d1|counter1|Q\(11) ) + ( !\c1|WideOr2~1_combout\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_WideOr2~1_combout\,
	datad => \d1|counter1|ALT_INV_Q\(11),
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_10~6\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_10~9_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_10~10\);

-- Location: LABCELL_X13_Y8_N9
\d1|counter1|Mod0|auto_generated|divider|divider|op_10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_10~13_sumout\ = SUM(( !\c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Q\(12) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_10~10\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_10~14\ = CARRY(( !\c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Q\(12) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|ALT_INV_Q\(12),
	datad => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_10~10\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_10~13_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_10~14\);

-- Location: LABCELL_X13_Y8_N12
\d1|counter1|Mod0|auto_generated|divider|divider|op_10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_10~17_sumout\ = SUM(( \d1|counter1|Q\(13) ) + ( VCC ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_10~14\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_10~18\ = CARRY(( \d1|counter1|Q\(13) ) + ( VCC ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|ALT_INV_Q\(13),
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_10~14\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_10~17_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_10~18\);

-- Location: LABCELL_X13_Y8_N15
\d1|counter1|Mod0|auto_generated|divider|divider|op_10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_10~21_sumout\ = SUM(( \d1|counter1|Q\(14) ) + ( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_10~18\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_10~22\ = CARRY(( \d1|counter1|Q\(14) ) + ( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Q\(14),
	datac => \c1|ALT_INV_currState.SdrawStart~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_10~18\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_10~21_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_10~22\);

-- Location: LABCELL_X13_Y8_N18
\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_10~22\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\);

-- Location: LABCELL_X13_Y8_N27
\d1|counter1|Mod0|auto_generated|divider|divider|selnose[64]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|selnose\(64) = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|selnose\(64));

-- Location: LABCELL_X13_Y8_N36
\d1|counter1|Mod0|auto_generated|divider|divider|op_11~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_11~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_11~30_cout\);

-- Location: LABCELL_X13_Y8_N39
\d1|counter1|Mod0|auto_generated|divider|divider|op_11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_11~5_sumout\ = SUM(( \d1|counter1|Q\(9) ) + ( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_11~30_cout\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_11~6\ = CARRY(( \d1|counter1|Q\(9) ) + ( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_11~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_currState.SdrawStart~q\,
	datad => \d1|counter1|ALT_INV_Q\(9),
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_11~30_cout\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_11~5_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_11~6\);

-- Location: LABCELL_X13_Y8_N42
\d1|counter1|Mod0|auto_generated|divider|divider|op_11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_11~9_sumout\ = SUM(( !\c1|WideOr2~1_combout\ ) + ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_10~5_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & ((\d1|counter1|Q\(10)))))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (((\d1|counter1|Q\(10))))) 
-- ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_11~6\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_11~10\ = CARRY(( !\c1|WideOr2~1_combout\ ) + ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_10~5_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & ((\d1|counter1|Q\(10)))))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (((\d1|counter1|Q\(10))))) 
-- ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111101111000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	datad => \c1|ALT_INV_WideOr2~1_combout\,
	dataf => \d1|counter1|ALT_INV_Q\(10),
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_11~6\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_11~9_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_11~10\);

-- Location: LABCELL_X13_Y8_N45
\d1|counter1|Mod0|auto_generated|divider|divider|op_11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_11~13_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_10~9_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & ((\d1|counter1|Q\(11)))))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (((\d1|counter1|Q\(11))))) 
-- ) + ( !\c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_11~10\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_11~14\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_10~9_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & ((\d1|counter1|Q\(11)))))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (((\d1|counter1|Q\(11))))) 
-- ) + ( !\c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datad => \d1|counter1|ALT_INV_Q\(11),
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_11~10\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_11~13_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_11~14\);

-- Location: LABCELL_X13_Y8_N48
\d1|counter1|Mod0|auto_generated|divider|divider|op_11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_11~17_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|op_10~13_sumout\))) # (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (\d1|counter1|Q\(12))))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (((\d1|counter1|Q\(12))))) 
-- ) + ( VCC ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_11~14\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_11~18\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|op_10~13_sumout\))) # (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (\d1|counter1|Q\(12))))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (((\d1|counter1|Q\(12))))) 
-- ) + ( VCC ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	datac => \d1|counter1|ALT_INV_Q\(12),
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_11~14\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_11~17_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_11~18\);

-- Location: LABCELL_X13_Y8_N51
\d1|counter1|Mod0|auto_generated|divider|divider|op_11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_11~21_sumout\ = SUM(( \c1|currState.SdrawStart~q\ ) + ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|op_10~17_sumout\))) # (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (\d1|counter1|Q\(13))))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (((\d1|counter1|Q\(13))))) 
-- ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_11~18\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_11~22\ = CARRY(( \c1|currState.SdrawStart~q\ ) + ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ((!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|op_10~17_sumout\))) # (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (\d1|counter1|Q\(13))))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & (((\d1|counter1|Q\(13))))) 
-- ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110000111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	datac => \d1|counter1|ALT_INV_Q\(13),
	datad => \c1|ALT_INV_currState.SdrawStart~q\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_11~18\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_11~21_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_11~22\);

-- Location: LABCELL_X13_Y8_N54
\d1|counter1|Mod0|auto_generated|divider|divider|op_11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_11~25_sumout\ = SUM(( \c1|currState.SdrawInput~q\ ) + ( (!\d1|counter1|Mod0|auto_generated|divider|divider|selnose\(64) & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_10~21_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|selnose\(64) & (\d1|counter1|Q\(14))) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_11~22\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_11~26\ = CARRY(( \c1|currState.SdrawInput~q\ ) + ( (!\d1|counter1|Mod0|auto_generated|divider|divider|selnose\(64) & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_10~21_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|selnose\(64) & (\d1|counter1|Q\(14))) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000101110001000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Q\(14),
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_selnose\(64),
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	datad => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_11~22\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_11~25_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_11~26\);

-- Location: LABCELL_X13_Y8_N57
\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_11~26\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\);

-- Location: LABCELL_X12_Y8_N27
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[40]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[40]~80_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( \d1|counter1|Q\(14) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- (!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_10~21_sumout\))) # (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (\d1|counter1|Q\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	datac => \d1|counter1|ALT_INV_Q\(14),
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~21_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[40]~80_combout\);

-- Location: LABCELL_X12_Y8_N21
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[39]~74\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[39]~74_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( \d1|counter1|Q\(13) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- (!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_10~17_sumout\))) # (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (\d1|counter1|Q\(13))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Q\(13),
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~17_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[39]~74_combout\);

-- Location: LABCELL_X12_Y8_N57
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[38]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[38]~68_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( \d1|counter1|Q\(12) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- (!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_10~13_sumout\))) # (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (\d1|counter1|Q\(12))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Q\(12),
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~13_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[38]~68_combout\);

-- Location: LABCELL_X12_Y8_N15
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[37]~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[37]~61_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( \d1|counter1|Q\(11) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- (!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (\d1|counter1|Mod0|auto_generated|divider|divider|op_10~9_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & ((\d1|counter1|Q\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~9_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	datad => \d1|counter1|ALT_INV_Q\(11),
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[37]~61_combout\);

-- Location: LABCELL_X12_Y8_N42
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[36]~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[36]~53_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( \d1|counter1|Q\(10) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_10~1_sumout\ & ( 
-- (!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_10~5_sumout\))) # (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (\d1|counter1|Q\(10))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	datac => \d1|counter1|ALT_INV_Q\(10),
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~5_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_10~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[36]~53_combout\);

-- Location: LABCELL_X11_Y8_N30
\d1|counter1|Mod0|auto_generated|divider|divider|op_12~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_12~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~34_cout\);

-- Location: LABCELL_X11_Y8_N33
\d1|counter1|Mod0|auto_generated|divider|divider|op_12~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_12~5_sumout\ = SUM(( \d1|counter1|Q\(8) ) + ( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~34_cout\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_12~6\ = CARRY(( \d1|counter1|Q\(8) ) + ( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_currState.SdrawStart~q\,
	datad => \d1|counter1|ALT_INV_Q\(8),
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~34_cout\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~5_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~6\);

-- Location: LABCELL_X11_Y8_N36
\d1|counter1|Mod0|auto_generated|divider|divider|op_12~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_12~9_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_11~5_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\d1|counter1|Q\(9)))))) # (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (((\d1|counter1|Q\(9))))) ) 
-- + ( !\c1|WideOr2~1_combout\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~6\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_12~10\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_11~5_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\d1|counter1|Q\(9)))))) # (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (((\d1|counter1|Q\(9))))) ) 
-- + ( !\c1|WideOr2~1_combout\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	datad => \d1|counter1|ALT_INV_Q\(9),
	dataf => \c1|ALT_INV_WideOr2~1_combout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~6\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~9_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~10\);

-- Location: LABCELL_X11_Y8_N39
\d1|counter1|Mod0|auto_generated|divider|divider|op_12~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_12~13_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_11~9_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[36]~53_combout\))))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[36]~53_combout\)))) ) + ( !\c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~10\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_12~14\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_11~9_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[36]~53_combout\))))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[36]~53_combout\)))) ) + ( !\c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~53_combout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~10\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~13_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~14\);

-- Location: LABCELL_X11_Y8_N42
\d1|counter1|Mod0|auto_generated|divider|divider|op_12~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_12~17_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|op_11~13_sumout\))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[37]~61_combout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[37]~61_combout\)))) ) + ( VCC ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~14\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_12~18\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|op_11~13_sumout\))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[37]~61_combout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[37]~61_combout\)))) ) + ( VCC ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[37]~61_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~14\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~17_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~18\);

-- Location: LABCELL_X11_Y8_N45
\d1|counter1|Mod0|auto_generated|divider|divider|op_12~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_12~21_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|op_11~17_sumout\))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[38]~68_combout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[38]~68_combout\)))) ) + ( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~18\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_12~22\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|op_11~17_sumout\))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[38]~68_combout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[38]~68_combout\)))) ) + ( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[38]~68_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawStart~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~18\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~21_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~22\);

-- Location: LABCELL_X11_Y8_N48
\d1|counter1|Mod0|auto_generated|divider|divider|op_12~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_12~25_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|op_11~21_sumout\))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[39]~74_combout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[39]~74_combout\)))) ) + ( \c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~22\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_12~26\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|op_11~21_sumout\))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[39]~74_combout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[39]~74_combout\)))) ) + ( \c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[39]~74_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~22\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~25_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~26\);

-- Location: LABCELL_X11_Y8_N51
\d1|counter1|Mod0|auto_generated|divider|divider|op_12~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_12~29_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|op_11~25_sumout\))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[40]~80_combout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[40]~80_combout\)))) ) + ( !\c1|WideOr2~1_combout\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~26\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_12~30\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|op_11~25_sumout\))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[40]~80_combout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[40]~80_combout\)))) ) + ( !\c1|WideOr2~1_combout\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[40]~80_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	dataf => \c1|ALT_INV_WideOr2~1_combout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~26\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~29_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~30\);

-- Location: LABCELL_X11_Y8_N54
\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~30\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\);

-- Location: LABCELL_X12_Y8_N51
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[49]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[49]~75_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_11~21_sumout\ & ( ((!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & 
-- !\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[39]~74_combout\) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_11~21_sumout\ & ( 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[39]~74_combout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\) # (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000001010101010111110101010101011111010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[39]~74_combout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~21_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[49]~75_combout\);

-- Location: LABCELL_X12_Y8_N30
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[48]~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[48]~69_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_11~17_sumout\ & ( ((!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & 
-- !\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[38]~68_combout\) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_11~17_sumout\ & ( 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[38]~68_combout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\) # (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011110001000111111111000100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[38]~68_combout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~17_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[48]~69_combout\);

-- Location: LABCELL_X12_Y8_N12
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[47]~62\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[47]~62_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[37]~61_combout\ & ( ((\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_11~13_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45)) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[37]~61_combout\ & ( 
-- (!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (\d1|counter1|Mod0|auto_generated|divider|divider|op_11~13_sumout\ & !\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~13_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[37]~61_combout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[47]~62_combout\);

-- Location: LABCELL_X12_Y8_N33
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[46]~54\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[46]~54_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_11~9_sumout\ & ( ((!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & 
-- !\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[36]~53_combout\) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_11~9_sumout\ & ( 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[36]~53_combout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\) # (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111110101111000011111010111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[36]~53_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~9_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[46]~54_combout\);

-- Location: LABCELL_X12_Y8_N24
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[45]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[45]~44_combout\ = ( \d1|counter1|Q\(9) & ( ((\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_11~5_sumout\)) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45)) ) ) # ( !\d1|counter1|Q\(9) & ( (!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & (\d1|counter1|Mod0|auto_generated|divider|divider|op_11~5_sumout\ & 
-- !\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~5_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \d1|counter1|ALT_INV_Q\(9),
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[45]~44_combout\);

-- Location: LABCELL_X11_Y8_N0
\d1|counter1|Mod0|auto_generated|divider|divider|op_13~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_13~14_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~14_cout\);

-- Location: LABCELL_X11_Y8_N3
\d1|counter1|Mod0|auto_generated|divider|divider|op_13~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_13~5_sumout\ = SUM(( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Q\(7) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~14_cout\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_13~6\ = CARRY(( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Q\(7) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Q\(7),
	datac => \c1|ALT_INV_currState.SdrawStart~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~14_cout\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~5_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~6\);

-- Location: LABCELL_X11_Y8_N6
\d1|counter1|Mod0|auto_generated|divider|divider|op_13~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_13~17_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((!\c1|currState.SdrawStart~q\ & (\d1|counter1|Mod0|auto_generated|divider|divider|op_12~5_sumout\)) # 
-- (\c1|currState.SdrawStart~q\ & ((\d1|counter1|Q\(8)))))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\d1|counter1|Q\(8))))) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_13~6\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_13~18\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((!\c1|currState.SdrawStart~q\ & (\d1|counter1|Mod0|auto_generated|divider|divider|op_12~5_sumout\)) # 
-- (\c1|currState.SdrawStart~q\ & ((\d1|counter1|Q\(8)))))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & (((\d1|counter1|Q\(8))))) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_13~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000000000000000000000000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \c1|ALT_INV_currState.SdrawStart~q\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	datad => \d1|counter1|ALT_INV_Q\(8),
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~6\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~17_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~18\);

-- Location: LABCELL_X11_Y8_N9
\d1|counter1|Mod0|auto_generated|divider|divider|op_13~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_13~21_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((!\c1|currState.SdrawStart~q\ & (\d1|counter1|Mod0|auto_generated|divider|divider|op_12~9_sumout\)) # 
-- (\c1|currState.SdrawStart~q\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[45]~44_combout\))))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[45]~44_combout\)))) ) + ( !\c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~18\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_13~22\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((!\c1|currState.SdrawStart~q\ & (\d1|counter1|Mod0|auto_generated|divider|divider|op_12~9_sumout\)) # 
-- (\c1|currState.SdrawStart~q\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[45]~44_combout\))))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[45]~44_combout\)))) ) + ( !\c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000100001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \c1|ALT_INV_currState.SdrawStart~q\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~44_combout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~18\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~21_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~22\);

-- Location: LABCELL_X11_Y8_N12
\d1|counter1|Mod0|auto_generated|divider|divider|op_13~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_13~25_sumout\ = SUM(( VCC ) + ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((!\c1|currState.SdrawStart~q\ & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|op_12~13_sumout\))) # (\c1|currState.SdrawStart~q\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[46]~54_combout\)))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[46]~54_combout\)))) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~22\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_13~26\ = CARRY(( VCC ) + ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((!\c1|currState.SdrawStart~q\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_12~13_sumout\))) # 
-- (\c1|currState.SdrawStart~q\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[46]~54_combout\)))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[46]~54_combout\)))) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110000111000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \c1|ALT_INV_currState.SdrawStart~q\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[46]~54_combout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~22\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~25_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~26\);

-- Location: LABCELL_X11_Y8_N15
\d1|counter1|Mod0|auto_generated|divider|divider|op_13~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_13~29_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((!\c1|currState.SdrawStart~q\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_12~17_sumout\))) # 
-- (\c1|currState.SdrawStart~q\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[47]~62_combout\)))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[47]~62_combout\)))) ) + ( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~26\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_13~30\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((!\c1|currState.SdrawStart~q\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_12~17_sumout\))) # 
-- (\c1|currState.SdrawStart~q\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[47]~62_combout\)))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[47]~62_combout\)))) ) + ( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \c1|ALT_INV_currState.SdrawStart~q\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[47]~62_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~26\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~29_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~30\);

-- Location: LABCELL_X11_Y8_N18
\d1|counter1|Mod0|auto_generated|divider|divider|op_13~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_13~33_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((!\c1|currState.SdrawStart~q\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_12~21_sumout\))) # 
-- (\c1|currState.SdrawStart~q\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[48]~69_combout\)))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[48]~69_combout\)))) ) + ( \c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~30\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_13~34\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((!\c1|currState.SdrawStart~q\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_12~21_sumout\))) # 
-- (\c1|currState.SdrawStart~q\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[48]~69_combout\)))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[48]~69_combout\)))) ) + ( \c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \c1|ALT_INV_currState.SdrawStart~q\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[48]~69_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~30\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~33_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~34\);

-- Location: LABCELL_X11_Y8_N21
\d1|counter1|Mod0|auto_generated|divider|divider|op_13~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_13~37_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((!\c1|currState.SdrawStart~q\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_12~25_sumout\))) # 
-- (\c1|currState.SdrawStart~q\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[49]~75_combout\)))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[49]~75_combout\)))) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~34\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_13~38\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ((!\c1|currState.SdrawStart~q\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_12~25_sumout\))) # 
-- (\c1|currState.SdrawStart~q\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[49]~75_combout\)))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & 
-- (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[49]~75_combout\)))) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000000000000000000000000000011110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	datab => \c1|ALT_INV_currState.SdrawStart~q\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[49]~75_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~34\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~37_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~38\);

-- Location: LABCELL_X12_Y8_N45
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[50]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[50]~79_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_11~25_sumout\ & ( (!\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45) & 
-- !\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~25_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[50]~79_combout\);

-- Location: LABCELL_X12_Y8_N0
\d1|counter1|Mod0|auto_generated|divider|divider|selnose[96]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|selnose\(96) = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( \c1|currState.SdrawStart~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_currState.SdrawStart~q\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|selnose\(96));

-- Location: LABCELL_X12_Y8_N6
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[50]~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[50]~81_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[40]~80_combout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|op_11~1_sumout\) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|sel\(45)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_sel\(45),
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_11~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[40]~80_combout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[50]~81_combout\);

-- Location: LABCELL_X11_Y8_N24
\d1|counter1|Mod0|auto_generated|divider|divider|op_13~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_13~9_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|selnose\(96) & (\d1|counter1|Mod0|auto_generated|divider|divider|op_12~29_sumout\)) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|selnose\(96) & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[50]~81_combout\) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[50]~79_combout\)))) ) + ( 
-- !\c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~38\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_13~10\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|selnose\(96) & (\d1|counter1|Mod0|auto_generated|divider|divider|op_12~29_sumout\)) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|selnose\(96) & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[50]~81_combout\) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[50]~79_combout\)))) ) + ( 
-- !\c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000101001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~79_combout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_selnose\(96),
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~81_combout\,
	dataf => \c1|ALT_INV_currState.SdrawStart~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~38\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~9_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~10\);

-- Location: LABCELL_X11_Y8_N27
\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~10\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\);

-- Location: LABCELL_X10_Y8_N9
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[69]~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[69]~73_combout\ = ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[69]~73_combout\);

-- Location: LABCELL_X10_Y8_N48
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[60]~78\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[60]~78_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~29_sumout\ & ( (!\c1|currState.SdrawStart~q\ & !\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawStart~q\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~29_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[60]~78_combout\);

-- Location: LABCELL_X10_Y8_N3
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[60]~82\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[60]~82_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[50]~79_combout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\) # (\c1|currState.SdrawStart~q\) 
-- ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[50]~79_combout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[50]~81_combout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\) # 
-- (\c1|currState.SdrawStart~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawStart~q\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~81_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[50]~79_combout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[60]~82_combout\);

-- Location: LABCELL_X10_Y8_N54
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[59]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~25_sumout\ & ( ((!\c1|currState.SdrawStart~q\ & !\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\)) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[49]~75_combout\) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_12~25_sumout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[49]~75_combout\ & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\) # (\c1|currState.SdrawStart~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111110101111000011111010111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawStart~q\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[49]~75_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~25_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\);

-- Location: LABCELL_X10_Y8_N57
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[58]~70\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[58]~70_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~21_sumout\ & ( ((!\c1|currState.SdrawStart~q\ & !\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\)) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[48]~69_combout\) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_12~21_sumout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[48]~69_combout\ & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\) # (\c1|currState.SdrawStart~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111110101111000011111010111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawStart~q\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[48]~69_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~21_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[58]~70_combout\);

-- Location: LABCELL_X10_Y8_N51
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[57]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[57]~63_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~17_sumout\ & ( ((!\c1|currState.SdrawStart~q\ & !\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\)) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[47]~62_combout\) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_12~17_sumout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[47]~62_combout\ & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\) # (\c1|currState.SdrawStart~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111110101111000011111010111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawStart~q\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[47]~62_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~17_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[57]~63_combout\);

-- Location: LABCELL_X12_Y8_N36
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[56]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[56]~52_combout\ = ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|op_12~13_sumout\ & !\c1|currState.SdrawStart~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~13_sumout\,
	datad => \c1|ALT_INV_currState.SdrawStart~q\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[56]~52_combout\);

-- Location: LABCELL_X12_Y8_N54
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[56]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[56]~55_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[46]~54_combout\ ) ) # ( 
-- !\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[46]~54_combout\ & \c1|currState.SdrawStart~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[46]~54_combout\,
	datad => \c1|ALT_INV_currState.SdrawStart~q\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[56]~55_combout\);

-- Location: LABCELL_X12_Y8_N48
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[55]~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[55]~45_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[45]~44_combout\ ) ) # ( 
-- !\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( (!\c1|currState.SdrawStart~q\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_12~9_sumout\))) # (\c1|currState.SdrawStart~q\ & 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[45]~44_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c1|ALT_INV_currState.SdrawStart~q\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[45]~44_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~9_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[55]~45_combout\);

-- Location: LABCELL_X12_Y8_N3
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[54]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[54]~35_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( \d1|counter1|Q\(8) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_12~1_sumout\ & ( 
-- (!\c1|currState.SdrawStart~q\ & (\d1|counter1|Mod0|auto_generated|divider|divider|op_12~5_sumout\)) # (\c1|currState.SdrawStart~q\ & ((\d1|counter1|Q\(8)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawStart~q\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~5_sumout\,
	datad => \d1|counter1|ALT_INV_Q\(8),
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_12~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[54]~35_combout\);

-- Location: LABCELL_X10_Y8_N12
\d1|counter1|Mod0|auto_generated|divider|divider|op_14~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~18_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~18_cout\);

-- Location: LABCELL_X10_Y8_N15
\d1|counter1|Mod0|auto_generated|divider|divider|op_14~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~9_sumout\ = SUM(( \d1|counter1|Q[6]~DUPLICATE_q\ ) + ( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~18_cout\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~10\ = CARRY(( \d1|counter1|Q[6]~DUPLICATE_q\ ) + ( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawStart~q\,
	datad => \d1|counter1|ALT_INV_Q[6]~DUPLICATE_q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~18_cout\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~9_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~10\);

-- Location: LABCELL_X10_Y8_N18
\d1|counter1|Mod0|auto_generated|divider|divider|op_14~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~5_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_13~5_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\d1|counter1|Q\(7))) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~10\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~6\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_13~5_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\d1|counter1|Q\(7))) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \c1|ALT_INV_currState.SdrawStart~q\,
	datac => \d1|counter1|ALT_INV_Q\(7),
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~10\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~5_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~6\);

-- Location: LABCELL_X10_Y8_N21
\d1|counter1|Mod0|auto_generated|divider|divider|op_14~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~21_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_13~17_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[54]~35_combout\)) ) + ( !\c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~6\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~22\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_13~17_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[54]~35_combout\)) ) + ( !\c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[54]~35_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~6\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~21_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~22\);

-- Location: LABCELL_X10_Y8_N24
\d1|counter1|Mod0|auto_generated|divider|divider|op_14~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~25_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_13~21_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[55]~45_combout\)) ) + ( VCC ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~22\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~26\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_13~21_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[55]~45_combout\)) ) + ( VCC ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[55]~45_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~22\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~25_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~26\);

-- Location: LABCELL_X10_Y8_N27
\d1|counter1|Mod0|auto_generated|divider|divider|op_14~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~29_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|op_13~25_sumout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[56]~55_combout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[56]~52_combout\))) ) + ( 
-- \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~26\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~30\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|op_13~25_sumout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[56]~55_combout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[56]~52_combout\))) ) + ( 
-- \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~52_combout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~55_combout\,
	dataf => \c1|ALT_INV_currState.SdrawStart~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~26\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~29_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~30\);

-- Location: LABCELL_X10_Y8_N30
\d1|counter1|Mod0|auto_generated|divider|divider|op_14~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~33_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_13~29_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[57]~63_combout\)) ) + ( \c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~30\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~34\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_13~29_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[57]~63_combout\)) ) + ( \c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~63_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~30\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~33_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~34\);

-- Location: LABCELL_X10_Y8_N33
\d1|counter1|Mod0|auto_generated|divider|divider|op_14~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~37_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_13~33_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[58]~70_combout\)) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~34\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~38\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_13~33_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[58]~70_combout\)) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \c1|ALT_INV_currState.SdrawStart~q\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~70_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~34\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~37_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~38\);

-- Location: LABCELL_X10_Y8_N36
\d1|counter1|Mod0|auto_generated|divider|divider|op_14~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~41_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_13~37_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\)) ) + ( !\c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~38\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~42\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_13~37_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\)) ) + ( !\c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~76_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~37_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawStart~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~38\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~41_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~42\);

-- Location: LABCELL_X10_Y8_N39
\d1|counter1|Mod0|auto_generated|divider|divider|op_14~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~14_cout\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|op_13~9_sumout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[60]~82_combout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[60]~78_combout\))) ) + ( VCC ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~78_combout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~9_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[60]~82_combout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~42\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~14_cout\);

-- Location: LABCELL_X10_Y8_N42
\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~14_cout\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\);

-- Location: LABCELL_X9_Y8_N54
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[69]~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[69]~77_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[59]~76_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[59]~76_combout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[69]~77_combout\);

-- Location: LABCELL_X10_Y8_N6
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[68]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[68]~71_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~33_sumout\ & ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[58]~70_combout\) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_13~33_sumout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & 
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[58]~70_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[58]~70_combout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~33_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[68]~71_combout\);

-- Location: LABCELL_X9_Y8_N51
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[67]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[67]~64_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[57]~63_combout\ ) ) # ( 
-- !\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[57]~63_combout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~29_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[67]~64_combout\);

-- Location: LABCELL_X12_Y8_N39
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[66]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[66]~56_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~25_sumout\ & ( ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[56]~52_combout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[56]~55_combout\) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_13~25_sumout\ & ( 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[56]~52_combout\) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[56]~55_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111111111111010111111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~55_combout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[56]~52_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~25_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[66]~56_combout\);

-- Location: LABCELL_X12_Y8_N9
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[65]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[65]~43_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~21_sumout\ & ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~21_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[65]~43_combout\);

-- Location: LABCELL_X10_Y8_N0
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[65]~46\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[65]~46_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[55]~45_combout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[55]~45_combout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[65]~46_combout\);

-- Location: LABCELL_X12_Y8_N18
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[64]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[64]~36_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~17_sumout\ & ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[54]~35_combout\) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_13~17_sumout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[54]~35_combout\ & 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[54]~35_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~17_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[64]~36_combout\);

-- Location: LABCELL_X10_Y9_N21
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[63]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[63]~2_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~5_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \d1|counter1|Q\(7) ) ) ) # ( 
-- !\d1|counter1|Mod0|auto_generated|divider|divider|op_13~5_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ & ( \d1|counter1|Q\(7) ) ) ) # ( \d1|counter1|Mod0|auto_generated|divider|divider|op_13~5_sumout\ & ( 
-- !\d1|counter1|Mod0|auto_generated|divider|divider|op_13~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Q\(7),
	datae => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~5_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_13~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[63]~2_combout\);

-- Location: LABCELL_X9_Y8_N12
\d1|counter1|Mod0|auto_generated|divider|divider|op_15~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~22_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~22_cout\);

-- Location: LABCELL_X9_Y8_N15
\d1|counter1|Mod0|auto_generated|divider|divider|op_15~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~13_sumout\ = SUM(( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Q\(5) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_15~22_cout\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~14\ = CARRY(( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Q\(5) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_15~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawStart~q\,
	datac => \d1|counter1|ALT_INV_Q\(5),
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~22_cout\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~13_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~14\);

-- Location: LABCELL_X9_Y8_N18
\d1|counter1|Mod0|auto_generated|divider|divider|op_15~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~9_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_14~9_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\d1|counter1|Q[6]~DUPLICATE_q\)) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_15~14\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~10\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_14~9_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\d1|counter1|Q[6]~DUPLICATE_q\)) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_15~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawStart~q\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \d1|counter1|ALT_INV_Q[6]~DUPLICATE_q\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~14\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~9_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~10\);

-- Location: LABCELL_X9_Y8_N21
\d1|counter1|Mod0|auto_generated|divider|divider|op_15~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~5_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_14~5_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[63]~2_combout\)) ) + ( !\c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_15~10\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~6\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_14~5_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[63]~2_combout\)) ) + ( !\c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_15~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[63]~2_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~10\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~5_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~6\);

-- Location: LABCELL_X9_Y8_N24
\d1|counter1|Mod0|auto_generated|divider|divider|op_15~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~25_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_14~21_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[64]~36_combout\)) ) + ( VCC ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_15~6\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~26\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_14~21_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[64]~36_combout\)) ) + ( VCC ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_15~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[64]~36_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~6\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~25_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~26\);

-- Location: LABCELL_X9_Y8_N27
\d1|counter1|Mod0|auto_generated|divider|divider|op_15~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~29_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|op_14~25_sumout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[65]~46_combout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[65]~43_combout\))) ) + ( 
-- \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_15~26\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~30\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|op_14~25_sumout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[65]~46_combout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[65]~43_combout\))) ) + ( 
-- \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_15~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~43_combout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~46_combout\,
	dataf => \c1|ALT_INV_currState.SdrawStart~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~26\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~29_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~30\);

-- Location: LABCELL_X9_Y8_N30
\d1|counter1|Mod0|auto_generated|divider|divider|op_15~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~33_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_14~29_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[66]~56_combout\)) ) + ( \c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_15~30\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~34\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_14~29_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[66]~56_combout\)) ) + ( \c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_15~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~56_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~30\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~33_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~34\);

-- Location: LABCELL_X9_Y8_N33
\d1|counter1|Mod0|auto_generated|divider|divider|op_15~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~37_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_14~33_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[67]~64_combout\)) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~34\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~38\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_14~33_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[67]~64_combout\)) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawStart~q\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[67]~64_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~34\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~37_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~38\);

-- Location: LABCELL_X9_Y8_N36
\d1|counter1|Mod0|auto_generated|divider|divider|op_15~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~41_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_14~37_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[68]~71_combout\)) ) + ( !\c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_15~38\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~42\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_14~37_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[68]~71_combout\)) ) + ( !\c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_15~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[68]~71_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawStart~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~38\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~41_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~42\);

-- Location: LABCELL_X9_Y8_N39
\d1|counter1|Mod0|auto_generated|divider|divider|op_15~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~18_cout\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|op_14~41_sumout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[69]~77_combout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[69]~73_combout\))) ) + ( VCC ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[69]~73_combout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~41_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[69]~77_combout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~42\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~18_cout\);

-- Location: LABCELL_X9_Y8_N42
\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_15~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~18_cout\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\);

-- Location: LABCELL_X9_Y9_N6
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[78]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[78]~67_combout\ = ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~37_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[78]~67_combout\);

-- Location: LABCELL_X10_Y9_N9
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[78]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[78]~72_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[68]~71_combout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[68]~71_combout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[78]~72_combout\);

-- Location: LABCELL_X10_Y9_N45
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[77]~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[77]~65_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[67]~64_combout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ ) ) # ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[67]~64_combout\ & ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~33_sumout\ ) ) ) # ( 
-- !\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[67]~64_combout\ & ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~33_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~33_sumout\,
	datae => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[67]~64_combout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[77]~65_combout\);

-- Location: LABCELL_X9_Y8_N0
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[76]~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[76]~57_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[66]~56_combout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_14~29_sumout\) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[66]~56_combout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|op_14~29_sumout\ & 
-- !\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~29_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[66]~56_combout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[76]~57_combout\);

-- Location: LABCELL_X9_Y8_N48
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[75]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[75]~47_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~25_sumout\ & ( ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[65]~46_combout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[65]~43_combout\) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_14~25_sumout\ & ( 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[65]~46_combout\) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[65]~43_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~43_combout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[65]~46_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~25_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[75]~47_combout\);

-- Location: LABCELL_X10_Y9_N0
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[74]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[74]~34_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~21_sumout\ & ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~21_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[74]~34_combout\);

-- Location: LABCELL_X10_Y9_N48
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[74]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[74]~37_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[64]~36_combout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[64]~36_combout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[74]~37_combout\);

-- Location: LABCELL_X10_Y9_N36
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[73]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[73]~3_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~5_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[63]~2_combout\ ) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_14~5_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[63]~2_combout\ ) ) ) # ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~5_sumout\ & ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[63]~2_combout\,
	datae => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~5_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[73]~3_combout\);

-- Location: LABCELL_X9_Y9_N54
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[72]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[72]~10_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( \d1|counter1|Q[6]~DUPLICATE_q\ ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_14~1_sumout\ & ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_14~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Q[6]~DUPLICATE_q\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~9_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_14~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[72]~10_combout\);

-- Location: LABCELL_X9_Y9_N18
\d1|counter1|Mod0|auto_generated|divider|divider|op_3~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~30_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~30_cout\);

-- Location: LABCELL_X9_Y9_N21
\d1|counter1|Mod0|auto_generated|divider|divider|op_3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~17_sumout\ = SUM(( \d1|counter1|Q\(4) ) + ( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~30_cout\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~18\ = CARRY(( \d1|counter1|Q\(4) ) + ( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_currState.SdrawStart~q\,
	datad => \d1|counter1|ALT_INV_Q\(4),
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~30_cout\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~17_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~18\);

-- Location: LABCELL_X9_Y9_N24
\d1|counter1|Mod0|auto_generated|divider|divider|op_3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~13_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_15~13_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (\d1|counter1|Q\(5))) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~18\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~14\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_15~13_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (\d1|counter1|Q\(5))) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \c1|ALT_INV_currState.SdrawStart~q\,
	datac => \d1|counter1|ALT_INV_Q\(5),
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~18\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~13_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~14\);

-- Location: LABCELL_X9_Y9_N27
\d1|counter1|Mod0|auto_generated|divider|divider|op_3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~9_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_15~9_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[72]~10_combout\)) ) + ( !\c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~14\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~10\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_15~9_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[72]~10_combout\)) ) + ( !\c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~10_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~14\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~9_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~10\);

-- Location: LABCELL_X9_Y9_N30
\d1|counter1|Mod0|auto_generated|divider|divider|op_3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~5_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_15~5_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[73]~3_combout\)) ) + ( VCC ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~10\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~6\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_15~5_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[73]~3_combout\)) ) + ( VCC ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~3_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~10\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~5_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~6\);

-- Location: LABCELL_X9_Y9_N33
\d1|counter1|Mod0|auto_generated|divider|divider|op_3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~25_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|op_15~25_sumout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[74]~37_combout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[74]~34_combout\))) ) + ( 
-- \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~6\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~26\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|op_15~25_sumout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[74]~37_combout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[74]~34_combout\))) ) + ( 
-- \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~34_combout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~37_combout\,
	dataf => \c1|ALT_INV_currState.SdrawStart~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~6\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~25_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~26\);

-- Location: LABCELL_X9_Y9_N36
\d1|counter1|Mod0|auto_generated|divider|divider|op_3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~33_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_15~29_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[75]~47_combout\)) ) + ( \c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~26\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~34\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_15~29_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[75]~47_combout\)) ) + ( \c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~47_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~26\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~33_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~34\);

-- Location: LABCELL_X9_Y9_N39
\d1|counter1|Mod0|auto_generated|divider|divider|op_3~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~37_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_15~33_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[76]~57_combout\)) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~34\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~38\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_15~33_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[76]~57_combout\)) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \c1|ALT_INV_currState.SdrawStart~q\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~57_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~34\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~37_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~38\);

-- Location: LABCELL_X9_Y9_N42
\d1|counter1|Mod0|auto_generated|divider|divider|op_3~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~41_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_15~37_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[77]~65_combout\)) ) + ( !\c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~38\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~42\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_15~37_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[77]~65_combout\)) ) + ( !\c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~65_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawStart~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~38\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~41_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~42\);

-- Location: LABCELL_X9_Y9_N45
\d1|counter1|Mod0|auto_generated|divider|divider|op_3~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~22_cout\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|op_15~41_sumout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[78]~72_combout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[78]~67_combout\))) ) + ( VCC ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[78]~67_combout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~41_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[78]~72_combout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~42\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~22_cout\);

-- Location: LABCELL_X9_Y9_N48
\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~22_cout\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\);

-- Location: MLABCELL_X8_Y9_N3
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[96]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[96]~51_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~37_sumout\ & ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[96]~51_combout\);

-- Location: MLABCELL_X8_Y9_N12
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[87]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[87]~60_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_15~37_sumout\ & ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~37_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[87]~60_combout\);

-- Location: LABCELL_X9_Y9_N57
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[87]~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[87]~66_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[77]~65_combout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[77]~65_combout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[87]~66_combout\);

-- Location: LABCELL_X9_Y8_N9
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[86]~58\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[86]~58_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_15~33_sumout\ & ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[76]~57_combout\) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_15~33_sumout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[76]~57_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[76]~57_combout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~33_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[86]~58_combout\);

-- Location: LABCELL_X9_Y8_N6
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[85]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[85]~48_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[75]~47_combout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|op_15~29_sumout\) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[75]~47_combout\ & ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_15~29_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~29_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[75]~47_combout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[85]~48_combout\);

-- Location: LABCELL_X9_Y9_N3
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[84]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[84]~38_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_15~25_sumout\ & ( ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[74]~37_combout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[74]~34_combout\) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_15~25_sumout\ & ( 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[74]~37_combout\) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[74]~34_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~34_combout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[74]~37_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~25_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[84]~38_combout\);

-- Location: LABCELL_X9_Y8_N3
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[83]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[83]~1_combout\ = ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_15~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~5_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[83]~1_combout\);

-- Location: LABCELL_X9_Y9_N9
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[83]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[83]~4_combout\ = (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[73]~3_combout\ & \d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[73]~3_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[83]~4_combout\);

-- Location: MLABCELL_X8_Y9_N18
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[82]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[82]~11_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[72]~10_combout\ ) ) # ( 
-- !\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_15~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~9_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[72]~10_combout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[82]~11_combout\);

-- Location: LABCELL_X9_Y9_N15
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[81]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[81]~17_combout\ = ( \d1|counter1|Q\(5) & ( (\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_15~13_sumout\) ) ) # ( 
-- !\d1|counter1|Q\(5) & ( (\d1|counter1|Mod0|auto_generated|divider|divider|op_15~13_sumout\ & !\d1|counter1|Mod0|auto_generated|divider|divider|op_15~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~13_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_15~1_sumout\,
	dataf => \d1|counter1|ALT_INV_Q\(5),
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[81]~17_combout\);

-- Location: MLABCELL_X8_Y9_N24
\d1|counter1|Mod0|auto_generated|divider|divider|op_4~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~34_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~34_cout\);

-- Location: MLABCELL_X8_Y9_N27
\d1|counter1|Mod0|auto_generated|divider|divider|op_4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~17_sumout\ = SUM(( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Q\(3) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~34_cout\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~18\ = CARRY(( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Q\(3) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c1|ALT_INV_currState.SdrawStart~q\,
	datac => \d1|counter1|ALT_INV_Q\(3),
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~34_cout\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~17_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~18\);

-- Location: MLABCELL_X8_Y9_N30
\d1|counter1|Mod0|auto_generated|divider|divider|op_4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~21_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_3~17_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\d1|counter1|Q\(4))) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~18\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~22\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_3~17_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\d1|counter1|Q\(4))) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawStart~q\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \d1|counter1|ALT_INV_Q\(4),
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~18\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~21_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~22\);

-- Location: MLABCELL_X8_Y9_N33
\d1|counter1|Mod0|auto_generated|divider|divider|op_4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~13_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_3~13_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[81]~17_combout\)) ) + ( !\c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~22\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~14\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_3~13_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[81]~17_combout\)) ) + ( !\c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[81]~17_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~22\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~13_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~14\);

-- Location: MLABCELL_X8_Y9_N36
\d1|counter1|Mod0|auto_generated|divider|divider|op_4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~9_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_3~9_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[82]~11_combout\)) ) + ( VCC ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~14\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~10\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_3~9_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[82]~11_combout\)) ) + ( VCC ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[82]~11_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~14\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~9_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~10\);

-- Location: MLABCELL_X8_Y9_N39
\d1|counter1|Mod0|auto_generated|divider|divider|op_4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~5_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|op_3~5_sumout\)) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[83]~4_combout\) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[83]~1_combout\)))) ) + ( 
-- \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~10\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~6\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|op_3~5_sumout\)) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[83]~4_combout\) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[83]~1_combout\)))) ) + ( 
-- \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[83]~1_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[83]~4_combout\,
	dataf => \c1|ALT_INV_currState.SdrawStart~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~10\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~5_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~6\);

-- Location: MLABCELL_X8_Y9_N42
\d1|counter1|Mod0|auto_generated|divider|divider|op_4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~29_sumout\ = SUM(( \c1|currState.SdrawInput~q\ ) + ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_3~25_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[84]~38_combout\)) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~6\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~30\ = CARRY(( \c1|currState.SdrawInput~q\ ) + ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_3~25_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[84]~38_combout\)) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~38_combout\,
	datad => \c1|ALT_INV_currState.SdrawInput~q\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~6\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~29_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~30\);

-- Location: MLABCELL_X8_Y9_N45
\d1|counter1|Mod0|auto_generated|divider|divider|op_4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~37_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_3~33_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[85]~48_combout\)) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~30\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~38\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_3~33_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[85]~48_combout\)) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawStart~q\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~48_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~30\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~37_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~38\);

-- Location: MLABCELL_X8_Y9_N48
\d1|counter1|Mod0|auto_generated|divider|divider|op_4~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~41_sumout\ = SUM(( !\c1|currState.SdrawStart~q\ ) + ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[86]~58_combout\)) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~38\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~42\ = CARRY(( !\c1|currState.SdrawStart~q\ ) + ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_3~37_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[86]~58_combout\)) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~58_combout\,
	datad => \c1|ALT_INV_currState.SdrawStart~q\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~37_sumout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~38\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~41_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~42\);

-- Location: MLABCELL_X8_Y9_N51
\d1|counter1|Mod0|auto_generated|divider|divider|op_4~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~26_cout\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|op_3~41_sumout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[87]~66_combout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[87]~60_combout\))) ) + ( VCC ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~60_combout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~41_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[87]~66_combout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~42\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~26_cout\);

-- Location: MLABCELL_X8_Y9_N54
\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~26_cout\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\);

-- Location: LABCELL_X7_Y9_N57
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[96]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[96]~59_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[86]~58_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[86]~58_combout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[96]~59_combout\);

-- Location: MLABCELL_X8_Y9_N6
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[95]~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[95]~49_combout\ = (!\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|op_3~33_sumout\)) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[85]~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~33_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[85]~48_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[95]~49_combout\);

-- Location: MLABCELL_X8_Y9_N21
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[94]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[94]~39_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~25_sumout\ & ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[84]~38_combout\) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_3~25_sumout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[84]~38_combout\ & 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[84]~38_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~25_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[94]~39_combout\);

-- Location: MLABCELL_X8_Y9_N0
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[93]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[93]~5_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~5_sumout\ & ( ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[83]~4_combout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[83]~1_combout\) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_3~5_sumout\ & ( 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[83]~4_combout\) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[83]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111111111111001111111111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[83]~1_combout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[83]~4_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~5_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[93]~5_combout\);

-- Location: MLABCELL_X8_Y9_N15
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[92]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[92]~9_combout\ = (!\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & \d1|counter1|Mod0|auto_generated|divider|divider|op_3~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~9_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[92]~9_combout\);

-- Location: LABCELL_X7_Y9_N3
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[92]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[92]~12_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[82]~11_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[82]~11_combout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[92]~12_combout\);

-- Location: LABCELL_X9_Y9_N12
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[91]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[91]~18_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[81]~17_combout\ ) ) # ( 
-- !\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~13_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[81]~17_combout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~13_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[91]~18_combout\);

-- Location: LABCELL_X10_Y9_N30
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[90]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[90]~29_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( \d1|counter1|Q\(4) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( 
-- \d1|counter1|Q\(4) & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~17_sumout\ ) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_3~1_sumout\ & ( !\d1|counter1|Q\(4) & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_3~17_sumout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~17_sumout\,
	datae => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_3~1_sumout\,
	dataf => \d1|counter1|ALT_INV_Q\(4),
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[90]~29_combout\);

-- Location: LABCELL_X7_Y9_N18
\d1|counter1|Mod0|auto_generated|divider|divider|op_5~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~38_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~38_cout\);

-- Location: LABCELL_X7_Y9_N21
\d1|counter1|Mod0|auto_generated|divider|divider|op_5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~17_sumout\ = SUM(( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Q\(2) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~38_cout\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~18\ = CARRY(( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Q\(2) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~38_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|ALT_INV_Q\(2),
	datac => \c1|ALT_INV_currState.SdrawStart~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~38_cout\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~17_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~18\);

-- Location: LABCELL_X7_Y9_N24
\d1|counter1|Mod0|auto_generated|divider|divider|op_5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~21_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_4~17_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\d1|counter1|Q\(3))) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~18\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~22\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_4~17_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\d1|counter1|Q\(3))) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawStart~q\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \d1|counter1|ALT_INV_Q\(3),
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~18\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~21_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~22\);

-- Location: LABCELL_X7_Y9_N27
\d1|counter1|Mod0|auto_generated|divider|divider|op_5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~25_sumout\ = SUM(( !\c1|currState.SdrawInput~q\ ) + ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_4~21_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[90]~29_combout\)) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~22\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~26\ = CARRY(( !\c1|currState.SdrawInput~q\ ) + ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_4~21_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[90]~29_combout\)) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111000011000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~29_combout\,
	datad => \c1|ALT_INV_currState.SdrawInput~q\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~22\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~25_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~26\);

-- Location: LABCELL_X7_Y9_N30
\d1|counter1|Mod0|auto_generated|divider|divider|op_5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~13_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[91]~18_combout\)) ) + ( VCC ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~26\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~14\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_4~13_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[91]~18_combout\)) ) + ( VCC ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[91]~18_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~26\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~13_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~14\);

-- Location: LABCELL_X7_Y9_N33
\d1|counter1|Mod0|auto_generated|divider|divider|op_5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~9_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|op_4~9_sumout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[92]~12_combout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[92]~9_combout\))) ) + ( 
-- \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~14\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~10\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|op_4~9_sumout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[92]~12_combout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[92]~9_combout\))) ) + ( 
-- \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[92]~9_combout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[92]~12_combout\,
	dataf => \c1|ALT_INV_currState.SdrawStart~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~14\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~9_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~10\);

-- Location: LABCELL_X7_Y9_N36
\d1|counter1|Mod0|auto_generated|divider|divider|op_5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~5_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_4~5_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[93]~5_combout\)) ) + ( \c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~10\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~6\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_4~5_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[93]~5_combout\)) ) + ( \c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[93]~5_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~10\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~5_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~6\);

-- Location: LABCELL_X7_Y9_N39
\d1|counter1|Mod0|auto_generated|divider|divider|op_5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~33_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_4~29_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[94]~39_combout\)) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~6\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~34\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_4~29_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[94]~39_combout\)) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[94]~39_combout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \c1|ALT_INV_currState.SdrawStart~q\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~6\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~33_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~34\);

-- Location: LABCELL_X7_Y9_N42
\d1|counter1|Mod0|auto_generated|divider|divider|op_5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~41_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[95]~49_combout\)) ) + ( !\c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~34\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~42\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_4~37_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[95]~49_combout\)) ) + ( !\c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[95]~49_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawStart~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~34\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~41_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~42\);

-- Location: LABCELL_X7_Y9_N45
\d1|counter1|Mod0|auto_generated|divider|divider|op_5~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~30_cout\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|op_4~41_sumout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[96]~59_combout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[96]~51_combout\))) ) + ( VCC ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[96]~51_combout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~41_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[96]~59_combout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~42\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~30_cout\);

-- Location: LABCELL_X7_Y9_N48
\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~30_cout\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\);

-- Location: LABCELL_X7_Y9_N0
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[114]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~33_sumout\ & ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\);

-- Location: MLABCELL_X8_Y8_N3
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[105]~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[105]~42_combout\ = ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~37_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~37_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[105]~42_combout\);

-- Location: MLABCELL_X8_Y8_N57
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[105]~50\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[105]~50_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[95]~49_combout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[95]~49_combout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[105]~50_combout\);

-- Location: MLABCELL_X8_Y8_N9
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[104]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[104]~40_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~29_sumout\ & ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[94]~39_combout\) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_4~29_sumout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & 
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[94]~39_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[94]~39_combout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~29_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[104]~40_combout\);

-- Location: MLABCELL_X8_Y8_N12
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[103]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[103]~6_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[93]~5_combout\ ) ) # ( 
-- !\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~5_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[93]~5_combout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[103]~6_combout\);

-- Location: MLABCELL_X8_Y8_N54
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[102]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[102]~13_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~9_sumout\ & ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\) # 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[92]~9_combout\) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[92]~12_combout\)) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_4~9_sumout\ & ( 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[92]~9_combout\) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[92]~12_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001111001111111111111100111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[92]~12_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[92]~9_combout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~9_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[102]~13_combout\);

-- Location: MLABCELL_X8_Y9_N9
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[101]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[101]~16_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~13_sumout\ & ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~13_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[101]~16_combout\);

-- Location: LABCELL_X9_Y9_N0
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[101]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[101]~19_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[91]~18_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[91]~18_combout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[101]~19_combout\);

-- Location: LABCELL_X7_Y9_N54
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[100]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[100]~30_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~21_sumout\ & ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[90]~29_combout\) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_4~21_sumout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[90]~29_combout\ & 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[90]~29_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~21_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[100]~30_combout\);

-- Location: LABCELL_X9_Y8_N57
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[99]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[99]~25_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_4~17_sumout\ & ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\) # (\d1|counter1|Q\(3)) ) ) # ( 
-- !\d1|counter1|Mod0|auto_generated|divider|divider|op_4~17_sumout\ & ( (\d1|counter1|Q\(3) & \d1|counter1|Mod0|auto_generated|divider|divider|op_4~1_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Q\(3),
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_4~17_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[99]~25_combout\);

-- Location: MLABCELL_X8_Y8_N18
\d1|counter1|Mod0|auto_generated|divider|divider|op_6~42\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_6~42_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~42_cout\);

-- Location: MLABCELL_X8_Y8_N21
\d1|counter1|Mod0|auto_generated|divider|divider|op_6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_6~17_sumout\ = SUM(( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Q\(1) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_6~42_cout\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_6~18\ = CARRY(( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Q\(1) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_6~42_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Q\(1),
	datac => \c1|ALT_INV_currState.SdrawStart~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~42_cout\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~17_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~18\);

-- Location: MLABCELL_X8_Y8_N24
\d1|counter1|Mod0|auto_generated|divider|divider|op_6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_6~21_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\d1|counter1|Q\(2))) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_6~18\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_6~22\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_5~17_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\d1|counter1|Q\(2))) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Q\(2),
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \c1|ALT_INV_currState.SdrawStart~q\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~18\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~21_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~22\);

-- Location: MLABCELL_X8_Y8_N27
\d1|counter1|Mod0|auto_generated|divider|divider|op_6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_6~25_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[99]~25_combout\)) ) + ( !\c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_6~22\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_6~26\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_5~21_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[99]~25_combout\)) ) + ( !\c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_6~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[99]~25_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~22\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~25_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~26\);

-- Location: MLABCELL_X8_Y8_N30
\d1|counter1|Mod0|auto_generated|divider|divider|op_6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_6~29_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_5~25_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[100]~30_combout\)) ) + ( VCC ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_6~26\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_6~30\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_5~25_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[100]~30_combout\)) ) + ( VCC ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~30_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~26\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~29_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~30\);

-- Location: MLABCELL_X8_Y8_N33
\d1|counter1|Mod0|auto_generated|divider|divider|op_6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_6~13_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|op_5~13_sumout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[101]~19_combout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[101]~16_combout\))) ) + ( 
-- \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_6~30\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_6~14\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|op_5~13_sumout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[101]~19_combout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[101]~16_combout\))) ) + ( 
-- \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~16_combout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~19_combout\,
	dataf => \c1|ALT_INV_currState.SdrawStart~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~30\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~13_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~14\);

-- Location: MLABCELL_X8_Y8_N36
\d1|counter1|Mod0|auto_generated|divider|divider|op_6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_6~9_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[102]~13_combout\)) ) + ( \c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_6~14\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_6~10\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_5~9_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[102]~13_combout\)) ) + ( \c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~13_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~14\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~9_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~10\);

-- Location: MLABCELL_X8_Y8_N39
\d1|counter1|Mod0|auto_generated|divider|divider|op_6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_6~5_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[103]~6_combout\)) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_6~10\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_6~6\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_5~5_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[103]~6_combout\)) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawStart~q\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[103]~6_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~10\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~5_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~6\);

-- Location: MLABCELL_X8_Y8_N42
\d1|counter1|Mod0|auto_generated|divider|divider|op_6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_6~37_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_5~33_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[104]~40_combout\)) ) + ( !\c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_6~6\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_6~38\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_5~33_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[104]~40_combout\)) ) + ( !\c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~40_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~33_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawStart~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~6\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~37_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~38\);

-- Location: MLABCELL_X8_Y8_N45
\d1|counter1|Mod0|auto_generated|divider|divider|op_6~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_6~34_cout\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|op_5~41_sumout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[105]~50_combout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[105]~42_combout\))) ) + ( VCC ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~42_combout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~41_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[105]~50_combout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~38\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~34_cout\);

-- Location: MLABCELL_X8_Y8_N48
\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_6~34_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~34_cout\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\);

-- Location: MLABCELL_X8_Y8_N15
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[114]~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[114]~41_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[104]~40_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[104]~40_combout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[114]~41_combout\);

-- Location: LABCELL_X7_Y9_N12
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[113]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[113]~7_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[103]~6_combout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|op_5~5_sumout\) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[103]~6_combout\ & ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_5~5_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[103]~6_combout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[113]~7_combout\);

-- Location: LABCELL_X7_Y8_N48
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[112]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[112]~14_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[102]~13_combout\ ) ) # ( 
-- !\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[102]~13_combout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[112]~14_combout\);

-- Location: LABCELL_X7_Y9_N6
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[111]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[111]~20_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~13_sumout\ & ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\) # 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[101]~16_combout\) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[101]~19_combout\)) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_5~13_sumout\ & ( 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[101]~16_combout\) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[101]~19_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010110111111101111111011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~19_combout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[101]~16_combout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[111]~20_combout\);

-- Location: LABCELL_X7_Y9_N9
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[110]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[110]~28_combout\ = ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~25_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[110]~28_combout\);

-- Location: LABCELL_X7_Y9_N15
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[110]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[110]~31_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[100]~30_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[100]~30_combout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[110]~31_combout\);

-- Location: MLABCELL_X8_Y8_N0
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[109]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[109]~26_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[99]~25_combout\ ) ) # ( 
-- !\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[99]~25_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~21_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[109]~26_combout\);

-- Location: MLABCELL_X6_Y8_N6
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[108]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[108]~23_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~17_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \d1|counter1|Q\(2) ) ) ) # ( 
-- !\d1|counter1|Mod0|auto_generated|divider|divider|op_5~17_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ & ( \d1|counter1|Q\(2) ) ) ) # ( \d1|counter1|Mod0|auto_generated|divider|divider|op_5~17_sumout\ & ( 
-- !\d1|counter1|Mod0|auto_generated|divider|divider|op_5~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|ALT_INV_Q\(2),
	datae => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[108]~23_combout\);

-- Location: LABCELL_X7_Y8_N6
\d1|counter1|Mod0|auto_generated|divider|divider|op_7~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~26_cout\ = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~26_cout\);

-- Location: LABCELL_X7_Y8_N9
\d1|counter1|Mod0|auto_generated|divider|divider|op_7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~5_sumout\ = SUM(( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Q\(0) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~26_cout\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~6\ = CARRY(( \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Q\(0) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_currState.SdrawStart~q\,
	dataf => \d1|counter1|ALT_INV_Q\(0),
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~26_cout\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~5_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~6\);

-- Location: LABCELL_X7_Y8_N12
\d1|counter1|Mod0|auto_generated|divider|divider|op_7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~29_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_6~17_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Q\(1))) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~6\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~30\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_6~17_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Q\(1))) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawStart~q\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \d1|counter1|ALT_INV_Q\(1),
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~6\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~29_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~30\);

-- Location: LABCELL_X7_Y8_N15
\d1|counter1|Mod0|auto_generated|divider|divider|op_7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~33_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[108]~23_combout\)) ) + ( !\c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~30\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~34\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_6~21_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[108]~23_combout\)) ) + ( !\c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[108]~23_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~30\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~33_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~34\);

-- Location: LABCELL_X7_Y8_N18
\d1|counter1|Mod0|auto_generated|divider|divider|op_7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~37_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[109]~26_combout\)) ) + ( VCC ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~34\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~38\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_6~25_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[109]~26_combout\)) ) + ( VCC ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[109]~26_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~34\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~37_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~38\);

-- Location: LABCELL_X7_Y8_N21
\d1|counter1|Mod0|auto_generated|divider|divider|op_7~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~41_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~29_sumout\)) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[110]~31_combout\) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[110]~28_combout\)))) ) + ( 
-- \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~38\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~42\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~29_sumout\)) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[110]~31_combout\) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[110]~28_combout\)))) ) + ( 
-- \c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000100011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[110]~28_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[110]~31_combout\,
	dataf => \c1|ALT_INV_currState.SdrawStart~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~38\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~41_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~42\);

-- Location: LABCELL_X7_Y8_N24
\d1|counter1|Mod0|auto_generated|divider|divider|op_7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~17_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_6~13_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[111]~20_combout\)) ) + ( \c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~42\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~18\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_6~13_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[111]~20_combout\)) ) + ( \c1|currState.SdrawInput~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[111]~20_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~42\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~17_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~18\);

-- Location: LABCELL_X7_Y8_N27
\d1|counter1|Mod0|auto_generated|divider|divider|op_7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~13_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[112]~14_combout\)) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~18\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~14\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_6~9_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[112]~14_combout\)) ) + ( (\c1|currState.SdrawInput~q\) # (\c1|currState.SdrawStart~q\) ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[112]~14_combout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \c1|ALT_INV_currState.SdrawStart~q\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawInput~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~18\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~13_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~14\);

-- Location: LABCELL_X7_Y8_N30
\d1|counter1|Mod0|auto_generated|divider|divider|op_7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~9_sumout\ = SUM(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_6~5_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[113]~7_combout\)) ) + ( !\c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~14\ ))
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~10\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_6~5_sumout\))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[113]~7_combout\)) ) + ( !\c1|currState.SdrawStart~q\ ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000000000000000000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[113]~7_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawStart~q\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~14\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~9_sumout\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~10\);

-- Location: LABCELL_X7_Y8_N33
\d1|counter1|Mod0|auto_generated|divider|divider|op_7~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~22_cout\ = CARRY(( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|op_6~37_sumout\)))) # 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[114]~41_combout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[114]~33_combout\))) ) + ( VCC ) + ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~33_combout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~37_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[114]~41_combout\,
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~10\,
	cout => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~22_cout\);

-- Location: LABCELL_X7_Y8_N36
\d1|counter1|Mod0|auto_generated|divider|divider|op_7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ = SUM(( VCC ) + ( GND ) + ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~22_cout\,
	sumout => \d1|counter1|Mod0|auto_generated|divider|divider|op_7~1_sumout\);

-- Location: LABCELL_X7_Y8_N0
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[133]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[133]~8_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~9_sumout\ & ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~5_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[113]~7_combout\)))) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_7~9_sumout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~5_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[113]~7_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~5_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[113]~7_combout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~9_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[133]~8_combout\);

-- Location: FF_X7_Y8_N1
\d1|counter1|Qx[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[133]~8_combout\,
	sclr => \c1|WideOr20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Qx\(7));

-- Location: LABCELL_X7_Y8_N3
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[129]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[129]~27_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~37_sumout\ & ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~25_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[109]~26_combout\)))) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_7~37_sumout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~25_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[109]~26_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~25_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[109]~26_combout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~37_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[129]~27_combout\);

-- Location: FF_X7_Y8_N4
\d1|counter1|Qx[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[129]~27_combout\,
	sclr => \c1|WideOr20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Qx\(3));

-- Location: MLABCELL_X6_Y8_N21
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[126]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[126]~0_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( \d1|counter1|Q\(0) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~5_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~5_sumout\,
	datac => \d1|counter1|ALT_INV_Q\(0),
	datae => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[126]~0_combout\);

-- Location: FF_X6_Y8_N22
\d1|counter1|Qx[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[126]~0_combout\,
	sclr => \c1|WideOr20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Qx\(0));

-- Location: LABCELL_X7_Y8_N54
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[130]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[130]~32_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~41_sumout\ & ( 
-- (!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~29_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[110]~31_combout\) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[110]~28_combout\)))) ) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~41_sumout\ ) ) # ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_7~41_sumout\ & ( 
-- (!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~29_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[110]~31_combout\) # (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[110]~28_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010011111111111111111111110101010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~29_sumout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[110]~28_combout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[110]~31_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datae => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~41_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[130]~32_combout\);

-- Location: FF_X7_Y8_N55
\d1|counter1|Qx[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[130]~32_combout\,
	sclr => \c1|WideOr20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Qx\(4));

-- Location: MLABCELL_X6_Y8_N48
\d1|counter1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Equal0~0_combout\ = ( \d1|counter1|Qx\(4) & ( (!\d1|counter1|Qx\(7) & (!\d1|counter1|Qx\(3) & (!\c1|currState.SdrawStart~q\ & !\d1|counter1|Qx\(0)))) # (\d1|counter1|Qx\(7) & (\d1|counter1|Qx\(3) & (\c1|currState.SdrawStart~q\ & 
-- \d1|counter1|Qx\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000011000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Qx\(7),
	datab => \d1|counter1|ALT_INV_Qx\(3),
	datac => \c1|ALT_INV_currState.SdrawStart~q\,
	datad => \d1|counter1|ALT_INV_Qx\(0),
	dataf => \d1|counter1|ALT_INV_Qx\(4),
	combout => \d1|counter1|Equal0~0_combout\);

-- Location: LABCELL_X7_Y8_N42
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[132]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[132]~15_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~13_sumout\ & ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_6~9_sumout\))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[112]~14_combout\))) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_7~13_sumout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & ((\d1|counter1|Mod0|auto_generated|divider|divider|op_6~9_sumout\))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- (\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[112]~14_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[112]~14_combout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~9_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~13_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[132]~15_combout\);

-- Location: FF_X7_Y8_N43
\d1|counter1|Qx[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[132]~15_combout\,
	sclr => \c1|WideOr20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Qx\(6));

-- Location: LABCELL_X7_Y8_N51
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[131]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[131]~21_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~17_sumout\ & ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~13_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[111]~20_combout\)))) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_7~17_sumout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~13_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[111]~20_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000000000101001111111111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~13_sumout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[111]~20_combout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~17_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[131]~21_combout\);

-- Location: FF_X7_Y8_N52
\d1|counter1|Qx[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[131]~21_combout\,
	sclr => \c1|WideOr20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Qx\(5));

-- Location: LABCELL_X7_Y8_N45
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[128]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[128]~24_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~33_sumout\ & ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_7~1_sumout\) # 
-- ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~21_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[108]~23_combout\)))) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_7~33_sumout\ & ( (\d1|counter1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & 
-- ((!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~21_sumout\)) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[108]~23_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~21_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[108]~23_combout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~33_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[128]~24_combout\);

-- Location: FF_X7_Y8_N46
\d1|counter1|Qx[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[128]~24_combout\,
	sclr => \c1|WideOr20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Qx\(2));

-- Location: MLABCELL_X8_Y8_N6
\d1|counter1|Mod0|auto_generated|divider|divider|StageOut[127]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[127]~22_combout\ = ( \d1|counter1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( (!\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & 
-- ((\d1|counter1|Mod0|auto_generated|divider|divider|op_6~17_sumout\))) # (\d1|counter1|Mod0|auto_generated|divider|divider|op_6~1_sumout\ & (\d1|counter1|Q\(1))) ) ) # ( !\d1|counter1|Mod0|auto_generated|divider|divider|op_7~1_sumout\ & ( 
-- \d1|counter1|Mod0|auto_generated|divider|divider|op_7~29_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Q\(1),
	datab => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~17_sumout\,
	datac => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_6~1_sumout\,
	datad => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~29_sumout\,
	dataf => \d1|counter1|Mod0|auto_generated|divider|divider|ALT_INV_op_7~1_sumout\,
	combout => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[127]~22_combout\);

-- Location: FF_X8_Y8_N7
\d1|counter1|Qx[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Mod0|auto_generated|divider|divider|StageOut[127]~22_combout\,
	sclr => \c1|WideOr20~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Qx\(1));

-- Location: LABCELL_X10_Y7_N45
\d1|counter1|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Equal0~1_combout\ = ( \d1|counter1|Qx\(1) & ( (!\c1|currState.SdrawInput~q\ & ((!\d1|counter1|Qx\(5) & (\c1|currState.SdrawStart~q\ & \d1|counter1|Qx\(2))) # (\d1|counter1|Qx\(5) & (!\c1|currState.SdrawStart~q\ & !\d1|counter1|Qx\(2))))) ) ) 
-- # ( !\d1|counter1|Qx\(1) & ( (!\d1|counter1|Qx\(5) & (\c1|currState.SdrawInput~q\ & \d1|counter1|Qx\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010010000000010000000000000000010100100000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Qx\(5),
	datab => \c1|ALT_INV_currState.SdrawStart~q\,
	datac => \c1|ALT_INV_currState.SdrawInput~q\,
	datad => \d1|counter1|ALT_INV_Qx\(2),
	datae => \d1|counter1|ALT_INV_Qx\(1),
	combout => \d1|counter1|Equal0~1_combout\);

-- Location: LABCELL_X11_Y9_N24
\d1|counter1|Qy[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Qy[4]~0_combout\ = ( \d1|counter1|Equal0~1_combout\ & ( \c1|WideOr20~combout\ ) ) # ( !\d1|counter1|Equal0~1_combout\ & ( \c1|WideOr20~combout\ ) ) # ( \d1|counter1|Equal0~1_combout\ & ( !\c1|WideOr20~combout\ & ( 
-- (\d1|counter1|Equal0~0_combout\ & (!\d1|counter1|Qx\(6) $ (\c1|WideOr2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000010100000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Equal0~0_combout\,
	datab => \d1|counter1|ALT_INV_Qx\(6),
	datac => \c1|ALT_INV_WideOr2~1_combout\,
	datae => \d1|counter1|ALT_INV_Equal0~1_combout\,
	dataf => \c1|ALT_INV_WideOr20~combout\,
	combout => \d1|counter1|Qy[4]~0_combout\);

-- Location: FF_X11_Y9_N1
\d1|counter1|Qy[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Add1~21_sumout\,
	sclr => \c1|WideOr20~combout\,
	ena => \d1|counter1|Qy[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Qy\(0));

-- Location: LABCELL_X11_Y9_N3
\d1|counter1|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Add1~25_sumout\ = SUM(( \d1|counter1|Qy\(1) ) + ( GND ) + ( \d1|counter1|Add1~22\ ))
-- \d1|counter1|Add1~26\ = CARRY(( \d1|counter1|Qy\(1) ) + ( GND ) + ( \d1|counter1|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|ALT_INV_Qy\(1),
	cin => \d1|counter1|Add1~22\,
	sumout => \d1|counter1|Add1~25_sumout\,
	cout => \d1|counter1|Add1~26\);

-- Location: FF_X11_Y9_N4
\d1|counter1|Qy[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Add1~25_sumout\,
	sclr => \c1|WideOr20~combout\,
	ena => \d1|counter1|Qy[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Qy\(1));

-- Location: LABCELL_X11_Y9_N6
\d1|counter1|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Add1~17_sumout\ = SUM(( \d1|counter1|Qy\(2) ) + ( GND ) + ( \d1|counter1|Add1~26\ ))
-- \d1|counter1|Add1~18\ = CARRY(( \d1|counter1|Qy\(2) ) + ( GND ) + ( \d1|counter1|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|ALT_INV_Qy\(2),
	cin => \d1|counter1|Add1~26\,
	sumout => \d1|counter1|Add1~17_sumout\,
	cout => \d1|counter1|Add1~18\);

-- Location: FF_X11_Y9_N7
\d1|counter1|Qy[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Add1~17_sumout\,
	sclr => \c1|WideOr20~combout\,
	ena => \d1|counter1|Qy[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Qy\(2));

-- Location: LABCELL_X11_Y9_N9
\d1|counter1|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Add1~13_sumout\ = SUM(( \d1|counter1|Qy\(3) ) + ( GND ) + ( \d1|counter1|Add1~18\ ))
-- \d1|counter1|Add1~14\ = CARRY(( \d1|counter1|Qy\(3) ) + ( GND ) + ( \d1|counter1|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|ALT_INV_Qy\(3),
	cin => \d1|counter1|Add1~18\,
	sumout => \d1|counter1|Add1~13_sumout\,
	cout => \d1|counter1|Add1~14\);

-- Location: FF_X11_Y9_N10
\d1|counter1|Qy[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Add1~13_sumout\,
	sclr => \c1|WideOr20~combout\,
	ena => \d1|counter1|Qy[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Qy\(3));

-- Location: LABCELL_X30_Y6_N33
\c1|Selector16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector16~1_combout\ = ( !\c1|currState.SdrawRandom~q\ & ( (!\c1|currState.SdrawBlack~q\ & (!\c1|currState.SresetDraw~q\ & (!\c1|currState.SdrawResult~q\ & !\c1|currState.SstoreInput~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawBlack~q\,
	datab => \c1|ALT_INV_currState.SresetDraw~q\,
	datac => \c1|ALT_INV_currState.SdrawResult~q\,
	datad => \c1|ALT_INV_currState.SstoreInput~q\,
	dataf => \c1|ALT_INV_currState.SdrawRandom~q\,
	combout => \c1|Selector16~1_combout\);

-- Location: LABCELL_X10_Y7_N48
\d1|regy|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|regy|Decoder0~1_combout\ = (!\c1|currState.SdrawInput~q\ & (!\c1|Selector16~1_combout\ & !\c1|currState.SstoreInput~q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c1|ALT_INV_currState.SdrawInput~q\,
	datac => \c1|ALT_INV_Selector16~1_combout\,
	datad => \c1|ALT_INV_currState.SstoreInput~q\,
	combout => \d1|regy|Decoder0~1_combout\);

-- Location: MLABCELL_X8_Y7_N24
\c1|Selector14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector14~0_combout\ = ( \d1|counterInput|Q[0]~DUPLICATE_q\ & ( (\c1|currState.SdrawInput~q\ & (((\d1|counterInput|Q[3]~DUPLICATE_q\) # (\d1|counterInput|Q[2]~DUPLICATE_q\)) # (\d1|counterInput|Q\(1)))) ) ) # ( !\d1|counterInput|Q[0]~DUPLICATE_q\ & ( 
-- (\c1|currState.SdrawInput~q\ & ((!\d1|counterInput|Q\(1)) # ((\d1|counterInput|Q[3]~DUPLICATE_q\) # (\d1|counterInput|Q[2]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101010101010001010101010100010101010101010001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawInput~q\,
	datab => \d1|counterInput|ALT_INV_Q\(1),
	datac => \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\,
	datad => \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\,
	dataf => \d1|counterInput|ALT_INV_Q[0]~DUPLICATE_q\,
	combout => \c1|Selector14~0_combout\);

-- Location: MLABCELL_X8_Y7_N48
\c1|Selector16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector16~2_combout\ = ( \d1|counterInput|Q\(1) & ( \d1|counterInput|Q[0]~DUPLICATE_q\ & ( !\c1|Selector16~1_combout\ ) ) ) # ( !\d1|counterInput|Q\(1) & ( \d1|counterInput|Q[0]~DUPLICATE_q\ & ( !\c1|Selector16~1_combout\ ) ) ) # ( 
-- \d1|counterInput|Q\(1) & ( !\d1|counterInput|Q[0]~DUPLICATE_q\ & ( (!\c1|Selector16~1_combout\) # ((!\d1|counterInput|Q\(2) & (\c1|currState.SdrawInput~q\ & !\d1|counterInput|Q[3]~DUPLICATE_q\))) ) ) ) # ( !\d1|counterInput|Q\(1) & ( 
-- !\d1|counterInput|Q[0]~DUPLICATE_q\ & ( (!\c1|Selector16~1_combout\) # ((\d1|counterInput|Q\(2) & (\c1|currState.SdrawInput~q\ & !\d1|counterInput|Q[3]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101110101010101011101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Selector16~1_combout\,
	datab => \d1|counterInput|ALT_INV_Q\(2),
	datac => \c1|ALT_INV_currState.SdrawInput~q\,
	datad => \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\,
	datae => \d1|counterInput|ALT_INV_Q\(1),
	dataf => \d1|counterInput|ALT_INV_Q[0]~DUPLICATE_q\,
	combout => \c1|Selector16~2_combout\);

-- Location: MLABCELL_X8_Y7_N54
\c1|Selector15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector15~0_combout\ = ( \d1|counterInput|Q\(2) & ( (\c1|currState.SdrawInput~q\ & (((\d1|counterInput|Q\(1)) # (\d1|counterInput|Q\(0))) # (\d1|counterInput|Q[3]~DUPLICATE_q\))) ) ) # ( !\d1|counterInput|Q\(2) & ( (\c1|currState.SdrawInput~q\ & 
-- (((!\d1|counterInput|Q\(0)) # (!\d1|counterInput|Q\(1))) # (\d1|counterInput|Q[3]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010001010101010101000100010101010101010001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawInput~q\,
	datab => \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\,
	datac => \d1|counterInput|ALT_INV_Q\(0),
	datad => \d1|counterInput|ALT_INV_Q\(1),
	dataf => \d1|counterInput|ALT_INV_Q\(2),
	combout => \c1|Selector15~0_combout\);

-- Location: MLABCELL_X8_Y7_N0
\d1|alu1|Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add2~21_sumout\ = SUM(( (!\c1|currState.SstoreInput~q\ & ((!\c1|Selector14~0_combout\ & ((\c1|Selector15~0_combout\))) # (\c1|Selector14~0_combout\ & ((!\c1|Selector16~2_combout\) # (!\c1|Selector15~0_combout\))))) # (\c1|currState.SstoreInput~q\ 
-- & (((!\c1|Selector16~2_combout\)))) ) + ( \d1|counter1|Qy\(0) ) + ( !VCC ))
-- \d1|alu1|Add2~22\ = CARRY(( (!\c1|currState.SstoreInput~q\ & ((!\c1|Selector14~0_combout\ & ((\c1|Selector15~0_combout\))) # (\c1|Selector14~0_combout\ & ((!\c1|Selector16~2_combout\) # (!\c1|Selector15~0_combout\))))) # (\c1|currState.SstoreInput~q\ & 
-- (((!\c1|Selector16~2_combout\)))) ) + ( \d1|counter1|Qy\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000111010011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Selector14~0_combout\,
	datab => \c1|ALT_INV_currState.SstoreInput~q\,
	datac => \c1|ALT_INV_Selector16~2_combout\,
	datad => \c1|ALT_INV_Selector15~0_combout\,
	dataf => \d1|counter1|ALT_INV_Qy\(0),
	cin => GND,
	sumout => \d1|alu1|Add2~21_sumout\,
	cout => \d1|alu1|Add2~22\);

-- Location: MLABCELL_X8_Y7_N3
\d1|alu1|Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add2~25_sumout\ = SUM(( \d1|counter1|Qy\(1) ) + ( GND ) + ( \d1|alu1|Add2~22\ ))
-- \d1|alu1|Add2~26\ = CARRY(( \d1|counter1|Qy\(1) ) + ( GND ) + ( \d1|alu1|Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|ALT_INV_Qy\(1),
	cin => \d1|alu1|Add2~22\,
	sumout => \d1|alu1|Add2~25_sumout\,
	cout => \d1|alu1|Add2~26\);

-- Location: MLABCELL_X8_Y7_N6
\d1|alu1|Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add2~17_sumout\ = SUM(( \d1|regy|Decoder0~1_combout\ ) + ( \d1|counter1|Qy\(2) ) + ( \d1|alu1|Add2~26\ ))
-- \d1|alu1|Add2~18\ = CARRY(( \d1|regy|Decoder0~1_combout\ ) + ( \d1|counter1|Qy\(2) ) + ( \d1|alu1|Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|counter1|ALT_INV_Qy\(2),
	datac => \d1|regy|ALT_INV_Decoder0~1_combout\,
	cin => \d1|alu1|Add2~26\,
	sumout => \d1|alu1|Add2~17_sumout\,
	cout => \d1|alu1|Add2~18\);

-- Location: MLABCELL_X8_Y7_N9
\d1|alu1|Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add2~13_sumout\ = SUM(( \d1|counter1|Qy\(3) ) + ( GND ) + ( \d1|alu1|Add2~18\ ))
-- \d1|alu1|Add2~14\ = CARRY(( \d1|counter1|Qy\(3) ) + ( GND ) + ( \d1|alu1|Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counter1|ALT_INV_Qy\(3),
	cin => \d1|alu1|Add2~18\,
	sumout => \d1|alu1|Add2~13_sumout\,
	cout => \d1|alu1|Add2~14\);

-- Location: LABCELL_X11_Y9_N12
\d1|counter1|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Add1~9_sumout\ = SUM(( \d1|counter1|Qy\(4) ) + ( GND ) + ( \d1|counter1|Add1~14\ ))
-- \d1|counter1|Add1~10\ = CARRY(( \d1|counter1|Qy\(4) ) + ( GND ) + ( \d1|counter1|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|ALT_INV_Qy\(4),
	cin => \d1|counter1|Add1~14\,
	sumout => \d1|counter1|Add1~9_sumout\,
	cout => \d1|counter1|Add1~10\);

-- Location: FF_X11_Y9_N14
\d1|counter1|Qy[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Add1~9_sumout\,
	sclr => \c1|WideOr20~combout\,
	ena => \d1|counter1|Qy[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Qy\(4));

-- Location: MLABCELL_X8_Y7_N12
\d1|alu1|Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add2~9_sumout\ = SUM(( \d1|counter1|Qy\(4) ) + ( \d1|regy|Decoder0~1_combout\ ) + ( \d1|alu1|Add2~14\ ))
-- \d1|alu1|Add2~10\ = CARRY(( \d1|counter1|Qy\(4) ) + ( \d1|regy|Decoder0~1_combout\ ) + ( \d1|alu1|Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|regy|ALT_INV_Decoder0~1_combout\,
	datad => \d1|counter1|ALT_INV_Qy\(4),
	cin => \d1|alu1|Add2~14\,
	sumout => \d1|alu1|Add2~9_sumout\,
	cout => \d1|alu1|Add2~10\);

-- Location: LABCELL_X11_Y9_N15
\d1|counter1|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Add1~5_sumout\ = SUM(( \d1|counter1|Qy\(5) ) + ( GND ) + ( \d1|counter1|Add1~10\ ))
-- \d1|counter1|Add1~6\ = CARRY(( \d1|counter1|Qy\(5) ) + ( GND ) + ( \d1|counter1|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|ALT_INV_Qy\(5),
	cin => \d1|counter1|Add1~10\,
	sumout => \d1|counter1|Add1~5_sumout\,
	cout => \d1|counter1|Add1~6\);

-- Location: FF_X11_Y9_N16
\d1|counter1|Qy[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Add1~5_sumout\,
	sclr => \c1|WideOr20~combout\,
	ena => \d1|counter1|Qy[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Qy\(5));

-- Location: MLABCELL_X8_Y7_N15
\d1|alu1|Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add2~5_sumout\ = SUM(( (!\c1|currState.SstoreInput~q\ & ((!\c1|Selector14~0_combout\ & ((\c1|Selector15~0_combout\))) # (\c1|Selector14~0_combout\ & ((!\c1|Selector16~2_combout\) # (!\c1|Selector15~0_combout\))))) # (\c1|currState.SstoreInput~q\ 
-- & (!\c1|Selector16~2_combout\)) ) + ( \d1|counter1|Qy\(5) ) + ( \d1|alu1|Add2~10\ ))
-- \d1|alu1|Add2~6\ = CARRY(( (!\c1|currState.SstoreInput~q\ & ((!\c1|Selector14~0_combout\ & ((\c1|Selector15~0_combout\))) # (\c1|Selector14~0_combout\ & ((!\c1|Selector16~2_combout\) # (!\c1|Selector15~0_combout\))))) # (\c1|currState.SstoreInput~q\ & 
-- (!\c1|Selector16~2_combout\)) ) + ( \d1|counter1|Qy\(5) ) + ( \d1|alu1|Add2~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010111011101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Selector16~2_combout\,
	datab => \c1|ALT_INV_currState.SstoreInput~q\,
	datac => \c1|ALT_INV_Selector14~0_combout\,
	datad => \c1|ALT_INV_Selector15~0_combout\,
	dataf => \d1|counter1|ALT_INV_Qy\(5),
	cin => \d1|alu1|Add2~10\,
	sumout => \d1|alu1|Add2~5_sumout\,
	cout => \d1|alu1|Add2~6\);

-- Location: LABCELL_X11_Y9_N18
\d1|counter1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|counter1|Add1~1_sumout\ = SUM(( \d1|counter1|Qy\(6) ) + ( GND ) + ( \d1|counter1|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|counter1|ALT_INV_Qy\(6),
	cin => \d1|counter1|Add1~6\,
	sumout => \d1|counter1|Add1~1_sumout\);

-- Location: FF_X11_Y9_N19
\d1|counter1|Qy[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|counter1|Add1~1_sumout\,
	sclr => \c1|WideOr20~combout\,
	ena => \d1|counter1|Qy[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|counter1|Qy\(6));

-- Location: MLABCELL_X8_Y7_N18
\d1|alu1|Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add2~1_sumout\ = SUM(( (!\c1|currState.SstoreInput~q\ & ((!\c1|Selector14~0_combout\ & ((\c1|Selector15~0_combout\))) # (\c1|Selector14~0_combout\ & ((!\c1|Selector16~2_combout\) # (!\c1|Selector15~0_combout\))))) # (\c1|currState.SstoreInput~q\ 
-- & (((!\c1|Selector16~2_combout\)))) ) + ( \d1|counter1|Qy\(6) ) + ( \d1|alu1|Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000111001011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SstoreInput~q\,
	datab => \c1|ALT_INV_Selector14~0_combout\,
	datac => \c1|ALT_INV_Selector16~2_combout\,
	datad => \c1|ALT_INV_Selector15~0_combout\,
	dataf => \d1|counter1|ALT_INV_Qy\(6),
	cin => \d1|alu1|Add2~6\,
	sumout => \d1|alu1|Add2~1_sumout\);

-- Location: MLABCELL_X8_Y7_N36
\VGA|writeEn~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|writeEn~1_combout\ = ( \d1|alu1|Add2~5_sumout\ & ( \d1|alu1|Add2~1_sumout\ & ( (!\c1|currState.SresetDraw~q\ & (((\d1|alu1|Add2~13_sumout\ & \d1|alu1|Add2~9_sumout\)) # (\c1|WideOr20~0_combout\))) # (\c1|currState.SresetDraw~q\ & 
-- (\d1|alu1|Add2~13_sumout\ & ((\d1|alu1|Add2~9_sumout\)))) ) ) ) # ( !\d1|alu1|Add2~5_sumout\ & ( \d1|alu1|Add2~1_sumout\ & ( (!\c1|currState.SresetDraw~q\ & \c1|WideOr20~0_combout\) ) ) ) # ( \d1|alu1|Add2~5_sumout\ & ( !\d1|alu1|Add2~1_sumout\ & ( 
-- (!\c1|currState.SresetDraw~q\ & \c1|WideOr20~0_combout\) ) ) ) # ( !\d1|alu1|Add2~5_sumout\ & ( !\d1|alu1|Add2~1_sumout\ & ( (!\c1|currState.SresetDraw~q\ & \c1|WideOr20~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SresetDraw~q\,
	datab => \d1|alu1|ALT_INV_Add2~13_sumout\,
	datac => \c1|ALT_INV_WideOr20~0_combout\,
	datad => \d1|alu1|ALT_INV_Add2~9_sumout\,
	datae => \d1|alu1|ALT_INV_Add2~5_sumout\,
	dataf => \d1|alu1|ALT_INV_Add2~1_sumout\,
	combout => \VGA|writeEn~1_combout\);

-- Location: LABCELL_X9_Y7_N54
\c1|selStart~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|selStart~0_combout\ = ( \d1|counterInput|Q[2]~DUPLICATE_q\ & ( ((\d1|counterInput|Q[1]~DUPLICATE_q\) # (\d1|counterInput|Q[0]~DUPLICATE_q\)) # (\d1|counterInput|Q\(3)) ) ) # ( !\d1|counterInput|Q[2]~DUPLICATE_q\ & ( 
-- ((!\d1|counterInput|Q[0]~DUPLICATE_q\) # (!\d1|counterInput|Q[1]~DUPLICATE_q\)) # (\d1|counterInput|Q\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110101111111111111010101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counterInput|ALT_INV_Q\(3),
	datac => \d1|counterInput|ALT_INV_Q[0]~DUPLICATE_q\,
	datad => \d1|counterInput|ALT_INV_Q[1]~DUPLICATE_q\,
	dataf => \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\,
	combout => \c1|selStart~0_combout\);

-- Location: LABCELL_X9_Y7_N24
\d1|alu1|Add1~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add1~30_cout\ = CARRY(( GND ) + ( GND ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => GND,
	cout => \d1|alu1|Add1~30_cout\);

-- Location: LABCELL_X9_Y7_N27
\d1|alu1|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add1~13_sumout\ = SUM(( \d1|counter1|Qx\(1) ) + ( \d1|regy|Decoder0~1_combout\ ) + ( \d1|alu1|Add1~30_cout\ ))
-- \d1|alu1|Add1~14\ = CARRY(( \d1|counter1|Qx\(1) ) + ( \d1|regy|Decoder0~1_combout\ ) + ( \d1|alu1|Add1~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|regy|ALT_INV_Decoder0~1_combout\,
	datad => \d1|counter1|ALT_INV_Qx\(1),
	cin => \d1|alu1|Add1~30_cout\,
	sumout => \d1|alu1|Add1~13_sumout\,
	cout => \d1|alu1|Add1~14\);

-- Location: LABCELL_X9_Y7_N30
\d1|alu1|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add1~17_sumout\ = SUM(( \d1|counter1|Qx\(2) ) + ( GND ) + ( \d1|alu1|Add1~14\ ))
-- \d1|alu1|Add1~18\ = CARRY(( \d1|counter1|Qx\(2) ) + ( GND ) + ( \d1|alu1|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|ALT_INV_Qx\(2),
	cin => \d1|alu1|Add1~14\,
	sumout => \d1|alu1|Add1~17_sumout\,
	cout => \d1|alu1|Add1~18\);

-- Location: LABCELL_X9_Y7_N33
\d1|alu1|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add1~21_sumout\ = SUM(( (!\c1|Selector16~2_combout\ & (((\c1|Selector14~0_combout\) # (\c1|Selector15~0_combout\)) # (\c1|currState.SstoreInput~q\))) ) + ( \d1|counter1|Qx\(3) ) + ( \d1|alu1|Add1~18\ ))
-- \d1|alu1|Add1~22\ = CARRY(( (!\c1|Selector16~2_combout\ & (((\c1|Selector14~0_combout\) # (\c1|Selector15~0_combout\)) # (\c1|currState.SstoreInput~q\))) ) + ( \d1|counter1|Qx\(3) ) + ( \d1|alu1|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SstoreInput~q\,
	datab => \c1|ALT_INV_Selector16~2_combout\,
	datac => \c1|ALT_INV_Selector15~0_combout\,
	datad => \c1|ALT_INV_Selector14~0_combout\,
	dataf => \d1|counter1|ALT_INV_Qx\(3),
	cin => \d1|alu1|Add1~18\,
	sumout => \d1|alu1|Add1~21_sumout\,
	cout => \d1|alu1|Add1~22\);

-- Location: LABCELL_X9_Y7_N36
\d1|alu1|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add1~25_sumout\ = SUM(( (!\c1|currState.SstoreInput~q\ & (\c1|Selector14~0_combout\ & ((!\c1|currState.SdrawInput~q\) # (!\c1|selStart~0_combout\)))) ) + ( \d1|counter1|Qx\(4) ) + ( \d1|alu1|Add1~22\ ))
-- \d1|alu1|Add1~26\ = CARRY(( (!\c1|currState.SstoreInput~q\ & (\c1|Selector14~0_combout\ & ((!\c1|currState.SdrawInput~q\) # (!\c1|selStart~0_combout\)))) ) + ( \d1|counter1|Qx\(4) ) + ( \d1|alu1|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010001000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SstoreInput~q\,
	datab => \c1|ALT_INV_Selector14~0_combout\,
	datac => \c1|ALT_INV_currState.SdrawInput~q\,
	datad => \c1|ALT_INV_selStart~0_combout\,
	dataf => \d1|counter1|ALT_INV_Qx\(4),
	cin => \d1|alu1|Add1~22\,
	sumout => \d1|alu1|Add1~25_sumout\,
	cout => \d1|alu1|Add1~26\);

-- Location: LABCELL_X9_Y7_N39
\d1|alu1|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add1~9_sumout\ = SUM(( (!\c1|currState.SstoreInput~q\ & ((!\c1|Selector14~0_combout\ & (!\c1|Selector16~2_combout\ & \c1|Selector15~0_combout\)) # (\c1|Selector14~0_combout\ & (\c1|Selector16~2_combout\ & !\c1|Selector15~0_combout\)))) ) + ( 
-- \d1|counter1|Qx\(5) ) + ( \d1|alu1|Add1~26\ ))
-- \d1|alu1|Add1~10\ = CARRY(( (!\c1|currState.SstoreInput~q\ & ((!\c1|Selector14~0_combout\ & (!\c1|Selector16~2_combout\ & \c1|Selector15~0_combout\)) # (\c1|Selector14~0_combout\ & (\c1|Selector16~2_combout\ & !\c1|Selector15~0_combout\)))) ) + ( 
-- \d1|counter1|Qx\(5) ) + ( \d1|alu1|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000001010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SstoreInput~q\,
	datab => \c1|ALT_INV_Selector14~0_combout\,
	datac => \c1|ALT_INV_Selector16~2_combout\,
	datad => \c1|ALT_INV_Selector15~0_combout\,
	dataf => \d1|counter1|ALT_INV_Qx\(5),
	cin => \d1|alu1|Add1~26\,
	sumout => \d1|alu1|Add1~9_sumout\,
	cout => \d1|alu1|Add1~10\);

-- Location: LABCELL_X9_Y7_N42
\d1|alu1|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add1~5_sumout\ = SUM(( (!\c1|currState.SstoreInput~q\ & ((!\c1|Selector14~0_combout\ & (\c1|Selector16~2_combout\ & \c1|Selector15~0_combout\)) # (\c1|Selector14~0_combout\ & ((!\c1|Selector15~0_combout\))))) ) + ( \d1|counter1|Qx\(6) ) + ( 
-- \d1|alu1|Add1~10\ ))
-- \d1|alu1|Add1~6\ = CARRY(( (!\c1|currState.SstoreInput~q\ & ((!\c1|Selector14~0_combout\ & (\c1|Selector16~2_combout\ & \c1|Selector15~0_combout\)) # (\c1|Selector14~0_combout\ & ((!\c1|Selector15~0_combout\))))) ) + ( \d1|counter1|Qx\(6) ) + ( 
-- \d1|alu1|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010001000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SstoreInput~q\,
	datab => \c1|ALT_INV_Selector14~0_combout\,
	datac => \c1|ALT_INV_Selector16~2_combout\,
	datad => \c1|ALT_INV_Selector15~0_combout\,
	dataf => \d1|counter1|ALT_INV_Qx\(6),
	cin => \d1|alu1|Add1~10\,
	sumout => \d1|alu1|Add1~5_sumout\,
	cout => \d1|alu1|Add1~6\);

-- Location: LABCELL_X9_Y7_N57
\c1|Selector16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector16~0_combout\ = ( \d1|counterInput|Q[2]~DUPLICATE_q\ & ( (!\d1|counterInput|Q\(3) & (\c1|currState.SdrawInput~q\ & (!\d1|counterInput|Q[1]~DUPLICATE_q\ & !\d1|counterInput|Q[0]~DUPLICATE_q\))) ) ) # ( !\d1|counterInput|Q[2]~DUPLICATE_q\ & ( 
-- (!\d1|counterInput|Q\(3) & (\c1|currState.SdrawInput~q\ & (\d1|counterInput|Q[1]~DUPLICATE_q\ & !\d1|counterInput|Q[0]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000100000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counterInput|ALT_INV_Q\(3),
	datab => \c1|ALT_INV_currState.SdrawInput~q\,
	datac => \d1|counterInput|ALT_INV_Q[1]~DUPLICATE_q\,
	datad => \d1|counterInput|ALT_INV_Q[0]~DUPLICATE_q\,
	dataf => \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\,
	combout => \c1|Selector16~0_combout\);

-- Location: LABCELL_X9_Y7_N51
\d1|regy|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|regy|Decoder0~0_combout\ = ( \c1|Selector15~0_combout\ & ( (\c1|Selector16~1_combout\ & (!\c1|Selector16~0_combout\ & ((\c1|Selector14~0_combout\) # (\c1|currState.SstoreInput~q\)))) ) ) # ( !\c1|Selector15~0_combout\ & ( (\c1|currState.SstoreInput~q\ 
-- & (\c1|Selector16~1_combout\ & !\c1|Selector16~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010000000000010011000000000001001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SstoreInput~q\,
	datab => \c1|ALT_INV_Selector16~1_combout\,
	datac => \c1|ALT_INV_Selector14~0_combout\,
	datad => \c1|ALT_INV_Selector16~0_combout\,
	dataf => \c1|ALT_INV_Selector15~0_combout\,
	combout => \d1|regy|Decoder0~0_combout\);

-- Location: LABCELL_X9_Y7_N45
\d1|alu1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add1~1_sumout\ = SUM(( \d1|regy|Decoder0~0_combout\ ) + ( \d1|counter1|Qx\(7) ) + ( \d1|alu1|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|ALT_INV_Qx\(7),
	datad => \d1|regy|ALT_INV_Decoder0~0_combout\,
	cin => \d1|alu1|Add1~6\,
	sumout => \d1|alu1|Add1~1_sumout\);

-- Location: MLABCELL_X6_Y7_N54
\VGA|writeEn~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|writeEn~0_combout\ = ( \d1|alu1|Add1~1_sumout\ & ( \d1|alu1|Add1~9_sumout\ ) ) # ( \d1|alu1|Add1~1_sumout\ & ( !\d1|alu1|Add1~9_sumout\ & ( \d1|alu1|Add1~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|alu1|ALT_INV_Add1~5_sumout\,
	datae => \d1|alu1|ALT_INV_Add1~1_sumout\,
	dataf => \d1|alu1|ALT_INV_Add1~9_sumout\,
	combout => \VGA|writeEn~0_combout\);

-- Location: LABCELL_X9_Y7_N0
\d1|alu1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add0~13_sumout\ = SUM(( \d1|counter1|Qx\(0) ) + ( VCC ) + ( !VCC ))
-- \d1|alu1|Add0~14\ = CARRY(( \d1|counter1|Qx\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|ALT_INV_Qx\(0),
	cin => GND,
	sumout => \d1|alu1|Add0~13_sumout\,
	cout => \d1|alu1|Add0~14\);

-- Location: LABCELL_X9_Y7_N3
\d1|alu1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add0~17_sumout\ = SUM(( \d1|alu1|Add1~13_sumout\ ) + ( VCC ) + ( \d1|alu1|Add0~14\ ))
-- \d1|alu1|Add0~18\ = CARRY(( \d1|alu1|Add1~13_sumout\ ) + ( VCC ) + ( \d1|alu1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|alu1|ALT_INV_Add1~13_sumout\,
	cin => \d1|alu1|Add0~14\,
	sumout => \d1|alu1|Add0~17_sumout\,
	cout => \d1|alu1|Add0~18\);

-- Location: LABCELL_X9_Y7_N6
\d1|alu1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add0~21_sumout\ = SUM(( \d1|alu1|Add1~17_sumout\ ) + ( VCC ) + ( \d1|alu1|Add0~18\ ))
-- \d1|alu1|Add0~22\ = CARRY(( \d1|alu1|Add1~17_sumout\ ) + ( VCC ) + ( \d1|alu1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|alu1|ALT_INV_Add1~17_sumout\,
	cin => \d1|alu1|Add0~18\,
	sumout => \d1|alu1|Add0~21_sumout\,
	cout => \d1|alu1|Add0~22\);

-- Location: LABCELL_X9_Y7_N9
\d1|alu1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add0~25_sumout\ = SUM(( \d1|alu1|Add1~21_sumout\ ) + ( VCC ) + ( \d1|alu1|Add0~22\ ))
-- \d1|alu1|Add0~26\ = CARRY(( \d1|alu1|Add1~21_sumout\ ) + ( VCC ) + ( \d1|alu1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|alu1|ALT_INV_Add1~21_sumout\,
	cin => \d1|alu1|Add0~22\,
	sumout => \d1|alu1|Add0~25_sumout\,
	cout => \d1|alu1|Add0~26\);

-- Location: LABCELL_X9_Y7_N12
\d1|alu1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add0~29_sumout\ = SUM(( \d1|alu1|Add1~25_sumout\ ) + ( VCC ) + ( \d1|alu1|Add0~26\ ))
-- \d1|alu1|Add0~30\ = CARRY(( \d1|alu1|Add1~25_sumout\ ) + ( VCC ) + ( \d1|alu1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|alu1|ALT_INV_Add1~25_sumout\,
	cin => \d1|alu1|Add0~26\,
	sumout => \d1|alu1|Add0~29_sumout\,
	cout => \d1|alu1|Add0~30\);

-- Location: LABCELL_X9_Y7_N15
\d1|alu1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add0~9_sumout\ = SUM(( \d1|alu1|Add1~9_sumout\ ) + ( VCC ) + ( \d1|alu1|Add0~30\ ))
-- \d1|alu1|Add0~10\ = CARRY(( \d1|alu1|Add1~9_sumout\ ) + ( VCC ) + ( \d1|alu1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|alu1|ALT_INV_Add1~9_sumout\,
	cin => \d1|alu1|Add0~30\,
	sumout => \d1|alu1|Add0~9_sumout\,
	cout => \d1|alu1|Add0~10\);

-- Location: LABCELL_X9_Y7_N18
\d1|alu1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add0~5_sumout\ = SUM(( \d1|alu1|Add1~5_sumout\ ) + ( VCC ) + ( \d1|alu1|Add0~10\ ))
-- \d1|alu1|Add0~6\ = CARRY(( \d1|alu1|Add1~5_sumout\ ) + ( VCC ) + ( \d1|alu1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|alu1|ALT_INV_Add1~5_sumout\,
	cin => \d1|alu1|Add0~10\,
	sumout => \d1|alu1|Add0~5_sumout\,
	cout => \d1|alu1|Add0~6\);

-- Location: LABCELL_X9_Y7_N21
\d1|alu1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|Add0~1_sumout\ = SUM(( \d1|alu1|Add1~1_sumout\ ) + ( VCC ) + ( \d1|alu1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|alu1|ALT_INV_Add1~1_sumout\,
	cin => \d1|alu1|Add0~6\,
	sumout => \d1|alu1|Add0~1_sumout\);

-- Location: MLABCELL_X6_Y7_N24
\VGA|writeEn~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|writeEn~2_combout\ = ( \d1|alu1|Add0~9_sumout\ & ( \d1|alu1|Add0~1_sumout\ & ( (!\c1|currState.SdrawStart~q\ & (!\VGA|writeEn~1_combout\ & !\VGA|writeEn~0_combout\)) ) ) ) # ( !\d1|alu1|Add0~9_sumout\ & ( \d1|alu1|Add0~1_sumout\ & ( 
-- (!\VGA|writeEn~1_combout\ & ((!\c1|currState.SdrawStart~q\ & (!\VGA|writeEn~0_combout\)) # (\c1|currState.SdrawStart~q\ & ((!\d1|alu1|Add0~5_sumout\))))) ) ) ) # ( \d1|alu1|Add0~9_sumout\ & ( !\d1|alu1|Add0~1_sumout\ & ( (!\VGA|writeEn~1_combout\ & 
-- ((!\VGA|writeEn~0_combout\) # (\c1|currState.SdrawStart~q\))) ) ) ) # ( !\d1|alu1|Add0~9_sumout\ & ( !\d1|alu1|Add0~1_sumout\ & ( (!\VGA|writeEn~1_combout\ & ((!\VGA|writeEn~0_combout\) # (\c1|currState.SdrawStart~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010011000100110001001100010011000100100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawStart~q\,
	datab => \VGA|ALT_INV_writeEn~1_combout\,
	datac => \VGA|ALT_INV_writeEn~0_combout\,
	datad => \d1|alu1|ALT_INV_Add0~5_sumout\,
	datae => \d1|alu1|ALT_INV_Add0~9_sumout\,
	dataf => \d1|alu1|ALT_INV_Add0~1_sumout\,
	combout => \VGA|writeEn~2_combout\);

-- Location: LABCELL_X7_Y7_N30
\VGA|user_input_translator|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~9_sumout\ = SUM(( \d1|alu1|Add2~17_sumout\ ) + ( \d1|alu1|Add2~21_sumout\ ) + ( !VCC ))
-- \VGA|user_input_translator|Add0~10\ = CARRY(( \d1|alu1|Add2~17_sumout\ ) + ( \d1|alu1|Add2~21_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|alu1|ALT_INV_Add2~21_sumout\,
	datad => \d1|alu1|ALT_INV_Add2~17_sumout\,
	cin => GND,
	sumout => \VGA|user_input_translator|Add0~9_sumout\,
	cout => \VGA|user_input_translator|Add0~10\);

-- Location: LABCELL_X7_Y7_N33
\VGA|user_input_translator|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~13_sumout\ = SUM(( \d1|alu1|Add2~13_sumout\ ) + ( \d1|alu1|Add2~25_sumout\ ) + ( \VGA|user_input_translator|Add0~10\ ))
-- \VGA|user_input_translator|Add0~14\ = CARRY(( \d1|alu1|Add2~13_sumout\ ) + ( \d1|alu1|Add2~25_sumout\ ) + ( \VGA|user_input_translator|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|alu1|ALT_INV_Add2~25_sumout\,
	datad => \d1|alu1|ALT_INV_Add2~13_sumout\,
	cin => \VGA|user_input_translator|Add0~10\,
	sumout => \VGA|user_input_translator|Add0~13_sumout\,
	cout => \VGA|user_input_translator|Add0~14\);

-- Location: LABCELL_X7_Y7_N36
\VGA|user_input_translator|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~17_sumout\ = SUM(( \d1|alu1|Add2~9_sumout\ ) + ( \d1|alu1|Add2~17_sumout\ ) + ( \VGA|user_input_translator|Add0~14\ ))
-- \VGA|user_input_translator|Add0~18\ = CARRY(( \d1|alu1|Add2~9_sumout\ ) + ( \d1|alu1|Add2~17_sumout\ ) + ( \VGA|user_input_translator|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|alu1|ALT_INV_Add2~17_sumout\,
	datad => \d1|alu1|ALT_INV_Add2~9_sumout\,
	cin => \VGA|user_input_translator|Add0~14\,
	sumout => \VGA|user_input_translator|Add0~17_sumout\,
	cout => \VGA|user_input_translator|Add0~18\);

-- Location: LABCELL_X7_Y7_N39
\VGA|user_input_translator|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~21_sumout\ = SUM(( \d1|alu1|Add2~5_sumout\ ) + ( \d1|alu1|Add2~13_sumout\ ) + ( \VGA|user_input_translator|Add0~18\ ))
-- \VGA|user_input_translator|Add0~22\ = CARRY(( \d1|alu1|Add2~5_sumout\ ) + ( \d1|alu1|Add2~13_sumout\ ) + ( \VGA|user_input_translator|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|alu1|ALT_INV_Add2~13_sumout\,
	datad => \d1|alu1|ALT_INV_Add2~5_sumout\,
	cin => \VGA|user_input_translator|Add0~18\,
	sumout => \VGA|user_input_translator|Add0~21_sumout\,
	cout => \VGA|user_input_translator|Add0~22\);

-- Location: LABCELL_X7_Y7_N42
\VGA|user_input_translator|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~25_sumout\ = SUM(( \d1|alu1|Add2~9_sumout\ ) + ( \d1|alu1|Add2~1_sumout\ ) + ( \VGA|user_input_translator|Add0~22\ ))
-- \VGA|user_input_translator|Add0~26\ = CARRY(( \d1|alu1|Add2~9_sumout\ ) + ( \d1|alu1|Add2~1_sumout\ ) + ( \VGA|user_input_translator|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|alu1|ALT_INV_Add2~1_sumout\,
	datad => \d1|alu1|ALT_INV_Add2~9_sumout\,
	cin => \VGA|user_input_translator|Add0~22\,
	sumout => \VGA|user_input_translator|Add0~25_sumout\,
	cout => \VGA|user_input_translator|Add0~26\);

-- Location: LABCELL_X7_Y7_N45
\VGA|user_input_translator|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~29_sumout\ = SUM(( \d1|alu1|Add2~5_sumout\ ) + ( GND ) + ( \VGA|user_input_translator|Add0~26\ ))
-- \VGA|user_input_translator|Add0~30\ = CARRY(( \d1|alu1|Add2~5_sumout\ ) + ( GND ) + ( \VGA|user_input_translator|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \d1|alu1|ALT_INV_Add2~5_sumout\,
	cin => \VGA|user_input_translator|Add0~26\,
	sumout => \VGA|user_input_translator|Add0~29_sumout\,
	cout => \VGA|user_input_translator|Add0~30\);

-- Location: LABCELL_X7_Y7_N48
\VGA|user_input_translator|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~5_sumout\ = SUM(( \d1|alu1|Add2~1_sumout\ ) + ( GND ) + ( \VGA|user_input_translator|Add0~30\ ))
-- \VGA|user_input_translator|Add0~6\ = CARRY(( \d1|alu1|Add2~1_sumout\ ) + ( GND ) + ( \VGA|user_input_translator|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|alu1|ALT_INV_Add2~1_sumout\,
	cin => \VGA|user_input_translator|Add0~30\,
	sumout => \VGA|user_input_translator|Add0~5_sumout\,
	cout => \VGA|user_input_translator|Add0~6\);

-- Location: LABCELL_X7_Y7_N51
\VGA|user_input_translator|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add0~1_sumout\ = SUM(( GND ) + ( GND ) + ( \VGA|user_input_translator|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \VGA|user_input_translator|Add0~6\,
	sumout => \VGA|user_input_translator|Add0~1_sumout\);

-- Location: LABCELL_X7_Y7_N0
\VGA|user_input_translator|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~9_sumout\ = SUM(( (!\c1|currState.SdrawStart~q\ & (\d1|alu1|Add1~9_sumout\)) # (\c1|currState.SdrawStart~q\ & ((\d1|alu1|Add0~9_sumout\))) ) + ( \d1|alu1|Add2~21_sumout\ ) + ( !VCC ))
-- \VGA|user_input_translator|Add1~10\ = CARRY(( (!\c1|currState.SdrawStart~q\ & (\d1|alu1|Add1~9_sumout\)) # (\c1|currState.SdrawStart~q\ & ((\d1|alu1|Add0~9_sumout\))) ) + ( \d1|alu1|Add2~21_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawStart~q\,
	datab => \d1|alu1|ALT_INV_Add1~9_sumout\,
	datac => \d1|alu1|ALT_INV_Add2~21_sumout\,
	datad => \d1|alu1|ALT_INV_Add0~9_sumout\,
	cin => GND,
	sumout => \VGA|user_input_translator|Add1~9_sumout\,
	cout => \VGA|user_input_translator|Add1~10\);

-- Location: LABCELL_X7_Y7_N3
\VGA|user_input_translator|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~13_sumout\ = SUM(( (!\c1|currState.SdrawStart~q\ & (\d1|alu1|Add1~5_sumout\)) # (\c1|currState.SdrawStart~q\ & ((\d1|alu1|Add0~5_sumout\))) ) + ( \d1|alu1|Add2~25_sumout\ ) + ( \VGA|user_input_translator|Add1~10\ ))
-- \VGA|user_input_translator|Add1~14\ = CARRY(( (!\c1|currState.SdrawStart~q\ & (\d1|alu1|Add1~5_sumout\)) # (\c1|currState.SdrawStart~q\ & ((\d1|alu1|Add0~5_sumout\))) ) + ( \d1|alu1|Add2~25_sumout\ ) + ( \VGA|user_input_translator|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawStart~q\,
	datac => \d1|alu1|ALT_INV_Add1~5_sumout\,
	datad => \d1|alu1|ALT_INV_Add0~5_sumout\,
	dataf => \d1|alu1|ALT_INV_Add2~25_sumout\,
	cin => \VGA|user_input_translator|Add1~10\,
	sumout => \VGA|user_input_translator|Add1~13_sumout\,
	cout => \VGA|user_input_translator|Add1~14\);

-- Location: LABCELL_X7_Y7_N6
\VGA|user_input_translator|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~17_sumout\ = SUM(( (!\c1|currState.SdrawStart~q\ & (\d1|alu1|Add1~1_sumout\)) # (\c1|currState.SdrawStart~q\ & ((\d1|alu1|Add0~1_sumout\))) ) + ( \VGA|user_input_translator|Add0~9_sumout\ ) + ( 
-- \VGA|user_input_translator|Add1~14\ ))
-- \VGA|user_input_translator|Add1~18\ = CARRY(( (!\c1|currState.SdrawStart~q\ & (\d1|alu1|Add1~1_sumout\)) # (\c1|currState.SdrawStart~q\ & ((\d1|alu1|Add0~1_sumout\))) ) + ( \VGA|user_input_translator|Add0~9_sumout\ ) + ( 
-- \VGA|user_input_translator|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawStart~q\,
	datab => \d1|alu1|ALT_INV_Add1~1_sumout\,
	datac => \d1|alu1|ALT_INV_Add0~1_sumout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add0~9_sumout\,
	cin => \VGA|user_input_translator|Add1~14\,
	sumout => \VGA|user_input_translator|Add1~17_sumout\,
	cout => \VGA|user_input_translator|Add1~18\);

-- Location: LABCELL_X7_Y7_N9
\VGA|user_input_translator|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~21_sumout\ = SUM(( GND ) + ( \VGA|user_input_translator|Add0~13_sumout\ ) + ( \VGA|user_input_translator|Add1~18\ ))
-- \VGA|user_input_translator|Add1~22\ = CARRY(( GND ) + ( \VGA|user_input_translator|Add0~13_sumout\ ) + ( \VGA|user_input_translator|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \VGA|user_input_translator|ALT_INV_Add0~13_sumout\,
	cin => \VGA|user_input_translator|Add1~18\,
	sumout => \VGA|user_input_translator|Add1~21_sumout\,
	cout => \VGA|user_input_translator|Add1~22\);

-- Location: LABCELL_X7_Y7_N12
\VGA|user_input_translator|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~25_sumout\ = SUM(( \VGA|user_input_translator|Add0~17_sumout\ ) + ( GND ) + ( \VGA|user_input_translator|Add1~22\ ))
-- \VGA|user_input_translator|Add1~26\ = CARRY(( \VGA|user_input_translator|Add0~17_sumout\ ) + ( GND ) + ( \VGA|user_input_translator|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|user_input_translator|ALT_INV_Add0~17_sumout\,
	cin => \VGA|user_input_translator|Add1~22\,
	sumout => \VGA|user_input_translator|Add1~25_sumout\,
	cout => \VGA|user_input_translator|Add1~26\);

-- Location: LABCELL_X7_Y7_N15
\VGA|user_input_translator|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~29_sumout\ = SUM(( GND ) + ( \VGA|user_input_translator|Add0~21_sumout\ ) + ( \VGA|user_input_translator|Add1~26\ ))
-- \VGA|user_input_translator|Add1~30\ = CARRY(( GND ) + ( \VGA|user_input_translator|Add0~21_sumout\ ) + ( \VGA|user_input_translator|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|user_input_translator|ALT_INV_Add0~21_sumout\,
	cin => \VGA|user_input_translator|Add1~26\,
	sumout => \VGA|user_input_translator|Add1~29_sumout\,
	cout => \VGA|user_input_translator|Add1~30\);

-- Location: LABCELL_X7_Y7_N18
\VGA|user_input_translator|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~33_sumout\ = SUM(( \VGA|user_input_translator|Add0~25_sumout\ ) + ( GND ) + ( \VGA|user_input_translator|Add1~30\ ))
-- \VGA|user_input_translator|Add1~34\ = CARRY(( \VGA|user_input_translator|Add0~25_sumout\ ) + ( GND ) + ( \VGA|user_input_translator|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|user_input_translator|ALT_INV_Add0~25_sumout\,
	cin => \VGA|user_input_translator|Add1~30\,
	sumout => \VGA|user_input_translator|Add1~33_sumout\,
	cout => \VGA|user_input_translator|Add1~34\);

-- Location: LABCELL_X7_Y7_N21
\VGA|user_input_translator|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~37_sumout\ = SUM(( \VGA|user_input_translator|Add0~29_sumout\ ) + ( GND ) + ( \VGA|user_input_translator|Add1~34\ ))
-- \VGA|user_input_translator|Add1~38\ = CARRY(( \VGA|user_input_translator|Add0~29_sumout\ ) + ( GND ) + ( \VGA|user_input_translator|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|user_input_translator|ALT_INV_Add0~29_sumout\,
	cin => \VGA|user_input_translator|Add1~34\,
	sumout => \VGA|user_input_translator|Add1~37_sumout\,
	cout => \VGA|user_input_translator|Add1~38\);

-- Location: LABCELL_X7_Y7_N24
\VGA|user_input_translator|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~5_sumout\ = SUM(( GND ) + ( \VGA|user_input_translator|Add0~5_sumout\ ) + ( \VGA|user_input_translator|Add1~38\ ))
-- \VGA|user_input_translator|Add1~6\ = CARRY(( GND ) + ( \VGA|user_input_translator|Add0~5_sumout\ ) + ( \VGA|user_input_translator|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|user_input_translator|ALT_INV_Add0~5_sumout\,
	cin => \VGA|user_input_translator|Add1~38\,
	sumout => \VGA|user_input_translator|Add1~5_sumout\,
	cout => \VGA|user_input_translator|Add1~6\);

-- Location: LABCELL_X7_Y7_N27
\VGA|user_input_translator|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|user_input_translator|Add1~1_sumout\ = SUM(( GND ) + ( \VGA|user_input_translator|Add0~1_sumout\ ) + ( \VGA|user_input_translator|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|user_input_translator|ALT_INV_Add0~1_sumout\,
	cin => \VGA|user_input_translator|Add1~6\,
	sumout => \VGA|user_input_translator|Add1~1_sumout\);

-- Location: MLABCELL_X6_Y7_N48
\VGA|VideoMemory|auto_generated|decode2|w_anode126w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2) = ( \VGA|user_input_translator|Add1~1_sumout\ & ( !\VGA|user_input_translator|Add1~5_sumout\ & ( \VGA|writeEn~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|ALT_INV_writeEn~2_combout\,
	datae => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2));

-- Location: MLABCELL_X6_Y10_N0
\VGA|controller|controller_translator|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~9_sumout\ = SUM(( !\VGA|controller|xCounter\(7) $ (!\VGA|controller|yCounter\(2)) ) + ( !VCC ) + ( !VCC ))
-- \VGA|controller|controller_translator|Add1~10\ = CARRY(( !\VGA|controller|xCounter\(7) $ (!\VGA|controller|yCounter\(2)) ) + ( !VCC ) + ( !VCC ))
-- \VGA|controller|controller_translator|Add1~11\ = SHARE((\VGA|controller|xCounter\(7) & \VGA|controller|yCounter\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_xCounter\(7),
	datac => \VGA|controller|ALT_INV_yCounter\(2),
	cin => GND,
	sharein => GND,
	sumout => \VGA|controller|controller_translator|Add1~9_sumout\,
	cout => \VGA|controller|controller_translator|Add1~10\,
	shareout => \VGA|controller|controller_translator|Add1~11\);

-- Location: MLABCELL_X6_Y10_N3
\VGA|controller|controller_translator|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~13_sumout\ = SUM(( !\VGA|controller|yCounter\(3) $ (!\VGA|controller|xCounter\(8)) ) + ( \VGA|controller|controller_translator|Add1~11\ ) + ( \VGA|controller|controller_translator|Add1~10\ ))
-- \VGA|controller|controller_translator|Add1~14\ = CARRY(( !\VGA|controller|yCounter\(3) $ (!\VGA|controller|xCounter\(8)) ) + ( \VGA|controller|controller_translator|Add1~11\ ) + ( \VGA|controller|controller_translator|Add1~10\ ))
-- \VGA|controller|controller_translator|Add1~15\ = SHARE((\VGA|controller|yCounter\(3) & \VGA|controller|xCounter\(8)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010100000000000000000101101001011010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(3),
	datac => \VGA|controller|ALT_INV_xCounter\(8),
	cin => \VGA|controller|controller_translator|Add1~10\,
	sharein => \VGA|controller|controller_translator|Add1~11\,
	sumout => \VGA|controller|controller_translator|Add1~13_sumout\,
	cout => \VGA|controller|controller_translator|Add1~14\,
	shareout => \VGA|controller|controller_translator|Add1~15\);

-- Location: MLABCELL_X6_Y10_N6
\VGA|controller|controller_translator|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~17_sumout\ = SUM(( !\VGA|controller|yCounter\(4) $ (!\VGA|controller|yCounter\(2) $ (\VGA|controller|xCounter\(9))) ) + ( \VGA|controller|controller_translator|Add1~15\ ) + ( 
-- \VGA|controller|controller_translator|Add1~14\ ))
-- \VGA|controller|controller_translator|Add1~18\ = CARRY(( !\VGA|controller|yCounter\(4) $ (!\VGA|controller|yCounter\(2) $ (\VGA|controller|xCounter\(9))) ) + ( \VGA|controller|controller_translator|Add1~15\ ) + ( 
-- \VGA|controller|controller_translator|Add1~14\ ))
-- \VGA|controller|controller_translator|Add1~19\ = SHARE((!\VGA|controller|yCounter\(4) & (\VGA|controller|yCounter\(2) & \VGA|controller|xCounter\(9))) # (\VGA|controller|yCounter\(4) & ((\VGA|controller|xCounter\(9)) # (\VGA|controller|yCounter\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110011111100000000000000000011110011000011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(4),
	datac => \VGA|controller|ALT_INV_yCounter\(2),
	datad => \VGA|controller|ALT_INV_xCounter\(9),
	cin => \VGA|controller|controller_translator|Add1~14\,
	sharein => \VGA|controller|controller_translator|Add1~15\,
	sumout => \VGA|controller|controller_translator|Add1~17_sumout\,
	cout => \VGA|controller|controller_translator|Add1~18\,
	shareout => \VGA|controller|controller_translator|Add1~19\);

-- Location: MLABCELL_X6_Y10_N9
\VGA|controller|controller_translator|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~21_sumout\ = SUM(( !\VGA|controller|yCounter\(5) $ (!\VGA|controller|yCounter\(3)) ) + ( \VGA|controller|controller_translator|Add1~19\ ) + ( \VGA|controller|controller_translator|Add1~18\ ))
-- \VGA|controller|controller_translator|Add1~22\ = CARRY(( !\VGA|controller|yCounter\(5) $ (!\VGA|controller|yCounter\(3)) ) + ( \VGA|controller|controller_translator|Add1~19\ ) + ( \VGA|controller|controller_translator|Add1~18\ ))
-- \VGA|controller|controller_translator|Add1~23\ = SHARE((\VGA|controller|yCounter\(5) & \VGA|controller|yCounter\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(5),
	datad => \VGA|controller|ALT_INV_yCounter\(3),
	cin => \VGA|controller|controller_translator|Add1~18\,
	sharein => \VGA|controller|controller_translator|Add1~19\,
	sumout => \VGA|controller|controller_translator|Add1~21_sumout\,
	cout => \VGA|controller|controller_translator|Add1~22\,
	shareout => \VGA|controller|controller_translator|Add1~23\);

-- Location: MLABCELL_X6_Y10_N12
\VGA|controller|controller_translator|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~25_sumout\ = SUM(( !\VGA|controller|yCounter\(4) $ (!\VGA|controller|yCounter\(6)) ) + ( \VGA|controller|controller_translator|Add1~23\ ) + ( \VGA|controller|controller_translator|Add1~22\ ))
-- \VGA|controller|controller_translator|Add1~26\ = CARRY(( !\VGA|controller|yCounter\(4) $ (!\VGA|controller|yCounter\(6)) ) + ( \VGA|controller|controller_translator|Add1~23\ ) + ( \VGA|controller|controller_translator|Add1~22\ ))
-- \VGA|controller|controller_translator|Add1~27\ = SHARE((\VGA|controller|yCounter\(4) & \VGA|controller|yCounter\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(4),
	datac => \VGA|controller|ALT_INV_yCounter\(6),
	cin => \VGA|controller|controller_translator|Add1~22\,
	sharein => \VGA|controller|controller_translator|Add1~23\,
	sumout => \VGA|controller|controller_translator|Add1~25_sumout\,
	cout => \VGA|controller|controller_translator|Add1~26\,
	shareout => \VGA|controller|controller_translator|Add1~27\);

-- Location: MLABCELL_X6_Y10_N15
\VGA|controller|controller_translator|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~29_sumout\ = SUM(( !\VGA|controller|yCounter\(5) $ (!\VGA|controller|yCounter\(7)) ) + ( \VGA|controller|controller_translator|Add1~27\ ) + ( \VGA|controller|controller_translator|Add1~26\ ))
-- \VGA|controller|controller_translator|Add1~30\ = CARRY(( !\VGA|controller|yCounter\(5) $ (!\VGA|controller|yCounter\(7)) ) + ( \VGA|controller|controller_translator|Add1~27\ ) + ( \VGA|controller|controller_translator|Add1~26\ ))
-- \VGA|controller|controller_translator|Add1~31\ = SHARE((\VGA|controller|yCounter\(5) & \VGA|controller|yCounter\(7)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010100000000000000000101010110101010",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(5),
	datad => \VGA|controller|ALT_INV_yCounter\(7),
	cin => \VGA|controller|controller_translator|Add1~26\,
	sharein => \VGA|controller|controller_translator|Add1~27\,
	sumout => \VGA|controller|controller_translator|Add1~29_sumout\,
	cout => \VGA|controller|controller_translator|Add1~30\,
	shareout => \VGA|controller|controller_translator|Add1~31\);

-- Location: MLABCELL_X6_Y10_N18
\VGA|controller|controller_translator|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~33_sumout\ = SUM(( !\VGA|controller|yCounter\(8) $ (!\VGA|controller|yCounter\(6)) ) + ( \VGA|controller|controller_translator|Add1~31\ ) + ( \VGA|controller|controller_translator|Add1~30\ ))
-- \VGA|controller|controller_translator|Add1~34\ = CARRY(( !\VGA|controller|yCounter\(8) $ (!\VGA|controller|yCounter\(6)) ) + ( \VGA|controller|controller_translator|Add1~31\ ) + ( \VGA|controller|controller_translator|Add1~30\ ))
-- \VGA|controller|controller_translator|Add1~35\ = SHARE((\VGA|controller|yCounter\(8) & \VGA|controller|yCounter\(6)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000011110000111100",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(8),
	datac => \VGA|controller|ALT_INV_yCounter\(6),
	cin => \VGA|controller|controller_translator|Add1~30\,
	sharein => \VGA|controller|controller_translator|Add1~31\,
	sumout => \VGA|controller|controller_translator|Add1~33_sumout\,
	cout => \VGA|controller|controller_translator|Add1~34\,
	shareout => \VGA|controller|controller_translator|Add1~35\);

-- Location: MLABCELL_X6_Y10_N21
\VGA|controller|controller_translator|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~37_sumout\ = SUM(( \VGA|controller|yCounter\(7) ) + ( \VGA|controller|controller_translator|Add1~35\ ) + ( \VGA|controller|controller_translator|Add1~34\ ))
-- \VGA|controller|controller_translator|Add1~38\ = CARRY(( \VGA|controller|yCounter\(7) ) + ( \VGA|controller|controller_translator|Add1~35\ ) + ( \VGA|controller|controller_translator|Add1~34\ ))
-- \VGA|controller|controller_translator|Add1~39\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|ALT_INV_yCounter\(7),
	cin => \VGA|controller|controller_translator|Add1~34\,
	sharein => \VGA|controller|controller_translator|Add1~35\,
	sumout => \VGA|controller|controller_translator|Add1~37_sumout\,
	cout => \VGA|controller|controller_translator|Add1~38\,
	shareout => \VGA|controller|controller_translator|Add1~39\);

-- Location: MLABCELL_X6_Y10_N24
\VGA|controller|controller_translator|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~1_sumout\ = SUM(( \VGA|controller|yCounter\(8) ) + ( \VGA|controller|controller_translator|Add1~39\ ) + ( \VGA|controller|controller_translator|Add1~38\ ))
-- \VGA|controller|controller_translator|Add1~2\ = CARRY(( \VGA|controller|yCounter\(8) ) + ( \VGA|controller|controller_translator|Add1~39\ ) + ( \VGA|controller|controller_translator|Add1~38\ ))
-- \VGA|controller|controller_translator|Add1~3\ = SHARE(GND)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	datab => \VGA|controller|ALT_INV_yCounter\(8),
	cin => \VGA|controller|controller_translator|Add1~38\,
	sharein => \VGA|controller|controller_translator|Add1~39\,
	sumout => \VGA|controller|controller_translator|Add1~1_sumout\,
	cout => \VGA|controller|controller_translator|Add1~2\,
	shareout => \VGA|controller|controller_translator|Add1~3\);

-- Location: MLABCELL_X6_Y10_N27
\VGA|controller|controller_translator|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|controller|controller_translator|Add1~5_sumout\ = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~3\ ) + ( \VGA|controller|controller_translator|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "on")
-- pragma translate_on
PORT MAP (
	cin => \VGA|controller|controller_translator|Add1~2\,
	sharein => \VGA|controller|controller_translator|Add1~3\,
	sumout => \VGA|controller|controller_translator|Add1~5_sumout\);

-- Location: MLABCELL_X6_Y10_N36
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2) = ( \VGA|controller|controller_translator|Add1~5_sumout\ & ( !\VGA|controller|controller_translator|Add1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	datae => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2));

-- Location: LABCELL_X30_Y6_N48
\muxColor1|colour[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[1]~6_combout\ = ( !\c1|currState.SreadRandom~q\ & ( (!\c1|currState.SpauseRandom~q\ & (\c1|WideOr1~1_combout\ & !\c1|currState.SpreRead~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SpauseRandom~q\,
	datab => \c1|ALT_INV_WideOr1~1_combout\,
	datac => \c1|ALT_INV_currState.SpreRead~q\,
	dataf => \c1|ALT_INV_currState.SreadRandom~q\,
	combout => \muxColor1|colour[1]~6_combout\);

-- Location: LABCELL_X30_Y6_N27
\c1|Selector20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector20~0_combout\ = ( \d1|v1|Equal0~5_combout\ & ( (!\c1|currState.SpauseInput~q\ & (\c1|WideOr2~1_combout\ & !\c1|currState.SresetDraw~q\)) ) ) # ( !\d1|v1|Equal0~5_combout\ & ( (!\c1|currState.SdrawResult~q\ & (!\c1|currState.SpauseInput~q\ & 
-- (\c1|WideOr2~1_combout\ & !\c1|currState.SresetDraw~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawResult~q\,
	datab => \c1|ALT_INV_currState.SpauseInput~q\,
	datac => \c1|ALT_INV_WideOr2~1_combout\,
	datad => \c1|ALT_INV_currState.SresetDraw~q\,
	dataf => \d1|v1|ALT_INV_Equal0~5_combout\,
	combout => \c1|Selector20~0_combout\);

-- Location: LABCELL_X30_Y6_N18
\muxColor1|colour[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[1]~7_combout\ = ( !\c1|currState.SpreRead~q\ & ( !\c1|currState.SdrawRandom~q\ & ( (!\c1|currState.SreadRandom~q\ & !\c1|currState.SpauseRandom~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c1|ALT_INV_currState.SreadRandom~q\,
	datac => \c1|ALT_INV_currState.SpauseRandom~q\,
	datae => \c1|ALT_INV_currState.SpreRead~q\,
	dataf => \c1|ALT_INV_currState.SdrawRandom~q\,
	combout => \muxColor1|colour[1]~7_combout\);

-- Location: LABCELL_X30_Y6_N24
\muxColor1|colour[1]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[1]~8_combout\ = ( \muxColor1|colour[1]~7_combout\ & ( (((\c1|Selector20~0_combout\) # (\c1|currState.SdrawInput~q\)) # (\c1|currState.SpauseInput~q\)) # (\c1|currState.SdrawResult~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001111111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawResult~q\,
	datab => \c1|ALT_INV_currState.SpauseInput~q\,
	datac => \c1|ALT_INV_currState.SdrawInput~q\,
	datad => \c1|ALT_INV_Selector20~0_combout\,
	dataf => \muxColor1|ALT_INV_colour[1]~7_combout\,
	combout => \muxColor1|colour[1]~8_combout\);

-- Location: MLABCELL_X15_Y7_N21
\muxColor1|colour[1]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[1]~13_combout\ = (!\ctf|Q\(3) & ((!\ctf|Q\(2)) # ((!\ctf|Q[1]~DUPLICATE_q\ & !\ctf|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010100000101010001010000010101000101000001010100010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctf|ALT_INV_Q\(3),
	datab => \ctf|ALT_INV_Q[1]~DUPLICATE_q\,
	datac => \ctf|ALT_INV_Q\(2),
	datad => \ctf|ALT_INV_Q\(0),
	combout => \muxColor1|colour[1]~13_combout\);

-- Location: FF_X17_Y7_N22
\rg|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \rg|out[1]~11_combout\,
	ena => \rg|Equal0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \rg|out\(1));

-- Location: LABCELL_X16_Y7_N6
\muxColor1|colour[1]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[1]~21_combout\ = ( \ctf|Q[0]~DUPLICATE_q\ & ( (!\ctf|Q[1]~DUPLICATE_q\ & (\rg|out\(1))) # (\ctf|Q[1]~DUPLICATE_q\ & ((\rg|out\(7)))) ) ) # ( !\ctf|Q[0]~DUPLICATE_q\ & ( (\ctf|Q[1]~DUPLICATE_q\ & \rg|out\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctf|ALT_INV_Q[1]~DUPLICATE_q\,
	datab => \rg|ALT_INV_out\(1),
	datac => \rg|ALT_INV_out\(7),
	datad => \rg|ALT_INV_out\(4),
	dataf => \ctf|ALT_INV_Q[0]~DUPLICATE_q\,
	combout => \muxColor1|colour[1]~21_combout\);

-- Location: MLABCELL_X15_Y7_N18
\muxColor1|colour[1]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[1]~12_combout\ = ( \ctf|Q\(2) & ( (!\ctf|Q\(3) & (!\ctf|Q[1]~DUPLICATE_q\ & \ctf|Q\(0))) ) ) # ( !\ctf|Q\(2) & ( !\ctf|Q\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctf|ALT_INV_Q\(3),
	datab => \ctf|ALT_INV_Q[1]~DUPLICATE_q\,
	datac => \ctf|ALT_INV_Q\(0),
	dataf => \ctf|ALT_INV_Q\(2),
	combout => \muxColor1|colour[1]~12_combout\);

-- Location: MLABCELL_X15_Y7_N12
\muxColor1|colour[1]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[1]~22_combout\ = ( \muxColor1|colour[1]~12_combout\ & ( (!\muxColor1|colour[1]~13_combout\ & ((\rg|out\(13)))) # (\muxColor1|colour[1]~13_combout\ & (\muxColor1|colour[1]~21_combout\)) ) ) # ( !\muxColor1|colour[1]~12_combout\ & ( 
-- (\muxColor1|colour[1]~13_combout\ & \rg|out\(10)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \muxColor1|ALT_INV_colour[1]~13_combout\,
	datab => \rg|ALT_INV_out\(10),
	datac => \muxColor1|ALT_INV_colour[1]~21_combout\,
	datad => \rg|ALT_INV_out\(13),
	dataf => \muxColor1|ALT_INV_colour[1]~12_combout\,
	combout => \muxColor1|colour[1]~22_combout\);

-- Location: LABCELL_X13_Y6_N9
\d1|mif1|altsyncram_component|auto_generated|rden_decode|w_anode166w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|mif1|altsyncram_component|auto_generated|rden_decode|w_anode166w\(2) = ( \d1|counter1|Q\(14) & ( !\d1|counter1|Q\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \d1|counter1|ALT_INV_Q\(14),
	dataf => \d1|counter1|ALT_INV_Q\(13),
	combout => \d1|mif1|altsyncram_component|auto_generated|rden_decode|w_anode166w\(2));

-- Location: LABCELL_X10_Y6_N54
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: M10K_X14_Y6_N0
\d1|mif1|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF0000000000000000000003FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF0000000000000000000003FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF0000000000000000000003FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF0000000000000000000003FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF0000000000000000000003FFFFFFFFFF03FF",
	mem_init0 => "FFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF00C0CFC0C0C3FCC3303003FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF0000C033333300C3303003FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF0000CFF33333F0C30FC003FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF0003CC3333300CCF0CC003FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF00CCC3C30C33FC330CC003FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF00000000000000000CC003FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../game.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component|altsyncram_don1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \d1|mif1|altsyncram_component|auto_generated|rden_decode|w_anode166w\(2),
	portadatain => \d1|mif1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \d1|mif1|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \d1|mif1|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y5_N0
\d1|mif1|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000007C00080000000000000000000000000000000000080F880000000000000000000000000000000000300F880000000000000000000000000000000000400F880000000000000000000000000000000000420F8800000000000000000000000000000000003C0F8800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000038000800000000000000000000000000000000001000080000000000000000000000000000000000100008000000000000000000000000000000000010000800000000000000000000000000000000001800080000000000000",
	mem_init2 => "000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000003C0FC800000000000000000000000000000000004210480000000000000000000000000000000000421048000000000000000000000000000000000042104800000000000000000000000000000000003C104800000000000000000000000000000000000010480000000000000000000000000000000000000FC800000000000000000000000000000000003C00080000000000000000000000000000000000400008000000000000000000000000000001645E59EF88000000000000000000000000000001944164108800000",
	mem_init1 => "0000000000000000000000001145F45F08800000000000000000000000000000194D1651088000000000000000000000000000001634E58E08800000000000000000000000000000100000000880000000000000000000000000000010000000088000000000000000000000000000000000000000800000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000380F00F3E01EF1F3C1FFC0000000000000000000380F80F1E03EF1F3C3FFE00000000000000000003807C0F1F03CF3F3C3C1F0000000000",
	mem_init0 => "0000000003803E0F0FFFCF3FBC780F00000000000000000003801F0F0FFF8F3FBC7C0000000000000000000003800FDF078F8F7FBC3F8000000000000000000003801FFF078F0F7BFC3FF800000000000000000003807FFF03CF0FFBFC0FFE0000000000000000000380780F03DE0FF3FC007E0000000000000000000380780F01FE0FF1FC3C1E0000000000000000000380780F01FC0FF1FC3E1E0000000000000000007FFC7FFF00FC0FE1FC1FFE0000000000000000007FFC3FFF00F80FE0FC0FFC00000000000000000000000000000000000003F00000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../game.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component|altsyncram_don1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \c1|LessThan5~0_combout\,
	portadatain => \d1|mif1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \d1|mif1|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \d1|mif1|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y4_N0
\d1|mif2|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "start.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dataPath:d1|startscreen:mif2|altsyncram:altsyncram_component|altsyncram_5nn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8050,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \d1|mif2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \d1|mif2|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \d1|mif2|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LABCELL_X13_Y6_N36
\d1|mif1|altsyncram_component|auto_generated|rden_decode|w_anode157w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|mif1|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2) = ( !\d1|counter1|Q\(14) & ( \d1|counter1|Q\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \d1|counter1|ALT_INV_Q\(14),
	dataf => \d1|counter1|ALT_INV_Q\(13),
	combout => \d1|mif1|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2));

-- Location: M10K_X14_Y2_N0
\d1|mif1|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1FFFFF00000000101FFFFF1FFFFF1FFFFF1FFFFF1FFFFF00000000001FFFFF1FFFFF1FFFFF1FFFFF1FFFFF00000000001FFFFF1FFFFF1FFFFF1FFFFF1FFFFF00000000001FFFFF1FFFFF1FFFFF1FFFFF1FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000",
	mem_init2 => "000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000100F880000000000000000000000000000000000100F880000000000000000000000000000000000100F880000000000000000000000000000000000240F8800000000000000000000000000000000007C0F88000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000380F8800000000000000000000000000000000004C0",
	mem_init1 => "F880000000000000000000000000000000000740F8800000000000000000000000000000000000C0F880000000000000000000000000000000000780F880000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000001E0008000000000000000000000000000000000020000800000000000000000000000000000000003C0008000000000000000000000000000000000004000800000000000000000000000000000000003C00080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000",
	mem_init0 => "0000038000800000000000000000000000000000000007E00080000000000000000000000000000000000140008000000000000000000000000000000000018000800000000000000000000000000000000001000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000001E0F880000000000000000000000000000000000220F880000000000000000000000000000000000380F880000000000000000000000000000000000100F8800000000000000000000000000000000003C0F880000000000000000000000000000000000000008000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../game.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component|altsyncram_don1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \d1|mif1|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \d1|mif1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \d1|mif1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \d1|mif1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: FF_X13_Y6_N22
\d1|mif1|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|counter1|Q\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|mif1|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: FF_X11_Y6_N43
\d1|mif1|altsyncram_component|auto_generated|out_address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|mif1|altsyncram_component|auto_generated|address_reg_a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|mif1|altsyncram_component|auto_generated|out_address_reg_a\(1));

-- Location: FF_X11_Y6_N5
\d1|mif1|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|counter1|Q\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|mif1|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: FF_X11_Y6_N47
\d1|mif1|altsyncram_component|auto_generated|out_address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|mif1|altsyncram_component|auto_generated|address_reg_a\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|mif1|altsyncram_component|auto_generated|out_address_reg_a\(0));

-- Location: LABCELL_X30_Y6_N30
\c1|Selector21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector21~0_combout\ = ( !\c1|currState.SpauseInput~q\ & ( (!\c1|currState.SdrawBlack~q\ & (!\c1|currState.SresetDraw~q\ & !\c1|currState.SdrawInput~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_currState.SdrawBlack~q\,
	datab => \c1|ALT_INV_currState.SresetDraw~q\,
	datac => \c1|ALT_INV_currState.SdrawInput~q\,
	dataf => \c1|ALT_INV_currState.SpauseInput~q\,
	combout => \c1|Selector21~0_combout\);

-- Location: LABCELL_X11_Y6_N45
\muxColor1|colour[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[1]~9_combout\ = ( \c1|Selector21~0_combout\ & ( (!\d1|v1|Equal0~5_combout\ & (((\d1|mif1|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\d1|mif1|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (\d1|v1|Equal0~5_combout\ & (!\c1|currState.SdrawResult~q\ & ((\d1|mif1|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\d1|mif1|altsyncram_component|auto_generated|out_address_reg_a\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001110111011100000111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|v1|ALT_INV_Equal0~5_combout\,
	datab => \c1|ALT_INV_currState.SdrawResult~q\,
	datac => \d1|mif1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \d1|mif1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	dataf => \c1|ALT_INV_Selector21~0_combout\,
	combout => \muxColor1|colour[1]~9_combout\);

-- Location: LABCELL_X11_Y6_N42
\muxColor1|colour[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[1]~10_combout\ = ( \c1|Selector21~0_combout\ & ( (!\d1|mif1|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\c1|currState.SdrawResult~q\) # (!\d1|v1|Equal0~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111100000000001111110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c1|ALT_INV_currState.SdrawResult~q\,
	datac => \d1|v1|ALT_INV_Equal0~5_combout\,
	datad => \d1|mif1|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	dataf => \c1|ALT_INV_Selector21~0_combout\,
	combout => \muxColor1|colour[1]~10_combout\);

-- Location: LABCELL_X11_Y6_N0
\muxColor1|colour[1]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[1]~20_combout\ = ( \muxColor1|colour[1]~9_combout\ & ( \muxColor1|colour[1]~10_combout\ & ( \d1|mif1|altsyncram_component|auto_generated|ram_block1a4~portadataout\ ) ) ) # ( !\muxColor1|colour[1]~9_combout\ & ( 
-- \muxColor1|colour[1]~10_combout\ & ( \d1|mif1|altsyncram_component|auto_generated|ram_block1a1~portadataout\ ) ) ) # ( \muxColor1|colour[1]~9_combout\ & ( !\muxColor1|colour[1]~10_combout\ & ( 
-- \d1|mif1|altsyncram_component|auto_generated|ram_block1a7~portadataout\ ) ) ) # ( !\muxColor1|colour[1]~9_combout\ & ( !\muxColor1|colour[1]~10_combout\ & ( \d1|mif2|altsyncram_component|auto_generated|q_a\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	datab => \d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datac => \d1|mif2|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datad => \d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datae => \muxColor1|ALT_INV_colour[1]~9_combout\,
	dataf => \muxColor1|ALT_INV_colour[1]~10_combout\,
	combout => \muxColor1|colour[1]~20_combout\);

-- Location: FF_X10_Y6_N8
\d1|dataRG|randoms|SR4|out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|currState.Sgenerate~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|randoms|SR4|out~q\);

-- Location: FF_X10_Y6_N35
\d1|dataRG|sequenceReg1|sequenceIn[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|dataRG|randoms|SR4|out~q\,
	sload => VCC,
	ena => \c1|currState.Sgenerate~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|sequenceReg1|sequenceIn\(13));

-- Location: LABCELL_X10_Y6_N39
\d1|dataRG|sequenceReg1|sequenceIn[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|dataRG|sequenceReg1|sequenceIn[12]~feeder_combout\ = \d1|dataRG|sequenceReg1|sequenceIn\(13)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(13),
	combout => \d1|dataRG|sequenceReg1|sequenceIn[12]~feeder_combout\);

-- Location: FF_X10_Y6_N41
\d1|dataRG|sequenceReg1|sequenceIn[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|dataRG|sequenceReg1|sequenceIn[12]~feeder_combout\,
	ena => \c1|currState.Sgenerate~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|sequenceReg1|sequenceIn\(12));

-- Location: FF_X10_Y6_N37
\d1|dataRG|sequenceReg1|sequenceIn[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|dataRG|sequenceReg1|sequenceIn\(12),
	sload => VCC,
	ena => \c1|currState.Sgenerate~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|sequenceReg1|sequenceIn\(11));

-- Location: FF_X10_Y6_N32
\d1|dataRG|sequenceReg1|sequenceIn[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|dataRG|sequenceReg1|sequenceIn\(11),
	sload => VCC,
	ena => \c1|currState.Sgenerate~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|sequenceReg1|sequenceIn\(10));

-- Location: FF_X10_Y6_N46
\d1|dataRG|sequenceReg1|sequenceIn[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|dataRG|sequenceReg1|sequenceIn\(10),
	sload => VCC,
	ena => \c1|currState.Sgenerate~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|sequenceReg1|sequenceIn\(9));

-- Location: FF_X11_Y7_N37
\d1|dataRG|sequenceReg1|sequenceIn[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|dataRG|sequenceReg1|sequenceIn\(9),
	sload => VCC,
	ena => \c1|currState.Sgenerate~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|sequenceReg1|sequenceIn\(8));

-- Location: FF_X11_Y7_N41
\d1|dataRG|sequenceReg1|sequenceIn[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|dataRG|sequenceReg1|sequenceIn\(8),
	sload => VCC,
	ena => \c1|currState.Sgenerate~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|sequenceReg1|sequenceIn\(7));

-- Location: FF_X9_Y6_N41
\d1|dataRG|sequenceReg1|sequenceIn[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|dataRG|sequenceReg1|sequenceIn\(7),
	sload => VCC,
	ena => \c1|currState.Sgenerate~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|sequenceReg1|sequenceIn\(6));

-- Location: FF_X12_Y6_N16
\d1|dataRG|sequenceReg1|sequenceIn[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|dataRG|sequenceReg1|sequenceIn\(6),
	sload => VCC,
	ena => \c1|currState.Sgenerate~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|sequenceReg1|sequenceIn\(5));

-- Location: FF_X12_Y6_N22
\d1|dataRG|sequenceReg1|sequenceIn[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|dataRG|sequenceReg1|sequenceIn\(5),
	sload => VCC,
	ena => \c1|currState.Sgenerate~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|sequenceReg1|sequenceIn\(4));

-- Location: FF_X12_Y6_N35
\d1|dataRG|sequenceReg1|sequenceIn[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|dataRG|sequenceReg1|sequenceIn\(4),
	sload => VCC,
	ena => \c1|currState.Sgenerate~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|sequenceReg1|sequenceIn\(3));

-- Location: LABCELL_X10_Y7_N0
\d1|dataRG|sequenceReg1|sequenceIn[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|dataRG|sequenceReg1|sequenceIn[2]~feeder_combout\ = ( \d1|dataRG|sequenceReg1|sequenceIn\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(3),
	combout => \d1|dataRG|sequenceReg1|sequenceIn[2]~feeder_combout\);

-- Location: FF_X10_Y7_N1
\d1|dataRG|sequenceReg1|sequenceIn[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|dataRG|sequenceReg1|sequenceIn[2]~feeder_combout\,
	ena => \c1|currState.Sgenerate~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|sequenceReg1|sequenceIn\(2));

-- Location: FF_X10_Y7_N4
\d1|dataRG|sequenceReg1|sequenceIn[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|dataRG|sequenceReg1|sequenceIn\(2),
	sload => VCC,
	ena => \c1|currState.Sgenerate~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|sequenceReg1|sequenceIn\(1));

-- Location: LABCELL_X9_Y6_N42
\d1|dataRG|read1|toBeRead[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|dataRG|read1|toBeRead[1]~feeder_combout\ = \d1|dataRG|sequenceReg1|sequenceIn\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(1),
	combout => \d1|dataRG|read1|toBeRead[1]~feeder_combout\);

-- Location: LABCELL_X9_Y6_N45
\d1|dataRG|read1|toBeRead[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|dataRG|read1|toBeRead[4]~feeder_combout\ = \d1|dataRG|sequenceReg1|sequenceIn\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(4),
	combout => \d1|dataRG|read1|toBeRead[4]~feeder_combout\);

-- Location: LABCELL_X9_Y6_N48
\d1|dataRG|read1|toBeRead[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|dataRG|read1|toBeRead[7]~feeder_combout\ = ( \d1|dataRG|sequenceReg1|sequenceIn\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(7),
	combout => \d1|dataRG|read1|toBeRead[7]~feeder_combout\);

-- Location: LABCELL_X9_Y6_N51
\d1|dataRG|read1|toBeRead[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|dataRG|read1|toBeRead[10]~feeder_combout\ = \d1|dataRG|sequenceReg1|sequenceIn\(10)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(10),
	combout => \d1|dataRG|read1|toBeRead[10]~feeder_combout\);

-- Location: LABCELL_X10_Y6_N15
\d1|dataRG|read1|toBeRead~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|dataRG|read1|toBeRead~0_combout\ = ( \d1|dataRG|sequenceReg1|sequenceIn\(13) & ( !\c1|currState.SreadRandom~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c1|ALT_INV_currState.SreadRandom~q\,
	dataf => \d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(13),
	combout => \d1|dataRG|read1|toBeRead~0_combout\);

-- Location: FF_X10_Y6_N17
\d1|dataRG|read1|toBeRead[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|dataRG|read1|toBeRead~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|read1|toBeRead\(13));

-- Location: FF_X9_Y6_N53
\d1|dataRG|read1|toBeRead[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|dataRG|read1|toBeRead[10]~feeder_combout\,
	asdata => \d1|dataRG|read1|toBeRead\(13),
	sload => \c1|currState.SreadRandom~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|read1|toBeRead\(10));

-- Location: FF_X9_Y6_N50
\d1|dataRG|read1|toBeRead[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|dataRG|read1|toBeRead[7]~feeder_combout\,
	asdata => \d1|dataRG|read1|toBeRead\(10),
	sload => \c1|currState.SreadRandom~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|read1|toBeRead\(7));

-- Location: FF_X9_Y6_N47
\d1|dataRG|read1|toBeRead[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|dataRG|read1|toBeRead[4]~feeder_combout\,
	asdata => \d1|dataRG|read1|toBeRead\(7),
	sload => \c1|currState.SreadRandom~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|read1|toBeRead\(4));

-- Location: FF_X9_Y6_N43
\d1|dataRG|read1|toBeRead[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|dataRG|read1|toBeRead[1]~feeder_combout\,
	asdata => \d1|dataRG|read1|toBeRead\(4),
	sload => \c1|currState.SreadRandom~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|read1|toBeRead\(1));

-- Location: LABCELL_X9_Y6_N33
\d1|dataRG|read1|out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|dataRG|read1|out~1_combout\ = ( \c1|currState.SreadRandom~q\ & ( \d1|dataRG|read1|toBeRead\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \c1|ALT_INV_currState.SreadRandom~q\,
	dataf => \d1|dataRG|read1|ALT_INV_toBeRead\(1),
	combout => \d1|dataRG|read1|out~1_combout\);

-- Location: FF_X9_Y6_N34
\d1|dataRG|read1|out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|dataRG|read1|out~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|read1|out\(1));

-- Location: M10K_X26_Y8_N0
\d1|mif3|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF800000000000000000000000007FFC0000000000000000000000001FFFC0000000000000000000000007FFFC0000000000007FFFFFFFFFC1FFFFC000000000000FFFFFFFFFF87FFFFC00000000000",
	mem_init0 => "000000000000FFFFF800000000000000000000003FFFFF000000000000000000000007FFFFF0000000000003060FC0E1C0FFFFFE00000000000070C3FC1C383FFFFFC000000000000F18E1C78787FFFFF8000000000001E31818F1F0FFFFFF0000000000003E67039F3E0FFFFFE0000000000006CCC03366C1FFFFFC000000000000CD9806CCDC3FFFFF00000000000019F381D9B983FFFFE00000000000031E30333E307FFFFC00000000000063C70EE3C607FFFF0000000000000C387F9878E07FFFC00000000000018307E30E0C07FFF00000000000000000000000007FFC00000000000000000000000003FE000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "win.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dataPath:d1|win:mif3|altsyncram:altsyncram_component|altsyncram_5gn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8050,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \d1|mif3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \d1|mif3|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \d1|mif3|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LABCELL_X11_Y6_N24
\c1|Selector21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Selector21~1_combout\ = ( \d1|v1|Equal0~5_combout\ & ( \c1|Selector21~0_combout\ & ( !\c1|currState.SdrawResult~q\ ) ) ) # ( !\d1|v1|Equal0~5_combout\ & ( \c1|Selector21~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_currState.SdrawResult~q\,
	datae => \d1|v1|ALT_INV_Equal0~5_combout\,
	dataf => \c1|ALT_INV_Selector21~0_combout\,
	combout => \c1|Selector21~1_combout\);

-- Location: M10K_X26_Y7_N0
\d1|mif4|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFC00000000000000000FFFFFFFFFFF8000020000000000000000000000000C00E0000000000000000000000003C03E000000000000",
	mem_init0 => "000000000000FC0F8000000000000607E07E1FF007C3E0000000000000C1FE1FF3FE007EF80000000000001830E70E00C007FE00000000000003060CC0E018007F8000000000000060E0180C030007F00000000000000C1F8301806001FF0000000000000181FC60300C007FF000000000000030078C0601801F9F00000000000006003981C03007C1F8000000000000C1C738700601F01F000000000001FF1FC3FE00C03C01E000000000003FE1F03F0018030008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "lose.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dataPath:d1|lose:mif4|altsyncram:altsyncram_component|altsyncram_ajn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8050,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \d1|mif4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \d1|mif4|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \d1|mif4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LABCELL_X11_Y7_N3
\c1|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \c1|Equal5~0_combout\ = ( !\d1|counterInput|Q[3]~DUPLICATE_q\ & ( (!\d1|counterInput|Q\(0) & (\d1|counterInput|Q[2]~DUPLICATE_q\ & !\d1|counterInput|Q\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counterInput|ALT_INV_Q\(0),
	datac => \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\,
	datad => \d1|counterInput|ALT_INV_Q\(1),
	dataf => \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\,
	combout => \c1|Equal5~0_combout\);

-- Location: LABCELL_X11_Y7_N9
\muxColor1|colour[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[1]~0_combout\ = ( !\d1|counterInput|Q[3]~DUPLICATE_q\ & ( !\d1|counterInput|Q[2]~DUPLICATE_q\ $ (((!\d1|counterInput|Q\(0) & !\d1|counterInput|Q\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101011110000010110101111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counterInput|ALT_INV_Q\(0),
	datac => \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\,
	datad => \d1|counterInput|ALT_INV_Q\(1),
	dataf => \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\,
	combout => \muxColor1|colour[1]~0_combout\);

-- Location: LABCELL_X11_Y7_N0
\muxColor1|colour[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[1]~1_combout\ = ( !\d1|counterInput|Q[3]~DUPLICATE_q\ & ( (!\d1|counterInput|Q\(0) & (\d1|counterInput|Q[2]~DUPLICATE_q\ & !\d1|counterInput|Q\(1))) # (\d1|counterInput|Q\(0) & (!\d1|counterInput|Q[2]~DUPLICATE_q\ & 
-- \d1|counterInput|Q\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001000100001000100100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counterInput|ALT_INV_Q\(0),
	datab => \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\,
	datad => \d1|counterInput|ALT_INV_Q\(1),
	dataf => \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\,
	combout => \muxColor1|colour[1]~1_combout\);

-- Location: LABCELL_X11_Y7_N6
\muxColor1|colour[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[1]~2_combout\ = ( !\d1|counterInput|Q[3]~DUPLICATE_q\ & ( (!\d1|counterInput|Q\(0) & (!\d1|counterInput|Q[2]~DUPLICATE_q\ $ (!\d1|counterInput|Q\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001010001000001000101000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|counterInput|ALT_INV_Q\(0),
	datab => \d1|counterInput|ALT_INV_Q[2]~DUPLICATE_q\,
	datad => \d1|counterInput|ALT_INV_Q\(1),
	dataf => \d1|counterInput|ALT_INV_Q[3]~DUPLICATE_q\,
	combout => \muxColor1|colour[1]~2_combout\);

-- Location: LABCELL_X11_Y7_N33
\muxColor1|colour[1]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[1]~17_combout\ = ( !\c1|Equal5~0_combout\ & ( \muxColor1|colour[1]~2_combout\ & ( (!\d1|regAns2|Q\(1)) # (\muxColor1|colour[1]~1_combout\) ) ) ) # ( !\c1|Equal5~0_combout\ & ( !\muxColor1|colour[1]~2_combout\ & ( 
-- (!\muxColor1|colour[1]~1_combout\ & (!\d1|regAns1|Q\(1))) # (\muxColor1|colour[1]~1_combout\ & ((!\d1|regAns3|Q\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011110000000000000000000010101010111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns2|ALT_INV_Q\(1),
	datab => \d1|regAns1|ALT_INV_Q\(1),
	datac => \d1|regAns3|ALT_INV_Q\(1),
	datad => \muxColor1|ALT_INV_colour[1]~1_combout\,
	datae => \c1|ALT_INV_Equal5~0_combout\,
	dataf => \muxColor1|ALT_INV_colour[1]~2_combout\,
	combout => \muxColor1|colour[1]~17_combout\);

-- Location: LABCELL_X11_Y7_N24
\muxColor1|colour[1]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[1]~18_combout\ = ( \muxColor1|colour[1]~17_combout\ & ( (!\c1|Equal5~0_combout\ & (!\muxColor1|colour[1]~0_combout\ & ((\d1|regAns5|Q\(1))))) # (\c1|Equal5~0_combout\ & (((\d1|regAns4|Q\(1))))) ) ) # ( !\muxColor1|colour[1]~17_combout\ & 
-- ( (!\c1|Equal5~0_combout\ & (((\d1|regAns5|Q\(1))) # (\muxColor1|colour[1]~0_combout\))) # (\c1|Equal5~0_combout\ & (((\d1|regAns4|Q\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011110101111001001111010111100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Equal5~0_combout\,
	datab => \muxColor1|ALT_INV_colour[1]~0_combout\,
	datac => \d1|regAns4|ALT_INV_Q\(1),
	datad => \d1|regAns5|ALT_INV_Q\(1),
	dataf => \muxColor1|ALT_INV_colour[1]~17_combout\,
	combout => \muxColor1|colour[1]~18_combout\);

-- Location: LABCELL_X11_Y7_N42
\muxColor1|colour[1]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[1]~19_combout\ = ( \c1|Selector20~0_combout\ & ( \muxColor1|colour[1]~18_combout\ & ( (!\c1|Selector21~1_combout\ & ((\d1|mif3|altsyncram_component|auto_generated|q_a\(1)))) # (\c1|Selector21~1_combout\ & (\d1|dataRG|read1|out\(1))) ) ) 
-- ) # ( !\c1|Selector20~0_combout\ & ( \muxColor1|colour[1]~18_combout\ & ( (!\c1|Selector21~1_combout\) # (\d1|mif4|altsyncram_component|auto_generated|q_a\(1)) ) ) ) # ( \c1|Selector20~0_combout\ & ( !\muxColor1|colour[1]~18_combout\ & ( 
-- (!\c1|Selector21~1_combout\ & ((\d1|mif3|altsyncram_component|auto_generated|q_a\(1)))) # (\c1|Selector21~1_combout\ & (\d1|dataRG|read1|out\(1))) ) ) ) # ( !\c1|Selector20~0_combout\ & ( !\muxColor1|colour[1]~18_combout\ & ( (\c1|Selector21~1_combout\ & 
-- \d1|mif4|altsyncram_component|auto_generated|q_a\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001101010011010111110000111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|dataRG|read1|ALT_INV_out\(1),
	datab => \d1|mif3|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datac => \c1|ALT_INV_Selector21~1_combout\,
	datad => \d1|mif4|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	datae => \c1|ALT_INV_Selector20~0_combout\,
	dataf => \muxColor1|ALT_INV_colour[1]~18_combout\,
	combout => \muxColor1|colour[1]~19_combout\);

-- Location: LABCELL_X11_Y6_N30
\muxColor1|colour[1]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[1]~23_combout\ = ( \muxColor1|colour[1]~19_combout\ & ( (!\muxColor1|colour[1]~6_combout\ & (((\muxColor1|colour[1]~22_combout\)) # (\muxColor1|colour[1]~8_combout\))) # (\muxColor1|colour[1]~6_combout\ & 
-- (!\muxColor1|colour[1]~8_combout\ & ((\muxColor1|colour[1]~20_combout\)))) ) ) # ( !\muxColor1|colour[1]~19_combout\ & ( (!\muxColor1|colour[1]~8_combout\ & ((!\muxColor1|colour[1]~6_combout\ & (\muxColor1|colour[1]~22_combout\)) # 
-- (\muxColor1|colour[1]~6_combout\ & ((\muxColor1|colour[1]~20_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \muxColor1|ALT_INV_colour[1]~6_combout\,
	datab => \muxColor1|ALT_INV_colour[1]~8_combout\,
	datac => \muxColor1|ALT_INV_colour[1]~22_combout\,
	datad => \muxColor1|ALT_INV_colour[1]~20_combout\,
	dataf => \muxColor1|ALT_INV_colour[1]~19_combout\,
	combout => \muxColor1|colour[1]~23_combout\);

-- Location: LABCELL_X9_Y7_N48
\d1|alu1|out[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|out[0]~0_combout\ = ( \c1|currState.SdrawStart~q\ & ( \d1|alu1|Add0~13_sumout\ ) ) # ( !\c1|currState.SdrawStart~q\ & ( \d1|counter1|Qx\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|counter1|ALT_INV_Qx\(0),
	datad => \d1|alu1|ALT_INV_Add0~13_sumout\,
	dataf => \c1|ALT_INV_currState.SdrawStart~q\,
	combout => \d1|alu1|out[0]~0_combout\);

-- Location: LABCELL_X10_Y7_N9
\d1|alu1|out[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|out[1]~1_combout\ = ( \d1|alu1|Add1~13_sumout\ & ( \d1|alu1|Add0~17_sumout\ ) ) # ( !\d1|alu1|Add1~13_sumout\ & ( \d1|alu1|Add0~17_sumout\ & ( \c1|currState.SdrawStart~q\ ) ) ) # ( \d1|alu1|Add1~13_sumout\ & ( !\d1|alu1|Add0~17_sumout\ & ( 
-- !\c1|currState.SdrawStart~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_currState.SdrawStart~q\,
	datae => \d1|alu1|ALT_INV_Add1~13_sumout\,
	dataf => \d1|alu1|ALT_INV_Add0~17_sumout\,
	combout => \d1|alu1|out[1]~1_combout\);

-- Location: LABCELL_X10_Y7_N51
\d1|alu1|out[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|out[2]~2_combout\ = ( \d1|alu1|Add1~17_sumout\ & ( (!\c1|currState.SdrawStart~q\) # (\d1|alu1|Add0~21_sumout\) ) ) # ( !\d1|alu1|Add1~17_sumout\ & ( (\d1|alu1|Add0~21_sumout\ & \c1|currState.SdrawStart~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|alu1|ALT_INV_Add0~21_sumout\,
	datac => \c1|ALT_INV_currState.SdrawStart~q\,
	dataf => \d1|alu1|ALT_INV_Add1~17_sumout\,
	combout => \d1|alu1|out[2]~2_combout\);

-- Location: LABCELL_X10_Y7_N30
\d1|alu1|out[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|out[3]~3_combout\ = ( \c1|currState.SdrawStart~q\ & ( \d1|alu1|Add0~25_sumout\ ) ) # ( !\c1|currState.SdrawStart~q\ & ( \d1|alu1|Add0~25_sumout\ & ( \d1|alu1|Add1~21_sumout\ ) ) ) # ( !\c1|currState.SdrawStart~q\ & ( !\d1|alu1|Add0~25_sumout\ & ( 
-- \d1|alu1|Add1~21_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|alu1|ALT_INV_Add1~21_sumout\,
	datae => \c1|ALT_INV_currState.SdrawStart~q\,
	dataf => \d1|alu1|ALT_INV_Add0~25_sumout\,
	combout => \d1|alu1|out[3]~3_combout\);

-- Location: LABCELL_X10_Y7_N39
\d1|alu1|out[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|alu1|out[4]~4_combout\ = ( \d1|alu1|Add0~29_sumout\ & ( \d1|alu1|Add1~25_sumout\ ) ) # ( !\d1|alu1|Add0~29_sumout\ & ( \d1|alu1|Add1~25_sumout\ & ( !\c1|currState.SdrawStart~q\ ) ) ) # ( \d1|alu1|Add0~29_sumout\ & ( !\d1|alu1|Add1~25_sumout\ & ( 
-- \c1|currState.SdrawStart~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_currState.SdrawStart~q\,
	datae => \d1|alu1|ALT_INV_Add0~29_sumout\,
	dataf => \d1|alu1|ALT_INV_Add1~25_sumout\,
	combout => \d1|alu1|out[4]~4_combout\);

-- Location: FF_X8_Y10_N40
\VGA|controller|xCounter[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~5_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter[3]~DUPLICATE_q\);

-- Location: FF_X8_Y10_N49
\VGA|controller|xCounter[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	d => \VGA|controller|Add0~17_sumout\,
	clrn => \KEY[0]~input_o\,
	sclr => \VGA|controller|Equal0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|controller|xCounter[6]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y7_N54
\muxColor1|colour[2]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[2]~14_combout\ = ( \rg|out\(8) & ( (!\ctf|Q[1]~DUPLICATE_q\ & (\ctf|Q[0]~DUPLICATE_q\ & (\rg|out\(2)))) # (\ctf|Q[1]~DUPLICATE_q\ & (((\rg|out\(5))) # (\ctf|Q[0]~DUPLICATE_q\))) ) ) # ( !\rg|out\(8) & ( (!\ctf|Q[1]~DUPLICATE_q\ & 
-- (\ctf|Q[0]~DUPLICATE_q\ & (\rg|out\(2)))) # (\ctf|Q[1]~DUPLICATE_q\ & (!\ctf|Q[0]~DUPLICATE_q\ & ((\rg|out\(5))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011000010011010101110001001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctf|ALT_INV_Q[1]~DUPLICATE_q\,
	datab => \ctf|ALT_INV_Q[0]~DUPLICATE_q\,
	datac => \rg|ALT_INV_out\(2),
	datad => \rg|ALT_INV_out\(5),
	dataf => \rg|ALT_INV_out\(8),
	combout => \muxColor1|colour[2]~14_combout\);

-- Location: MLABCELL_X15_Y7_N30
\muxColor1|colour[2]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[2]~15_combout\ = ( \muxColor1|colour[1]~12_combout\ & ( (!\muxColor1|colour[1]~13_combout\ & (\rg|out\(14))) # (\muxColor1|colour[1]~13_combout\ & ((\muxColor1|colour[2]~14_combout\))) ) ) # ( !\muxColor1|colour[1]~12_combout\ & ( 
-- (\rg|out\(11) & \muxColor1|colour[1]~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \rg|ALT_INV_out\(14),
	datab => \muxColor1|ALT_INV_colour[2]~14_combout\,
	datac => \rg|ALT_INV_out\(11),
	datad => \muxColor1|ALT_INV_colour[1]~13_combout\,
	dataf => \muxColor1|ALT_INV_colour[1]~12_combout\,
	combout => \muxColor1|colour[2]~15_combout\);

-- Location: M10K_X14_Y3_N0
\d1|mif2|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00000000000000000000000000010000000000000000000000000000600000000000000C25EC780F300F083C81000000000084C499833202",
	mem_init2 => "2188D82000000000109892104240C671090400000000021212600848100E01108000000000427E478109030147E33000000000084C08382120206C842E0000000001090911042403089083C000000000373332604CC0C1132048000000000EE3CE380738102038110000000000800080000202200004200000000010001000004044000184000000000000000000000700006080000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000000000000000000000000003E425E000000000000000000000006484C4000000000000000000000008D0908000000000000000000000010A1210000000000000000000000021427C000000000000000000000004284C0000000000000000000000008D89080000000000000000000000191333000000000000000000000002C3A3C0000000000000000000000040000000000000000000000000000800000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000004F061E20C70F13E3C078F2F1E2010B10C46409123244CC11B33346402143388481234240D0821424284804202580902020480B0002C08C090085FC93F20405F97F380FCF1F3F2010A192424081A12C2181087204247E162648481224248C182122448498424C8D91036CC899130644C899120847109C20E70E11C3C07071E1C241080000040800020000000000004821000000810000400000000000098C200000100000080000000000011F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "start.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dataPath:d1|startscreen:mif2|altsyncram:altsyncram_component|altsyncram_5nn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8050,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \d1|mif2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \d1|mif2|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \d1|mif2|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y2_N0
\d1|mif1|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1FFFFF00000000101FFFFF1FFFFF1FFFFF1FFFFF1FFFFF00000000001FFFFF1FFFFF1FFFFF1FFFFF1FFFFF00000000001FFFFF1FFFFF1FFFFF1FFFFF1FFFFF00000000001FFFFF1FFFFF1FFFFF1FFFFF1FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000",
	mem_init2 => "000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000100F880000000000000000000000000000000000100F880000000000000000000000000000000000100F880000000000000000000000000000000000240F8800000000000000000000000000000000007C0F88000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000380F8800000000000000000000000000000000004C0",
	mem_init1 => "F880000000000000000000000000000000000740F8800000000000000000000000000000000000C0F880000000000000000000000000000000000780F880000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000001E0F880000000000000000000000000000000000200F8800000000000000000000000000000000003C0F880000000000000000000000000000000000040F8800000000000000000000000000000000003C0F880000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000",
	mem_init0 => "00000380F8800000000000000000000000000000000007E0F880000000000000000000000000000000000140F880000000000000000000000000000000000180F880000000000000000000000000000000000100F880000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000001E000800000000000000000000000000000000002200080000000000000000000000000000000000380008000000000000000000000000000000000010000800000000000000000000000000000000003C00080000000000000000000000000000000000000008000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../game.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component|altsyncram_don1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \d1|mif1|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \d1|mif1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \d1|mif1|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \d1|mif1|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y5_N0
\d1|mif1|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000007C0008000000000000000000000000000000000008000800000000000000000000000000000000003000080000000000000000000000000000000000400008000000000000000000000000000000000042000800000000000000000000000000000000003C000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000038000800000000000000000000000000000000001000080000000000000000000000000000000000100008000000000000000000000000000000000010000800000000000000000000000000000000001800080000000000000",
	mem_init2 => "000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000003C0FC800000000000000000000000000000000004210480000000000000000000000000000000000421048000000000000000000000000000000000042104800000000000000000000000000000000003C104800000000000000000000000000000000000010480000000000000000000000000000000000000FC800000000000000000000000000000000003C00080000000000000000000000000000000000400008000000000000000000000000000001645E59EF88000000000000000000000000000001944164108800000",
	mem_init1 => "0000000000000000000000001145F45F08800000000000000000000000000000194D1651088000000000000000000000000000001634E58E08800000000000000000000000000000100000000880000000000000000000000000000010000000088000000000000000000000000000000000000000800000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000380F00F3E01EF1F3C1FFC0000000000000000000380F80F1E03EF1F3C3FFE00000000000000000003807C0F1F03CF3F3C3C1F0000000000",
	mem_init0 => "0000000003803E0F0FFFCF3FBC780F00000000000000000003801F0F0FFF8F3FBC7C0000000000000000000003800FDF078F8F7FBC3F8000000000000000000003801FFF078F0F7BFC3FF800000000000000000003807FFF03CF0FFBFC0FFE0000000000000000000380780F03DE0FF3FC007E0000000000000000000380780F01FE0FF1FC3C1E0000000000000000000380780F01FC0FF1FC3E1E0000000000000000007FFC7FFF00FC0FE1FC1FFE0000000000000000007FFC3FFF00F80FE0FC0FFC00000000000000000000000000000000000003F00000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../game.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component|altsyncram_don1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \c1|LessThan5~0_combout\,
	portadatain => \d1|mif1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \d1|mif1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \d1|mif1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X11_Y6_N36
\muxColor1|colour[2]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[2]~11_combout\ = ( \muxColor1|colour[1]~9_combout\ & ( \muxColor1|colour[1]~10_combout\ & ( \d1|mif1|altsyncram_component|auto_generated|ram_block1a5~portadataout\ ) ) ) # ( !\muxColor1|colour[1]~9_combout\ & ( 
-- \muxColor1|colour[1]~10_combout\ & ( \d1|mif1|altsyncram_component|auto_generated|ram_block1a2~portadataout\ ) ) ) # ( \muxColor1|colour[1]~9_combout\ & ( !\muxColor1|colour[1]~10_combout\ & ( \d1|mif1|altsyncram_component|auto_generated|ram_block1a8\ ) ) 
-- ) # ( !\muxColor1|colour[1]~9_combout\ & ( !\muxColor1|colour[1]~10_combout\ & ( \d1|mif2|altsyncram_component|auto_generated|q_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|mif2|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datab => \d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datac => \d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a8\,
	datad => \d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	datae => \muxColor1|ALT_INV_colour[1]~9_combout\,
	dataf => \muxColor1|ALT_INV_colour[1]~10_combout\,
	combout => \muxColor1|colour[2]~11_combout\);

-- Location: M10K_X26_Y3_N0
\d1|mif3|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000080000000000000000000000000001000000000003097B1F3E6080000061E608000000213122246410007F0C424100000004242440044200006380442000000084F8873F8C40E01859F8440000001098101610F8000609210F8000000313132244610003033660D0000000EE3CE387082000C0427832000000080008000",
	mem_init1 => "104001000000C40000001000100003880020800030800000000000000000000760000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFC000600000000000000FFFFFFFFFF8001C0000000000000",
	mem_init0 => "000000000000007C000000000000000000000000001FC000000000000000000000000007BC00000000000003060FC0E1C001E3E000000000000070C3FC1C3800783E0000000000000F18E1C787801E01C0000000000001E31818F1F00380100000000000003E67039F3E00E00000000000000006CCC03366C0380000000000000000CD9806CCDC0E000000000000000019F381D9B980C000000000000000031E30333E3000000000000000000063C70EE3C60000000000000000000C387F9878E00000000000000000018307E30E0C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "win.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dataPath:d1|win:mif3|altsyncram:altsyncram_component|altsyncram_5gn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8050,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \d1|mif3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \d1|mif3|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \d1|mif3|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X9_Y6_N24
\d1|dataRG|read1|toBeRead[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|dataRG|read1|toBeRead[2]~feeder_combout\ = \d1|dataRG|sequenceReg1|sequenceIn\(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(2),
	combout => \d1|dataRG|read1|toBeRead[2]~feeder_combout\);

-- Location: LABCELL_X9_Y6_N27
\d1|dataRG|read1|toBeRead[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|dataRG|read1|toBeRead[5]~feeder_combout\ = \d1|dataRG|sequenceReg1|sequenceIn\(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(5),
	combout => \d1|dataRG|read1|toBeRead[5]~feeder_combout\);

-- Location: LABCELL_X9_Y6_N54
\d1|dataRG|read1|toBeRead[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|dataRG|read1|toBeRead[8]~feeder_combout\ = ( \d1|dataRG|sequenceReg1|sequenceIn\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(8),
	combout => \d1|dataRG|read1|toBeRead[8]~feeder_combout\);

-- Location: LABCELL_X9_Y6_N57
\d1|dataRG|read1|toBeRead[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|dataRG|read1|toBeRead[11]~feeder_combout\ = \d1|dataRG|sequenceReg1|sequenceIn\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(11),
	combout => \d1|dataRG|read1|toBeRead[11]~feeder_combout\);

-- Location: FF_X9_Y6_N23
\d1|dataRG|read1|toBeRead[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \c1|currState.SreadRandom~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|read1|toBeRead\(14));

-- Location: FF_X9_Y6_N59
\d1|dataRG|read1|toBeRead[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|dataRG|read1|toBeRead[11]~feeder_combout\,
	asdata => \d1|dataRG|read1|toBeRead\(14),
	sload => \c1|currState.SreadRandom~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|read1|toBeRead\(11));

-- Location: FF_X9_Y6_N56
\d1|dataRG|read1|toBeRead[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|dataRG|read1|toBeRead[8]~feeder_combout\,
	asdata => \d1|dataRG|read1|toBeRead\(11),
	sload => \c1|currState.SreadRandom~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|read1|toBeRead\(8));

-- Location: FF_X9_Y6_N29
\d1|dataRG|read1|toBeRead[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|dataRG|read1|toBeRead[5]~feeder_combout\,
	asdata => \d1|dataRG|read1|toBeRead\(8),
	sload => \c1|currState.SreadRandom~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|read1|toBeRead\(5));

-- Location: FF_X9_Y6_N25
\d1|dataRG|read1|toBeRead[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|dataRG|read1|toBeRead[2]~feeder_combout\,
	asdata => \d1|dataRG|read1|toBeRead\(5),
	sload => \c1|currState.SreadRandom~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|read1|toBeRead\(2));

-- Location: LABCELL_X9_Y6_N0
\d1|dataRG|read1|out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|dataRG|read1|out~0_combout\ = ( \d1|dataRG|read1|toBeRead\(2) & ( \c1|currState.SreadRandom~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \c1|ALT_INV_currState.SreadRandom~q\,
	dataf => \d1|dataRG|read1|ALT_INV_toBeRead\(2),
	combout => \d1|dataRG|read1|out~0_combout\);

-- Location: FF_X9_Y6_N1
\d1|dataRG|read1|out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|dataRG|read1|out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|read1|out\(2));

-- Location: M10K_X14_Y8_N0
\d1|mif4|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000004000000000000000000000000000080000000000184BD8F9F3040000030F304000000109891123208007F862120800000021212200221000061C02210000000427C439FC620700C2CFC22000000084C080B087C0006049087C000000189899122308001819B3068000000771E71C384100060213C19000000040004000082001800000620000000800080",
	mem_init1 => "001C40030C0001840000000000000000000037000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF00000000000000000000000000FFF8000000000003FFFFFFFFFFC03FFF800000000000FFFFFFFFFFF80FFFF8000000000000000000000003FFFF800000000000000000000000FFFFF800000000000",
	mem_init0 => "000000000001FFFFF000000000000607E07E1FF07FFFFE000000000000C1FE1FF3FE0FFFFFE000000000001830E70E00C1FFFFFC000000000003060CC0E0187FFFFF80000000000060E0180C030FFFFFF000000000000C1F83018061FFFFFE00000000000181FC60300C1FFFFFC0000000000030078C060183FFFFF8000000000006003981C0307FFFFE000000000000C1C738700607FFFFC00000000001FF1FC3FE00C0FFFFF800000000003FE1F03F00180FFFFE000000000000000000000000FFFF8000000000000000000000000FFFE0000000000000000000000000FFF800000000000000000000000007FC000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "lose.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dataPath:d1|lose:mif4|altsyncram:altsyncram_component|altsyncram_ajn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8050,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \d1|mif4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \d1|mif4|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \d1|mif4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X11_Y7_N48
\muxColor1|colour[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[2]~3_combout\ = ( !\c1|Equal5~0_combout\ & ( \muxColor1|colour[1]~2_combout\ & ( (!\d1|regAns2|Q\(2)) # (\muxColor1|colour[1]~1_combout\) ) ) ) # ( !\c1|Equal5~0_combout\ & ( !\muxColor1|colour[1]~2_combout\ & ( 
-- (!\muxColor1|colour[1]~1_combout\ & ((!\d1|regAns1|Q\(2)))) # (\muxColor1|colour[1]~1_combout\ & (!\d1|regAns3|Q\(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101001010000000000000000000011011101110111010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \muxColor1|ALT_INV_colour[1]~1_combout\,
	datab => \d1|regAns2|ALT_INV_Q\(2),
	datac => \d1|regAns3|ALT_INV_Q\(2),
	datad => \d1|regAns1|ALT_INV_Q\(2),
	datae => \c1|ALT_INV_Equal5~0_combout\,
	dataf => \muxColor1|ALT_INV_colour[1]~2_combout\,
	combout => \muxColor1|colour[2]~3_combout\);

-- Location: LABCELL_X11_Y7_N18
\muxColor1|colour[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[2]~4_combout\ = ( \muxColor1|colour[2]~3_combout\ & ( (!\c1|Equal5~0_combout\ & (((!\muxColor1|colour[1]~0_combout\ & \d1|regAns5|Q\(2))))) # (\c1|Equal5~0_combout\ & (\d1|regAns4|Q\(2))) ) ) # ( !\muxColor1|colour[2]~3_combout\ & ( 
-- (!\c1|Equal5~0_combout\ & (((\d1|regAns5|Q\(2)) # (\muxColor1|colour[1]~0_combout\)))) # (\c1|Equal5~0_combout\ & (\d1|regAns4|Q\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010111110101001101011111010100000101110001010000010111000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns4|ALT_INV_Q\(2),
	datab => \muxColor1|ALT_INV_colour[1]~0_combout\,
	datac => \c1|ALT_INV_Equal5~0_combout\,
	datad => \d1|regAns5|ALT_INV_Q\(2),
	dataf => \muxColor1|ALT_INV_colour[2]~3_combout\,
	combout => \muxColor1|colour[2]~4_combout\);

-- Location: LABCELL_X11_Y7_N12
\muxColor1|colour[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[2]~5_combout\ = ( \c1|Selector20~0_combout\ & ( \muxColor1|colour[2]~4_combout\ & ( (!\c1|Selector21~1_combout\ & (\d1|mif3|altsyncram_component|auto_generated|q_a\(2))) # (\c1|Selector21~1_combout\ & ((\d1|dataRG|read1|out\(2)))) ) ) ) 
-- # ( !\c1|Selector20~0_combout\ & ( \muxColor1|colour[2]~4_combout\ & ( (!\c1|Selector21~1_combout\) # (\d1|mif4|altsyncram_component|auto_generated|q_a\(2)) ) ) ) # ( \c1|Selector20~0_combout\ & ( !\muxColor1|colour[2]~4_combout\ & ( 
-- (!\c1|Selector21~1_combout\ & (\d1|mif3|altsyncram_component|auto_generated|q_a\(2))) # (\c1|Selector21~1_combout\ & ((\d1|dataRG|read1|out\(2)))) ) ) ) # ( !\c1|Selector20~0_combout\ & ( !\muxColor1|colour[2]~4_combout\ & ( (\c1|Selector21~1_combout\ & 
-- \d1|mif4|altsyncram_component|auto_generated|q_a\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100110101001111110000111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|mif3|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datab => \d1|dataRG|read1|ALT_INV_out\(2),
	datac => \c1|ALT_INV_Selector21~1_combout\,
	datad => \d1|mif4|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	datae => \c1|ALT_INV_Selector20~0_combout\,
	dataf => \muxColor1|ALT_INV_colour[2]~4_combout\,
	combout => \muxColor1|colour[2]~5_combout\);

-- Location: LABCELL_X11_Y6_N33
\muxColor1|colour[2]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[2]~16_combout\ = ( \muxColor1|colour[2]~5_combout\ & ( (!\muxColor1|colour[1]~6_combout\ & (((\muxColor1|colour[2]~15_combout\)) # (\muxColor1|colour[1]~8_combout\))) # (\muxColor1|colour[1]~6_combout\ & (!\muxColor1|colour[1]~8_combout\ 
-- & ((\muxColor1|colour[2]~11_combout\)))) ) ) # ( !\muxColor1|colour[2]~5_combout\ & ( (!\muxColor1|colour[1]~8_combout\ & ((!\muxColor1|colour[1]~6_combout\ & (\muxColor1|colour[2]~15_combout\)) # (\muxColor1|colour[1]~6_combout\ & 
-- ((\muxColor1|colour[2]~11_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000101010011011100010101001101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \muxColor1|ALT_INV_colour[1]~6_combout\,
	datab => \muxColor1|ALT_INV_colour[1]~8_combout\,
	datac => \muxColor1|ALT_INV_colour[2]~15_combout\,
	datad => \muxColor1|ALT_INV_colour[2]~11_combout\,
	dataf => \muxColor1|ALT_INV_colour[2]~5_combout\,
	combout => \muxColor1|colour[2]~16_combout\);

-- Location: M10K_X5_Y9_N0
\VGA|VideoMemory|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF0000000000000000000003FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF0000000000000000000003FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF0000000000000000000003FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF0000000000000000000003FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF0000000000000000000003FFFFFFFFFF03FF",
	mem_init0 => "FFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF00C0CFC0C0C3FCC3303003FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF0000C033333300C3303003FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF0000CFF33333F0C30FC003FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF0003CC3333300CCF0CC003FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF00CCC3C30C33FC330CC003FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF00000000000000000CC003FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF03FFFFFFFFFF",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "game.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus\);

-- Location: LABCELL_X7_Y7_N54
\VGA|VideoMemory|auto_generated|decode2|w_anode118w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2) = ( !\VGA|user_input_translator|Add1~1_sumout\ & ( \VGA|user_input_translator|Add1~5_sumout\ & ( \VGA|writeEn~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \VGA|ALT_INV_writeEn~2_combout\,
	datae => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2));

-- Location: MLABCELL_X6_Y10_N48
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2) = ( !\VGA|controller|controller_translator|Add1~5_sumout\ & ( \VGA|controller|controller_translator|Add1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	datae => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2));

-- Location: M10K_X5_Y8_N0
\VGA|VideoMemory|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1FFFFF00000000101FFFFF1FFFFF1FFFFF1FFFFF1FFFFF00000000001FFFFF1FFFFF1FFFFF1FFFFF1FFFFF00000000001FFFFF1FFFFF1FFFFF1FFFFF1FFFFF00000000001FFFFF1FFFFF1FFFFF1FFFFF1FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000",
	mem_init2 => "000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000100F880000000000000000000000000000000000100F880000000000000000000000000000000000100F880000000000000000000000000000000000240F8800000000000000000000000000000000007C0F88000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000380F8800000000000000000000000000000000004C0",
	mem_init1 => "F880000000000000000000000000000000000740F8800000000000000000000000000000000000C0F880000000000000000000000000000000000780F880000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000001E0F880000000000000000000000000000000000200F8800000000000000000000000000000000003C0F880000000000000000000000000000000000040F8800000000000000000000000000000000003C0F880000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000",
	mem_init0 => "00000380F8800000000000000000000000000000000007E0F880000000000000000000000000000000000140F880000000000000000000000000000000000180F880000000000000000000000000000000000100F880000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000001E000800000000000000000000000000000000002200080000000000000000000000000000000000380008000000000000000000000000000000000010000800000000000000000000000000000000003C00080000000000000000000000000000000000000008000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "game.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X6_Y7_N30
\VGA|VideoMemory|auto_generated|decode2|w_anode105w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2) = ( !\VGA|user_input_translator|Add1~1_sumout\ & ( !\VGA|user_input_translator|Add1~5_sumout\ & ( \VGA|writeEn~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \VGA|ALT_INV_writeEn~2_combout\,
	datae => \VGA|user_input_translator|ALT_INV_Add1~1_sumout\,
	dataf => \VGA|user_input_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2));

-- Location: MLABCELL_X6_Y10_N57
\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2) = ( !\VGA|controller|controller_translator|Add1~5_sumout\ & ( !\VGA|controller|controller_translator|Add1~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|controller|controller_translator|ALT_INV_Add1~1_sumout\,
	datae => \VGA|controller|controller_translator|ALT_INV_Add1~5_sumout\,
	combout => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2));

-- Location: M10K_X5_Y4_N0
\VGA|VideoMemory|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000007C0008000000000000000000000000000000000008000800000000000000000000000000000000003000080000000000000000000000000000000000400008000000000000000000000000000000000042000800000000000000000000000000000000003C000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000038000800000000000000000000000000000000001000080000000000000000000000000000000000100008000000000000000000000000000000000010000800000000000000000000000000000000001800080000000000000",
	mem_init2 => "000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000003C0FC800000000000000000000000000000000004210480000000000000000000000000000000000421048000000000000000000000000000000000042104800000000000000000000000000000000003C104800000000000000000000000000000000000010480000000000000000000000000000000000000FC800000000000000000000000000000000003C00080000000000000000000000000000000000400008000000000000000000000000000001645E59EF88000000000000000000000000000001944164108800000",
	mem_init1 => "0000000000000000000000001145F45F08800000000000000000000000000000194D1651088000000000000000000000000000001634E58E08800000000000000000000000000000100000000880000000000000000000000000000010000000088000000000000000000000000000000000000000800000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000380F00F3E01EF1F3C1FFC0000000000000000000380F80F1E03EF1F3C3FFE00000000000000000003807C0F1F03CF3F3C3C1F0000000000",
	mem_init0 => "0000000003803E0F0FFFCF3FBC780F00000000000000000003801F0F0FFF8F3FBC7C0000000000000000000003800FDF078F8F7FBC3F8000000000000000000003801FFF078F0F7BFC3FF800000000000000000003807FFF03CF0FFBFC0FFE0000000000000000000380780F03DE0FF3FC007E0000000000000000000380780F01FE0FF1FC3C1E0000000000000000000380780F01FC0FF1FC3E1E0000000000000000007FFC7FFF00FC0FE1FC1FFE0000000000000000007FFC3FFF00F80FE0FC0FFC00000000000000000000000000000000000003F00000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "game.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 2,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus\);

-- Location: FF_X6_Y10_N44
\VGA|VideoMemory|auto_generated|address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|controller_translator|Add1~5_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|address_reg_b\(1));

-- Location: FF_X6_Y10_N34
\VGA|VideoMemory|auto_generated|out_address_reg_b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|VideoMemory|auto_generated|address_reg_b\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|out_address_reg_b\(1));

-- Location: FF_X10_Y7_N26
\VGA|VideoMemory|auto_generated|address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|controller|controller_translator|Add1~1_sumout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|address_reg_b\(0));

-- Location: FF_X10_Y7_N28
\VGA|VideoMemory|auto_generated|out_address_reg_b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	asdata => \VGA|VideoMemory|auto_generated|address_reg_b\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGA|VideoMemory|auto_generated|out_address_reg_b\(0));

-- Location: LABCELL_X10_Y7_N54
\VGA|VideoMemory|auto_generated|mux3|result_node[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\ = ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout\))) # 
-- (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|ram_block1a8\)) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- ((\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|ram_block1a8\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a8\,
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a5~portbdataout\,
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a2~portbdataout\,
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	combout => \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout\);

-- Location: M10K_X5_Y7_N0
\VGA|VideoMemory|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1FFFFF00000000101FFFFF1FFFFF1FFFFF1FFFFF1FFFFF00000000001FFFFF1FFFFF1FFFFF1FFFFF1FFFFF00000000001FFFFF1FFFFF1FFFFF1FFFFF1FFFFF00000000001FFFFF1FFFFF1FFFFF1FFFFF1FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000",
	mem_init2 => "000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000100F880000000000000000000000000000000000100F880000000000000000000000000000000000100F880000000000000000000000000000000000240F8800000000000000000000000000000000007C0F88000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000380F8800000000000000000000000000000000004C0",
	mem_init1 => "F880000000000000000000000000000000000740F8800000000000000000000000000000000000C0F880000000000000000000000000000000000780F880000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000001E0008000000000000000000000000000000000020000800000000000000000000000000000000003C0008000000000000000000000000000000000004000800000000000000000000000000000000003C00080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000",
	mem_init0 => "0000038000800000000000000000000000000000000007E00080000000000000000000000000000000000140008000000000000000000000000000000000018000800000000000000000000000000000000001000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000001E0F880000000000000000000000000000000000220F880000000000000000000000000000000000380F880000000000000000000000000000000000100F8800000000000000000000000000000000003C0F880000000000000000000000000000000000000008000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "game.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y10_N0
\VGA|VideoMemory|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000007C00080000000000000000000000000000000000080F880000000000000000000000000000000000300F880000000000000000000000000000000000400F880000000000000000000000000000000000420F8800000000000000000000000000000000003C0F8800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000038000800000000000000000000000000000000001000080000000000000000000000000000000000100008000000000000000000000000000000000010000800000000000000000000000000000000001800080000000000000",
	mem_init2 => "000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000003C0FC800000000000000000000000000000000004210480000000000000000000000000000000000421048000000000000000000000000000000000042104800000000000000000000000000000000003C104800000000000000000000000000000000000010480000000000000000000000000000000000000FC800000000000000000000000000000000003C00080000000000000000000000000000000000400008000000000000000000000000000001645E59EF88000000000000000000000000000001944164108800000",
	mem_init1 => "0000000000000000000000001145F45F08800000000000000000000000000000194D1651088000000000000000000000000000001634E58E08800000000000000000000000000000100000000880000000000000000000000000000010000000088000000000000000000000000000000000000000800000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000380F00F3E01EF1F3C1FFC0000000000000000000380F80F1E03EF1F3C3FFE00000000000000000003807C0F1F03CF3F3C3C1F0000000000",
	mem_init0 => "0000000003803E0F0FFFCF3FBC780F00000000000000000003801F0F0FFF8F3FBC7C0000000000000000000003800FDF078F8F7FBC3F8000000000000000000003801FFF078F0F7BFC3FF800000000000000000003807FFF03CF0FFBFC0FFE0000000000000000000380780F03DE0FF3FC007E0000000000000000000380780F01FE0FF1FC3C1E0000000000000000000380780F01FC0FF1FC3E1E0000000000000000007FFC7FFF00FC0FE1FC1FFE0000000000000000007FFC3FFF00F80FE0FC0FFC00000000000000000000000000000000000003F00000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "game.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 1,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus\);

-- Location: LABCELL_X4_Y9_N39
\VGA|VideoMemory|auto_generated|mux3|result_node[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\ = ( \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ ) ) ) # 
-- ( !\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\ & ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout\ ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\ & ( 
-- !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(0)) # (\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout\ & ( 
-- !\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a7~portbdataout\,
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a4~portbdataout\,
	datae => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a1~portbdataout\,
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	combout => \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout\);

-- Location: M10K_X26_Y2_N0
\d1|mif2|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "start.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dataPath:d1|startscreen:mif2|altsyncram:altsyncram_component|altsyncram_5nn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8050,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \d1|mif2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \d1|mif2|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \d1|mif2|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y4_N0
\d1|mif1|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001555555555501555555555501555555555501555555555501555555555500000000000000000000015555555555015555555555015555555555015555555555015555555555000000000000000000000155555555550155555555550155555555550155555555550155555555550000000000000000000001555555555501555555555501555555555501555555555501555555555500000000000000000000015555555555015555555555015555555555015555555555015555555555000000000000000000000155555555550155",
	mem_init0 => "55555555015555555555015555555555015555555555000000000000000000000155555555550155555555550155555555550155555555550155555555550000000000000000000001555555555501555555555501555555555501555555555501555555555500000000000000000000015555555555015555555555015555555555015555555555015555555555000000000000000000000155555555550155555555550155555555550155555555550155555555550000000000000000000001555555555501555555555501555555555501555555555501555555555500000000000000000000015555555555015555555555015555555555015555555555",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../game.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component|altsyncram_don1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \d1|mif1|altsyncram_component|auto_generated|rden_decode|w_anode166w\(2),
	portadatain => \d1|mif1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \d1|mif1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \d1|mif1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y6_N0
\d1|mif1|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000007C0008000000000000000000000000000000000008000800000000000000000000000000000000003000080000000000000000000000000000000000400008000000000000000000000000000000000042000800000000000000000000000000000000003C0008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000380F880000000000000000000000000000000000100F880000000000000000000000000000000000100F880000000000000000000000000000000000100F880000000000000000000000000000000000180F880000000000000",
	mem_init2 => "000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000003C0FC800000000000000000000000000000000004210480000000000000000000000000000000000421048000000000000000000000000000000000042104800000000000000000000000000000000003C104800000000000000000000000000000000000010480000000000000000000000000000000000000FC8000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000",
	mem_init1 => "000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000001FFFFFFFFFFFC000000000000000000000000000000000000000000380F00F3E01EF1F3C1FFC0000000000000000000380F80F1E03EF1F3C3FFE00000FCFCC3B61860003807C0F1F03CF3F3C3C1F00001CE0CE",
	mem_init0 => "3371860003803E0F0FFFCF3FBC780F00001C60CFF339860003801F0F0FFF8F3FBC7C0000001E00C7631F860003800FDF078F8F7FBC3F8000000FC0C6633F860003801FFF078F0F7BFC3FF8000003C0C3E371860003807FFF03CF0FFBFC0FFE00000CE0C3C37186000380780F03DE0FF3FC007E00000FE0C3C37FBF800380780F01FE0FF1FC3C1E00000FC0C1C33FBF800380780F01FC0FF1FC3E1E0000000000000000007FFC7FFF00FC0FE1FC1FFE0000000000000000007FFC3FFF00F80FE0FC0FFC00000000000000000000000000000000000003F00000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../game.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component|altsyncram_don1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \c1|LessThan5~0_combout\,
	portadatain => \d1|mif1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \d1|mif1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \d1|mif1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y3_N0
\d1|mif1|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1FFFFF00000000001FFFFF1FFFFF1FFFFF1FFFFF1FFFFF00000000001FFFFF1FFFFF1FFFFF1FFFFF1FFFFF00000000001FFFFF1FFFFF1FFFFF1FFFFF1FFFFF00000000001FFFFF1FFFFF1FFFFF1FFFFF1FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000",
	mem_init2 => "000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000100F880000000000000000000000000000000000100F880000000000000000000000000000000000100F880000000000000000000000000000000000240F8800000000000000000000000000000000007C0F8800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000038000800000000000000000000000000000000004C0",
	mem_init1 => "008000000000000000000000000000000000074000800000000000000000000000000000000000C000800000000000000000000000000000000007800080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000001E0F880000000000000000000000000000000000200F8800000000000000000000000000000000003C0F880000000000000000000000000000000000040F8800000000000000000000000000000000003C0F880000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000",
	mem_init0 => "0000038000800000000000000000000000000000000007E00080000000000000000000000000000000000140008000000000000000000000000000000000018000800000000000000000000000000000000001000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000001E0F880000000000000000000000000000000000220F880000000000000000000000000000000000380F880000000000000000000000000000000000100F8800000000000000000000000000000000003C0F880000000000000000000000000000000000000008000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../game.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component|altsyncram_don1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \d1|mif1|altsyncram_component|auto_generated|rden_decode|w_anode157w\(2),
	portadatain => \d1|mif1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \d1|mif1|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \d1|mif1|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LABCELL_X11_Y6_N18
\muxColor1|colour[0]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[0]~27_combout\ = ( \muxColor1|colour[1]~9_combout\ & ( \muxColor1|colour[1]~10_combout\ & ( \d1|mif1|altsyncram_component|auto_generated|ram_block1a3~portadataout\ ) ) ) # ( !\muxColor1|colour[1]~9_combout\ & ( 
-- \muxColor1|colour[1]~10_combout\ & ( \d1|mif1|altsyncram_component|auto_generated|ram_block1a0~portadataout\ ) ) ) # ( \muxColor1|colour[1]~9_combout\ & ( !\muxColor1|colour[1]~10_combout\ & ( 
-- \d1|mif1|altsyncram_component|auto_generated|ram_block1a6~portadataout\ ) ) ) # ( !\muxColor1|colour[1]~9_combout\ & ( !\muxColor1|colour[1]~10_combout\ & ( \d1|mif2|altsyncram_component|auto_generated|q_a\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|mif2|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datab => \d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datac => \d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datad => \d1|mif1|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	datae => \muxColor1|ALT_INV_colour[1]~9_combout\,
	dataf => \muxColor1|ALT_INV_colour[1]~10_combout\,
	combout => \muxColor1|colour[0]~27_combout\);

-- Location: LABCELL_X16_Y7_N57
\muxColor1|colour[0]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[0]~28_combout\ = ( \rg|out\(6) & ( (!\ctf|Q[1]~DUPLICATE_q\ & (\ctf|Q[0]~DUPLICATE_q\ & ((\rg|out\(0))))) # (\ctf|Q[1]~DUPLICATE_q\ & (((\rg|out\(3))) # (\ctf|Q[0]~DUPLICATE_q\))) ) ) # ( !\rg|out\(6) & ( (!\ctf|Q[1]~DUPLICATE_q\ & 
-- (\ctf|Q[0]~DUPLICATE_q\ & ((\rg|out\(0))))) # (\ctf|Q[1]~DUPLICATE_q\ & (!\ctf|Q[0]~DUPLICATE_q\ & (\rg|out\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011000010101001101110001010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ctf|ALT_INV_Q[1]~DUPLICATE_q\,
	datab => \ctf|ALT_INV_Q[0]~DUPLICATE_q\,
	datac => \rg|ALT_INV_out\(3),
	datad => \rg|ALT_INV_out\(0),
	dataf => \rg|ALT_INV_out\(6),
	combout => \muxColor1|colour[0]~28_combout\);

-- Location: MLABCELL_X15_Y7_N42
\muxColor1|colour[0]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[0]~29_combout\ = ( \rg|out\(9) & ( (!\muxColor1|colour[1]~12_combout\ & (((\muxColor1|colour[1]~13_combout\)))) # (\muxColor1|colour[1]~12_combout\ & ((!\muxColor1|colour[1]~13_combout\ & ((\rg|out\(12)))) # 
-- (\muxColor1|colour[1]~13_combout\ & (\muxColor1|colour[0]~28_combout\)))) ) ) # ( !\rg|out\(9) & ( (\muxColor1|colour[1]~12_combout\ & ((!\muxColor1|colour[1]~13_combout\ & ((\rg|out\(12)))) # (\muxColor1|colour[1]~13_combout\ & 
-- (\muxColor1|colour[0]~28_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000000010101000100001011010110110000101101011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \muxColor1|ALT_INV_colour[1]~12_combout\,
	datab => \muxColor1|ALT_INV_colour[0]~28_combout\,
	datac => \muxColor1|ALT_INV_colour[1]~13_combout\,
	datad => \rg|ALT_INV_out\(12),
	dataf => \rg|ALT_INV_out\(9),
	combout => \muxColor1|colour[0]~29_combout\);

-- Location: LABCELL_X11_Y7_N39
\muxColor1|colour[0]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[0]~24_combout\ = ( \muxColor1|colour[1]~1_combout\ & ( \muxColor1|colour[1]~2_combout\ & ( !\c1|Equal5~0_combout\ ) ) ) # ( !\muxColor1|colour[1]~1_combout\ & ( \muxColor1|colour[1]~2_combout\ & ( (!\d1|regAns2|Q\(0) & 
-- !\c1|Equal5~0_combout\) ) ) ) # ( \muxColor1|colour[1]~1_combout\ & ( !\muxColor1|colour[1]~2_combout\ & ( (!\d1|regAns3|Q\(0) & !\c1|Equal5~0_combout\) ) ) ) # ( !\muxColor1|colour[1]~1_combout\ & ( !\muxColor1|colour[1]~2_combout\ & ( 
-- (!\d1|regAns1|Q\(0) & !\c1|Equal5~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000101010100000000011110000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \d1|regAns3|ALT_INV_Q\(0),
	datab => \d1|regAns1|ALT_INV_Q\(0),
	datac => \d1|regAns2|ALT_INV_Q\(0),
	datad => \c1|ALT_INV_Equal5~0_combout\,
	datae => \muxColor1|ALT_INV_colour[1]~1_combout\,
	dataf => \muxColor1|ALT_INV_colour[1]~2_combout\,
	combout => \muxColor1|colour[0]~24_combout\);

-- Location: LABCELL_X11_Y7_N27
\muxColor1|colour[0]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[0]~25_combout\ = ( \muxColor1|colour[0]~24_combout\ & ( (!\c1|Equal5~0_combout\ & (!\muxColor1|colour[1]~0_combout\ & (\d1|regAns5|Q\(0)))) # (\c1|Equal5~0_combout\ & (((\d1|regAns4|Q\(0))))) ) ) # ( !\muxColor1|colour[0]~24_combout\ & ( 
-- (!\c1|Equal5~0_combout\ & (((\d1|regAns5|Q\(0))) # (\muxColor1|colour[1]~0_combout\))) # (\c1|Equal5~0_combout\ & (((\d1|regAns4|Q\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101001111111001010100111111100001000010111010000100001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \c1|ALT_INV_Equal5~0_combout\,
	datab => \muxColor1|ALT_INV_colour[1]~0_combout\,
	datac => \d1|regAns5|ALT_INV_Q\(0),
	datad => \d1|regAns4|ALT_INV_Q\(0),
	dataf => \muxColor1|ALT_INV_colour[0]~24_combout\,
	combout => \muxColor1|colour[0]~25_combout\);

-- Location: M10K_X26_Y9_N0
\d1|mif3|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFC000600000000000000FFFFFFFFFF8001C0000000000000",
	mem_init0 => "000000000000007C000000000000000000000000001FC000000000000000000000000007BC00000000000003060FC0E1C001E3E000000000000070C3FC1C3800783E0000000000000F18E1C787801E01C0000000000001E31818F1F00380100000000000003E67039F3E00E00000000000000006CCC03366C0380000000000000000CD9806CCDC0E000000000000000019F381D9B980C000000000000000031E30333E3000000000000000000063C70EE3C60000000000000000000C387F9878E00000000000000000018307E30E0C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "win.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dataPath:d1|win:mif3|altsyncram:altsyncram_component|altsyncram_5gn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8050,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \d1|mif3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \d1|mif3|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \d1|mif3|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y9_N0
\d1|mif4|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFC00000000000000000FFFFFFFFFFF8000020000000000000000000000000C00E0000000000000000000000003C03E000000000000",
	mem_init0 => "000000000000FC0F8000000000000607E07E1FF007C3E0000000000000C1FE1FF3FE007EF80000000000001830E70E00C007FE00000000000003060CC0E018007F8000000000000060E0180C030007F00000000000000C1F8301806001FF0000000000000181FC60300C007FF000000000000030078C0601801FBF00000000000006003981C03007C1F8000000000000C1C738700601F01F000000000001FF1FC3FE00C03C01E000000000003FE1F03F0018030008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "lose.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dataPath:d1|lose:mif4|altsyncram:altsyncram_component|altsyncram_ajn1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 8050,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \d1|mif4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \d1|mif4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \d1|mif4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X11_Y6_N40
\d1|dataRG|sequenceReg1|sequenceIn[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|dataRG|sequenceReg1|sequenceIn\(1),
	sload => VCC,
	ena => \c1|currState.Sgenerate~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|sequenceReg1|sequenceIn\(0));

-- Location: LABCELL_X9_Y6_N12
\d1|dataRG|read1|toBeRead[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|dataRG|read1|toBeRead[0]~feeder_combout\ = ( \d1|dataRG|sequenceReg1|sequenceIn\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(0),
	combout => \d1|dataRG|read1|toBeRead[0]~feeder_combout\);

-- Location: LABCELL_X9_Y6_N15
\d1|dataRG|read1|toBeRead[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|dataRG|read1|toBeRead[3]~feeder_combout\ = \d1|dataRG|sequenceReg1|sequenceIn\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(3),
	combout => \d1|dataRG|read1|toBeRead[3]~feeder_combout\);

-- Location: LABCELL_X9_Y6_N6
\d1|dataRG|read1|toBeRead[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|dataRG|read1|toBeRead[6]~feeder_combout\ = \d1|dataRG|sequenceReg1|sequenceIn\(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(6),
	combout => \d1|dataRG|read1|toBeRead[6]~feeder_combout\);

-- Location: LABCELL_X9_Y6_N9
\d1|dataRG|read1|toBeRead[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|dataRG|read1|toBeRead[9]~feeder_combout\ = \d1|dataRG|sequenceReg1|sequenceIn\(9)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(9),
	combout => \d1|dataRG|read1|toBeRead[9]~feeder_combout\);

-- Location: LABCELL_X10_Y6_N12
\d1|dataRG|read1|toBeRead~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|dataRG|read1|toBeRead~1_combout\ = ( \d1|dataRG|sequenceReg1|sequenceIn\(12) & ( !\c1|currState.SreadRandom~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \c1|ALT_INV_currState.SreadRandom~q\,
	dataf => \d1|dataRG|sequenceReg1|ALT_INV_sequenceIn\(12),
	combout => \d1|dataRG|read1|toBeRead~1_combout\);

-- Location: FF_X10_Y6_N14
\d1|dataRG|read1|toBeRead[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|dataRG|read1|toBeRead~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|read1|toBeRead\(12));

-- Location: FF_X9_Y6_N11
\d1|dataRG|read1|toBeRead[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|dataRG|read1|toBeRead[9]~feeder_combout\,
	asdata => \d1|dataRG|read1|toBeRead\(12),
	sload => \c1|currState.SreadRandom~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|read1|toBeRead\(9));

-- Location: FF_X9_Y6_N7
\d1|dataRG|read1|toBeRead[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|dataRG|read1|toBeRead[6]~feeder_combout\,
	asdata => \d1|dataRG|read1|toBeRead\(9),
	sload => \c1|currState.SreadRandom~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|read1|toBeRead\(6));

-- Location: FF_X9_Y6_N17
\d1|dataRG|read1|toBeRead[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|dataRG|read1|toBeRead[3]~feeder_combout\,
	asdata => \d1|dataRG|read1|toBeRead\(6),
	sload => \c1|currState.SreadRandom~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|read1|toBeRead\(3));

-- Location: FF_X9_Y6_N14
\d1|dataRG|read1|toBeRead[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \d1|dataRG|read1|toBeRead[0]~feeder_combout\,
	asdata => \d1|dataRG|read1|toBeRead\(3),
	sload => \c1|currState.SreadRandom~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|read1|toBeRead\(0));

-- Location: LABCELL_X9_Y6_N39
\d1|dataRG|read1|out~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \d1|dataRG|read1|out~2_combout\ = ( \c1|currState.SreadRandom~q\ & ( \d1|dataRG|read1|toBeRead\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \c1|ALT_INV_currState.SreadRandom~q\,
	dataf => \d1|dataRG|read1|ALT_INV_toBeRead\(0),
	combout => \d1|dataRG|read1|out~2_combout\);

-- Location: FF_X11_Y7_N56
\d1|dataRG|read1|out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \d1|dataRG|read1|out~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \d1|dataRG|read1|out\(0));

-- Location: LABCELL_X11_Y7_N54
\muxColor1|colour[0]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[0]~26_combout\ = ( \d1|dataRG|read1|out\(0) & ( \c1|Selector21~1_combout\ & ( (\d1|mif4|altsyncram_component|auto_generated|q_a\(0)) # (\c1|Selector20~0_combout\) ) ) ) # ( !\d1|dataRG|read1|out\(0) & ( \c1|Selector21~1_combout\ & ( 
-- (!\c1|Selector20~0_combout\ & \d1|mif4|altsyncram_component|auto_generated|q_a\(0)) ) ) ) # ( \d1|dataRG|read1|out\(0) & ( !\c1|Selector21~1_combout\ & ( (!\c1|Selector20~0_combout\ & (\muxColor1|colour[0]~25_combout\)) # (\c1|Selector20~0_combout\ & 
-- ((\d1|mif3|altsyncram_component|auto_generated|q_a\(0)))) ) ) ) # ( !\d1|dataRG|read1|out\(0) & ( !\c1|Selector21~1_combout\ & ( (!\c1|Selector20~0_combout\ & (\muxColor1|colour[0]~25_combout\)) # (\c1|Selector20~0_combout\ & 
-- ((\d1|mif3|altsyncram_component|auto_generated|q_a\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \muxColor1|ALT_INV_colour[0]~25_combout\,
	datab => \d1|mif3|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datac => \c1|ALT_INV_Selector20~0_combout\,
	datad => \d1|mif4|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	datae => \d1|dataRG|read1|ALT_INV_out\(0),
	dataf => \c1|ALT_INV_Selector21~1_combout\,
	combout => \muxColor1|colour[0]~26_combout\);

-- Location: LABCELL_X11_Y6_N51
\muxColor1|colour[0]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \muxColor1|colour[0]~30_combout\ = ( \muxColor1|colour[0]~26_combout\ & ( (!\muxColor1|colour[1]~8_combout\ & ((!\muxColor1|colour[1]~6_combout\ & ((\muxColor1|colour[0]~29_combout\))) # (\muxColor1|colour[1]~6_combout\ & 
-- (\muxColor1|colour[0]~27_combout\)))) # (\muxColor1|colour[1]~8_combout\ & (((!\muxColor1|colour[1]~6_combout\)))) ) ) # ( !\muxColor1|colour[0]~26_combout\ & ( (!\muxColor1|colour[1]~8_combout\ & ((!\muxColor1|colour[1]~6_combout\ & 
-- ((\muxColor1|colour[0]~29_combout\))) # (\muxColor1|colour[1]~6_combout\ & (\muxColor1|colour[0]~27_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101000000111111010100000011111101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \muxColor1|ALT_INV_colour[0]~27_combout\,
	datab => \muxColor1|ALT_INV_colour[0]~29_combout\,
	datac => \muxColor1|ALT_INV_colour[1]~8_combout\,
	datad => \muxColor1|ALT_INV_colour[1]~6_combout\,
	dataf => \muxColor1|ALT_INV_colour[0]~26_combout\,
	combout => \muxColor1|colour[0]~30_combout\);

-- Location: M10K_X14_Y7_N0
\VGA|VideoMemory|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "1FFFFF00000000001FFFFF1FFFFF1FFFFF1FFFFF1FFFFF00000000001FFFFF1FFFFF1FFFFF1FFFFF1FFFFF00000000001FFFFF1FFFFF1FFFFF1FFFFF1FFFFF00000000001FFFFF1FFFFF1FFFFF1FFFFF1FFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000",
	mem_init2 => "000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000100F880000000000000000000000000000000000100F880000000000000000000000000000000000100F880000000000000000000000000000000000240F8800000000000000000000000000000000007C0F8800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000038000800000000000000000000000000000000004C0",
	mem_init1 => "008000000000000000000000000000000000074000800000000000000000000000000000000000C000800000000000000000000000000000000007800080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000001E0F880000000000000000000000000000000000200F8800000000000000000000000000000000003C0F880000000000000000000000000000000000040F8800000000000000000000000000000000003C0F880000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000",
	mem_init0 => "0000038000800000000000000000000000000000000007E00080000000000000000000000000000000000140008000000000000000000000000000000000018000800000000000000000000000000000000001000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000001E0F880000000000000000000000000000000000220F880000000000000000000000000000000000380F880000000000000000000000000000000000100F8800000000000000000000000000000000003C0F880000000000000000000000000000000000000008000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "game.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode118w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y5_N0
\VGA|VideoMemory|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001555555555501555555555501555555555501555555555501555555555500000000000000000000015555555555015555555555015555555555015555555555015555555555000000000000000000000155555555550155555555550155555555550155555555550155555555550000000000000000000001555555555501555555555501555555555501555555555501555555555500000000000000000000015555555555015555555555015555555555015555555555015555555555000000000000000000000155555555550155",
	mem_init0 => "55555555015555555555015555555555015555555555000000000000000000000155555555550155555555550155555555550155555555550155555555550000000000000000000001555555555501555555555501555555555501555555555501555555555500000000000000000000015555555555015555555555015555555555015555555555015555555555000000000000000000000155555555550155555555550155555555550155555555550155555555550000000000000000000001555555555501555555555501555555555501555555555501555555555500000000000000000000015555555555015555555555015555555555015555555555",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "game.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 12,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 2,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 4095,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode126w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: M10K_X5_Y6_N0
\VGA|VideoMemory|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000007C0008000000000000000000000000000000000008000800000000000000000000000000000000003000080000000000000000000000000000000000400008000000000000000000000000000000000042000800000000000000000000000000000000003C0008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000380F880000000000000000000000000000000000100F880000000000000000000000000000000000100F880000000000000000000000000000000000100F880000000000000000000000000000000000180F880000000000000",
	mem_init2 => "000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000003C0FC800000000000000000000000000000000004210480000000000000000000000000000000000421048000000000000000000000000000000000042104800000000000000000000000000000000003C104800000000000000000000000000000000000010480000000000000000000000000000000000000FC8000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000",
	mem_init1 => "000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000000000000080000000000000000000000000000000000000008000000000000000000000000000000000000000800000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000000000000000000001FFFFFFFFFFFC000000000000000000000000000000000000000000380F00F3E01EF1F3C1FFC0000000000000000000380F80F1E03EF1F3C3FFE00000FCFCC3B61860003807C0F1F03CF3F3C3C1F00001CE0CE",
	mem_init0 => "3371860003803E0F0FFFCF3FBC780F00001C60CFF339860003801F0F0FFF8F3FBC7C0000001E00C7631F860003800FDF078F8F7FBC3F8000000FC0C6633F860003801FFF078F0F7BFC3FF8000003C0C3E371860003807FFF03CF0FFBFC0FFE00000CE0C3C37186000380780F03DE0FF3FC007E00000FE0C3C37FBF800380780F01FE0FF1FC3C1E00000FC0C1C33FBF800380780F01FC0FF1FC3E1E0000000000000000007FFC7FFF00FC0FE1FC1FFE0000000000000000007FFC3FFF00F80FE0FC0FFC00000000000000000000000000000000000003F00000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "game.mif",
	init_file_layout => "port_a",
	logical_ram_name => "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 19200,
	port_a_logical_ram_width => 3,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 13,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 1,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 8191,
	port_b_logical_ram_depth => 19200,
	port_b_logical_ram_width => 3,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk\,
	ena0 => \VGA|VideoMemory|auto_generated|decode2|w_anode105w\(2),
	ena1 => \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w\(2),
	portadatain => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X10_Y7_N12
\VGA|VideoMemory|auto_generated|mux3|result_node[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\ = ( \VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout\)) # 
-- (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & ((\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\))) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b\(0) & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & 
-- ((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout\))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b\(1) & (\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a3~portbdataout\,
	datab => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a6~portbdataout\,
	datac => \VGA|VideoMemory|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	datad => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(1),
	dataf => \VGA|VideoMemory|auto_generated|ALT_INV_out_address_reg_b\(0),
	combout => \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout\);

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X6_Y0_N18
\PS2_DAT~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => PS2_DAT,
	o => \PS2_DAT~input_o\);


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
      number_of_fplls => 1);
-- pragma translate_on
END structure;


