

================================================================
== Vivado HLS Report for 'astroSim'
================================================================
* Date:           Fri Nov 24 17:38:45 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        zedAstroSim
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffve1924-3-e-es2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     17.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  534177|  534177|  534178|  534178|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+--------+--------+--------+--------+---------+
        |                      |           |     Latency     |     Interval    | Pipeline|
        |       Instance       |   Module  |   min  |   max  |   min  |   max  |   Type  |
        +----------------------+-----------+--------+--------+--------+--------+---------+
        |grp_janus_run_fu_120  |janus_run  |  534176|  534176|  534176|  534176|   none  |
        +----------------------+-----------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        -|       -|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|    650|   100463|  111699|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|      15|    -|
|Register         |        -|      -|        3|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|    650|   100466|  111714|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|     33|        9|      21|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+--------+--------+
    |       Instance       |   Module  | BRAM_18K| DSP48E|   FF   |   LUT  |
    +----------------------+-----------+---------+-------+--------+--------+
    |grp_janus_run_fu_120  |janus_run  |        0|    650|  100463|  111699|
    +----------------------+-----------+---------+-------+--------+--------+
    |Total                 |           |        0|    650|  100463|  111699|
    +----------------------+-----------+---------+-------+--------+--------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                             |  2|   0|    2|          0|
    |ap_reg_grp_janus_run_fu_120_ap_start  |  1|   0|    1|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 |  3|   0|    3|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |   astroSim   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |   astroSim   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |   astroSim   | return value |
|ap_done          | out |    1| ap_ctrl_hs |   astroSim   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |   astroSim   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |   astroSim   | return value |
|result_address0  | out |    6|  ap_memory |    result    |     array    |
|result_ce0       | out |    1|  ap_memory |    result    |     array    |
|result_we0       | out |    1|  ap_memory |    result    |     array    |
|result_d0        | out |   64|  ap_memory |    result    |     array    |
|result_address1  | out |    6|  ap_memory |    result    |     array    |
|result_ce1       | out |    1|  ap_memory |    result    |     array    |
|result_we1       | out |    1|  ap_memory |    result    |     array    |
|result_d1        | out |   64|  ap_memory |    result    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_3 (59)  [2/2] 0.00ns  loc: zedAstroSim.cpp:133
:2  call fastcc void @janus_run([54 x i64]* %result) nounwind


 <State 2>: 0.00ns
ST_2: StgValue_4 (57)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([54 x i64]* %result) nounwind, !map !865

ST_2: StgValue_5 (58)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @astroSim_str) nounwind

ST_2: StgValue_6 (59)  [1/2] 0.00ns  loc: zedAstroSim.cpp:133
:2  call fastcc void @janus_run([54 x i64]* %result) nounwind

ST_2: StgValue_7 (60)  [1/1] 0.00ns  loc: zedAstroSim.cpp:135
:3  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ mul]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ p_int_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_27]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_28]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_29]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_33]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_30]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_34]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_31]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_35]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_32]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_39]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_36]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_40]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_37]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_41]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_38]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_45]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_42]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_46]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_43]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_47]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_44]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_51]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_48]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_52]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_49]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_53]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ p_int_50]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_4 (specbitsmap  ) [ 000]
StgValue_5 (spectopmodule) [ 000]
StgValue_6 (call         ) [ 000]
StgValue_7 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="result">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_int_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_int_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_int_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_int_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_int_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_int_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_int_9">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_int_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_int_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_int_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_int_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_int_8">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_int_15">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_15"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_int_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_int_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_int_13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_int_17">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_int_14">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_int_21">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_21"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_int_18">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_18"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_int_22">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_22"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_int_19">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_19"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_int_23">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_int_20">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_20"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_int_27">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_27"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_int_24">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_24"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_int_28">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_28"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_int_25">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_25"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_int_29">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_29"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_int_26">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_26"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_int_33">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_33"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_int_30">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_30"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_int_34">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_34"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="p_int_31">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_31"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="p_int_35">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_35"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="p_int_32">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="p_int_39">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_39"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="p_int_36">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_36"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="p_int_40">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_40"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="p_int_37">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_37"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="p_int_41">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_41"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="p_int_38">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_38"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="p_int_45">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_45"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="p_int_42">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_42"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="p_int_46">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_46"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="p_int_43">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_43"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="p_int_47">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_47"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="p_int_44">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_44"/></StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="p_int_51">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_51"/></StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="p_int_48">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_48"/></StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="p_int_52">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_52"/></StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="p_int_49">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_49"/></StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="p_int_53">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_53"/></StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="p_int_50">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_int_50"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="janus_run"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="astroSim_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="grp_janus_run_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="0" index="2" bw="64" slack="0"/>
<pin id="124" dir="0" index="3" bw="64" slack="0"/>
<pin id="125" dir="0" index="4" bw="64" slack="0"/>
<pin id="126" dir="0" index="5" bw="64" slack="0"/>
<pin id="127" dir="0" index="6" bw="64" slack="0"/>
<pin id="128" dir="0" index="7" bw="64" slack="0"/>
<pin id="129" dir="0" index="8" bw="64" slack="0"/>
<pin id="130" dir="0" index="9" bw="64" slack="0"/>
<pin id="131" dir="0" index="10" bw="64" slack="0"/>
<pin id="132" dir="0" index="11" bw="64" slack="0"/>
<pin id="133" dir="0" index="12" bw="64" slack="0"/>
<pin id="134" dir="0" index="13" bw="64" slack="0"/>
<pin id="135" dir="0" index="14" bw="64" slack="0"/>
<pin id="136" dir="0" index="15" bw="64" slack="0"/>
<pin id="137" dir="0" index="16" bw="64" slack="0"/>
<pin id="138" dir="0" index="17" bw="64" slack="0"/>
<pin id="139" dir="0" index="18" bw="64" slack="0"/>
<pin id="140" dir="0" index="19" bw="64" slack="0"/>
<pin id="141" dir="0" index="20" bw="64" slack="0"/>
<pin id="142" dir="0" index="21" bw="64" slack="0"/>
<pin id="143" dir="0" index="22" bw="64" slack="0"/>
<pin id="144" dir="0" index="23" bw="64" slack="0"/>
<pin id="145" dir="0" index="24" bw="64" slack="0"/>
<pin id="146" dir="0" index="25" bw="64" slack="0"/>
<pin id="147" dir="0" index="26" bw="64" slack="0"/>
<pin id="148" dir="0" index="27" bw="64" slack="0"/>
<pin id="149" dir="0" index="28" bw="64" slack="0"/>
<pin id="150" dir="0" index="29" bw="64" slack="0"/>
<pin id="151" dir="0" index="30" bw="64" slack="0"/>
<pin id="152" dir="0" index="31" bw="64" slack="0"/>
<pin id="153" dir="0" index="32" bw="64" slack="0"/>
<pin id="154" dir="0" index="33" bw="64" slack="0"/>
<pin id="155" dir="0" index="34" bw="64" slack="0"/>
<pin id="156" dir="0" index="35" bw="64" slack="0"/>
<pin id="157" dir="0" index="36" bw="64" slack="0"/>
<pin id="158" dir="0" index="37" bw="64" slack="0"/>
<pin id="159" dir="0" index="38" bw="64" slack="0"/>
<pin id="160" dir="0" index="39" bw="64" slack="0"/>
<pin id="161" dir="0" index="40" bw="64" slack="0"/>
<pin id="162" dir="0" index="41" bw="64" slack="0"/>
<pin id="163" dir="0" index="42" bw="64" slack="0"/>
<pin id="164" dir="0" index="43" bw="64" slack="0"/>
<pin id="165" dir="0" index="44" bw="64" slack="0"/>
<pin id="166" dir="0" index="45" bw="64" slack="0"/>
<pin id="167" dir="0" index="46" bw="64" slack="0"/>
<pin id="168" dir="0" index="47" bw="64" slack="0"/>
<pin id="169" dir="0" index="48" bw="64" slack="0"/>
<pin id="170" dir="0" index="49" bw="64" slack="0"/>
<pin id="171" dir="0" index="50" bw="64" slack="0"/>
<pin id="172" dir="0" index="51" bw="64" slack="0"/>
<pin id="173" dir="0" index="52" bw="64" slack="0"/>
<pin id="174" dir="0" index="53" bw="64" slack="0"/>
<pin id="175" dir="0" index="54" bw="64" slack="0"/>
<pin id="176" dir="0" index="55" bw="64" slack="0"/>
<pin id="177" dir="0" index="56" bw="64" slack="0"/>
<pin id="178" dir="1" index="57" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="179"><net_src comp="112" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="120" pin=4"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="120" pin=5"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="120" pin=6"/></net>

<net id="186"><net_src comp="12" pin="0"/><net_sink comp="120" pin=7"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="120" pin=8"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="120" pin=9"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="120" pin=10"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="120" pin=11"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="120" pin=12"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="120" pin=13"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="120" pin=14"/></net>

<net id="194"><net_src comp="28" pin="0"/><net_sink comp="120" pin=15"/></net>

<net id="195"><net_src comp="30" pin="0"/><net_sink comp="120" pin=16"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="120" pin=17"/></net>

<net id="197"><net_src comp="34" pin="0"/><net_sink comp="120" pin=18"/></net>

<net id="198"><net_src comp="36" pin="0"/><net_sink comp="120" pin=19"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="120" pin=20"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="120" pin=21"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="120" pin=22"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="120" pin=23"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="120" pin=24"/></net>

<net id="204"><net_src comp="48" pin="0"/><net_sink comp="120" pin=25"/></net>

<net id="205"><net_src comp="50" pin="0"/><net_sink comp="120" pin=26"/></net>

<net id="206"><net_src comp="52" pin="0"/><net_sink comp="120" pin=27"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="120" pin=28"/></net>

<net id="208"><net_src comp="56" pin="0"/><net_sink comp="120" pin=29"/></net>

<net id="209"><net_src comp="58" pin="0"/><net_sink comp="120" pin=30"/></net>

<net id="210"><net_src comp="60" pin="0"/><net_sink comp="120" pin=31"/></net>

<net id="211"><net_src comp="62" pin="0"/><net_sink comp="120" pin=32"/></net>

<net id="212"><net_src comp="64" pin="0"/><net_sink comp="120" pin=33"/></net>

<net id="213"><net_src comp="66" pin="0"/><net_sink comp="120" pin=34"/></net>

<net id="214"><net_src comp="68" pin="0"/><net_sink comp="120" pin=35"/></net>

<net id="215"><net_src comp="70" pin="0"/><net_sink comp="120" pin=36"/></net>

<net id="216"><net_src comp="72" pin="0"/><net_sink comp="120" pin=37"/></net>

<net id="217"><net_src comp="74" pin="0"/><net_sink comp="120" pin=38"/></net>

<net id="218"><net_src comp="76" pin="0"/><net_sink comp="120" pin=39"/></net>

<net id="219"><net_src comp="78" pin="0"/><net_sink comp="120" pin=40"/></net>

<net id="220"><net_src comp="80" pin="0"/><net_sink comp="120" pin=41"/></net>

<net id="221"><net_src comp="82" pin="0"/><net_sink comp="120" pin=42"/></net>

<net id="222"><net_src comp="84" pin="0"/><net_sink comp="120" pin=43"/></net>

<net id="223"><net_src comp="86" pin="0"/><net_sink comp="120" pin=44"/></net>

<net id="224"><net_src comp="88" pin="0"/><net_sink comp="120" pin=45"/></net>

<net id="225"><net_src comp="90" pin="0"/><net_sink comp="120" pin=46"/></net>

<net id="226"><net_src comp="92" pin="0"/><net_sink comp="120" pin=47"/></net>

<net id="227"><net_src comp="94" pin="0"/><net_sink comp="120" pin=48"/></net>

<net id="228"><net_src comp="96" pin="0"/><net_sink comp="120" pin=49"/></net>

<net id="229"><net_src comp="98" pin="0"/><net_sink comp="120" pin=50"/></net>

<net id="230"><net_src comp="100" pin="0"/><net_sink comp="120" pin=51"/></net>

<net id="231"><net_src comp="102" pin="0"/><net_sink comp="120" pin=52"/></net>

<net id="232"><net_src comp="104" pin="0"/><net_sink comp="120" pin=53"/></net>

<net id="233"><net_src comp="106" pin="0"/><net_sink comp="120" pin=54"/></net>

<net id="234"><net_src comp="108" pin="0"/><net_sink comp="120" pin=55"/></net>

<net id="235"><net_src comp="110" pin="0"/><net_sink comp="120" pin=56"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result | {1 2 }
	Port: p_int_3 | {1 2 }
	Port: p_int_0 | {1 2 }
	Port: p_int_4 | {1 2 }
	Port: p_int_1 | {1 2 }
	Port: p_int_5 | {1 2 }
	Port: p_int_2 | {1 2 }
	Port: p_int_9 | {1 2 }
	Port: p_int_6 | {1 2 }
	Port: p_int_10 | {1 2 }
	Port: p_int_7 | {1 2 }
	Port: p_int_11 | {1 2 }
	Port: p_int_8 | {1 2 }
	Port: p_int_15 | {1 2 }
	Port: p_int_12 | {1 2 }
	Port: p_int_16 | {1 2 }
	Port: p_int_13 | {1 2 }
	Port: p_int_17 | {1 2 }
	Port: p_int_14 | {1 2 }
	Port: p_int_21 | {1 2 }
	Port: p_int_18 | {1 2 }
	Port: p_int_22 | {1 2 }
	Port: p_int_19 | {1 2 }
	Port: p_int_23 | {1 2 }
	Port: p_int_20 | {1 2 }
	Port: p_int_27 | {1 2 }
	Port: p_int_24 | {1 2 }
	Port: p_int_28 | {1 2 }
	Port: p_int_25 | {1 2 }
	Port: p_int_29 | {1 2 }
	Port: p_int_26 | {1 2 }
	Port: p_int_33 | {1 2 }
	Port: p_int_30 | {1 2 }
	Port: p_int_34 | {1 2 }
	Port: p_int_31 | {1 2 }
	Port: p_int_35 | {1 2 }
	Port: p_int_32 | {1 2 }
	Port: p_int_39 | {1 2 }
	Port: p_int_36 | {1 2 }
	Port: p_int_40 | {1 2 }
	Port: p_int_37 | {1 2 }
	Port: p_int_41 | {1 2 }
	Port: p_int_38 | {1 2 }
	Port: p_int_45 | {1 2 }
	Port: p_int_42 | {1 2 }
	Port: p_int_46 | {1 2 }
	Port: p_int_43 | {1 2 }
	Port: p_int_47 | {1 2 }
	Port: p_int_44 | {1 2 }
	Port: p_int_51 | {1 2 }
	Port: p_int_48 | {1 2 }
	Port: p_int_52 | {1 2 }
	Port: p_int_49 | {1 2 }
	Port: p_int_53 | {1 2 }
	Port: p_int_50 | {1 2 }
 - Input state : 
	Port: astroSim : mul | {1 2 }
	Port: astroSim : p_int_3 | {1 2 }
	Port: astroSim : p_int_0 | {1 2 }
	Port: astroSim : p_int_4 | {1 2 }
	Port: astroSim : p_int_1 | {1 2 }
	Port: astroSim : p_int_5 | {1 2 }
	Port: astroSim : p_int_2 | {1 2 }
	Port: astroSim : p_int_9 | {1 2 }
	Port: astroSim : p_int_6 | {1 2 }
	Port: astroSim : p_int_10 | {1 2 }
	Port: astroSim : p_int_7 | {1 2 }
	Port: astroSim : p_int_11 | {1 2 }
	Port: astroSim : p_int_8 | {1 2 }
	Port: astroSim : p_int_15 | {1 2 }
	Port: astroSim : p_int_12 | {1 2 }
	Port: astroSim : p_int_16 | {1 2 }
	Port: astroSim : p_int_13 | {1 2 }
	Port: astroSim : p_int_17 | {1 2 }
	Port: astroSim : p_int_14 | {1 2 }
	Port: astroSim : p_int_21 | {1 2 }
	Port: astroSim : p_int_18 | {1 2 }
	Port: astroSim : p_int_22 | {1 2 }
	Port: astroSim : p_int_19 | {1 2 }
	Port: astroSim : p_int_23 | {1 2 }
	Port: astroSim : p_int_20 | {1 2 }
	Port: astroSim : p_int_27 | {1 2 }
	Port: astroSim : p_int_24 | {1 2 }
	Port: astroSim : p_int_28 | {1 2 }
	Port: astroSim : p_int_25 | {1 2 }
	Port: astroSim : p_int_29 | {1 2 }
	Port: astroSim : p_int_26 | {1 2 }
	Port: astroSim : p_int_33 | {1 2 }
	Port: astroSim : p_int_30 | {1 2 }
	Port: astroSim : p_int_34 | {1 2 }
	Port: astroSim : p_int_31 | {1 2 }
	Port: astroSim : p_int_35 | {1 2 }
	Port: astroSim : p_int_32 | {1 2 }
	Port: astroSim : p_int_39 | {1 2 }
	Port: astroSim : p_int_36 | {1 2 }
	Port: astroSim : p_int_40 | {1 2 }
	Port: astroSim : p_int_37 | {1 2 }
	Port: astroSim : p_int_41 | {1 2 }
	Port: astroSim : p_int_38 | {1 2 }
	Port: astroSim : p_int_45 | {1 2 }
	Port: astroSim : p_int_42 | {1 2 }
	Port: astroSim : p_int_46 | {1 2 }
	Port: astroSim : p_int_43 | {1 2 }
	Port: astroSim : p_int_47 | {1 2 }
	Port: astroSim : p_int_44 | {1 2 }
	Port: astroSim : p_int_51 | {1 2 }
	Port: astroSim : p_int_48 | {1 2 }
	Port: astroSim : p_int_52 | {1 2 }
	Port: astroSim : p_int_49 | {1 2 }
	Port: astroSim : p_int_53 | {1 2 }
	Port: astroSim : p_int_50 | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|---------|
|   call   | grp_janus_run_fu_120 |   650   | 204.044 |  99655  |  102182 |
|----------|----------------------|---------|---------|---------|---------|
|   Total  |                      |   650   | 204.044 |  99655  |  102182 |
|----------|----------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   650  |   204  |  99655 | 102182 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   650  |   204  |  99655 | 102182 |
+-----------+--------+--------+--------+--------+
