0.7
2020.1.1
Aug  5 2020
23:19:43
C:/Users/aajos/Documents/GitHub/Lab06/Lab06/Lab06.sim/sim_3/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/aajos/Documents/GitHub/Lab06/system_verilog_code/mux2_4b.sv,1601593796,systemVerilog,,C:/Users/aajos/Documents/GitHub/Lab06/system_verilog_code/sseg1.sv,,mux2_4b,,,,,,,,
C:/Users/aajos/Documents/GitHub/Lab06/system_verilog_code/sseg1.sv,1601593796,systemVerilog,,C:/Users/aajos/Documents/GitHub/Lab06/system_verilog_code/sseg_decoder.sv,,sseg1,,,,,,,,
C:/Users/aajos/Documents/GitHub/Lab06/system_verilog_code/sseg1_test.sv,1602281291,systemVerilog,,,,sseg1_test,,,,,,,,
C:/Users/aajos/Documents/GitHub/Lab06/system_verilog_code/sseg1_wrapper.sv,1602275668,systemVerilog,,,,sseg1_wrapper,,,,,,,,
C:/Users/aajos/Documents/GitHub/Lab06/system_verilog_code/sseg_decoder.sv,1601593796,systemVerilog,,C:/Users/aajos/Documents/GitHub/Lab06/system_verilog_code/sseg1_test.sv,,sseg_decoder,,,,,,,,
