int mpc_ioapic_id(int ioapic_idx)\r\n{\r\nreturn ioapics[ioapic_idx].mp_config.apicid;\r\n}\r\nunsigned int mpc_ioapic_addr(int ioapic_idx)\r\n{\r\nreturn ioapics[ioapic_idx].mp_config.apicaddr;\r\n}\r\nstatic inline struct mp_ioapic_gsi *mp_ioapic_gsi_routing(int ioapic_idx)\r\n{\r\nreturn &ioapics[ioapic_idx].gsi_config;\r\n}\r\nstatic inline int mp_ioapic_pin_count(int ioapic)\r\n{\r\nstruct mp_ioapic_gsi *gsi_cfg = mp_ioapic_gsi_routing(ioapic);\r\nreturn gsi_cfg->gsi_end - gsi_cfg->gsi_base + 1;\r\n}\r\nstatic inline u32 mp_pin_to_gsi(int ioapic, int pin)\r\n{\r\nreturn mp_ioapic_gsi_routing(ioapic)->gsi_base + pin;\r\n}\r\nstatic inline bool mp_is_legacy_irq(int irq)\r\n{\r\nreturn irq >= 0 && irq < nr_legacy_irqs();\r\n}\r\nstatic inline int mp_init_irq_at_boot(int ioapic, int irq)\r\n{\r\nif (!nr_legacy_irqs())\r\nreturn 0;\r\nreturn ioapic == 0 || mp_is_legacy_irq(irq);\r\n}\r\nstatic inline struct irq_domain *mp_ioapic_irqdomain(int ioapic)\r\n{\r\nreturn ioapics[ioapic].irqdomain;\r\n}\r\nvoid disable_ioapic_support(void)\r\n{\r\n#ifdef CONFIG_PCI\r\nnoioapicquirk = 1;\r\nnoioapicreroute = -1;\r\n#endif\r\nskip_ioapic_setup = 1;\r\n}\r\nstatic int __init parse_noapic(char *str)\r\n{\r\ndisable_ioapic_support();\r\nreturn 0;\r\n}\r\nvoid mp_save_irq(struct mpc_intsrc *m)\r\n{\r\nint i;\r\napic_printk(APIC_VERBOSE, "Int: type %d, pol %d, trig %d, bus %02x,"\r\n" IRQ %02x, APIC ID %x, APIC INT %02x\n",\r\nm->irqtype, m->irqflag & 3, (m->irqflag >> 2) & 3, m->srcbus,\r\nm->srcbusirq, m->dstapic, m->dstirq);\r\nfor (i = 0; i < mp_irq_entries; i++) {\r\nif (!memcmp(&mp_irqs[i], m, sizeof(*m)))\r\nreturn;\r\n}\r\nmemcpy(&mp_irqs[mp_irq_entries], m, sizeof(*m));\r\nif (++mp_irq_entries == MAX_IRQ_SOURCES)\r\npanic("Max # of irq sources exceeded!!\n");\r\n}\r\nstatic void alloc_ioapic_saved_registers(int idx)\r\n{\r\nsize_t size;\r\nif (ioapics[idx].saved_registers)\r\nreturn;\r\nsize = sizeof(struct IO_APIC_route_entry) * ioapics[idx].nr_registers;\r\nioapics[idx].saved_registers = kzalloc(size, GFP_KERNEL);\r\nif (!ioapics[idx].saved_registers)\r\npr_err("IOAPIC %d: suspend/resume impossible!\n", idx);\r\n}\r\nstatic void free_ioapic_saved_registers(int idx)\r\n{\r\nkfree(ioapics[idx].saved_registers);\r\nioapics[idx].saved_registers = NULL;\r\n}\r\nint __init arch_early_ioapic_init(void)\r\n{\r\nint i;\r\nif (!nr_legacy_irqs())\r\nio_apic_irqs = ~0UL;\r\nfor_each_ioapic(i)\r\nalloc_ioapic_saved_registers(i);\r\nreturn 0;\r\n}\r\nstatic inline void io_apic_eoi(unsigned int apic, unsigned int vector)\r\n{\r\nstruct io_apic __iomem *io_apic = io_apic_base(apic);\r\nwritel(vector, &io_apic->eoi);\r\n}\r\nunsigned int native_io_apic_read(unsigned int apic, unsigned int reg)\r\n{\r\nstruct io_apic __iomem *io_apic = io_apic_base(apic);\r\nwritel(reg, &io_apic->index);\r\nreturn readl(&io_apic->data);\r\n}\r\nstatic void io_apic_write(unsigned int apic, unsigned int reg,\r\nunsigned int value)\r\n{\r\nstruct io_apic __iomem *io_apic = io_apic_base(apic);\r\nwritel(reg, &io_apic->index);\r\nwritel(value, &io_apic->data);\r\n}\r\nstatic struct IO_APIC_route_entry __ioapic_read_entry(int apic, int pin)\r\n{\r\nunion entry_union eu;\r\neu.w1 = io_apic_read(apic, 0x10 + 2 * pin);\r\neu.w2 = io_apic_read(apic, 0x11 + 2 * pin);\r\nreturn eu.entry;\r\n}\r\nstatic struct IO_APIC_route_entry ioapic_read_entry(int apic, int pin)\r\n{\r\nunion entry_union eu;\r\nunsigned long flags;\r\nraw_spin_lock_irqsave(&ioapic_lock, flags);\r\neu.entry = __ioapic_read_entry(apic, pin);\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\nreturn eu.entry;\r\n}\r\nstatic void __ioapic_write_entry(int apic, int pin, struct IO_APIC_route_entry e)\r\n{\r\nunion entry_union eu = {{0, 0}};\r\neu.entry = e;\r\nio_apic_write(apic, 0x11 + 2*pin, eu.w2);\r\nio_apic_write(apic, 0x10 + 2*pin, eu.w1);\r\n}\r\nstatic void ioapic_write_entry(int apic, int pin, struct IO_APIC_route_entry e)\r\n{\r\nunsigned long flags;\r\nraw_spin_lock_irqsave(&ioapic_lock, flags);\r\n__ioapic_write_entry(apic, pin, e);\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\n}\r\nstatic void ioapic_mask_entry(int apic, int pin)\r\n{\r\nunsigned long flags;\r\nunion entry_union eu = { .entry.mask = IOAPIC_MASKED };\r\nraw_spin_lock_irqsave(&ioapic_lock, flags);\r\nio_apic_write(apic, 0x10 + 2*pin, eu.w1);\r\nio_apic_write(apic, 0x11 + 2*pin, eu.w2);\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\n}\r\nstatic int __add_pin_to_irq_node(struct mp_chip_data *data,\r\nint node, int apic, int pin)\r\n{\r\nstruct irq_pin_list *entry;\r\nfor_each_irq_pin(entry, data->irq_2_pin)\r\nif (entry->apic == apic && entry->pin == pin)\r\nreturn 0;\r\nentry = kzalloc_node(sizeof(struct irq_pin_list), GFP_ATOMIC, node);\r\nif (!entry) {\r\npr_err("can not alloc irq_pin_list (%d,%d,%d)\n",\r\nnode, apic, pin);\r\nreturn -ENOMEM;\r\n}\r\nentry->apic = apic;\r\nentry->pin = pin;\r\nlist_add_tail(&entry->list, &data->irq_2_pin);\r\nreturn 0;\r\n}\r\nstatic void __remove_pin_from_irq(struct mp_chip_data *data, int apic, int pin)\r\n{\r\nstruct irq_pin_list *tmp, *entry;\r\nlist_for_each_entry_safe(entry, tmp, &data->irq_2_pin, list)\r\nif (entry->apic == apic && entry->pin == pin) {\r\nlist_del(&entry->list);\r\nkfree(entry);\r\nreturn;\r\n}\r\n}\r\nstatic void add_pin_to_irq_node(struct mp_chip_data *data,\r\nint node, int apic, int pin)\r\n{\r\nif (__add_pin_to_irq_node(data, node, apic, pin))\r\npanic("IO-APIC: failed to add irq-pin. Can not proceed\n");\r\n}\r\nstatic void __init replace_pin_at_irq_node(struct mp_chip_data *data, int node,\r\nint oldapic, int oldpin,\r\nint newapic, int newpin)\r\n{\r\nstruct irq_pin_list *entry;\r\nfor_each_irq_pin(entry, data->irq_2_pin) {\r\nif (entry->apic == oldapic && entry->pin == oldpin) {\r\nentry->apic = newapic;\r\nentry->pin = newpin;\r\nreturn;\r\n}\r\n}\r\nadd_pin_to_irq_node(data, node, newapic, newpin);\r\n}\r\nstatic void io_apic_modify_irq(struct mp_chip_data *data,\r\nint mask_and, int mask_or,\r\nvoid (*final)(struct irq_pin_list *entry))\r\n{\r\nunion entry_union eu;\r\nstruct irq_pin_list *entry;\r\neu.entry = data->entry;\r\neu.w1 &= mask_and;\r\neu.w1 |= mask_or;\r\ndata->entry = eu.entry;\r\nfor_each_irq_pin(entry, data->irq_2_pin) {\r\nio_apic_write(entry->apic, 0x10 + 2 * entry->pin, eu.w1);\r\nif (final)\r\nfinal(entry);\r\n}\r\n}\r\nstatic void io_apic_sync(struct irq_pin_list *entry)\r\n{\r\nstruct io_apic __iomem *io_apic;\r\nio_apic = io_apic_base(entry->apic);\r\nreadl(&io_apic->data);\r\n}\r\nstatic void mask_ioapic_irq(struct irq_data *irq_data)\r\n{\r\nstruct mp_chip_data *data = irq_data->chip_data;\r\nunsigned long flags;\r\nraw_spin_lock_irqsave(&ioapic_lock, flags);\r\nio_apic_modify_irq(data, ~0, IO_APIC_REDIR_MASKED, &io_apic_sync);\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\n}\r\nstatic void __unmask_ioapic(struct mp_chip_data *data)\r\n{\r\nio_apic_modify_irq(data, ~IO_APIC_REDIR_MASKED, 0, NULL);\r\n}\r\nstatic void unmask_ioapic_irq(struct irq_data *irq_data)\r\n{\r\nstruct mp_chip_data *data = irq_data->chip_data;\r\nunsigned long flags;\r\nraw_spin_lock_irqsave(&ioapic_lock, flags);\r\n__unmask_ioapic(data);\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\n}\r\nstatic void __eoi_ioapic_pin(int apic, int pin, int vector)\r\n{\r\nif (mpc_ioapic_ver(apic) >= 0x20) {\r\nio_apic_eoi(apic, vector);\r\n} else {\r\nstruct IO_APIC_route_entry entry, entry1;\r\nentry = entry1 = __ioapic_read_entry(apic, pin);\r\nentry1.mask = IOAPIC_MASKED;\r\nentry1.trigger = IOAPIC_EDGE;\r\n__ioapic_write_entry(apic, pin, entry1);\r\n__ioapic_write_entry(apic, pin, entry);\r\n}\r\n}\r\nstatic void eoi_ioapic_pin(int vector, struct mp_chip_data *data)\r\n{\r\nunsigned long flags;\r\nstruct irq_pin_list *entry;\r\nraw_spin_lock_irqsave(&ioapic_lock, flags);\r\nfor_each_irq_pin(entry, data->irq_2_pin)\r\n__eoi_ioapic_pin(entry->apic, entry->pin, vector);\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\n}\r\nstatic void clear_IO_APIC_pin(unsigned int apic, unsigned int pin)\r\n{\r\nstruct IO_APIC_route_entry entry;\r\nentry = ioapic_read_entry(apic, pin);\r\nif (entry.delivery_mode == dest_SMI)\r\nreturn;\r\nif (entry.mask == IOAPIC_UNMASKED) {\r\nentry.mask = IOAPIC_MASKED;\r\nioapic_write_entry(apic, pin, entry);\r\nentry = ioapic_read_entry(apic, pin);\r\n}\r\nif (entry.irr) {\r\nunsigned long flags;\r\nif (entry.trigger == IOAPIC_EDGE) {\r\nentry.trigger = IOAPIC_LEVEL;\r\nioapic_write_entry(apic, pin, entry);\r\n}\r\nraw_spin_lock_irqsave(&ioapic_lock, flags);\r\n__eoi_ioapic_pin(apic, pin, entry.vector);\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\n}\r\nioapic_mask_entry(apic, pin);\r\nentry = ioapic_read_entry(apic, pin);\r\nif (entry.irr)\r\npr_err("Unable to reset IRR for apic: %d, pin :%d\n",\r\nmpc_ioapic_id(apic), pin);\r\n}\r\nstatic void clear_IO_APIC (void)\r\n{\r\nint apic, pin;\r\nfor_each_ioapic_pin(apic, pin)\r\nclear_IO_APIC_pin(apic, pin);\r\n}\r\nstatic int __init ioapic_pirq_setup(char *str)\r\n{\r\nint i, max;\r\nint ints[MAX_PIRQS+1];\r\nget_options(str, ARRAY_SIZE(ints), ints);\r\napic_printk(APIC_VERBOSE, KERN_INFO\r\n"PIRQ redirection, working around broken MP-BIOS.\n");\r\nmax = MAX_PIRQS;\r\nif (ints[0] < MAX_PIRQS)\r\nmax = ints[0];\r\nfor (i = 0; i < max; i++) {\r\napic_printk(APIC_VERBOSE, KERN_DEBUG\r\n"... PIRQ%d -> IRQ %d\n", i, ints[i+1]);\r\npirq_entries[MAX_PIRQS-i-1] = ints[i+1];\r\n}\r\nreturn 1;\r\n}\r\nint save_ioapic_entries(void)\r\n{\r\nint apic, pin;\r\nint err = 0;\r\nfor_each_ioapic(apic) {\r\nif (!ioapics[apic].saved_registers) {\r\nerr = -ENOMEM;\r\ncontinue;\r\n}\r\nfor_each_pin(apic, pin)\r\nioapics[apic].saved_registers[pin] =\r\nioapic_read_entry(apic, pin);\r\n}\r\nreturn err;\r\n}\r\nvoid mask_ioapic_entries(void)\r\n{\r\nint apic, pin;\r\nfor_each_ioapic(apic) {\r\nif (!ioapics[apic].saved_registers)\r\ncontinue;\r\nfor_each_pin(apic, pin) {\r\nstruct IO_APIC_route_entry entry;\r\nentry = ioapics[apic].saved_registers[pin];\r\nif (entry.mask == IOAPIC_UNMASKED) {\r\nentry.mask = IOAPIC_MASKED;\r\nioapic_write_entry(apic, pin, entry);\r\n}\r\n}\r\n}\r\n}\r\nint restore_ioapic_entries(void)\r\n{\r\nint apic, pin;\r\nfor_each_ioapic(apic) {\r\nif (!ioapics[apic].saved_registers)\r\ncontinue;\r\nfor_each_pin(apic, pin)\r\nioapic_write_entry(apic, pin,\r\nioapics[apic].saved_registers[pin]);\r\n}\r\nreturn 0;\r\n}\r\nstatic int find_irq_entry(int ioapic_idx, int pin, int type)\r\n{\r\nint i;\r\nfor (i = 0; i < mp_irq_entries; i++)\r\nif (mp_irqs[i].irqtype == type &&\r\n(mp_irqs[i].dstapic == mpc_ioapic_id(ioapic_idx) ||\r\nmp_irqs[i].dstapic == MP_APIC_ALL) &&\r\nmp_irqs[i].dstirq == pin)\r\nreturn i;\r\nreturn -1;\r\n}\r\nstatic int __init find_isa_irq_pin(int irq, int type)\r\n{\r\nint i;\r\nfor (i = 0; i < mp_irq_entries; i++) {\r\nint lbus = mp_irqs[i].srcbus;\r\nif (test_bit(lbus, mp_bus_not_pci) &&\r\n(mp_irqs[i].irqtype == type) &&\r\n(mp_irqs[i].srcbusirq == irq))\r\nreturn mp_irqs[i].dstirq;\r\n}\r\nreturn -1;\r\n}\r\nstatic int __init find_isa_irq_apic(int irq, int type)\r\n{\r\nint i;\r\nfor (i = 0; i < mp_irq_entries; i++) {\r\nint lbus = mp_irqs[i].srcbus;\r\nif (test_bit(lbus, mp_bus_not_pci) &&\r\n(mp_irqs[i].irqtype == type) &&\r\n(mp_irqs[i].srcbusirq == irq))\r\nbreak;\r\n}\r\nif (i < mp_irq_entries) {\r\nint ioapic_idx;\r\nfor_each_ioapic(ioapic_idx)\r\nif (mpc_ioapic_id(ioapic_idx) == mp_irqs[i].dstapic)\r\nreturn ioapic_idx;\r\n}\r\nreturn -1;\r\n}\r\nstatic int EISA_ELCR(unsigned int irq)\r\n{\r\nif (irq < nr_legacy_irqs()) {\r\nunsigned int port = 0x4d0 + (irq >> 3);\r\nreturn (inb(port) >> (irq & 7)) & 1;\r\n}\r\napic_printk(APIC_VERBOSE, KERN_INFO\r\n"Broken MPtable reports ISA irq %d\n", irq);\r\nreturn 0;\r\n}\r\nstatic int irq_polarity(int idx)\r\n{\r\nint bus = mp_irqs[idx].srcbus;\r\nswitch (mp_irqs[idx].irqflag & 0x03) {\r\ncase 0:\r\nif (test_bit(bus, mp_bus_not_pci))\r\nreturn default_ISA_polarity(idx);\r\nelse\r\nreturn default_PCI_polarity(idx);\r\ncase 1:\r\nreturn IOAPIC_POL_HIGH;\r\ncase 2:\r\npr_warn("IOAPIC: Invalid polarity: 2, defaulting to low\n");\r\ncase 3:\r\ndefault:\r\nreturn IOAPIC_POL_LOW;\r\n}\r\n}\r\nstatic int eisa_irq_trigger(int idx, int bus, int trigger)\r\n{\r\nswitch (mp_bus_id_to_type[bus]) {\r\ncase MP_BUS_PCI:\r\ncase MP_BUS_ISA:\r\nreturn trigger;\r\ncase MP_BUS_EISA:\r\nreturn default_EISA_trigger(idx);\r\n}\r\npr_warn("IOAPIC: Invalid srcbus: %d defaulting to level\n", bus);\r\nreturn IOAPIC_LEVEL;\r\n}\r\nstatic inline int eisa_irq_trigger(int idx, int bus, int trigger)\r\n{\r\nreturn trigger;\r\n}\r\nstatic int irq_trigger(int idx)\r\n{\r\nint bus = mp_irqs[idx].srcbus;\r\nint trigger;\r\nswitch ((mp_irqs[idx].irqflag >> 2) & 0x03) {\r\ncase 0:\r\nif (test_bit(bus, mp_bus_not_pci))\r\ntrigger = default_ISA_trigger(idx);\r\nelse\r\ntrigger = default_PCI_trigger(idx);\r\nreturn eisa_irq_trigger(idx, bus, trigger);\r\ncase 1:\r\nreturn IOAPIC_EDGE;\r\ncase 2:\r\npr_warn("IOAPIC: Invalid trigger mode 2 defaulting to level\n");\r\ncase 3:\r\ndefault:\r\nreturn IOAPIC_LEVEL;\r\n}\r\n}\r\nvoid ioapic_set_alloc_attr(struct irq_alloc_info *info, int node,\r\nint trigger, int polarity)\r\n{\r\ninit_irq_alloc_info(info, NULL);\r\ninfo->type = X86_IRQ_ALLOC_TYPE_IOAPIC;\r\ninfo->ioapic_node = node;\r\ninfo->ioapic_trigger = trigger;\r\ninfo->ioapic_polarity = polarity;\r\ninfo->ioapic_valid = 1;\r\n}\r\nstatic void ioapic_copy_alloc_attr(struct irq_alloc_info *dst,\r\nstruct irq_alloc_info *src,\r\nu32 gsi, int ioapic_idx, int pin)\r\n{\r\nint trigger, polarity;\r\ncopy_irq_alloc_info(dst, src);\r\ndst->type = X86_IRQ_ALLOC_TYPE_IOAPIC;\r\ndst->ioapic_id = mpc_ioapic_id(ioapic_idx);\r\ndst->ioapic_pin = pin;\r\ndst->ioapic_valid = 1;\r\nif (src && src->ioapic_valid) {\r\ndst->ioapic_node = src->ioapic_node;\r\ndst->ioapic_trigger = src->ioapic_trigger;\r\ndst->ioapic_polarity = src->ioapic_polarity;\r\n} else {\r\ndst->ioapic_node = NUMA_NO_NODE;\r\nif (acpi_get_override_irq(gsi, &trigger, &polarity) >= 0) {\r\ndst->ioapic_trigger = trigger;\r\ndst->ioapic_polarity = polarity;\r\n} else {\r\ndst->ioapic_trigger = IOAPIC_LEVEL;\r\ndst->ioapic_polarity = IOAPIC_POL_LOW;\r\n}\r\n}\r\n}\r\nstatic int ioapic_alloc_attr_node(struct irq_alloc_info *info)\r\n{\r\nreturn (info && info->ioapic_valid) ? info->ioapic_node : NUMA_NO_NODE;\r\n}\r\nstatic void mp_register_handler(unsigned int irq, unsigned long trigger)\r\n{\r\nirq_flow_handler_t hdl;\r\nbool fasteoi;\r\nif (trigger) {\r\nirq_set_status_flags(irq, IRQ_LEVEL);\r\nfasteoi = true;\r\n} else {\r\nirq_clear_status_flags(irq, IRQ_LEVEL);\r\nfasteoi = false;\r\n}\r\nhdl = fasteoi ? handle_fasteoi_irq : handle_edge_irq;\r\n__irq_set_handler(irq, hdl, 0, fasteoi ? "fasteoi" : "edge");\r\n}\r\nstatic bool mp_check_pin_attr(int irq, struct irq_alloc_info *info)\r\n{\r\nstruct mp_chip_data *data = irq_get_chip_data(irq);\r\nif (irq < nr_legacy_irqs() && data->count == 1) {\r\nif (info->ioapic_trigger != data->trigger)\r\nmp_register_handler(irq, info->ioapic_trigger);\r\ndata->entry.trigger = data->trigger = info->ioapic_trigger;\r\ndata->entry.polarity = data->polarity = info->ioapic_polarity;\r\n}\r\nreturn data->trigger == info->ioapic_trigger &&\r\ndata->polarity == info->ioapic_polarity;\r\n}\r\nstatic int alloc_irq_from_domain(struct irq_domain *domain, int ioapic, u32 gsi,\r\nstruct irq_alloc_info *info)\r\n{\r\nbool legacy = false;\r\nint irq = -1;\r\nint type = ioapics[ioapic].irqdomain_cfg.type;\r\nswitch (type) {\r\ncase IOAPIC_DOMAIN_LEGACY:\r\nif (!ioapic_initialized || gsi >= nr_legacy_irqs())\r\nirq = gsi;\r\nlegacy = mp_is_legacy_irq(irq);\r\nbreak;\r\ncase IOAPIC_DOMAIN_STRICT:\r\nirq = gsi;\r\nbreak;\r\ncase IOAPIC_DOMAIN_DYNAMIC:\r\nbreak;\r\ndefault:\r\nWARN(1, "ioapic: unknown irqdomain type %d\n", type);\r\nreturn -1;\r\n}\r\nreturn __irq_domain_alloc_irqs(domain, irq, 1,\r\nioapic_alloc_attr_node(info),\r\ninfo, legacy, NULL);\r\n}\r\nstatic int alloc_isa_irq_from_domain(struct irq_domain *domain,\r\nint irq, int ioapic, int pin,\r\nstruct irq_alloc_info *info)\r\n{\r\nstruct mp_chip_data *data;\r\nstruct irq_data *irq_data = irq_get_irq_data(irq);\r\nint node = ioapic_alloc_attr_node(info);\r\nif (irq_data && irq_data->parent_data) {\r\nif (!mp_check_pin_attr(irq, info))\r\nreturn -EBUSY;\r\nif (__add_pin_to_irq_node(irq_data->chip_data, node, ioapic,\r\ninfo->ioapic_pin))\r\nreturn -ENOMEM;\r\n} else {\r\nirq = __irq_domain_alloc_irqs(domain, irq, 1, node, info, true,\r\nNULL);\r\nif (irq >= 0) {\r\nirq_data = irq_domain_get_irq_data(domain, irq);\r\ndata = irq_data->chip_data;\r\ndata->isa_irq = true;\r\n}\r\n}\r\nreturn irq;\r\n}\r\nstatic int mp_map_pin_to_irq(u32 gsi, int idx, int ioapic, int pin,\r\nunsigned int flags, struct irq_alloc_info *info)\r\n{\r\nint irq;\r\nbool legacy = false;\r\nstruct irq_alloc_info tmp;\r\nstruct mp_chip_data *data;\r\nstruct irq_domain *domain = mp_ioapic_irqdomain(ioapic);\r\nif (!domain)\r\nreturn -ENOSYS;\r\nif (idx >= 0 && test_bit(mp_irqs[idx].srcbus, mp_bus_not_pci)) {\r\nirq = mp_irqs[idx].srcbusirq;\r\nlegacy = mp_is_legacy_irq(irq);\r\n}\r\nmutex_lock(&ioapic_mutex);\r\nif (!(flags & IOAPIC_MAP_ALLOC)) {\r\nif (!legacy) {\r\nirq = irq_find_mapping(domain, pin);\r\nif (irq == 0)\r\nirq = -ENOENT;\r\n}\r\n} else {\r\nioapic_copy_alloc_attr(&tmp, info, gsi, ioapic, pin);\r\nif (legacy)\r\nirq = alloc_isa_irq_from_domain(domain, irq,\r\nioapic, pin, &tmp);\r\nelse if ((irq = irq_find_mapping(domain, pin)) == 0)\r\nirq = alloc_irq_from_domain(domain, ioapic, gsi, &tmp);\r\nelse if (!mp_check_pin_attr(irq, &tmp))\r\nirq = -EBUSY;\r\nif (irq >= 0) {\r\ndata = irq_get_chip_data(irq);\r\ndata->count++;\r\n}\r\n}\r\nmutex_unlock(&ioapic_mutex);\r\nreturn irq;\r\n}\r\nstatic int pin_2_irq(int idx, int ioapic, int pin, unsigned int flags)\r\n{\r\nu32 gsi = mp_pin_to_gsi(ioapic, pin);\r\nif (mp_irqs[idx].dstirq != pin)\r\npr_err("broken BIOS or MPTABLE parser, ayiee!!\n");\r\n#ifdef CONFIG_X86_32\r\nif ((pin >= 16) && (pin <= 23)) {\r\nif (pirq_entries[pin-16] != -1) {\r\nif (!pirq_entries[pin-16]) {\r\napic_printk(APIC_VERBOSE, KERN_DEBUG\r\n"disabling PIRQ%d\n", pin-16);\r\n} else {\r\nint irq = pirq_entries[pin-16];\r\napic_printk(APIC_VERBOSE, KERN_DEBUG\r\n"using PIRQ%d -> IRQ %d\n",\r\npin-16, irq);\r\nreturn irq;\r\n}\r\n}\r\n}\r\n#endif\r\nreturn mp_map_pin_to_irq(gsi, idx, ioapic, pin, flags, NULL);\r\n}\r\nint mp_map_gsi_to_irq(u32 gsi, unsigned int flags, struct irq_alloc_info *info)\r\n{\r\nint ioapic, pin, idx;\r\nioapic = mp_find_ioapic(gsi);\r\nif (ioapic < 0)\r\nreturn -ENODEV;\r\npin = mp_find_ioapic_pin(ioapic, gsi);\r\nidx = find_irq_entry(ioapic, pin, mp_INT);\r\nif ((flags & IOAPIC_MAP_CHECK) && idx < 0)\r\nreturn -ENODEV;\r\nreturn mp_map_pin_to_irq(gsi, idx, ioapic, pin, flags, info);\r\n}\r\nvoid mp_unmap_irq(int irq)\r\n{\r\nstruct irq_data *irq_data = irq_get_irq_data(irq);\r\nstruct mp_chip_data *data;\r\nif (!irq_data || !irq_data->domain)\r\nreturn;\r\ndata = irq_data->chip_data;\r\nif (!data || data->isa_irq)\r\nreturn;\r\nmutex_lock(&ioapic_mutex);\r\nif (--data->count == 0)\r\nirq_domain_free_irqs(irq, 1);\r\nmutex_unlock(&ioapic_mutex);\r\n}\r\nint IO_APIC_get_PCI_irq_vector(int bus, int slot, int pin)\r\n{\r\nint irq, i, best_ioapic = -1, best_idx = -1;\r\napic_printk(APIC_DEBUG,\r\n"querying PCI -> IRQ mapping bus:%d, slot:%d, pin:%d.\n",\r\nbus, slot, pin);\r\nif (test_bit(bus, mp_bus_not_pci)) {\r\napic_printk(APIC_VERBOSE,\r\n"PCI BIOS passed nonexistent PCI bus %d!\n", bus);\r\nreturn -1;\r\n}\r\nfor (i = 0; i < mp_irq_entries; i++) {\r\nint lbus = mp_irqs[i].srcbus;\r\nint ioapic_idx, found = 0;\r\nif (bus != lbus || mp_irqs[i].irqtype != mp_INT ||\r\nslot != ((mp_irqs[i].srcbusirq >> 2) & 0x1f))\r\ncontinue;\r\nfor_each_ioapic(ioapic_idx)\r\nif (mpc_ioapic_id(ioapic_idx) == mp_irqs[i].dstapic ||\r\nmp_irqs[i].dstapic == MP_APIC_ALL) {\r\nfound = 1;\r\nbreak;\r\n}\r\nif (!found)\r\ncontinue;\r\nirq = pin_2_irq(i, ioapic_idx, mp_irqs[i].dstirq, 0);\r\nif (irq > 0 && !IO_APIC_IRQ(irq))\r\ncontinue;\r\nif (pin == (mp_irqs[i].srcbusirq & 3)) {\r\nbest_idx = i;\r\nbest_ioapic = ioapic_idx;\r\ngoto out;\r\n}\r\nif (best_idx < 0) {\r\nbest_idx = i;\r\nbest_ioapic = ioapic_idx;\r\n}\r\n}\r\nif (best_idx < 0)\r\nreturn -1;\r\nout:\r\nreturn pin_2_irq(best_idx, best_ioapic, mp_irqs[best_idx].dstirq,\r\nIOAPIC_MAP_ALLOC);\r\n}\r\nstatic inline int IO_APIC_irq_trigger(int irq)\r\n{\r\nint apic, idx, pin;\r\nfor_each_ioapic_pin(apic, pin) {\r\nidx = find_irq_entry(apic, pin, mp_INT);\r\nif ((idx != -1) && (irq == pin_2_irq(idx, apic, pin, 0)))\r\nreturn irq_trigger(idx);\r\n}\r\nreturn 0;\r\n}\r\nstatic inline int IO_APIC_irq_trigger(int irq)\r\n{\r\nreturn 1;\r\n}\r\nstatic void __init setup_IO_APIC_irqs(void)\r\n{\r\nunsigned int ioapic, pin;\r\nint idx;\r\napic_printk(APIC_VERBOSE, KERN_DEBUG "init IO_APIC IRQs\n");\r\nfor_each_ioapic_pin(ioapic, pin) {\r\nidx = find_irq_entry(ioapic, pin, mp_INT);\r\nif (idx < 0)\r\napic_printk(APIC_VERBOSE,\r\nKERN_DEBUG " apic %d pin %d not connected\n",\r\nmpc_ioapic_id(ioapic), pin);\r\nelse\r\npin_2_irq(idx, ioapic, pin,\r\nioapic ? 0 : IOAPIC_MAP_ALLOC);\r\n}\r\n}\r\nvoid ioapic_zap_locks(void)\r\n{\r\nraw_spin_lock_init(&ioapic_lock);\r\n}\r\nstatic void io_apic_print_entries(unsigned int apic, unsigned int nr_entries)\r\n{\r\nint i;\r\nchar buf[256];\r\nstruct IO_APIC_route_entry entry;\r\nstruct IR_IO_APIC_route_entry *ir_entry = (void *)&entry;\r\nprintk(KERN_DEBUG "IOAPIC %d:\n", apic);\r\nfor (i = 0; i <= nr_entries; i++) {\r\nentry = ioapic_read_entry(apic, i);\r\nsnprintf(buf, sizeof(buf),\r\n" pin%02x, %s, %s, %s, V(%02X), IRR(%1d), S(%1d)",\r\ni,\r\nentry.mask == IOAPIC_MASKED ? "disabled" : "enabled ",\r\nentry.trigger == IOAPIC_LEVEL ? "level" : "edge ",\r\nentry.polarity == IOAPIC_POL_LOW ? "low " : "high",\r\nentry.vector, entry.irr, entry.delivery_status);\r\nif (ir_entry->format)\r\nprintk(KERN_DEBUG "%s, remapped, I(%04X), Z(%X)\n",\r\nbuf, (ir_entry->index << 15) | ir_entry->index,\r\nir_entry->zero);\r\nelse\r\nprintk(KERN_DEBUG "%s, %s, D(%02X), M(%1d)\n",\r\nbuf,\r\nentry.dest_mode == IOAPIC_DEST_MODE_LOGICAL ?\r\n"logical " : "physical",\r\nentry.dest, entry.delivery_mode);\r\n}\r\n}\r\nstatic void __init print_IO_APIC(int ioapic_idx)\r\n{\r\nunion IO_APIC_reg_00 reg_00;\r\nunion IO_APIC_reg_01 reg_01;\r\nunion IO_APIC_reg_02 reg_02;\r\nunion IO_APIC_reg_03 reg_03;\r\nunsigned long flags;\r\nraw_spin_lock_irqsave(&ioapic_lock, flags);\r\nreg_00.raw = io_apic_read(ioapic_idx, 0);\r\nreg_01.raw = io_apic_read(ioapic_idx, 1);\r\nif (reg_01.bits.version >= 0x10)\r\nreg_02.raw = io_apic_read(ioapic_idx, 2);\r\nif (reg_01.bits.version >= 0x20)\r\nreg_03.raw = io_apic_read(ioapic_idx, 3);\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\nprintk(KERN_DEBUG "IO APIC #%d......\n", mpc_ioapic_id(ioapic_idx));\r\nprintk(KERN_DEBUG ".... register #00: %08X\n", reg_00.raw);\r\nprintk(KERN_DEBUG "....... : physical APIC id: %02X\n", reg_00.bits.ID);\r\nprintk(KERN_DEBUG "....... : Delivery Type: %X\n", reg_00.bits.delivery_type);\r\nprintk(KERN_DEBUG "....... : LTS : %X\n", reg_00.bits.LTS);\r\nprintk(KERN_DEBUG ".... register #01: %08X\n", *(int *)&reg_01);\r\nprintk(KERN_DEBUG "....... : max redirection entries: %02X\n",\r\nreg_01.bits.entries);\r\nprintk(KERN_DEBUG "....... : PRQ implemented: %X\n", reg_01.bits.PRQ);\r\nprintk(KERN_DEBUG "....... : IO APIC version: %02X\n",\r\nreg_01.bits.version);\r\nif (reg_01.bits.version >= 0x10 && reg_02.raw != reg_01.raw) {\r\nprintk(KERN_DEBUG ".... register #02: %08X\n", reg_02.raw);\r\nprintk(KERN_DEBUG "....... : arbitration: %02X\n", reg_02.bits.arbitration);\r\n}\r\nif (reg_01.bits.version >= 0x20 && reg_03.raw != reg_02.raw &&\r\nreg_03.raw != reg_01.raw) {\r\nprintk(KERN_DEBUG ".... register #03: %08X\n", reg_03.raw);\r\nprintk(KERN_DEBUG "....... : Boot DT : %X\n", reg_03.bits.boot_DT);\r\n}\r\nprintk(KERN_DEBUG ".... IRQ redirection table:\n");\r\nio_apic_print_entries(ioapic_idx, reg_01.bits.entries);\r\n}\r\nvoid __init print_IO_APICs(void)\r\n{\r\nint ioapic_idx;\r\nunsigned int irq;\r\nprintk(KERN_DEBUG "number of MP IRQ sources: %d.\n", mp_irq_entries);\r\nfor_each_ioapic(ioapic_idx)\r\nprintk(KERN_DEBUG "number of IO-APIC #%d registers: %d.\n",\r\nmpc_ioapic_id(ioapic_idx),\r\nioapics[ioapic_idx].nr_registers);\r\nprintk(KERN_INFO "testing the IO APIC.......................\n");\r\nfor_each_ioapic(ioapic_idx)\r\nprint_IO_APIC(ioapic_idx);\r\nprintk(KERN_DEBUG "IRQ to pin mappings:\n");\r\nfor_each_active_irq(irq) {\r\nstruct irq_pin_list *entry;\r\nstruct irq_chip *chip;\r\nstruct mp_chip_data *data;\r\nchip = irq_get_chip(irq);\r\nif (chip != &ioapic_chip && chip != &ioapic_ir_chip)\r\ncontinue;\r\ndata = irq_get_chip_data(irq);\r\nif (!data)\r\ncontinue;\r\nif (list_empty(&data->irq_2_pin))\r\ncontinue;\r\nprintk(KERN_DEBUG "IRQ%d ", irq);\r\nfor_each_irq_pin(entry, data->irq_2_pin)\r\npr_cont("-> %d:%d", entry->apic, entry->pin);\r\npr_cont("\n");\r\n}\r\nprintk(KERN_INFO ".................................... done.\n");\r\n}\r\nvoid __init enable_IO_APIC(void)\r\n{\r\nint i8259_apic, i8259_pin;\r\nint apic, pin;\r\nif (skip_ioapic_setup)\r\nnr_ioapics = 0;\r\nif (!nr_legacy_irqs() || !nr_ioapics)\r\nreturn;\r\nfor_each_ioapic_pin(apic, pin) {\r\nstruct IO_APIC_route_entry entry = ioapic_read_entry(apic, pin);\r\nif ((entry.mask == 0) && (entry.delivery_mode == dest_ExtINT)) {\r\nioapic_i8259.apic = apic;\r\nioapic_i8259.pin = pin;\r\ngoto found_i8259;\r\n}\r\n}\r\nfound_i8259:\r\ni8259_pin = find_isa_irq_pin(0, mp_ExtINT);\r\ni8259_apic = find_isa_irq_apic(0, mp_ExtINT);\r\nif ((ioapic_i8259.pin == -1) && (i8259_pin >= 0)) {\r\nprintk(KERN_WARNING "ExtINT not setup in hardware but reported by MP table\n");\r\nioapic_i8259.pin = i8259_pin;\r\nioapic_i8259.apic = i8259_apic;\r\n}\r\nif (((ioapic_i8259.apic != i8259_apic) || (ioapic_i8259.pin != i8259_pin)) &&\r\n(i8259_pin >= 0) && (ioapic_i8259.pin >= 0))\r\n{\r\nprintk(KERN_WARNING "ExtINT in hardware and MP table differ\n");\r\n}\r\nclear_IO_APIC();\r\n}\r\nvoid native_disable_io_apic(void)\r\n{\r\nif (ioapic_i8259.pin != -1) {\r\nstruct IO_APIC_route_entry entry;\r\nmemset(&entry, 0, sizeof(entry));\r\nentry.mask = IOAPIC_UNMASKED;\r\nentry.trigger = IOAPIC_EDGE;\r\nentry.polarity = IOAPIC_POL_HIGH;\r\nentry.dest_mode = IOAPIC_DEST_MODE_PHYSICAL;\r\nentry.delivery_mode = dest_ExtINT;\r\nentry.dest = read_apic_id();\r\nioapic_write_entry(ioapic_i8259.apic, ioapic_i8259.pin, entry);\r\n}\r\nif (boot_cpu_has(X86_FEATURE_APIC) || apic_from_smp_config())\r\ndisconnect_bsp_APIC(ioapic_i8259.pin != -1);\r\n}\r\nvoid disable_IO_APIC(void)\r\n{\r\nclear_IO_APIC();\r\nif (!nr_legacy_irqs())\r\nreturn;\r\nx86_io_apic_ops.disable();\r\n}\r\nvoid __init setup_ioapic_ids_from_mpc_nocheck(void)\r\n{\r\nunion IO_APIC_reg_00 reg_00;\r\nphysid_mask_t phys_id_present_map;\r\nint ioapic_idx;\r\nint i;\r\nunsigned char old_id;\r\nunsigned long flags;\r\napic->ioapic_phys_id_map(&phys_cpu_present_map, &phys_id_present_map);\r\nfor_each_ioapic(ioapic_idx) {\r\nraw_spin_lock_irqsave(&ioapic_lock, flags);\r\nreg_00.raw = io_apic_read(ioapic_idx, 0);\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\nold_id = mpc_ioapic_id(ioapic_idx);\r\nif (mpc_ioapic_id(ioapic_idx) >= get_physical_broadcast()) {\r\nprintk(KERN_ERR "BIOS bug, IO-APIC#%d ID is %d in the MPC table!...\n",\r\nioapic_idx, mpc_ioapic_id(ioapic_idx));\r\nprintk(KERN_ERR "... fixing up to %d. (tell your hw vendor)\n",\r\nreg_00.bits.ID);\r\nioapics[ioapic_idx].mp_config.apicid = reg_00.bits.ID;\r\n}\r\nif (apic->check_apicid_used(&phys_id_present_map,\r\nmpc_ioapic_id(ioapic_idx))) {\r\nprintk(KERN_ERR "BIOS bug, IO-APIC#%d ID %d is already used!...\n",\r\nioapic_idx, mpc_ioapic_id(ioapic_idx));\r\nfor (i = 0; i < get_physical_broadcast(); i++)\r\nif (!physid_isset(i, phys_id_present_map))\r\nbreak;\r\nif (i >= get_physical_broadcast())\r\npanic("Max APIC ID exceeded!\n");\r\nprintk(KERN_ERR "... fixing up to %d. (tell your hw vendor)\n",\r\ni);\r\nphysid_set(i, phys_id_present_map);\r\nioapics[ioapic_idx].mp_config.apicid = i;\r\n} else {\r\nphysid_mask_t tmp;\r\napic->apicid_to_cpu_present(mpc_ioapic_id(ioapic_idx),\r\n&tmp);\r\napic_printk(APIC_VERBOSE, "Setting %d in the "\r\n"phys_id_present_map\n",\r\nmpc_ioapic_id(ioapic_idx));\r\nphysids_or(phys_id_present_map, phys_id_present_map, tmp);\r\n}\r\nif (old_id != mpc_ioapic_id(ioapic_idx))\r\nfor (i = 0; i < mp_irq_entries; i++)\r\nif (mp_irqs[i].dstapic == old_id)\r\nmp_irqs[i].dstapic\r\n= mpc_ioapic_id(ioapic_idx);\r\nif (mpc_ioapic_id(ioapic_idx) == reg_00.bits.ID)\r\ncontinue;\r\napic_printk(APIC_VERBOSE, KERN_INFO\r\n"...changing IO-APIC physical APIC ID to %d ...",\r\nmpc_ioapic_id(ioapic_idx));\r\nreg_00.bits.ID = mpc_ioapic_id(ioapic_idx);\r\nraw_spin_lock_irqsave(&ioapic_lock, flags);\r\nio_apic_write(ioapic_idx, 0, reg_00.raw);\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\nraw_spin_lock_irqsave(&ioapic_lock, flags);\r\nreg_00.raw = io_apic_read(ioapic_idx, 0);\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\nif (reg_00.bits.ID != mpc_ioapic_id(ioapic_idx))\r\npr_cont("could not set ID!\n");\r\nelse\r\napic_printk(APIC_VERBOSE, " ok.\n");\r\n}\r\n}\r\nvoid __init setup_ioapic_ids_from_mpc(void)\r\n{\r\nif (acpi_ioapic)\r\nreturn;\r\nif (!(boot_cpu_data.x86_vendor == X86_VENDOR_INTEL)\r\n|| APIC_XAPIC(boot_cpu_apic_version))\r\nreturn;\r\nsetup_ioapic_ids_from_mpc_nocheck();\r\n}\r\nstatic int __init notimercheck(char *s)\r\n{\r\nno_timer_check = 1;\r\nreturn 1;\r\n}\r\nstatic int __init timer_irq_works(void)\r\n{\r\nunsigned long t1 = jiffies;\r\nunsigned long flags;\r\nif (no_timer_check)\r\nreturn 1;\r\nlocal_save_flags(flags);\r\nlocal_irq_enable();\r\nmdelay((10 * 1000) / HZ);\r\nlocal_irq_restore(flags);\r\nif (time_after(jiffies, t1 + 4))\r\nreturn 1;\r\nreturn 0;\r\n}\r\nstatic unsigned int startup_ioapic_irq(struct irq_data *data)\r\n{\r\nint was_pending = 0, irq = data->irq;\r\nunsigned long flags;\r\nraw_spin_lock_irqsave(&ioapic_lock, flags);\r\nif (irq < nr_legacy_irqs()) {\r\nlegacy_pic->mask(irq);\r\nif (legacy_pic->irq_pending(irq))\r\nwas_pending = 1;\r\n}\r\n__unmask_ioapic(data->chip_data);\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\nreturn was_pending;\r\n}\r\nstatic bool io_apic_level_ack_pending(struct mp_chip_data *data)\r\n{\r\nstruct irq_pin_list *entry;\r\nunsigned long flags;\r\nraw_spin_lock_irqsave(&ioapic_lock, flags);\r\nfor_each_irq_pin(entry, data->irq_2_pin) {\r\nunsigned int reg;\r\nint pin;\r\npin = entry->pin;\r\nreg = io_apic_read(entry->apic, 0x10 + pin*2);\r\nif (reg & IO_APIC_REDIR_REMOTE_IRR) {\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\nreturn true;\r\n}\r\n}\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\nreturn false;\r\n}\r\nstatic inline bool ioapic_irqd_mask(struct irq_data *data)\r\n{\r\nif (unlikely(irqd_is_setaffinity_pending(data))) {\r\nmask_ioapic_irq(data);\r\nreturn true;\r\n}\r\nreturn false;\r\n}\r\nstatic inline void ioapic_irqd_unmask(struct irq_data *data, bool masked)\r\n{\r\nif (unlikely(masked)) {\r\nif (!io_apic_level_ack_pending(data->chip_data))\r\nirq_move_masked_irq(data);\r\nunmask_ioapic_irq(data);\r\n}\r\n}\r\nstatic inline bool ioapic_irqd_mask(struct irq_data *data)\r\n{\r\nreturn false;\r\n}\r\nstatic inline void ioapic_irqd_unmask(struct irq_data *data, bool masked)\r\n{\r\n}\r\nstatic void ioapic_ack_level(struct irq_data *irq_data)\r\n{\r\nstruct irq_cfg *cfg = irqd_cfg(irq_data);\r\nunsigned long v;\r\nbool masked;\r\nint i;\r\nirq_complete_move(cfg);\r\nmasked = ioapic_irqd_mask(irq_data);\r\ni = cfg->vector;\r\nv = apic_read(APIC_TMR + ((i & ~0x1f) >> 1));\r\nack_APIC_irq();\r\nif (!(v & (1 << (i & 0x1f)))) {\r\natomic_inc(&irq_mis_count);\r\neoi_ioapic_pin(cfg->vector, irq_data->chip_data);\r\n}\r\nioapic_irqd_unmask(irq_data, masked);\r\n}\r\nstatic void ioapic_ir_ack_level(struct irq_data *irq_data)\r\n{\r\nstruct mp_chip_data *data = irq_data->chip_data;\r\nack_APIC_irq();\r\neoi_ioapic_pin(data->entry.vector, data);\r\n}\r\nstatic int ioapic_set_affinity(struct irq_data *irq_data,\r\nconst struct cpumask *mask, bool force)\r\n{\r\nstruct irq_data *parent = irq_data->parent_data;\r\nstruct mp_chip_data *data = irq_data->chip_data;\r\nstruct irq_pin_list *entry;\r\nstruct irq_cfg *cfg;\r\nunsigned long flags;\r\nint ret;\r\nret = parent->chip->irq_set_affinity(parent, mask, force);\r\nraw_spin_lock_irqsave(&ioapic_lock, flags);\r\nif (ret >= 0 && ret != IRQ_SET_MASK_OK_DONE) {\r\ncfg = irqd_cfg(irq_data);\r\ndata->entry.dest = cfg->dest_apicid;\r\ndata->entry.vector = cfg->vector;\r\nfor_each_irq_pin(entry, data->irq_2_pin)\r\n__ioapic_write_entry(entry->apic, entry->pin,\r\ndata->entry);\r\n}\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\nreturn ret;\r\n}\r\nstatic inline void init_IO_APIC_traps(void)\r\n{\r\nstruct irq_cfg *cfg;\r\nunsigned int irq;\r\nfor_each_active_irq(irq) {\r\ncfg = irq_cfg(irq);\r\nif (IO_APIC_IRQ(irq) && cfg && !cfg->vector) {\r\nif (irq < nr_legacy_irqs())\r\nlegacy_pic->make_irq(irq);\r\nelse\r\nirq_set_chip(irq, &no_irq_chip);\r\n}\r\n}\r\n}\r\nstatic void mask_lapic_irq(struct irq_data *data)\r\n{\r\nunsigned long v;\r\nv = apic_read(APIC_LVT0);\r\napic_write(APIC_LVT0, v | APIC_LVT_MASKED);\r\n}\r\nstatic void unmask_lapic_irq(struct irq_data *data)\r\n{\r\nunsigned long v;\r\nv = apic_read(APIC_LVT0);\r\napic_write(APIC_LVT0, v & ~APIC_LVT_MASKED);\r\n}\r\nstatic void ack_lapic_irq(struct irq_data *data)\r\n{\r\nack_APIC_irq();\r\n}\r\nstatic void lapic_register_intr(int irq)\r\n{\r\nirq_clear_status_flags(irq, IRQ_LEVEL);\r\nirq_set_chip_and_handler_name(irq, &lapic_chip, handle_edge_irq,\r\n"edge");\r\n}\r\nstatic inline void __init unlock_ExtINT_logic(void)\r\n{\r\nint apic, pin, i;\r\nstruct IO_APIC_route_entry entry0, entry1;\r\nunsigned char save_control, save_freq_select;\r\npin = find_isa_irq_pin(8, mp_INT);\r\nif (pin == -1) {\r\nWARN_ON_ONCE(1);\r\nreturn;\r\n}\r\napic = find_isa_irq_apic(8, mp_INT);\r\nif (apic == -1) {\r\nWARN_ON_ONCE(1);\r\nreturn;\r\n}\r\nentry0 = ioapic_read_entry(apic, pin);\r\nclear_IO_APIC_pin(apic, pin);\r\nmemset(&entry1, 0, sizeof(entry1));\r\nentry1.dest_mode = IOAPIC_DEST_MODE_PHYSICAL;\r\nentry1.mask = IOAPIC_UNMASKED;\r\nentry1.dest = hard_smp_processor_id();\r\nentry1.delivery_mode = dest_ExtINT;\r\nentry1.polarity = entry0.polarity;\r\nentry1.trigger = IOAPIC_EDGE;\r\nentry1.vector = 0;\r\nioapic_write_entry(apic, pin, entry1);\r\nsave_control = CMOS_READ(RTC_CONTROL);\r\nsave_freq_select = CMOS_READ(RTC_FREQ_SELECT);\r\nCMOS_WRITE((save_freq_select & ~RTC_RATE_SELECT) | 0x6,\r\nRTC_FREQ_SELECT);\r\nCMOS_WRITE(save_control | RTC_PIE, RTC_CONTROL);\r\ni = 100;\r\nwhile (i-- > 0) {\r\nmdelay(10);\r\nif ((CMOS_READ(RTC_INTR_FLAGS) & RTC_PF) == RTC_PF)\r\ni -= 10;\r\n}\r\nCMOS_WRITE(save_control, RTC_CONTROL);\r\nCMOS_WRITE(save_freq_select, RTC_FREQ_SELECT);\r\nclear_IO_APIC_pin(apic, pin);\r\nioapic_write_entry(apic, pin, entry0);\r\n}\r\nstatic int __init disable_timer_pin_setup(char *arg)\r\n{\r\ndisable_timer_pin_1 = 1;\r\nreturn 0;\r\n}\r\nstatic int mp_alloc_timer_irq(int ioapic, int pin)\r\n{\r\nint irq = -1;\r\nstruct irq_domain *domain = mp_ioapic_irqdomain(ioapic);\r\nif (domain) {\r\nstruct irq_alloc_info info;\r\nioapic_set_alloc_attr(&info, NUMA_NO_NODE, 0, 0);\r\ninfo.ioapic_id = mpc_ioapic_id(ioapic);\r\ninfo.ioapic_pin = pin;\r\nmutex_lock(&ioapic_mutex);\r\nirq = alloc_isa_irq_from_domain(domain, 0, ioapic, pin, &info);\r\nmutex_unlock(&ioapic_mutex);\r\n}\r\nreturn irq;\r\n}\r\nstatic inline void __init check_timer(void)\r\n{\r\nstruct irq_data *irq_data = irq_get_irq_data(0);\r\nstruct mp_chip_data *data = irq_data->chip_data;\r\nstruct irq_cfg *cfg = irqd_cfg(irq_data);\r\nint node = cpu_to_node(0);\r\nint apic1, pin1, apic2, pin2;\r\nunsigned long flags;\r\nint no_pin1 = 0;\r\nlocal_irq_save(flags);\r\nlegacy_pic->mask(0);\r\napic_write(APIC_LVT0, APIC_LVT_MASKED | APIC_DM_EXTINT);\r\nlegacy_pic->init(1);\r\npin1 = find_isa_irq_pin(0, mp_INT);\r\napic1 = find_isa_irq_apic(0, mp_INT);\r\npin2 = ioapic_i8259.pin;\r\napic2 = ioapic_i8259.apic;\r\napic_printk(APIC_QUIET, KERN_INFO "..TIMER: vector=0x%02X "\r\n"apic1=%d pin1=%d apic2=%d pin2=%d\n",\r\ncfg->vector, apic1, pin1, apic2, pin2);\r\nif (pin1 == -1) {\r\npanic_if_irq_remap("BIOS bug: timer not connected to IO-APIC");\r\npin1 = pin2;\r\napic1 = apic2;\r\nno_pin1 = 1;\r\n} else if (pin2 == -1) {\r\npin2 = pin1;\r\napic2 = apic1;\r\n}\r\nif (pin1 != -1) {\r\nif (no_pin1) {\r\nmp_alloc_timer_irq(apic1, pin1);\r\n} else {\r\nint idx;\r\nidx = find_irq_entry(apic1, pin1, mp_INT);\r\nif (idx != -1 && irq_trigger(idx))\r\nunmask_ioapic_irq(irq_get_chip_data(0));\r\n}\r\nirq_domain_deactivate_irq(irq_data);\r\nirq_domain_activate_irq(irq_data);\r\nif (timer_irq_works()) {\r\nif (disable_timer_pin_1 > 0)\r\nclear_IO_APIC_pin(0, pin1);\r\ngoto out;\r\n}\r\npanic_if_irq_remap("timer doesn't work through Interrupt-remapped IO-APIC");\r\nlocal_irq_disable();\r\nclear_IO_APIC_pin(apic1, pin1);\r\nif (!no_pin1)\r\napic_printk(APIC_QUIET, KERN_ERR "..MP-BIOS bug: "\r\n"8254 timer not connected to IO-APIC\n");\r\napic_printk(APIC_QUIET, KERN_INFO "...trying to set up timer "\r\n"(IRQ0) through the 8259A ...\n");\r\napic_printk(APIC_QUIET, KERN_INFO\r\n"..... (found apic %d pin %d) ...\n", apic2, pin2);\r\nreplace_pin_at_irq_node(data, node, apic1, pin1, apic2, pin2);\r\nirq_domain_deactivate_irq(irq_data);\r\nirq_domain_activate_irq(irq_data);\r\nlegacy_pic->unmask(0);\r\nif (timer_irq_works()) {\r\napic_printk(APIC_QUIET, KERN_INFO "....... works.\n");\r\ngoto out;\r\n}\r\nlocal_irq_disable();\r\nlegacy_pic->mask(0);\r\nclear_IO_APIC_pin(apic2, pin2);\r\napic_printk(APIC_QUIET, KERN_INFO "....... failed.\n");\r\n}\r\napic_printk(APIC_QUIET, KERN_INFO\r\n"...trying to set up timer as Virtual Wire IRQ...\n");\r\nlapic_register_intr(0);\r\napic_write(APIC_LVT0, APIC_DM_FIXED | cfg->vector);\r\nlegacy_pic->unmask(0);\r\nif (timer_irq_works()) {\r\napic_printk(APIC_QUIET, KERN_INFO "..... works.\n");\r\ngoto out;\r\n}\r\nlocal_irq_disable();\r\nlegacy_pic->mask(0);\r\napic_write(APIC_LVT0, APIC_LVT_MASKED | APIC_DM_FIXED | cfg->vector);\r\napic_printk(APIC_QUIET, KERN_INFO "..... failed.\n");\r\napic_printk(APIC_QUIET, KERN_INFO\r\n"...trying to set up timer as ExtINT IRQ...\n");\r\nlegacy_pic->init(0);\r\nlegacy_pic->make_irq(0);\r\napic_write(APIC_LVT0, APIC_DM_EXTINT);\r\nunlock_ExtINT_logic();\r\nif (timer_irq_works()) {\r\napic_printk(APIC_QUIET, KERN_INFO "..... works.\n");\r\ngoto out;\r\n}\r\nlocal_irq_disable();\r\napic_printk(APIC_QUIET, KERN_INFO "..... failed :(.\n");\r\nif (apic_is_x2apic_enabled())\r\napic_printk(APIC_QUIET, KERN_INFO\r\n"Perhaps problem with the pre-enabled x2apic mode\n"\r\n"Try booting with x2apic and interrupt-remapping disabled in the bios.\n");\r\npanic("IO-APIC + timer doesn't work! Boot with apic=debug and send a "\r\n"report. Then try booting with the 'noapic' option.\n");\r\nout:\r\nlocal_irq_restore(flags);\r\n}\r\nstatic int mp_irqdomain_create(int ioapic)\r\n{\r\nstruct irq_alloc_info info;\r\nstruct irq_domain *parent;\r\nint hwirqs = mp_ioapic_pin_count(ioapic);\r\nstruct ioapic *ip = &ioapics[ioapic];\r\nstruct ioapic_domain_cfg *cfg = &ip->irqdomain_cfg;\r\nstruct mp_ioapic_gsi *gsi_cfg = mp_ioapic_gsi_routing(ioapic);\r\nif (cfg->type == IOAPIC_DOMAIN_INVALID)\r\nreturn 0;\r\ninit_irq_alloc_info(&info, NULL);\r\ninfo.type = X86_IRQ_ALLOC_TYPE_IOAPIC;\r\ninfo.ioapic_id = mpc_ioapic_id(ioapic);\r\nparent = irq_remapping_get_ir_irq_domain(&info);\r\nif (!parent)\r\nparent = x86_vector_domain;\r\nip->irqdomain = irq_domain_add_linear(cfg->dev, hwirqs, cfg->ops,\r\n(void *)(long)ioapic);\r\nif (!ip->irqdomain)\r\nreturn -ENOMEM;\r\nip->irqdomain->parent = parent;\r\nif (cfg->type == IOAPIC_DOMAIN_LEGACY ||\r\ncfg->type == IOAPIC_DOMAIN_STRICT)\r\nioapic_dynirq_base = max(ioapic_dynirq_base,\r\ngsi_cfg->gsi_end + 1);\r\nreturn 0;\r\n}\r\nstatic void ioapic_destroy_irqdomain(int idx)\r\n{\r\nif (ioapics[idx].irqdomain) {\r\nirq_domain_remove(ioapics[idx].irqdomain);\r\nioapics[idx].irqdomain = NULL;\r\n}\r\n}\r\nvoid __init setup_IO_APIC(void)\r\n{\r\nint ioapic;\r\nif (skip_ioapic_setup || !nr_ioapics)\r\nreturn;\r\nio_apic_irqs = nr_legacy_irqs() ? ~PIC_IRQS : ~0UL;\r\napic_printk(APIC_VERBOSE, "ENABLING IO-APIC IRQs\n");\r\nfor_each_ioapic(ioapic)\r\nBUG_ON(mp_irqdomain_create(ioapic));\r\nx86_init.mpparse.setup_ioapic_ids();\r\nsync_Arb_IDs();\r\nsetup_IO_APIC_irqs();\r\ninit_IO_APIC_traps();\r\nif (nr_legacy_irqs())\r\ncheck_timer();\r\nioapic_initialized = 1;\r\n}\r\nstatic void resume_ioapic_id(int ioapic_idx)\r\n{\r\nunsigned long flags;\r\nunion IO_APIC_reg_00 reg_00;\r\nraw_spin_lock_irqsave(&ioapic_lock, flags);\r\nreg_00.raw = io_apic_read(ioapic_idx, 0);\r\nif (reg_00.bits.ID != mpc_ioapic_id(ioapic_idx)) {\r\nreg_00.bits.ID = mpc_ioapic_id(ioapic_idx);\r\nio_apic_write(ioapic_idx, 0, reg_00.raw);\r\n}\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\n}\r\nstatic void ioapic_resume(void)\r\n{\r\nint ioapic_idx;\r\nfor_each_ioapic_reverse(ioapic_idx)\r\nresume_ioapic_id(ioapic_idx);\r\nrestore_ioapic_entries();\r\n}\r\nstatic int __init ioapic_init_ops(void)\r\n{\r\nregister_syscore_ops(&ioapic_syscore_ops);\r\nreturn 0;\r\n}\r\nstatic int io_apic_get_redir_entries(int ioapic)\r\n{\r\nunion IO_APIC_reg_01 reg_01;\r\nunsigned long flags;\r\nraw_spin_lock_irqsave(&ioapic_lock, flags);\r\nreg_01.raw = io_apic_read(ioapic, 1);\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\nreturn reg_01.bits.entries + 1;\r\n}\r\nunsigned int arch_dynirq_lower_bound(unsigned int from)\r\n{\r\nreturn ioapic_initialized ? ioapic_dynirq_base : gsi_top;\r\n}\r\nstatic int io_apic_get_unique_id(int ioapic, int apic_id)\r\n{\r\nunion IO_APIC_reg_00 reg_00;\r\nstatic physid_mask_t apic_id_map = PHYSID_MASK_NONE;\r\nphysid_mask_t tmp;\r\nunsigned long flags;\r\nint i = 0;\r\nif (physids_empty(apic_id_map))\r\napic->ioapic_phys_id_map(&phys_cpu_present_map, &apic_id_map);\r\nraw_spin_lock_irqsave(&ioapic_lock, flags);\r\nreg_00.raw = io_apic_read(ioapic, 0);\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\nif (apic_id >= get_physical_broadcast()) {\r\nprintk(KERN_WARNING "IOAPIC[%d]: Invalid apic_id %d, trying "\r\n"%d\n", ioapic, apic_id, reg_00.bits.ID);\r\napic_id = reg_00.bits.ID;\r\n}\r\nif (apic->check_apicid_used(&apic_id_map, apic_id)) {\r\nfor (i = 0; i < get_physical_broadcast(); i++) {\r\nif (!apic->check_apicid_used(&apic_id_map, i))\r\nbreak;\r\n}\r\nif (i == get_physical_broadcast())\r\npanic("Max apic_id exceeded!\n");\r\nprintk(KERN_WARNING "IOAPIC[%d]: apic_id %d already used, "\r\n"trying %d\n", ioapic, apic_id, i);\r\napic_id = i;\r\n}\r\napic->apicid_to_cpu_present(apic_id, &tmp);\r\nphysids_or(apic_id_map, apic_id_map, tmp);\r\nif (reg_00.bits.ID != apic_id) {\r\nreg_00.bits.ID = apic_id;\r\nraw_spin_lock_irqsave(&ioapic_lock, flags);\r\nio_apic_write(ioapic, 0, reg_00.raw);\r\nreg_00.raw = io_apic_read(ioapic, 0);\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\nif (reg_00.bits.ID != apic_id) {\r\npr_err("IOAPIC[%d]: Unable to change apic_id!\n",\r\nioapic);\r\nreturn -1;\r\n}\r\n}\r\napic_printk(APIC_VERBOSE, KERN_INFO\r\n"IOAPIC[%d]: Assigned apic_id %d\n", ioapic, apic_id);\r\nreturn apic_id;\r\n}\r\nstatic u8 io_apic_unique_id(int idx, u8 id)\r\n{\r\nif ((boot_cpu_data.x86_vendor == X86_VENDOR_INTEL) &&\r\n!APIC_XAPIC(boot_cpu_apic_version))\r\nreturn io_apic_get_unique_id(idx, id);\r\nelse\r\nreturn id;\r\n}\r\nstatic u8 io_apic_unique_id(int idx, u8 id)\r\n{\r\nunion IO_APIC_reg_00 reg_00;\r\nDECLARE_BITMAP(used, 256);\r\nunsigned long flags;\r\nu8 new_id;\r\nint i;\r\nbitmap_zero(used, 256);\r\nfor_each_ioapic(i)\r\n__set_bit(mpc_ioapic_id(i), used);\r\nif (!test_bit(id, used))\r\nreturn id;\r\nraw_spin_lock_irqsave(&ioapic_lock, flags);\r\nreg_00.raw = io_apic_read(idx, 0);\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\nnew_id = reg_00.bits.ID;\r\nif (!test_bit(new_id, used)) {\r\napic_printk(APIC_VERBOSE, KERN_INFO\r\n"IOAPIC[%d]: Using reg apic_id %d instead of %d\n",\r\nidx, new_id, id);\r\nreturn new_id;\r\n}\r\nnew_id = find_first_zero_bit(used, 256);\r\nreg_00.bits.ID = new_id;\r\nraw_spin_lock_irqsave(&ioapic_lock, flags);\r\nio_apic_write(idx, 0, reg_00.raw);\r\nreg_00.raw = io_apic_read(idx, 0);\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\nBUG_ON(reg_00.bits.ID != new_id);\r\nreturn new_id;\r\n}\r\nstatic int io_apic_get_version(int ioapic)\r\n{\r\nunion IO_APIC_reg_01 reg_01;\r\nunsigned long flags;\r\nraw_spin_lock_irqsave(&ioapic_lock, flags);\r\nreg_01.raw = io_apic_read(ioapic, 1);\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\nreturn reg_01.bits.version;\r\n}\r\nint acpi_get_override_irq(u32 gsi, int *trigger, int *polarity)\r\n{\r\nint ioapic, pin, idx;\r\nif (skip_ioapic_setup)\r\nreturn -1;\r\nioapic = mp_find_ioapic(gsi);\r\nif (ioapic < 0)\r\nreturn -1;\r\npin = mp_find_ioapic_pin(ioapic, gsi);\r\nif (pin < 0)\r\nreturn -1;\r\nidx = find_irq_entry(ioapic, pin, mp_INT);\r\nif (idx < 0)\r\nreturn -1;\r\n*trigger = irq_trigger(idx);\r\n*polarity = irq_polarity(idx);\r\nreturn 0;\r\n}\r\nvoid __init setup_ioapic_dest(void)\r\n{\r\nint pin, ioapic, irq, irq_entry;\r\nconst struct cpumask *mask;\r\nstruct irq_desc *desc;\r\nstruct irq_data *idata;\r\nstruct irq_chip *chip;\r\nif (skip_ioapic_setup == 1)\r\nreturn;\r\nfor_each_ioapic_pin(ioapic, pin) {\r\nirq_entry = find_irq_entry(ioapic, pin, mp_INT);\r\nif (irq_entry == -1)\r\ncontinue;\r\nirq = pin_2_irq(irq_entry, ioapic, pin, 0);\r\nif (irq < 0 || !mp_init_irq_at_boot(ioapic, irq))\r\ncontinue;\r\ndesc = irq_to_desc(irq);\r\nraw_spin_lock_irq(&desc->lock);\r\nidata = irq_desc_get_irq_data(desc);\r\nif (!irqd_can_balance(idata) || irqd_affinity_was_set(idata))\r\nmask = irq_data_get_affinity_mask(idata);\r\nelse\r\nmask = apic->target_cpus();\r\nchip = irq_data_get_irq_chip(idata);\r\nif (chip->irq_set_affinity)\r\nchip->irq_set_affinity(idata, mask, false);\r\nraw_spin_unlock_irq(&desc->lock);\r\n}\r\n}\r\nstatic struct resource * __init ioapic_setup_resources(void)\r\n{\r\nunsigned long n;\r\nstruct resource *res;\r\nchar *mem;\r\nint i;\r\nif (nr_ioapics == 0)\r\nreturn NULL;\r\nn = IOAPIC_RESOURCE_NAME_SIZE + sizeof(struct resource);\r\nn *= nr_ioapics;\r\nmem = alloc_bootmem(n);\r\nres = (void *)mem;\r\nmem += sizeof(struct resource) * nr_ioapics;\r\nfor_each_ioapic(i) {\r\nres[i].name = mem;\r\nres[i].flags = IORESOURCE_MEM | IORESOURCE_BUSY;\r\nsnprintf(mem, IOAPIC_RESOURCE_NAME_SIZE, "IOAPIC %u", i);\r\nmem += IOAPIC_RESOURCE_NAME_SIZE;\r\nioapics[i].iomem_res = &res[i];\r\n}\r\nioapic_resources = res;\r\nreturn res;\r\n}\r\nvoid __init io_apic_init_mappings(void)\r\n{\r\nunsigned long ioapic_phys, idx = FIX_IO_APIC_BASE_0;\r\nstruct resource *ioapic_res;\r\nint i;\r\nioapic_res = ioapic_setup_resources();\r\nfor_each_ioapic(i) {\r\nif (smp_found_config) {\r\nioapic_phys = mpc_ioapic_addr(i);\r\n#ifdef CONFIG_X86_32\r\nif (!ioapic_phys) {\r\nprintk(KERN_ERR\r\n"WARNING: bogus zero IO-APIC "\r\n"address found in MPTABLE, "\r\n"disabling IO/APIC support!\n");\r\nsmp_found_config = 0;\r\nskip_ioapic_setup = 1;\r\ngoto fake_ioapic_page;\r\n}\r\n#endif\r\n} else {\r\n#ifdef CONFIG_X86_32\r\nfake_ioapic_page:\r\n#endif\r\nioapic_phys = (unsigned long)alloc_bootmem_pages(PAGE_SIZE);\r\nioapic_phys = __pa(ioapic_phys);\r\n}\r\nset_fixmap_nocache(idx, ioapic_phys);\r\napic_printk(APIC_VERBOSE, "mapped IOAPIC to %08lx (%08lx)\n",\r\n__fix_to_virt(idx) + (ioapic_phys & ~PAGE_MASK),\r\nioapic_phys);\r\nidx++;\r\nioapic_res->start = ioapic_phys;\r\nioapic_res->end = ioapic_phys + IO_APIC_SLOT_SIZE - 1;\r\nioapic_res++;\r\n}\r\n}\r\nvoid __init ioapic_insert_resources(void)\r\n{\r\nint i;\r\nstruct resource *r = ioapic_resources;\r\nif (!r) {\r\nif (nr_ioapics > 0)\r\nprintk(KERN_ERR\r\n"IO APIC resources couldn't be allocated.\n");\r\nreturn;\r\n}\r\nfor_each_ioapic(i) {\r\ninsert_resource(&iomem_resource, r);\r\nr++;\r\n}\r\n}\r\nint mp_find_ioapic(u32 gsi)\r\n{\r\nint i;\r\nif (nr_ioapics == 0)\r\nreturn -1;\r\nfor_each_ioapic(i) {\r\nstruct mp_ioapic_gsi *gsi_cfg = mp_ioapic_gsi_routing(i);\r\nif (gsi >= gsi_cfg->gsi_base && gsi <= gsi_cfg->gsi_end)\r\nreturn i;\r\n}\r\nprintk(KERN_ERR "ERROR: Unable to locate IOAPIC for GSI %d\n", gsi);\r\nreturn -1;\r\n}\r\nint mp_find_ioapic_pin(int ioapic, u32 gsi)\r\n{\r\nstruct mp_ioapic_gsi *gsi_cfg;\r\nif (WARN_ON(ioapic < 0))\r\nreturn -1;\r\ngsi_cfg = mp_ioapic_gsi_routing(ioapic);\r\nif (WARN_ON(gsi > gsi_cfg->gsi_end))\r\nreturn -1;\r\nreturn gsi - gsi_cfg->gsi_base;\r\n}\r\nstatic int bad_ioapic_register(int idx)\r\n{\r\nunion IO_APIC_reg_00 reg_00;\r\nunion IO_APIC_reg_01 reg_01;\r\nunion IO_APIC_reg_02 reg_02;\r\nreg_00.raw = io_apic_read(idx, 0);\r\nreg_01.raw = io_apic_read(idx, 1);\r\nreg_02.raw = io_apic_read(idx, 2);\r\nif (reg_00.raw == -1 && reg_01.raw == -1 && reg_02.raw == -1) {\r\npr_warn("I/O APIC 0x%x registers return all ones, skipping!\n",\r\nmpc_ioapic_addr(idx));\r\nreturn 1;\r\n}\r\nreturn 0;\r\n}\r\nstatic int find_free_ioapic_entry(void)\r\n{\r\nint idx;\r\nfor (idx = 0; idx < MAX_IO_APICS; idx++)\r\nif (ioapics[idx].nr_registers == 0)\r\nreturn idx;\r\nreturn MAX_IO_APICS;\r\n}\r\nint mp_register_ioapic(int id, u32 address, u32 gsi_base,\r\nstruct ioapic_domain_cfg *cfg)\r\n{\r\nbool hotplug = !!ioapic_initialized;\r\nstruct mp_ioapic_gsi *gsi_cfg;\r\nint idx, ioapic, entries;\r\nu32 gsi_end;\r\nif (!address) {\r\npr_warn("Bogus (zero) I/O APIC address found, skipping!\n");\r\nreturn -EINVAL;\r\n}\r\nfor_each_ioapic(ioapic)\r\nif (ioapics[ioapic].mp_config.apicaddr == address) {\r\npr_warn("address 0x%x conflicts with IOAPIC%d\n",\r\naddress, ioapic);\r\nreturn -EEXIST;\r\n}\r\nidx = find_free_ioapic_entry();\r\nif (idx >= MAX_IO_APICS) {\r\npr_warn("Max # of I/O APICs (%d) exceeded (found %d), skipping\n",\r\nMAX_IO_APICS, idx);\r\nreturn -ENOSPC;\r\n}\r\nioapics[idx].mp_config.type = MP_IOAPIC;\r\nioapics[idx].mp_config.flags = MPC_APIC_USABLE;\r\nioapics[idx].mp_config.apicaddr = address;\r\nset_fixmap_nocache(FIX_IO_APIC_BASE_0 + idx, address);\r\nif (bad_ioapic_register(idx)) {\r\nclear_fixmap(FIX_IO_APIC_BASE_0 + idx);\r\nreturn -ENODEV;\r\n}\r\nioapics[idx].mp_config.apicid = io_apic_unique_id(idx, id);\r\nioapics[idx].mp_config.apicver = io_apic_get_version(idx);\r\nentries = io_apic_get_redir_entries(idx);\r\ngsi_end = gsi_base + entries - 1;\r\nfor_each_ioapic(ioapic) {\r\ngsi_cfg = mp_ioapic_gsi_routing(ioapic);\r\nif ((gsi_base >= gsi_cfg->gsi_base &&\r\ngsi_base <= gsi_cfg->gsi_end) ||\r\n(gsi_end >= gsi_cfg->gsi_base &&\r\ngsi_end <= gsi_cfg->gsi_end)) {\r\npr_warn("GSI range [%u-%u] for new IOAPIC conflicts with GSI[%u-%u]\n",\r\ngsi_base, gsi_end,\r\ngsi_cfg->gsi_base, gsi_cfg->gsi_end);\r\nclear_fixmap(FIX_IO_APIC_BASE_0 + idx);\r\nreturn -ENOSPC;\r\n}\r\n}\r\ngsi_cfg = mp_ioapic_gsi_routing(idx);\r\ngsi_cfg->gsi_base = gsi_base;\r\ngsi_cfg->gsi_end = gsi_end;\r\nioapics[idx].irqdomain = NULL;\r\nioapics[idx].irqdomain_cfg = *cfg;\r\nif (hotplug) {\r\nif (mp_irqdomain_create(idx)) {\r\nclear_fixmap(FIX_IO_APIC_BASE_0 + idx);\r\nreturn -ENOMEM;\r\n}\r\nalloc_ioapic_saved_registers(idx);\r\n}\r\nif (gsi_cfg->gsi_end >= gsi_top)\r\ngsi_top = gsi_cfg->gsi_end + 1;\r\nif (nr_ioapics <= idx)\r\nnr_ioapics = idx + 1;\r\nioapics[idx].nr_registers = entries;\r\npr_info("IOAPIC[%d]: apic_id %d, version %d, address 0x%x, GSI %d-%d\n",\r\nidx, mpc_ioapic_id(idx),\r\nmpc_ioapic_ver(idx), mpc_ioapic_addr(idx),\r\ngsi_cfg->gsi_base, gsi_cfg->gsi_end);\r\nreturn 0;\r\n}\r\nint mp_unregister_ioapic(u32 gsi_base)\r\n{\r\nint ioapic, pin;\r\nint found = 0;\r\nfor_each_ioapic(ioapic)\r\nif (ioapics[ioapic].gsi_config.gsi_base == gsi_base) {\r\nfound = 1;\r\nbreak;\r\n}\r\nif (!found) {\r\npr_warn("can't find IOAPIC for GSI %d\n", gsi_base);\r\nreturn -ENODEV;\r\n}\r\nfor_each_pin(ioapic, pin) {\r\nu32 gsi = mp_pin_to_gsi(ioapic, pin);\r\nint irq = mp_map_gsi_to_irq(gsi, 0, NULL);\r\nstruct mp_chip_data *data;\r\nif (irq >= 0) {\r\ndata = irq_get_chip_data(irq);\r\nif (data && data->count) {\r\npr_warn("pin%d on IOAPIC%d is still in use.\n",\r\npin, ioapic);\r\nreturn -EBUSY;\r\n}\r\n}\r\n}\r\nioapics[ioapic].nr_registers = 0;\r\nioapic_destroy_irqdomain(ioapic);\r\nfree_ioapic_saved_registers(ioapic);\r\nif (ioapics[ioapic].iomem_res)\r\nrelease_resource(ioapics[ioapic].iomem_res);\r\nclear_fixmap(FIX_IO_APIC_BASE_0 + ioapic);\r\nmemset(&ioapics[ioapic], 0, sizeof(ioapics[ioapic]));\r\nreturn 0;\r\n}\r\nint mp_ioapic_registered(u32 gsi_base)\r\n{\r\nint ioapic;\r\nfor_each_ioapic(ioapic)\r\nif (ioapics[ioapic].gsi_config.gsi_base == gsi_base)\r\nreturn 1;\r\nreturn 0;\r\n}\r\nstatic void mp_irqdomain_get_attr(u32 gsi, struct mp_chip_data *data,\r\nstruct irq_alloc_info *info)\r\n{\r\nif (info && info->ioapic_valid) {\r\ndata->trigger = info->ioapic_trigger;\r\ndata->polarity = info->ioapic_polarity;\r\n} else if (acpi_get_override_irq(gsi, &data->trigger,\r\n&data->polarity) < 0) {\r\ndata->trigger = IOAPIC_LEVEL;\r\ndata->polarity = IOAPIC_POL_LOW;\r\n}\r\n}\r\nstatic void mp_setup_entry(struct irq_cfg *cfg, struct mp_chip_data *data,\r\nstruct IO_APIC_route_entry *entry)\r\n{\r\nmemset(entry, 0, sizeof(*entry));\r\nentry->delivery_mode = apic->irq_delivery_mode;\r\nentry->dest_mode = apic->irq_dest_mode;\r\nentry->dest = cfg->dest_apicid;\r\nentry->vector = cfg->vector;\r\nentry->trigger = data->trigger;\r\nentry->polarity = data->polarity;\r\nif (data->trigger == IOAPIC_LEVEL)\r\nentry->mask = IOAPIC_MASKED;\r\nelse\r\nentry->mask = IOAPIC_UNMASKED;\r\n}\r\nint mp_irqdomain_alloc(struct irq_domain *domain, unsigned int virq,\r\nunsigned int nr_irqs, void *arg)\r\n{\r\nint ret, ioapic, pin;\r\nstruct irq_cfg *cfg;\r\nstruct irq_data *irq_data;\r\nstruct mp_chip_data *data;\r\nstruct irq_alloc_info *info = arg;\r\nunsigned long flags;\r\nif (!info || nr_irqs > 1)\r\nreturn -EINVAL;\r\nirq_data = irq_domain_get_irq_data(domain, virq);\r\nif (!irq_data)\r\nreturn -EINVAL;\r\nioapic = mp_irqdomain_ioapic_idx(domain);\r\npin = info->ioapic_pin;\r\nif (irq_find_mapping(domain, (irq_hw_number_t)pin) > 0)\r\nreturn -EEXIST;\r\ndata = kzalloc(sizeof(*data), GFP_KERNEL);\r\nif (!data)\r\nreturn -ENOMEM;\r\ninfo->ioapic_entry = &data->entry;\r\nret = irq_domain_alloc_irqs_parent(domain, virq, nr_irqs, info);\r\nif (ret < 0) {\r\nkfree(data);\r\nreturn ret;\r\n}\r\nINIT_LIST_HEAD(&data->irq_2_pin);\r\nirq_data->hwirq = info->ioapic_pin;\r\nirq_data->chip = (domain->parent == x86_vector_domain) ?\r\n&ioapic_chip : &ioapic_ir_chip;\r\nirq_data->chip_data = data;\r\nmp_irqdomain_get_attr(mp_pin_to_gsi(ioapic, pin), data, info);\r\ncfg = irqd_cfg(irq_data);\r\nadd_pin_to_irq_node(data, ioapic_alloc_attr_node(info), ioapic, pin);\r\nlocal_irq_save(flags);\r\nif (info->ioapic_entry)\r\nmp_setup_entry(cfg, data, info->ioapic_entry);\r\nmp_register_handler(virq, data->trigger);\r\nif (virq < nr_legacy_irqs())\r\nlegacy_pic->mask(virq);\r\nlocal_irq_restore(flags);\r\napic_printk(APIC_VERBOSE, KERN_DEBUG\r\n"IOAPIC[%d]: Set routing entry (%d-%d -> 0x%x -> IRQ %d Mode:%i Active:%i Dest:%d)\n",\r\nioapic, mpc_ioapic_id(ioapic), pin, cfg->vector,\r\nvirq, data->trigger, data->polarity, cfg->dest_apicid);\r\nreturn 0;\r\n}\r\nvoid mp_irqdomain_free(struct irq_domain *domain, unsigned int virq,\r\nunsigned int nr_irqs)\r\n{\r\nstruct irq_data *irq_data;\r\nstruct mp_chip_data *data;\r\nBUG_ON(nr_irqs != 1);\r\nirq_data = irq_domain_get_irq_data(domain, virq);\r\nif (irq_data && irq_data->chip_data) {\r\ndata = irq_data->chip_data;\r\n__remove_pin_from_irq(data, mp_irqdomain_ioapic_idx(domain),\r\n(int)irq_data->hwirq);\r\nWARN_ON(!list_empty(&data->irq_2_pin));\r\nkfree(irq_data->chip_data);\r\n}\r\nirq_domain_free_irqs_top(domain, virq, nr_irqs);\r\n}\r\nvoid mp_irqdomain_activate(struct irq_domain *domain,\r\nstruct irq_data *irq_data)\r\n{\r\nunsigned long flags;\r\nstruct irq_pin_list *entry;\r\nstruct mp_chip_data *data = irq_data->chip_data;\r\nraw_spin_lock_irqsave(&ioapic_lock, flags);\r\nfor_each_irq_pin(entry, data->irq_2_pin)\r\n__ioapic_write_entry(entry->apic, entry->pin, data->entry);\r\nraw_spin_unlock_irqrestore(&ioapic_lock, flags);\r\n}\r\nvoid mp_irqdomain_deactivate(struct irq_domain *domain,\r\nstruct irq_data *irq_data)\r\n{\r\nioapic_mask_entry(mp_irqdomain_ioapic_idx(domain),\r\n(int)irq_data->hwirq);\r\n}\r\nint mp_irqdomain_ioapic_idx(struct irq_domain *domain)\r\n{\r\nreturn (int)(long)domain->host_data;\r\n}
