
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.098796                       # Number of seconds simulated
sim_ticks                                 98795995284                       # Number of ticks simulated
final_tick                               626872704786                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 127702                       # Simulator instruction rate (inst/s)
host_op_rate                                   161288                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5747325                       # Simulator tick rate (ticks/s)
host_mem_usage                               16914680                       # Number of bytes of host memory used
host_seconds                                 17189.91                       # Real time elapsed on the host
sim_insts                                  2195190679                       # Number of instructions simulated
sim_ops                                    2772530269                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       205184                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       254720                       # Number of bytes read from this memory
system.physmem.bytes_read::total               463104                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       461696                       # Number of bytes written to this memory
system.physmem.bytes_written::total            461696                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1603                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1990                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3618                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3607                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3607                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        18138                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      2076845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14252                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      2578242                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 4687477                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        18138                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14252                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              32390                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           4673226                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                4673226                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           4673226                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        18138                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      2076845                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14252                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      2578242                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                9360703                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               236920853                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21503347                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17432346                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1979153                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8753290                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8145154                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2334339                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93650                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186309093                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119892281                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21503347                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10479493                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26386750                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6032343                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3383396                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11511532                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1977540                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220106928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.669008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.029747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193720178     88.01%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1837922      0.84%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3336102      1.52%     90.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3089501      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964573      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1615958      0.73%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          924591      0.42%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          955878      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12662225      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220106928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090762                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.506044                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184414117                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5295561                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26324825                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        44998                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4027426                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3734139                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147155443                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4027426                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184885994                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1191219                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3023342                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25868875                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1110071                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     147031551                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        182269                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       478879                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208567322                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684890587                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684890587                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36862800                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33815                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16908                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4104264                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13863676                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183516                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82038                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1597518                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146067695                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33815                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137965818                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116764                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22005400                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46222362                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220106928                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.626813                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.299813                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160617025     72.97%     72.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25177149     11.44%     84.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13548727      6.16%     90.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6866465      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8184284      3.72%     97.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2648103      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2484091      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       439049      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       142035      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220106928                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416572     59.72%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143153     20.52%     80.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137840     19.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116019697     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978150      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12790156      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160908      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137965818                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.582329                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697565                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005056                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    496852892                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168107119                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134981821                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138663383                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       267971                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2670255                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92488                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4027426                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         805917                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       113995                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146101513                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8502                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13863676                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183516                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16908                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99203                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          209                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1056654                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102059                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2158713                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135975627                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12339694                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1990190                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19500455                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19195493                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160761                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.573928                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134981866                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134981821                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77883960                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216945706                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.569734                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359002                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22972568                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2004289                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216079502                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.569833                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369481                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164225258     76.00%     76.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23869514     11.05%     87.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12382698      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3980178      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464747      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836052      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1057972      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       937855      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2325228      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216079502                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2325228                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           359856175                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296231258                       # The number of ROB writes
system.switch_cpus0.timesIdled                2881613                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               16813925                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.369209                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.369209                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.422082                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.422082                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611582267                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188899038                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135816680                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               236920853                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19633463                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16052691                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1913203                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7994258                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7696293                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2008206                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85967                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    188985424                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             110322939                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19633463                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9704499                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22978084                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5321925                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3630999                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11580024                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1914907                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    218971305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.617898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.963487                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       195993221     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1102770      0.50%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1678098      0.77%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2298412      1.05%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2362851      1.08%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1972593      0.90%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1112059      0.51%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1649326      0.75%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10801975      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    218971305                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082869                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.465653                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       186826875                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5807463                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22916075                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        44321                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3376562                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3239934                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     135189868                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1308                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3376562                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       187356048                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1247491                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3227818                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22439948                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1323429                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     135103957                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          678                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        298458                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       529471                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          499                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    187738314                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    628797785                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    628797785                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162097093                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25641221                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37130                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21306                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3855735                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12841370                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7031122                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       124286                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1525867                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         134913892                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37114                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        127881107                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25323                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15485930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36885188                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5466                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    218971305                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.584009                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.272942                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    164905241     75.31%     75.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22035197     10.06%     85.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11399190      5.21%     90.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8593427      3.92%     94.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6679023      3.05%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2684090      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1704285      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       861819      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       109033      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    218971305                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          22784      9.94%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      9.94% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         86511     37.73%     47.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       120000     52.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    107140912     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1983731      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15824      0.01%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11764032      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6976608      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     127881107                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.539763                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             229295                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001793                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    474988137                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    150437281                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    125951620                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     128110402                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       298323                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2144807                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          345                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       174989                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          156                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3376562                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         971984                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       121065                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    134951006                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        61861                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12841370                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7031122                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21290                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         89129                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          345                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1110643                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1093245                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2203888                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    126133507                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11091245                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1747600                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18066132                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17827355                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6974887                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.532387                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             125951748                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            125951620                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         72513379                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        194285712                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.531619                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373231                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     94931964                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    116675122                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18282650                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31648                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1944449                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    215594743                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.541178                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.391266                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    167895808     77.88%     77.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23522284     10.91%     88.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8937759      4.15%     92.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4306526      2.00%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3572409      1.66%     96.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2128633      0.99%     97.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1812743      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       800165      0.37%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2618416      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    215594743                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     94931964                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     116675122                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17552696                       # Number of memory references committed
system.switch_cpus1.commit.loads             10696563                       # Number of loads committed
system.switch_cpus1.commit.membars              15824                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16733718                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105166960                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2380642                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2618416                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           347934099                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          273292321                       # The number of ROB writes
system.switch_cpus1.timesIdled                2943697                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               17949548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           94931964                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            116675122                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     94931964                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.495691                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.495691                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400691                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400691                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       568455237                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      174767411                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      125790348                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31648                       # number of misc regfile writes
system.l20.replacements                          1617                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          486483                       # Total number of references to valid blocks.
system.l20.sampled_refs                         67153                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.244397                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        42254.258226                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.996994                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   827.744780                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                  195                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data                22245                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.644749                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000214                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.012630                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002975                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.339432                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        37335                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  37335                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           11740                       # number of Writeback hits
system.l20.Writeback_hits::total                11740                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        37335                       # number of demand (read+write) hits
system.l20.demand_hits::total                   37335                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        37335                       # number of overall hits
system.l20.overall_hits::total                  37335                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1603                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1617                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1603                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1617                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1603                       # number of overall misses
system.l20.overall_misses::total                 1617                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2785293                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    332798571                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      335583864                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2785293                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    332798571                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       335583864                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2785293                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    332798571                       # number of overall miss cycles
system.l20.overall_miss_latency::total      335583864                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38938                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38952                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        11740                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            11740                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38938                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38952                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38938                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38952                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.041168                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.041513                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.041168                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.041513                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.041168                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.041513                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 198949.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 207609.838428                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 207534.857143                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 198949.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 207609.838428                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 207534.857143                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 198949.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 207609.838428                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 207534.857143                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                1617                       # number of writebacks
system.l20.writebacks::total                     1617                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1603                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1617                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1603                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1617                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1603                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1617                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1947894                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    236697559                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    238645453                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1947894                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    236697559                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    238645453                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1947894                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    236697559                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    238645453                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.041168                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.041513                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.041168                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.041513                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.041168                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.041513                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 139135.285714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147659.113537                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 147585.314162                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 139135.285714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 147659.113537                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 147585.314162                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 139135.285714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 147659.113537                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 147585.314162                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2001                       # number of replacements
system.l21.tagsinuse                     65535.989592                       # Cycle average of tags in use
system.l21.total_refs                          780977                       # Total number of references to valid blocks.
system.l21.sampled_refs                         67537                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.563691                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        42873.922234                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.997478                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1023.226843                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           132.857729                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         21494.985309                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.654204                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000168                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.015613                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002027                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.327987                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        47774                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  47776                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           27412                       # number of Writeback hits
system.l21.Writeback_hits::total                27412                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        47774                       # number of demand (read+write) hits
system.l21.demand_hits::total                   47776                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        47774                       # number of overall hits
system.l21.overall_hits::total                  47776                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1988                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1999                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1990                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2001                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1990                       # number of overall misses
system.l21.overall_misses::total                 2001                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1974116                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    407321012                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      409295128                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       402357                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       402357                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1974116                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    407723369                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       409697485                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1974116                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    407723369                       # number of overall miss cycles
system.l21.overall_miss_latency::total      409697485                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        49762                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              49775                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        27412                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            27412                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        49764                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               49777                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        49764                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              49777                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.039950                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.040161                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.039989                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.040199                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.039989                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.040199                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 179465.090909                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 204889.845070                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 204749.938969                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 201178.500000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 201178.500000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 179465.090909                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 204886.115075                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 204746.369315                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 179465.090909                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 204886.115075                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 204746.369315                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1990                       # number of writebacks
system.l21.writebacks::total                     1990                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1988                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1999                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1990                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2001                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1990                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2001                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1310593                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    287630113                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    288940706                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       281557                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       281557                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1310593                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    287911670                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    289222263                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1310593                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    287911670                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    289222263                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.039950                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.040161                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.039989                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.040199                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.039989                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.040199                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 119144.818182                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 144683.155433                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 144542.624312                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 140778.500000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 140778.500000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 119144.818182                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 144679.231156                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 144538.862069                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 119144.818182                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 144679.231156                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 144538.862069                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996985                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011519167                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184706.624190                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996985                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11511516                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11511516                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11511516                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11511516                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11511516                       # number of overall hits
system.cpu0.icache.overall_hits::total       11511516                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3385018                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3385018                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3385018                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3385018                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3385018                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3385018                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11511532                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11511532                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11511532                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11511532                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11511532                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11511532                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 211563.625000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 211563.625000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 211563.625000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 211563.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 211563.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 211563.625000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2901493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2901493                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2901493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2901493                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2901493                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2901493                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 207249.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 207249.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 207249.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 207249.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 207249.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 207249.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38938                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168089538                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39194                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.654845                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.577196                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.422804                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908505                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091495                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9272305                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9272305                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16908                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16908                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16331207                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16331207                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16331207                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16331207                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117356                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117356                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117356                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117356                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117356                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117356                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10721468743                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10721468743                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10721468743                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10721468743                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10721468743                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10721468743                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9389661                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9389661                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16448563                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16448563                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16448563                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16448563                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012498                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012498                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007135                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007135                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007135                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007135                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 91358.505258                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 91358.505258                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 91358.505258                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 91358.505258                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 91358.505258                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 91358.505258                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11740                       # number of writebacks
system.cpu0.dcache.writebacks::total            11740                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78418                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78418                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78418                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78418                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78418                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78418                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38938                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38938                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2780791535                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2780791535                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2780791535                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2780791535                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2780791535                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2780791535                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 71415.879989                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71415.879989                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 71415.879989                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71415.879989                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 71415.879989                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71415.879989                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997425                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1011846343                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2052426.659229                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997425                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11580009                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11580009                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11580009                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11580009                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11580009                       # number of overall hits
system.cpu1.icache.overall_hits::total       11580009                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2510512                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2510512                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2510512                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2510512                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2510512                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2510512                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11580024                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11580024                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11580024                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11580024                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11580024                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11580024                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 167367.466667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 167367.466667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 167367.466667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 167367.466667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 167367.466667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 167367.466667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2193827                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2193827                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2193827                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2193827                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2193827                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2193827                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 168755.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 168755.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 168755.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 168755.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 168755.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 168755.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 49764                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171082496                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50020                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3420.281807                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.264458                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.735542                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911189                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088811                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8140945                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8140945                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6820610                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6820610                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16612                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16612                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15824                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15824                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14961555                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14961555                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14961555                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14961555                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       140716                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       140716                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2913                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2913                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       143629                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        143629                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       143629                       # number of overall misses
system.cpu1.dcache.overall_misses::total       143629                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12004489831                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12004489831                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    517174151                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    517174151                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12521663982                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12521663982                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12521663982                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12521663982                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8281661                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8281661                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6823523                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6823523                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15824                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15824                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15105184                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15105184                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15105184                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15105184                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.016991                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.016991                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000427                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000427                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009509                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009509                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009509                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009509                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 85310.055935                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85310.055935                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 177540.044971                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 177540.044971                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 87180.611033                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 87180.611033                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 87180.611033                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 87180.611033                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1687980                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 129844.615385                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        27412                       # number of writebacks
system.cpu1.dcache.writebacks::total            27412                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        90954                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        90954                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2911                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2911                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        93865                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        93865                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        93865                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        93865                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49762                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49762                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        49764                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        49764                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        49764                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        49764                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3556494779                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3556494779                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       418957                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       418957                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3556913736                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3556913736                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3556913736                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3556913736                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006009                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006009                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003294                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003294                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003294                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003294                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 71470.093224                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 71470.093224                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 209478.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 209478.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 71475.639740                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 71475.639740                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 71475.639740                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 71475.639740                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
