<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<html>
<meta http-equiv='Content-Type' content='text/html; charset=UTF-8' /><style type='text/css'>
BODY { color: #00008B;
       font-family: Arial, sans-serif;
       font-size: 11px;
     }
P { margin-left: 20px; margin-top: 0.3em; margin-bottom: 0.3em;  }
H1 { margin-left: 0px; }
TABLE { margin-left: 20px; }
TABLE.noborder TD { padding: 0px 4px 0px 4px; }
TABLE.noborder TH { padding: 0px 4px 0px 4px; }
</style>
<title> Timing Report - Prepared &mdash; noc_2d_ref_design_top</title>
<body>
<H1> Timing Report - Prepared</H1>

<p>
ACE -- Achronix CAD Environment -- Version 8.7 -- Build  302850 -- Date 2022-03-17 11:00<br>
Design: noc_2d_ref_design_top - impl_1 - noc_2d_ref_design_top
<br>
Device: AC7t1500ES0 C3 0.85V 0C
<br>
Generated on Wed Jul 13 15:37:26 CST 2022
<br>
Host: OMEN.localdomain

</p>
<p> Time unit: 1 ns <br clear=all></p>

<br><hr><br>
<ul> 
<li> <A href='#summaryTable'>Current Results Summary</A> </li>
<li> <A href='#details'>Current Results Details</A> </li></ul> 
<br><hr><br>
<A name='summaryTable'></A><h2> Summary </h2>
<ul> 
<li> <A href='#summaryTableSetupSlow'>Critical Timing Paths - Slow Corner - Setup (max)</A> </li>
<li> <A href='#summaryTableHoldSlow'>Critical Timing Paths - Slow Corner - Hold (min)</A> </li>
<li> <A href='#summaryTableSetupFast'>Critical Timing Paths - Fast Corner - Setup (max)</A> </li>
<li> <A href='#summaryTableHoldFast'>Critical Timing Paths - Fast Corner - Hold (min)</A> </li>
<li> <A href='#summaryFrqTable'>Clock Frequencies</A> </li></ul> <A name='summaryTableSetupSlow'></A><table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th colspan='7'> Critical Timing Paths - Slow Corner - Setup (max) </th></tr></thead>
<thead><tr>
<th colspan='4'> Path </th><th colspan='3'> Delay (ns) </th></tr></thead>
<thead><tr>
<th> Path Id </th><th> From </th><th> To </th><th> Clock / Group </th><th> Required </th><th> Arrival </th><th> Slack </th></tr></thead>
<tr>
<td> <A href='#staDetail_0'>sc_s0</A> </td><td> i_ds_row_pkt_chk.data_enable_RR_DUP_14 </td><td> i_ds_row_pkt_chk.i_data_gen.dout_int_0_2_ </td><td> i_chk_clk </td><td> 3.859 </td><td> 3.655 </td><td bgcolor="#77FF77"> +0.204 </td></tr>
<tr>
<td> <A href='#staDetail_10'>sc_s10</A> </td><td> i_reg_control_block.reg_addr_ret_55 </td><td> i_reg_control_block.gb_decode.reg_rd_data_ret </td><td> i_reg_clk </td><td> 6.916 </td><td> 5.027 </td><td bgcolor="#77FF77"> +1.889 </td></tr>
<tr>
<td> <A href='#staDetail_20'>sc_s20</A> </td><td> i_axi_bram_rsp.i_axi_master_nap.i_axi_master </td><td> i_axi_bram_rsp.xact_r_dout_d1_100_ </td><td> i_send_clk </td><td> 3.855 </td><td> 4.491 </td><td bgcolor="#FFFF55"> -0.636 </td></tr>
<tr>
<td> <A href='#staDetail_30'>sc_s30</A> </td><td> i_send_clk </td><td> i_axi_bram_rsp.xact_mem_hi </td><td> **async_default** </td><td> 3.164 </td><td> 2.121 </td><td bgcolor="#77FF77"> +1.043 </td></tr>
</table>

<br>

<br>
<A name='summaryTableHoldSlow'></A><table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th colspan='7'> Critical Timing Paths - Slow Corner - Hold (min) </th></tr></thead>
<thead><tr>
<th colspan='4'> Path </th><th colspan='3'> Delay (ns) </th></tr></thead>
<thead><tr>
<th> Path Id </th><th> From </th><th> To </th><th> Clock / Group </th><th> Required </th><th> Arrival </th><th> Slack </th></tr></thead>
<tr>
<td> <A href='#staDetail_39'>sc_h0</A> </td><td> i_ds_col_pkt_chk.if_data_stream_ready_mod_0_ </td><td> i_nap_col_4.i_nap_vertical </td><td> i_chk_clk </td><td> 2.235 </td><td> 2.301 </td><td bgcolor="#77FF77"> +0.067 </td></tr>
<tr>
<td> <A href='#staDetail_49'>sc_h10</A> </td><td> i_reg_control_block.gb_decode.axi_master_if.rresp_ret_2 </td><td> i_reg_control_block.i_axi_master.i_axi_master </td><td> i_reg_clk </td><td> 2.284 </td><td> 2.359 </td><td bgcolor="#77FF77"> +0.074 </td></tr>
<tr>
<td> <A href='#staDetail_59'>sc_h20</A> </td><td> i_axi_pkt_gen.i_data_gen.dout_int_184_ </td><td> i_axi_slave_wrapper_in.i_axi_slave </td><td> i_send_clk </td><td> 2.347 </td><td> 2.173 </td><td bgcolor="#FFFF55"> -0.174 </td></tr>
<tr>
<td> <A href='#staDetail_69'>sc_h30</A> </td><td> reset_pipe_31_ </td><td> i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff1 </td><td> **async_default** </td><td> 2.033 </td><td> 2.301 </td><td bgcolor="#77FF77"> +0.269 </td></tr>
</table>

<br>

<br>
<A name='summaryTableSetupFast'></A><table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th colspan='7'> Critical Timing Paths - Fast Corner - Setup (max) </th></tr></thead>
<thead><tr>
<th colspan='4'> Path </th><th colspan='3'> Delay (ns) </th></tr></thead>
<thead><tr>
<th> Path Id </th><th> From </th><th> To </th><th> Clock / Group </th><th> Required </th><th> Arrival </th><th> Slack </th></tr></thead>
<tr>
<td> <A href='#staDetail_74'>fc_s0</A> </td><td> i_ds_row_pkt_chk.data_enable_RR_DUP_14 </td><td> i_ds_row_pkt_chk.i_data_gen.dout_int_0_2_ </td><td> i_chk_clk </td><td> 3.895 </td><td> 3.578 </td><td bgcolor="#77FF77"> +0.317 </td></tr>
<tr>
<td> <A href='#staDetail_84'>fc_s10</A> </td><td> i_reg_control_block.reg_addr_ret_55 </td><td> i_reg_control_block.gb_decode.reg_rd_data_ret </td><td> i_reg_clk </td><td> 6.917 </td><td> 4.770 </td><td bgcolor="#77FF77"> +2.147 </td></tr>
<tr>
<td> <A href='#staDetail_94'>fc_s20</A> </td><td> i_axi_bram_rsp.i_axi_master_nap.i_axi_master </td><td> i_axi_bram_rsp.xact_r_dout_d1_100_ </td><td> i_send_clk </td><td> 3.891 </td><td> 4.293 </td><td bgcolor="#FFFF55"> -0.401 </td></tr>
<tr>
<td> <A href='#staDetail_104'>fc_s30</A> </td><td> i_send_clk </td><td> i_axi_bram_rsp.xact_mem_hi </td><td> **async_default** </td><td> 3.397 </td><td> 2.059 </td><td bgcolor="#77FF77"> +1.337 </td></tr>
</table>

<br>

<br>
<A name='summaryTableHoldFast'></A><table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th colspan='7'> Critical Timing Paths - Fast Corner - Hold (min) </th></tr></thead>
<thead><tr>
<th colspan='4'> Path </th><th colspan='3'> Delay (ns) </th></tr></thead>
<thead><tr>
<th> Path Id </th><th> From </th><th> To </th><th> Clock / Group </th><th> Required </th><th> Arrival </th><th> Slack </th></tr></thead>
<tr>
<td> <A href='#staDetail_113'>fc_h0</A> </td><td> i_ds_col_pkt_chk.if_data_stream_ready_mod_0_ </td><td> i_nap_col_4.i_nap_vertical </td><td> i_chk_clk </td><td> 2.160 </td><td> 2.276 </td><td bgcolor="#77FF77"> +0.116 </td></tr>
<tr>
<td> <A href='#staDetail_123'>fc_h10</A> </td><td> i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__0_ </td><td> i_reg_control_block.gb_decode_reg_rd_data_ret_102_0_ </td><td> i_reg_clk </td><td> 2.025 </td><td> 2.148 </td><td bgcolor="#77FF77"> +0.123 </td></tr>
<tr>
<td> <A href='#staDetail_133'>fc_h20</A> </td><td> i_axi_pkt_gen.i_data_gen.dout_int_184_ </td><td> i_axi_slave_wrapper_in.i_axi_slave </td><td> i_send_clk </td><td> 2.240 </td><td> 2.148 </td><td bgcolor="#FFFF55"> -0.092 </td></tr>
<tr>
<td> <A href='#staDetail_143'>fc_h30</A> </td><td> reset_pipe_31_ </td><td> i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff1 </td><td> **async_default** </td><td> 2.026 </td><td> 2.276 </td><td bgcolor="#77FF77"> +0.250 </td></tr>
</table>

<br>

<br>
<A name='summaryFrqTable'></A><table border='1' rules='all' cellpadding='4'>
<thead><tr>
<th colspan='6'> Collective Summary of All Corners </th></tr></thead>
<thead><tr>
<th> &nbsp; </th><th colspan='2'> Slack (ns) </th><th colspan='2'> Frequency (MHz) </th><th> &nbsp; </th></tr></thead>
<thead><tr>
<th> Clock / Group </th><th> setup </th><th> hold </th><th> Target </th><th> Upper Limit </th><th> Comment </th></tr></thead>
<tr>
<td> i_chk_clk </td><td bgcolor="#77FF77"> 0.204 </td><td bgcolor="#77FF77"> 0.067 </td><td> 499.0 </td><td> 555.4 </td><td> --- </td></tr>
<tr>
<td> i_reg_clk </td><td bgcolor="#77FF77"> 1.889 </td><td bgcolor="#77FF77"> 0.074 </td><td> 200.0 </td><td> 321.4 </td><td> --- </td></tr>
<tr>
<td> i_send_clk </td><td bgcolor="#FFFF55"> -0.636 </td><td bgcolor="#FFFF55"> -0.174 </td><td> 500.0 </td><td> 379.3 </td><td> --- </td></tr>
<tr>
<td> **async_default** </td><td bgcolor="#77FF77"> 1.043 </td><td bgcolor="#77FF77"> 0.250 </td><td> 500.0 </td><td> 1044.8 </td><td> &nbsp; A path in this group can limit the frequency of its target clock i_send_clk. </td></tr>
</table>
<p>  <br clear=all></p>
<p> Upper limit of frequency on a clock may be bound by the upper limit of frequency on some other clocks which are generated from a common source clock. These clocks, if present, are labeled as 'limiting clocks' in comments below. <br clear=all></p>
<p> The 'Slack' column corresponds to the worst setup or hold slack values over all corners. <br clear=all></p>

<br>

<br><hr><br>
<A name='details'></A><h2> Details </h2>
<p> Paths are ordered by clock groups and then by slack within each clock group <br clear=all></p>
<h3> Critical Timing Paths - Slow Corner - Setup (max) </h3>
<A name='staDetail_0'></A><h4>  </h4>
<h5> Path Id: sc_s0 </h5>
<p> <pre>Startpoint: i_ds_row_pkt_chk.data_enable_RR_DUP_14 (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_ds_row_pkt_chk.i_data_gen.dout_int_0_2_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: max
Logic Delay: 0.283
Net Delay: 1.472
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                     
---------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                     
        1.984  1.984   clock network delay (propagated)                                
        0.000  1.984 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/ck (DFFR)                
        0.061  2.045 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/q                        
    81                 i_ds_row_pkt_chk.i1_i_RR_DUP_14 (net)                           
        0.704  2.749 ^ i_ds_row_pkt_chk.N_725_i_RR_DUP_52/din1 (LUT2)                  
        0.138  2.887 v i_ds_row_pkt_chk.N_725_i_RR_DUP_52/dout                         
    95                 i_ds_row_pkt_chk.N_725_i_0_RR_DUP_52 (net)                      
        0.768  3.655 v i_ds_row_pkt_chk.i_data_gen.dout_int_0_2_/ce (*must_keep* DFFER)
               3.655   data arrival time                                               

        2.004  2.004   clock i_chk_clk (rise edge)                                     
        1.984  3.988   clock network delay (propagated)                                
       -0.045  3.943   clock uncertainty                                               
        0.000  3.943   clock reconvergence pessimism                                   
               3.943 ^ i_ds_row_pkt_chk.i_data_gen.dout_int_0_2_/ck (*must_keep* DFFER)
       -0.084  3.859   library setup time                                              
               3.859   data required time                                              
---------------------------------------------------------------------------------------
               3.859   data required time                                              
              -3.655   data arrival time                                               
---------------------------------------------------------------------------------------
               0.204   slack (MET)                                                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_1'></A><h4>  </h4>
<h5> Path Id: sc_s1 </h5>
<p> <pre>Startpoint: i_ds_row_pkt_chk.data_enable_RR_DUP_14 (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_ds_row_pkt_chk.i_data_gen.dout_int_0_3_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: max
Logic Delay: 0.283
Net Delay: 1.472
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                     
---------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                     
        1.984  1.984   clock network delay (propagated)                                
        0.000  1.984 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/ck (DFFR)                
        0.061  2.045 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/q                        
    81                 i_ds_row_pkt_chk.i1_i_RR_DUP_14 (net)                           
        0.704  2.749 ^ i_ds_row_pkt_chk.N_725_i_RR_DUP_52/din1 (LUT2)                  
        0.138  2.887 v i_ds_row_pkt_chk.N_725_i_RR_DUP_52/dout                         
    95                 i_ds_row_pkt_chk.N_725_i_0_RR_DUP_52 (net)                      
        0.768  3.655 v i_ds_row_pkt_chk.i_data_gen.dout_int_0_3_/ce (*must_keep* DFFER)
               3.655   data arrival time                                               

        2.004  2.004   clock i_chk_clk (rise edge)                                     
        1.984  3.988   clock network delay (propagated)                                
       -0.045  3.943   clock uncertainty                                               
        0.000  3.943   clock reconvergence pessimism                                   
               3.943 ^ i_ds_row_pkt_chk.i_data_gen.dout_int_0_3_/ck (*must_keep* DFFER)
       -0.084  3.859   library setup time                                              
               3.859   data required time                                              
---------------------------------------------------------------------------------------
               3.859   data required time                                              
              -3.655   data arrival time                                               
---------------------------------------------------------------------------------------
               0.204   slack (MET)                                                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_2'></A><h4>  </h4>
<h5> Path Id: sc_s2 </h5>
<p> <pre>Startpoint: i_ds_row_pkt_chk.data_enable_RR_DUP_14 (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_ds_row_pkt_chk.i_data_gen.dout_int_0_4_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: max
Logic Delay: 0.283
Net Delay: 1.472
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                     
---------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                     
        1.984  1.984   clock network delay (propagated)                                
        0.000  1.984 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/ck (DFFR)                
        0.061  2.045 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/q                        
    81                 i_ds_row_pkt_chk.i1_i_RR_DUP_14 (net)                           
        0.704  2.749 ^ i_ds_row_pkt_chk.N_725_i_RR_DUP_52/din1 (LUT2)                  
        0.138  2.887 v i_ds_row_pkt_chk.N_725_i_RR_DUP_52/dout                         
    95                 i_ds_row_pkt_chk.N_725_i_0_RR_DUP_52 (net)                      
        0.768  3.655 v i_ds_row_pkt_chk.i_data_gen.dout_int_0_4_/ce (*must_keep* DFFER)
               3.655   data arrival time                                               

        2.004  2.004   clock i_chk_clk (rise edge)                                     
        1.984  3.988   clock network delay (propagated)                                
       -0.045  3.943   clock uncertainty                                               
        0.000  3.943   clock reconvergence pessimism                                   
               3.943 ^ i_ds_row_pkt_chk.i_data_gen.dout_int_0_4_/ck (*must_keep* DFFER)
       -0.084  3.859   library setup time                                              
               3.859   data required time                                              
---------------------------------------------------------------------------------------
               3.859   data required time                                              
              -3.655   data arrival time                                               
---------------------------------------------------------------------------------------
               0.204   slack (MET)                                                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_3'></A><h4>  </h4>
<h5> Path Id: sc_s3 </h5>
<p> <pre>Startpoint: i_ds_row_pkt_chk.data_enable_RR_DUP_14 (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_ds_row_pkt_chk.i_data_gen.dout_int_0_5_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: max
Logic Delay: 0.283
Net Delay: 1.472
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                     
---------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                     
        1.984  1.984   clock network delay (propagated)                                
        0.000  1.984 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/ck (DFFR)                
        0.061  2.045 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/q                        
    81                 i_ds_row_pkt_chk.i1_i_RR_DUP_14 (net)                           
        0.704  2.749 ^ i_ds_row_pkt_chk.N_725_i_RR_DUP_52/din1 (LUT2)                  
        0.138  2.887 v i_ds_row_pkt_chk.N_725_i_RR_DUP_52/dout                         
    95                 i_ds_row_pkt_chk.N_725_i_0_RR_DUP_52 (net)                      
        0.768  3.655 v i_ds_row_pkt_chk.i_data_gen.dout_int_0_5_/ce (*must_keep* DFFER)
               3.655   data arrival time                                               

        2.004  2.004   clock i_chk_clk (rise edge)                                     
        1.984  3.988   clock network delay (propagated)                                
       -0.045  3.943   clock uncertainty                                               
        0.000  3.943   clock reconvergence pessimism                                   
               3.943 ^ i_ds_row_pkt_chk.i_data_gen.dout_int_0_5_/ck (*must_keep* DFFER)
       -0.084  3.859   library setup time                                              
               3.859   data required time                                              
---------------------------------------------------------------------------------------
               3.859   data required time                                              
              -3.655   data arrival time                                               
---------------------------------------------------------------------------------------
               0.204   slack (MET)                                                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_4'></A><h4>  </h4>
<h5> Path Id: sc_s4 </h5>
<p> <pre>Startpoint: i_ds_row_pkt_chk.data_enable_RR_DUP_14 (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_ds_row_pkt_chk.i_data_gen.dout_int_0_6_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: max
Logic Delay: 0.283
Net Delay: 1.472
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                     
---------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                     
        1.984  1.984   clock network delay (propagated)                                
        0.000  1.984 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/ck (DFFR)                
        0.061  2.045 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/q                        
    81                 i_ds_row_pkt_chk.i1_i_RR_DUP_14 (net)                           
        0.704  2.749 ^ i_ds_row_pkt_chk.N_725_i_RR_DUP_52/din1 (LUT2)                  
        0.138  2.887 v i_ds_row_pkt_chk.N_725_i_RR_DUP_52/dout                         
    95                 i_ds_row_pkt_chk.N_725_i_0_RR_DUP_52 (net)                      
        0.768  3.655 v i_ds_row_pkt_chk.i_data_gen.dout_int_0_6_/ce (*must_keep* DFFER)
               3.655   data arrival time                                               

        2.004  2.004   clock i_chk_clk (rise edge)                                     
        1.984  3.988   clock network delay (propagated)                                
       -0.045  3.943   clock uncertainty                                               
        0.000  3.943   clock reconvergence pessimism                                   
               3.943 ^ i_ds_row_pkt_chk.i_data_gen.dout_int_0_6_/ck (*must_keep* DFFER)
       -0.084  3.859   library setup time                                              
               3.859   data required time                                              
---------------------------------------------------------------------------------------
               3.859   data required time                                              
              -3.655   data arrival time                                               
---------------------------------------------------------------------------------------
               0.204   slack (MET)                                                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_5'></A><h4>  </h4>
<h5> Path Id: sc_s5 </h5>
<p> <pre>Startpoint: i_ds_row_pkt_chk.data_enable_RR_DUP_14 (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_ds_row_pkt_chk.i_data_gen.dout_int_0_7_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: max
Logic Delay: 0.283
Net Delay: 1.472
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                     
---------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                     
        1.984  1.984   clock network delay (propagated)                                
        0.000  1.984 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/ck (DFFR)                
        0.061  2.045 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/q                        
    81                 i_ds_row_pkt_chk.i1_i_RR_DUP_14 (net)                           
        0.704  2.749 ^ i_ds_row_pkt_chk.N_725_i_RR_DUP_52/din1 (LUT2)                  
        0.138  2.887 v i_ds_row_pkt_chk.N_725_i_RR_DUP_52/dout                         
    95                 i_ds_row_pkt_chk.N_725_i_0_RR_DUP_52 (net)                      
        0.768  3.655 v i_ds_row_pkt_chk.i_data_gen.dout_int_0_7_/ce (*must_keep* DFFER)
               3.655   data arrival time                                               

        2.004  2.004   clock i_chk_clk (rise edge)                                     
        1.984  3.988   clock network delay (propagated)                                
       -0.045  3.943   clock uncertainty                                               
        0.000  3.943   clock reconvergence pessimism                                   
               3.943 ^ i_ds_row_pkt_chk.i_data_gen.dout_int_0_7_/ck (*must_keep* DFFER)
       -0.084  3.859   library setup time                                              
               3.859   data required time                                              
---------------------------------------------------------------------------------------
               3.859   data required time                                              
              -3.655   data arrival time                                               
---------------------------------------------------------------------------------------
               0.204   slack (MET)                                                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_6'></A><h4>  </h4>
<h5> Path Id: sc_s6 </h5>
<p> <pre>Startpoint: i_ds_row_pkt_chk.data_enable_RR_DUP_14 (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_ds_row_pkt_chk.i_data_gen.dout_int_100_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: max
Logic Delay: 0.283
Net Delay: 1.472
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                     
---------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                     
        1.984  1.984   clock network delay (propagated)                                
        0.000  1.984 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/ck (DFFR)                
        0.061  2.045 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/q                        
    81                 i_ds_row_pkt_chk.i1_i_RR_DUP_14 (net)                           
        0.704  2.749 ^ i_ds_row_pkt_chk.N_725_i_RR_DUP_51/din1 (LUT2)                  
        0.138  2.887 v i_ds_row_pkt_chk.N_725_i_RR_DUP_51/dout                         
    95                 i_ds_row_pkt_chk.N_725_i_0_RR_DUP_51 (net)                      
        0.768  3.655 v i_ds_row_pkt_chk.i_data_gen.dout_int_100_/ce (*must_keep* DFFER)
               3.655   data arrival time                                               

        2.004  2.004   clock i_chk_clk (rise edge)                                     
        1.984  3.988   clock network delay (propagated)                                
       -0.045  3.943   clock uncertainty                                               
        0.000  3.943   clock reconvergence pessimism                                   
               3.943 ^ i_ds_row_pkt_chk.i_data_gen.dout_int_100_/ck (*must_keep* DFFER)
       -0.084  3.859   library setup time                                              
               3.859   data required time                                              
---------------------------------------------------------------------------------------
               3.859   data required time                                              
              -3.655   data arrival time                                               
---------------------------------------------------------------------------------------
               0.204   slack (MET)                                                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_7'></A><h4>  </h4>
<h5> Path Id: sc_s7 </h5>
<p> <pre>Startpoint: i_ds_row_pkt_chk.data_enable_RR_DUP_14 (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_ds_row_pkt_chk.i_data_gen.dout_int_101_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: max
Logic Delay: 0.283
Net Delay: 1.472
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                     
---------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                     
        1.984  1.984   clock network delay (propagated)                                
        0.000  1.984 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/ck (DFFR)                
        0.061  2.045 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/q                        
    81                 i_ds_row_pkt_chk.i1_i_RR_DUP_14 (net)                           
        0.704  2.749 ^ i_ds_row_pkt_chk.N_725_i_RR_DUP_51/din1 (LUT2)                  
        0.138  2.887 v i_ds_row_pkt_chk.N_725_i_RR_DUP_51/dout                         
    95                 i_ds_row_pkt_chk.N_725_i_0_RR_DUP_51 (net)                      
        0.768  3.655 v i_ds_row_pkt_chk.i_data_gen.dout_int_101_/ce (*must_keep* DFFER)
               3.655   data arrival time                                               

        2.004  2.004   clock i_chk_clk (rise edge)                                     
        1.984  3.988   clock network delay (propagated)                                
       -0.045  3.943   clock uncertainty                                               
        0.000  3.943   clock reconvergence pessimism                                   
               3.943 ^ i_ds_row_pkt_chk.i_data_gen.dout_int_101_/ck (*must_keep* DFFER)
       -0.084  3.859   library setup time                                              
               3.859   data required time                                              
---------------------------------------------------------------------------------------
               3.859   data required time                                              
              -3.655   data arrival time                                               
---------------------------------------------------------------------------------------
               0.204   slack (MET)                                                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_8'></A><h4>  </h4>
<h5> Path Id: sc_s8 </h5>
<p> <pre>Startpoint: i_ds_row_pkt_chk.data_enable_RR_DUP_14 (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_ds_row_pkt_chk.i_data_gen.dout_int_102_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: max
Logic Delay: 0.283
Net Delay: 1.472
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                     
---------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                     
        1.984  1.984   clock network delay (propagated)                                
        0.000  1.984 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/ck (DFFR)                
        0.061  2.045 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/q                        
    81                 i_ds_row_pkt_chk.i1_i_RR_DUP_14 (net)                           
        0.704  2.749 ^ i_ds_row_pkt_chk.N_725_i_RR_DUP_51/din1 (LUT2)                  
        0.138  2.887 v i_ds_row_pkt_chk.N_725_i_RR_DUP_51/dout                         
    95                 i_ds_row_pkt_chk.N_725_i_0_RR_DUP_51 (net)                      
        0.768  3.655 v i_ds_row_pkt_chk.i_data_gen.dout_int_102_/ce (*must_keep* DFFER)
               3.655   data arrival time                                               

        2.004  2.004   clock i_chk_clk (rise edge)                                     
        1.984  3.988   clock network delay (propagated)                                
       -0.045  3.943   clock uncertainty                                               
        0.000  3.943   clock reconvergence pessimism                                   
               3.943 ^ i_ds_row_pkt_chk.i_data_gen.dout_int_102_/ck (*must_keep* DFFER)
       -0.084  3.859   library setup time                                              
               3.859   data required time                                              
---------------------------------------------------------------------------------------
               3.859   data required time                                              
              -3.655   data arrival time                                               
---------------------------------------------------------------------------------------
               0.204   slack (MET)                                                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_9'></A><h4>  </h4>
<h5> Path Id: sc_s9 </h5>
<p> <pre>Startpoint: i_ds_row_pkt_chk.data_enable_RR_DUP_14 (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_ds_row_pkt_chk.i_data_gen.dout_int_103_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: max
Logic Delay: 0.283
Net Delay: 1.472
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                     
---------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                     
        1.984  1.984   clock network delay (propagated)                                
        0.000  1.984 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/ck (DFFR)                
        0.061  2.045 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/q                        
    81                 i_ds_row_pkt_chk.i1_i_RR_DUP_14 (net)                           
        0.704  2.749 ^ i_ds_row_pkt_chk.N_725_i_RR_DUP_51/din1 (LUT2)                  
        0.138  2.887 v i_ds_row_pkt_chk.N_725_i_RR_DUP_51/dout                         
    95                 i_ds_row_pkt_chk.N_725_i_0_RR_DUP_51 (net)                      
        0.768  3.655 v i_ds_row_pkt_chk.i_data_gen.dout_int_103_/ce (*must_keep* DFFER)
               3.655   data arrival time                                               

        2.004  2.004   clock i_chk_clk (rise edge)                                     
        1.984  3.988   clock network delay (propagated)                                
       -0.045  3.943   clock uncertainty                                               
        0.000  3.943   clock reconvergence pessimism                                   
               3.943 ^ i_ds_row_pkt_chk.i_data_gen.dout_int_103_/ck (*must_keep* DFFER)
       -0.084  3.859   library setup time                                              
               3.859   data required time                                              
---------------------------------------------------------------------------------------
               3.859   data required time                                              
              -3.655   data arrival time                                               
---------------------------------------------------------------------------------------
               0.204   slack (MET)                                                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_10'></A><h4>  </h4>
<h5> Path Id: sc_s10 </h5>
<p> <pre>Startpoint: i_reg_control_block.reg_addr_ret_55 (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.gb_decode.reg_rd_data_ret (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: max
Logic Delay: 0.679
Net Delay: 2.368
Clock Skew: 0.000
Logic Levels: 5
Fast-connects: 0

Fanout  Delay   Time   Description                                                                  
----------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                  
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_reg_control_block.reg_addr_ret_55/ck (DFFE)                                
        0.061  2.045 ^ i_reg_control_block.reg_addr_ret_55/q                                        
     3                 i_reg_control_block.reg_addr_ret_55_Z (net)                                  
        0.256  2.301 ^ i_reg_control_block.reg_addr_ret_55_RR_FAN_68/din0 (*must_keep* LUT1)        
        0.141  2.442 v i_reg_control_block.reg_addr_ret_55_RR_FAN_68/dout                           
    97                 i_reg_control_block.reg_addr_ret_55_Z_RR_FAN_68 (net)                        
        0.768  3.210 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/din0 (LUT3)                      
        0.140  3.350 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/dout                             
    94                 i_reg_control_block.reg_addr[4]_RR_DUP_75 (net)                              
        0.768  4.118 v i_reg_control_block.gb_decode_l10.axi_master_if.rresp56_13_0_a2_0/din4 (LUT6)
        0.055  4.173 ^ i_reg_control_block.gb_decode_l10.axi_master_if.rresp56_13_0_a2_0/dout       
     4                 i_reg_control_block.N_119 (net)                                              
        0.256  4.429 ^ i_reg_control_block.gb_decode_l1.axi_master_if.bresp12_0_a2_0/din1 (LUT6)    
        0.138  4.567 v i_reg_control_block.gb_decode_l1.axi_master_if.bresp12_0_a2_0/dout           
     2                 i_reg_control_block.N_145 (net)                                              
        0.256  4.823 v i_reg_control_block.gb_decode_l13.axi_master_if.rresp74_0_a2_0/din0 (LUT5)   
        0.140  4.963 v i_reg_control_block.gb_decode_l13.axi_master_if.rresp74_0_a2_0/dout          
     1                 i_reg_control_block.rresp74_0 (net)                                          
        0.064  5.027 v i_reg_control_block.gb_decode.reg_rd_data_ret/d (DFFR)                       
               5.027   data arrival time                                                            

        5.000  5.000   clock i_reg_clk (rise edge)                                                  
        1.984  6.984   clock network delay (propagated)                                             
       -0.064  6.920   clock uncertainty                                                            
        0.000  6.920   clock reconvergence pessimism                                                
               6.920 ^ i_reg_control_block.gb_decode.reg_rd_data_ret/ck (DFFR)                      
       -0.004  6.916   library setup time                                                           
               6.916   data required time                                                           
----------------------------------------------------------------------------------------------------
               6.916   data required time                                                           
              -5.027   data arrival time                                                            
----------------------------------------------------------------------------------------------------
               1.889   slack (MET)                                                                  

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_11'></A><h4>  </h4>
<h5> Path Id: sc_s11 </h5>
<p> <pre>Startpoint: i_reg_control_block.reg_addr_ret_55 (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.gb_decode.reg_rd_data_ret_0 (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: max
Logic Delay: 0.679
Net Delay: 2.368
Clock Skew: 0.000
Logic Levels: 5
Fast-connects: 0

Fanout  Delay   Time   Description                                                                  
----------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                  
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_reg_control_block.reg_addr_ret_55/ck (DFFE)                                
        0.061  2.045 ^ i_reg_control_block.reg_addr_ret_55/q                                        
     3                 i_reg_control_block.reg_addr_ret_55_Z (net)                                  
        0.256  2.301 ^ i_reg_control_block.reg_addr_ret_55_RR_FAN_68/din0 (*must_keep* LUT1)        
        0.141  2.442 v i_reg_control_block.reg_addr_ret_55_RR_FAN_68/dout                           
    97                 i_reg_control_block.reg_addr_ret_55_Z_RR_FAN_68 (net)                        
        0.768  3.210 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/din0 (LUT3)                      
        0.140  3.350 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/dout                             
    94                 i_reg_control_block.reg_addr[4]_RR_DUP_75 (net)                              
        0.768  4.118 v i_reg_control_block.gb_decode_l10.axi_master_if.rresp56_13_0_a2_0/din4 (LUT6)
        0.055  4.173 ^ i_reg_control_block.gb_decode_l10.axi_master_if.rresp56_13_0_a2_0/dout       
     4                 i_reg_control_block.N_119 (net)                                              
        0.256  4.429 ^ i_reg_control_block.gb_decode_l1.axi_master_if.bresp12_0_a2_0/din1 (LUT6)    
        0.138  4.567 v i_reg_control_block.gb_decode_l1.axi_master_if.bresp12_0_a2_0/dout           
     2                 i_reg_control_block.N_145 (net)                                              
        0.256  4.823 v i_reg_control_block.gb_decode_l11.axi_master_if.rresp62_0_a2_0/din0 (LUT5)   
        0.140  4.963 v i_reg_control_block.gb_decode_l11.axi_master_if.rresp62_0_a2_0/dout          
     1                 i_reg_control_block.rresp62_0 (net)                                          
        0.064  5.027 v i_reg_control_block.gb_decode.reg_rd_data_ret_0/d (DFFR)                     
               5.027   data arrival time                                                            

        5.000  5.000   clock i_reg_clk (rise edge)                                                  
        1.984  6.984   clock network delay (propagated)                                             
       -0.064  6.920   clock uncertainty                                                            
        0.000  6.920   clock reconvergence pessimism                                                
               6.920 ^ i_reg_control_block.gb_decode.reg_rd_data_ret_0/ck (DFFR)                    
       -0.004  6.916   library setup time                                                           
               6.916   data required time                                                           
----------------------------------------------------------------------------------------------------
               6.916   data required time                                                           
              -5.027   data arrival time                                                            
----------------------------------------------------------------------------------------------------
               1.889   slack (MET)                                                                  

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_12'></A><h4>  </h4>
<h5> Path Id: sc_s12 </h5>
<p> <pre>Startpoint: i_reg_control_block.reg_addr_ret_55 (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: max
Logic Delay: 0.533
Net Delay: 2.432
Clock Skew: 0.000
Logic Levels: 4
Fast-connects: 0

Fanout  Delay   Time   Description                                                                           Placement
---------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                          
        1.984  1.984   clock network delay (propagated)                                                     
        0.000  1.984 ^ i_reg_control_block.reg_addr_ret_55/ck (DFFE)                                        
        0.061  2.045 ^ i_reg_control_block.reg_addr_ret_55/q                                                
     3                 i_reg_control_block.reg_addr_ret_55_Z (net)                                          
        0.256  2.301 ^ i_reg_control_block.reg_addr_ret_55_RR_FAN_68/din0 (*must_keep* LUT1)                
        0.141  2.442 v i_reg_control_block.reg_addr_ret_55_RR_FAN_68/dout                                   
    97                 i_reg_control_block.reg_addr_ret_55_Z_RR_FAN_68 (net)                                
        0.768  3.210 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/din0 (LUT3)                              
        0.140  3.350 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/dout                                     
    94                 i_reg_control_block.reg_addr[4]_RR_DUP_75 (net)                                      
        0.768  4.118 v i_reg_control_block.axi_master_if.rdata78/din4 (LUT6)                                
        0.055  4.173 ^ i_reg_control_block.axi_master_if.rdata78/dout                                       
    32                 i_reg_control_block.rdata78 (net)                                                    
        0.512  4.685 ^ i_reg_control_block.axi_master_if_rdata_12_198_/din0 (LUT6)                          
        0.140  4.825 v i_reg_control_block.axi_master_if_rdata_12_198_/dout                                 
     1                 i_reg_control_block.rdata[198] (net)                                                 
        0.128  4.953 v i_reg_control_block.i_axi_master.i_axi_master/rdata[198] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               4.953   data arrival time                                                                    

        5.000  5.000   clock i_reg_clk (rise edge)                                                          
        1.984  6.984   clock network delay (propagated)                                                     
       -0.064  6.920   clock uncertainty                                                                    
        0.000  6.920   clock reconvergence pessimism                                                        
               6.920 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)        x_core.NOC[5][5].logic.noc.nap_m
        0.004  6.924   library setup time                                                                   
               6.924   data required time                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
               6.924   data required time                                                                   
              -4.953   data arrival time                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------
               1.971   slack (MET)                                                                          

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_13'></A><h4>  </h4>
<h5> Path Id: sc_s13 </h5>
<p> <pre>Startpoint: i_reg_control_block.reg_addr_ret_55 (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: max
Logic Delay: 0.513
Net Delay: 2.432
Clock Skew: 0.000
Logic Levels: 4
Fast-connects: 0

Fanout  Delay   Time   Description                                                                           Placement
---------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                          
        1.984  1.984   clock network delay (propagated)                                                     
        0.000  1.984 ^ i_reg_control_block.reg_addr_ret_55/ck (DFFE)                                        
        0.061  2.045 ^ i_reg_control_block.reg_addr_ret_55/q                                                
     3                 i_reg_control_block.reg_addr_ret_55_Z (net)                                          
        0.256  2.301 ^ i_reg_control_block.reg_addr_ret_55_RR_FAN_68/din0 (*must_keep* LUT1)                
        0.141  2.442 v i_reg_control_block.reg_addr_ret_55_RR_FAN_68/dout                                   
    97                 i_reg_control_block.reg_addr_ret_55_Z_RR_FAN_68 (net)                                
        0.768  3.210 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/din0 (LUT3)                              
        0.140  3.350 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/dout                                     
    94                 i_reg_control_block.reg_addr[4]_RR_DUP_75 (net)                                      
        0.768  4.118 v i_reg_control_block.axi_master_if.rdata78/din4 (LUT6)                                
        0.055  4.173 ^ i_reg_control_block.axi_master_if.rdata78/dout                                       
    32                 i_reg_control_block.rdata78 (net)                                                    
        0.512  4.685 ^ i_reg_control_block.axi_master_if_rdata_12_202_/din0 (LUT6)                          
        0.140  4.825 v i_reg_control_block.axi_master_if_rdata_12_202_/dout                                 
     1                 i_reg_control_block.rdata[202] (net)                                                 
        0.128  4.953 v i_reg_control_block.i_axi_master.i_axi_master/rdata[202] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               4.953   data arrival time                                                                    

        5.000  5.000   clock i_reg_clk (rise edge)                                                          
        1.984  6.984   clock network delay (propagated)                                                     
       -0.064  6.920   clock uncertainty                                                                    
        0.000  6.920   clock reconvergence pessimism                                                        
               6.920 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)        x_core.NOC[5][5].logic.noc.nap_m
        0.024  6.944   library setup time                                                                   
               6.944   data required time                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
               6.944   data required time                                                                   
              -4.953   data arrival time                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------
               1.991   slack (MET)                                                                          

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_14'></A><h4>  </h4>
<h5> Path Id: sc_s14 </h5>
<p> <pre>Startpoint: i_reg_control_block.reg_addr_ret_55 (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: max
Logic Delay: 0.510
Net Delay: 2.432
Clock Skew: 0.000
Logic Levels: 4
Fast-connects: 0

Fanout  Delay   Time   Description                                                                           Placement
---------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                          
        1.984  1.984   clock network delay (propagated)                                                     
        0.000  1.984 ^ i_reg_control_block.reg_addr_ret_55/ck (DFFE)                                        
        0.061  2.045 ^ i_reg_control_block.reg_addr_ret_55/q                                                
     3                 i_reg_control_block.reg_addr_ret_55_Z (net)                                          
        0.256  2.301 ^ i_reg_control_block.reg_addr_ret_55_RR_FAN_68/din0 (*must_keep* LUT1)                
        0.141  2.442 v i_reg_control_block.reg_addr_ret_55_RR_FAN_68/dout                                   
    97                 i_reg_control_block.reg_addr_ret_55_Z_RR_FAN_68 (net)                                
        0.768  3.210 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/din0 (LUT3)                              
        0.140  3.350 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/dout                                     
    94                 i_reg_control_block.reg_addr[4]_RR_DUP_75 (net)                                      
        0.768  4.118 v i_reg_control_block.axi_master_if.rdata78/din4 (LUT6)                                
        0.055  4.173 ^ i_reg_control_block.axi_master_if.rdata78/dout                                       
    32                 i_reg_control_block.rdata78 (net)                                                    
        0.512  4.685 ^ i_reg_control_block.axi_master_if_rdata_12_193_/din0 (LUT2)                          
        0.140  4.825 v i_reg_control_block.axi_master_if_rdata_12_193_/dout                                 
     1                 i_reg_control_block.rdata[193] (net)                                                 
        0.128  4.953 v i_reg_control_block.i_axi_master.i_axi_master/rdata[193] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               4.953   data arrival time                                                                    

        5.000  5.000   clock i_reg_clk (rise edge)                                                          
        1.984  6.984   clock network delay (propagated)                                                     
       -0.064  6.920   clock uncertainty                                                                    
        0.000  6.920   clock reconvergence pessimism                                                        
               6.920 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)        x_core.NOC[5][5].logic.noc.nap_m
        0.027  6.947   library setup time                                                                   
               6.947   data required time                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
               6.947   data required time                                                                   
              -4.953   data arrival time                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------
               1.994   slack (MET)                                                                          

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_15'></A><h4>  </h4>
<h5> Path Id: sc_s15 </h5>
<p> <pre>Startpoint: i_reg_control_block.reg_addr_ret_55 (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: max
Logic Delay: 0.503
Net Delay: 2.432
Clock Skew: 0.000
Logic Levels: 4
Fast-connects: 0

Fanout  Delay   Time   Description                                                                           Placement
---------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                          
        1.984  1.984   clock network delay (propagated)                                                     
        0.000  1.984 ^ i_reg_control_block.reg_addr_ret_55/ck (DFFE)                                        
        0.061  2.045 ^ i_reg_control_block.reg_addr_ret_55/q                                                
     3                 i_reg_control_block.reg_addr_ret_55_Z (net)                                          
        0.256  2.301 ^ i_reg_control_block.reg_addr_ret_55_RR_FAN_68/din0 (*must_keep* LUT1)                
        0.141  2.442 v i_reg_control_block.reg_addr_ret_55_RR_FAN_68/dout                                   
    97                 i_reg_control_block.reg_addr_ret_55_Z_RR_FAN_68 (net)                                
        0.768  3.210 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/din0 (LUT3)                              
        0.140  3.350 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/dout                                     
    94                 i_reg_control_block.reg_addr[4]_RR_DUP_75 (net)                                      
        0.768  4.118 v i_reg_control_block.axi_master_if.rdata78/din4 (LUT6)                                
        0.055  4.173 ^ i_reg_control_block.axi_master_if.rdata78/dout                                       
    32                 i_reg_control_block.rdata78 (net)                                                    
        0.512  4.685 ^ i_reg_control_block.axi_master_if_rdata_12_196_/din0 (LUT2)                          
        0.140  4.825 v i_reg_control_block.axi_master_if_rdata_12_196_/dout                                 
     1                 i_reg_control_block.rdata[196] (net)                                                 
        0.128  4.953 v i_reg_control_block.i_axi_master.i_axi_master/rdata[196] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               4.953   data arrival time                                                                    

        5.000  5.000   clock i_reg_clk (rise edge)                                                          
        1.984  6.984   clock network delay (propagated)                                                     
       -0.064  6.920   clock uncertainty                                                                    
        0.000  6.920   clock reconvergence pessimism                                                        
               6.920 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)        x_core.NOC[5][5].logic.noc.nap_m
        0.034  6.954   library setup time                                                                   
               6.954   data required time                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
               6.954   data required time                                                                   
              -4.953   data arrival time                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------
               2.001   slack (MET)                                                                          

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_16'></A><h4>  </h4>
<h5> Path Id: sc_s16 </h5>
<p> <pre>Startpoint: i_reg_control_block.reg_addr_ret_55 (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: max
Logic Delay: 0.502
Net Delay: 2.432
Clock Skew: 0.000
Logic Levels: 4
Fast-connects: 0

Fanout  Delay   Time   Description                                                                           Placement
---------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                          
        1.984  1.984   clock network delay (propagated)                                                     
        0.000  1.984 ^ i_reg_control_block.reg_addr_ret_55/ck (DFFE)                                        
        0.061  2.045 ^ i_reg_control_block.reg_addr_ret_55/q                                                
     3                 i_reg_control_block.reg_addr_ret_55_Z (net)                                          
        0.256  2.301 ^ i_reg_control_block.reg_addr_ret_55_RR_FAN_68/din0 (*must_keep* LUT1)                
        0.141  2.442 v i_reg_control_block.reg_addr_ret_55_RR_FAN_68/dout                                   
    97                 i_reg_control_block.reg_addr_ret_55_Z_RR_FAN_68 (net)                                
        0.768  3.210 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/din0 (LUT3)                              
        0.140  3.350 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/dout                                     
    94                 i_reg_control_block.reg_addr[4]_RR_DUP_75 (net)                                      
        0.768  4.118 v i_reg_control_block.axi_master_if.rdata78/din4 (LUT6)                                
        0.055  4.173 ^ i_reg_control_block.axi_master_if.rdata78/dout                                       
    32                 i_reg_control_block.rdata78 (net)                                                    
        0.512  4.685 ^ i_reg_control_block.axi_master_if_rdata_12_192_/din0 (LUT2)                          
        0.140  4.825 v i_reg_control_block.axi_master_if_rdata_12_192_/dout                                 
     1                 i_reg_control_block.rdata[192] (net)                                                 
        0.128  4.953 v i_reg_control_block.i_axi_master.i_axi_master/rdata[192] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               4.953   data arrival time                                                                    

        5.000  5.000   clock i_reg_clk (rise edge)                                                          
        1.984  6.984   clock network delay (propagated)                                                     
       -0.064  6.920   clock uncertainty                                                                    
        0.000  6.920   clock reconvergence pessimism                                                        
               6.920 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)        x_core.NOC[5][5].logic.noc.nap_m
        0.035  6.955   library setup time                                                                   
               6.955   data required time                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
               6.955   data required time                                                                   
              -4.953   data arrival time                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------
               2.002   slack (MET)                                                                          

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_17'></A><h4>  </h4>
<h5> Path Id: sc_s17 </h5>
<p> <pre>Startpoint: i_reg_control_block.reg_addr_ret_55 (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.gb_decode.reg_rd_data_ret_1 (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: max
Logic Delay: 0.683
Net Delay: 2.240
Clock Skew: 0.000
Logic Levels: 5
Fast-connects: 0

Fanout  Delay   Time   Description                                                                  
----------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                  
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_reg_control_block.reg_addr_ret_55/ck (DFFE)                                
        0.061  2.045 ^ i_reg_control_block.reg_addr_ret_55/q                                        
     3                 i_reg_control_block.reg_addr_ret_55_Z (net)                                  
        0.256  2.301 ^ i_reg_control_block.reg_addr_ret_55_RR_FAN_68/din0 (*must_keep* LUT1)        
        0.141  2.442 v i_reg_control_block.reg_addr_ret_55_RR_FAN_68/dout                           
    97                 i_reg_control_block.reg_addr_ret_55_Z_RR_FAN_68 (net)                        
        0.768  3.210 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/din0 (LUT3)                      
        0.140  3.350 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/dout                             
    94                 i_reg_control_block.reg_addr[4]_RR_DUP_75 (net)                              
        0.768  4.118 v i_reg_control_block.gb_decode_l10.axi_master_if.rresp56_13_0_a2_0/din4 (LUT6)
        0.055  4.173 ^ i_reg_control_block.gb_decode_l10.axi_master_if.rresp56_13_0_a2_0/dout       
     4                 i_reg_control_block.N_119 (net)                                              
        0.256  4.429 ^ i_reg_control_block.gb_decode_l10.axi_master_if.rresp56_2/din0 (LUT6)        
        0.140  4.569 v i_reg_control_block.gb_decode_l10.axi_master_if.rresp56_2/dout               
     1                 i_reg_control_block.rresp56_2 (net)                                          
        0.128  4.697 v i_reg_control_block.gb_decode_l10.axi_master_if.rresp56_0/din2 (LUT3)        
        0.130  4.827 ^ i_reg_control_block.gb_decode_l10.axi_master_if.rresp56_0/dout               
     1                 i_reg_control_block.rresp56_0 (net)                                          
        0.064  4.891 ^ i_reg_control_block.gb_decode.reg_rd_data_ret_1/d (DFFR)                     
               4.891   data arrival time                                                            

        5.000  5.000   clock i_reg_clk (rise edge)                                                  
        1.984  6.984   clock network delay (propagated)                                             
       -0.064  6.920   clock uncertainty                                                            
        0.000  6.920   clock reconvergence pessimism                                                
               6.920 ^ i_reg_control_block.gb_decode.reg_rd_data_ret_1/ck (DFFR)                    
       -0.016  6.904   library setup time                                                           
               6.904   data required time                                                           
----------------------------------------------------------------------------------------------------
               6.904   data required time                                                           
              -4.891   data arrival time                                                            
----------------------------------------------------------------------------------------------------
               2.013   slack (MET)                                                                  

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_18'></A><h4>  </h4>
<h5> Path Id: sc_s18 </h5>
<p> <pre>Startpoint: i_reg_control_block.reg_addr_ret_55 (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: max
Logic Delay: 0.491
Net Delay: 2.432
Clock Skew: 0.000
Logic Levels: 4
Fast-connects: 0

Fanout  Delay   Time   Description                                                                           Placement
---------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                          
        1.984  1.984   clock network delay (propagated)                                                     
        0.000  1.984 ^ i_reg_control_block.reg_addr_ret_55/ck (DFFE)                                        
        0.061  2.045 ^ i_reg_control_block.reg_addr_ret_55/q                                                
     3                 i_reg_control_block.reg_addr_ret_55_Z (net)                                          
        0.256  2.301 ^ i_reg_control_block.reg_addr_ret_55_RR_FAN_68/din0 (*must_keep* LUT1)                
        0.141  2.442 v i_reg_control_block.reg_addr_ret_55_RR_FAN_68/dout                                   
    97                 i_reg_control_block.reg_addr_ret_55_Z_RR_FAN_68 (net)                                
        0.768  3.210 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/din0 (LUT3)                              
        0.140  3.350 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/dout                                     
    94                 i_reg_control_block.reg_addr[4]_RR_DUP_75 (net)                                      
        0.768  4.118 v i_reg_control_block.axi_master_if.rdata78/din4 (LUT6)                                
        0.055  4.173 ^ i_reg_control_block.axi_master_if.rdata78/dout                                       
    32                 i_reg_control_block.rdata78 (net)                                                    
        0.512  4.685 ^ i_reg_control_block.axi_master_if_rdata_12_195_/din0 (LUT2)                          
        0.140  4.825 v i_reg_control_block.axi_master_if_rdata_12_195_/dout                                 
     1                 i_reg_control_block.rdata[195] (net)                                                 
        0.128  4.953 v i_reg_control_block.i_axi_master.i_axi_master/rdata[195] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               4.953   data arrival time                                                                    

        5.000  5.000   clock i_reg_clk (rise edge)                                                          
        1.984  6.984   clock network delay (propagated)                                                     
       -0.064  6.920   clock uncertainty                                                                    
        0.000  6.920   clock reconvergence pessimism                                                        
               6.920 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)        x_core.NOC[5][5].logic.noc.nap_m
        0.046  6.966   library setup time                                                                   
               6.966   data required time                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
               6.966   data required time                                                                   
              -4.953   data arrival time                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------
               2.013   slack (MET)                                                                          

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_19'></A><h4>  </h4>
<h5> Path Id: sc_s19 </h5>
<p> <pre>Startpoint: i_reg_control_block.reg_addr_ret_55 (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: max
Logic Delay: 0.490
Net Delay: 2.432
Clock Skew: 0.000
Logic Levels: 4
Fast-connects: 0

Fanout  Delay   Time   Description                                                                           Placement
---------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                          
        1.984  1.984   clock network delay (propagated)                                                     
        0.000  1.984 ^ i_reg_control_block.reg_addr_ret_55/ck (DFFE)                                        
        0.061  2.045 ^ i_reg_control_block.reg_addr_ret_55/q                                                
     3                 i_reg_control_block.reg_addr_ret_55_Z (net)                                          
        0.256  2.301 ^ i_reg_control_block.reg_addr_ret_55_RR_FAN_68/din0 (*must_keep* LUT1)                
        0.141  2.442 v i_reg_control_block.reg_addr_ret_55_RR_FAN_68/dout                                   
    97                 i_reg_control_block.reg_addr_ret_55_Z_RR_FAN_68 (net)                                
        0.768  3.210 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/din0 (LUT3)                              
        0.140  3.350 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/dout                                     
    94                 i_reg_control_block.reg_addr[4]_RR_DUP_75 (net)                                      
        0.768  4.118 v i_reg_control_block.axi_master_if.rdata78/din4 (LUT6)                                
        0.055  4.173 ^ i_reg_control_block.axi_master_if.rdata78/dout                                       
    32                 i_reg_control_block.rdata78 (net)                                                    
        0.512  4.685 ^ i_reg_control_block.axi_master_if_rdata_12_194_/din0 (LUT2)                          
        0.140  4.825 v i_reg_control_block.axi_master_if_rdata_12_194_/dout                                 
     1                 i_reg_control_block.rdata[194] (net)                                                 
        0.128  4.953 v i_reg_control_block.i_axi_master.i_axi_master/rdata[194] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               4.953   data arrival time                                                                    

        5.000  5.000   clock i_reg_clk (rise edge)                                                          
        1.984  6.984   clock network delay (propagated)                                                     
       -0.064  6.920   clock uncertainty                                                                    
        0.000  6.920   clock reconvergence pessimism                                                        
               6.920 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)        x_core.NOC[5][5].logic.noc.nap_m
        0.047  6.967   library setup time                                                                   
               6.967   data required time                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
               6.967   data required time                                                                   
              -4.953   data arrival time                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------
               2.014   slack (MET)                                                                          

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_20'></A><h4>  </h4>
<h5> Path Id: sc_s20 </h5>
<p> <pre>Startpoint: i_axi_bram_rsp.i_axi_master_nap.i_axi_master (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_bram_rsp.xact_r_dout_d1_100_ (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: max
Logic Delay: 0.607
Net Delay: 1.984
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                   Placement
-------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                                 
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_axi_bram_rsp.i_axi_master_nap.i_axi_master/clk (*must_keep* NAP_AXI_MASTER) x_core.NOC[9][8].logic.noc.nap_m
        0.383  2.367 v i_axi_bram_rsp.i_axi_master_nap.i_axi_master/rready                          
   287                 i_axi_bram_rsp.axi_if_mas.rreadykeep (net)                                   
        1.216  3.583 v i_axi_bram_rsp.N_14_i_RR_DUP_9/din0 (LUT6)                                   
        0.140  3.723 v i_axi_bram_rsp.N_14_i_RR_DUP_9/dout                                          
    95                 i_axi_bram_rsp.N_14_i_0_RR_DUP_9 (net)                                       
        0.768  4.491 v i_axi_bram_rsp.xact_r_dout_d1_100_/ce (DFFE)                                 
               4.491   data arrival time                                                            

        2.000  2.000   clock i_send_clk (rise edge)                                                 
        1.984  3.984   clock network delay (propagated)                                             
       -0.045  3.939   clock uncertainty                                                            
        0.000  3.939   clock reconvergence pessimism                                                
               3.939 ^ i_axi_bram_rsp.xact_r_dout_d1_100_/ck (DFFE)                                 
       -0.084  3.855   library setup time                                                           
               3.855   data required time                                                           
-------------------------------------------------------------------------------------------------------------------------------------
               3.855   data required time                                                           
              -4.491   data arrival time                                                            
-------------------------------------------------------------------------------------------------------------------------------------
              -0.636   slack (VIOLATED)                                                             

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_21'></A><h4>  </h4>
<h5> Path Id: sc_s21 </h5>
<p> <pre>Startpoint: i_axi_bram_rsp.i_axi_master_nap.i_axi_master (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_bram_rsp.xact_r_dout_d1_101_ (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: max
Logic Delay: 0.607
Net Delay: 1.984
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                   Placement
-------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                                 
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_axi_bram_rsp.i_axi_master_nap.i_axi_master/clk (*must_keep* NAP_AXI_MASTER) x_core.NOC[9][8].logic.noc.nap_m
        0.383  2.367 v i_axi_bram_rsp.i_axi_master_nap.i_axi_master/rready                          
   287                 i_axi_bram_rsp.axi_if_mas.rreadykeep (net)                                   
        1.216  3.583 v i_axi_bram_rsp.N_14_i_RR_DUP_9/din0 (LUT6)                                   
        0.140  3.723 v i_axi_bram_rsp.N_14_i_RR_DUP_9/dout                                          
    95                 i_axi_bram_rsp.N_14_i_0_RR_DUP_9 (net)                                       
        0.768  4.491 v i_axi_bram_rsp.xact_r_dout_d1_101_/ce (DFFE)                                 
               4.491   data arrival time                                                            

        2.000  2.000   clock i_send_clk (rise edge)                                                 
        1.984  3.984   clock network delay (propagated)                                             
       -0.045  3.939   clock uncertainty                                                            
        0.000  3.939   clock reconvergence pessimism                                                
               3.939 ^ i_axi_bram_rsp.xact_r_dout_d1_101_/ck (DFFE)                                 
       -0.084  3.855   library setup time                                                           
               3.855   data required time                                                           
-------------------------------------------------------------------------------------------------------------------------------------
               3.855   data required time                                                           
              -4.491   data arrival time                                                            
-------------------------------------------------------------------------------------------------------------------------------------
              -0.636   slack (VIOLATED)                                                             

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_22'></A><h4>  </h4>
<h5> Path Id: sc_s22 </h5>
<p> <pre>Startpoint: i_axi_bram_rsp.i_axi_master_nap.i_axi_master (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_bram_rsp.xact_r_dout_d1_102_ (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: max
Logic Delay: 0.607
Net Delay: 1.984
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                   Placement
-------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                                 
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_axi_bram_rsp.i_axi_master_nap.i_axi_master/clk (*must_keep* NAP_AXI_MASTER) x_core.NOC[9][8].logic.noc.nap_m
        0.383  2.367 v i_axi_bram_rsp.i_axi_master_nap.i_axi_master/rready                          
   287                 i_axi_bram_rsp.axi_if_mas.rreadykeep (net)                                   
        1.216  3.583 v i_axi_bram_rsp.N_14_i_RR_DUP_9/din0 (LUT6)                                   
        0.140  3.723 v i_axi_bram_rsp.N_14_i_RR_DUP_9/dout                                          
    95                 i_axi_bram_rsp.N_14_i_0_RR_DUP_9 (net)                                       
        0.768  4.491 v i_axi_bram_rsp.xact_r_dout_d1_102_/ce (DFFE)                                 
               4.491   data arrival time                                                            

        2.000  2.000   clock i_send_clk (rise edge)                                                 
        1.984  3.984   clock network delay (propagated)                                             
       -0.045  3.939   clock uncertainty                                                            
        0.000  3.939   clock reconvergence pessimism                                                
               3.939 ^ i_axi_bram_rsp.xact_r_dout_d1_102_/ck (DFFE)                                 
       -0.084  3.855   library setup time                                                           
               3.855   data required time                                                           
-------------------------------------------------------------------------------------------------------------------------------------
               3.855   data required time                                                           
              -4.491   data arrival time                                                            
-------------------------------------------------------------------------------------------------------------------------------------
              -0.636   slack (VIOLATED)                                                             

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_23'></A><h4>  </h4>
<h5> Path Id: sc_s23 </h5>
<p> <pre>Startpoint: i_axi_bram_rsp.i_axi_master_nap.i_axi_master (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_bram_rsp.xact_r_dout_d1_103_ (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: max
Logic Delay: 0.607
Net Delay: 1.984
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                   Placement
-------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                                 
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_axi_bram_rsp.i_axi_master_nap.i_axi_master/clk (*must_keep* NAP_AXI_MASTER) x_core.NOC[9][8].logic.noc.nap_m
        0.383  2.367 v i_axi_bram_rsp.i_axi_master_nap.i_axi_master/rready                          
   287                 i_axi_bram_rsp.axi_if_mas.rreadykeep (net)                                   
        1.216  3.583 v i_axi_bram_rsp.N_14_i_RR_DUP_9/din0 (LUT6)                                   
        0.140  3.723 v i_axi_bram_rsp.N_14_i_RR_DUP_9/dout                                          
    95                 i_axi_bram_rsp.N_14_i_0_RR_DUP_9 (net)                                       
        0.768  4.491 v i_axi_bram_rsp.xact_r_dout_d1_103_/ce (DFFE)                                 
               4.491   data arrival time                                                            

        2.000  2.000   clock i_send_clk (rise edge)                                                 
        1.984  3.984   clock network delay (propagated)                                             
       -0.045  3.939   clock uncertainty                                                            
        0.000  3.939   clock reconvergence pessimism                                                
               3.939 ^ i_axi_bram_rsp.xact_r_dout_d1_103_/ck (DFFE)                                 
       -0.084  3.855   library setup time                                                           
               3.855   data required time                                                           
-------------------------------------------------------------------------------------------------------------------------------------
               3.855   data required time                                                           
              -4.491   data arrival time                                                            
-------------------------------------------------------------------------------------------------------------------------------------
              -0.636   slack (VIOLATED)                                                             

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_24'></A><h4>  </h4>
<h5> Path Id: sc_s24 </h5>
<p> <pre>Startpoint: i_axi_bram_rsp.i_axi_master_nap.i_axi_master (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_bram_rsp.xact_r_dout_d1_104_ (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: max
Logic Delay: 0.607
Net Delay: 1.984
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                   Placement
-------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                                 
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_axi_bram_rsp.i_axi_master_nap.i_axi_master/clk (*must_keep* NAP_AXI_MASTER) x_core.NOC[9][8].logic.noc.nap_m
        0.383  2.367 v i_axi_bram_rsp.i_axi_master_nap.i_axi_master/rready                          
   287                 i_axi_bram_rsp.axi_if_mas.rreadykeep (net)                                   
        1.216  3.583 v i_axi_bram_rsp.N_14_i_RR_DUP_9/din0 (LUT6)                                   
        0.140  3.723 v i_axi_bram_rsp.N_14_i_RR_DUP_9/dout                                          
    95                 i_axi_bram_rsp.N_14_i_0_RR_DUP_9 (net)                                       
        0.768  4.491 v i_axi_bram_rsp.xact_r_dout_d1_104_/ce (DFFE)                                 
               4.491   data arrival time                                                            

        2.000  2.000   clock i_send_clk (rise edge)                                                 
        1.984  3.984   clock network delay (propagated)                                             
       -0.045  3.939   clock uncertainty                                                            
        0.000  3.939   clock reconvergence pessimism                                                
               3.939 ^ i_axi_bram_rsp.xact_r_dout_d1_104_/ck (DFFE)                                 
       -0.084  3.855   library setup time                                                           
               3.855   data required time                                                           
-------------------------------------------------------------------------------------------------------------------------------------
               3.855   data required time                                                           
              -4.491   data arrival time                                                            
-------------------------------------------------------------------------------------------------------------------------------------
              -0.636   slack (VIOLATED)                                                             

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_25'></A><h4>  </h4>
<h5> Path Id: sc_s25 </h5>
<p> <pre>Startpoint: i_axi_bram_rsp.i_axi_master_nap.i_axi_master (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_bram_rsp.xact_r_dout_d1_105_ (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: max
Logic Delay: 0.607
Net Delay: 1.984
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                   Placement
-------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                                 
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_axi_bram_rsp.i_axi_master_nap.i_axi_master/clk (*must_keep* NAP_AXI_MASTER) x_core.NOC[9][8].logic.noc.nap_m
        0.383  2.367 v i_axi_bram_rsp.i_axi_master_nap.i_axi_master/rready                          
   287                 i_axi_bram_rsp.axi_if_mas.rreadykeep (net)                                   
        1.216  3.583 v i_axi_bram_rsp.N_14_i_RR_DUP_9/din0 (LUT6)                                   
        0.140  3.723 v i_axi_bram_rsp.N_14_i_RR_DUP_9/dout                                          
    95                 i_axi_bram_rsp.N_14_i_0_RR_DUP_9 (net)                                       
        0.768  4.491 v i_axi_bram_rsp.xact_r_dout_d1_105_/ce (DFFE)                                 
               4.491   data arrival time                                                            

        2.000  2.000   clock i_send_clk (rise edge)                                                 
        1.984  3.984   clock network delay (propagated)                                             
       -0.045  3.939   clock uncertainty                                                            
        0.000  3.939   clock reconvergence pessimism                                                
               3.939 ^ i_axi_bram_rsp.xact_r_dout_d1_105_/ck (DFFE)                                 
       -0.084  3.855   library setup time                                                           
               3.855   data required time                                                           
-------------------------------------------------------------------------------------------------------------------------------------
               3.855   data required time                                                           
              -4.491   data arrival time                                                            
-------------------------------------------------------------------------------------------------------------------------------------
              -0.636   slack (VIOLATED)                                                             

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_26'></A><h4>  </h4>
<h5> Path Id: sc_s26 </h5>
<p> <pre>Startpoint: i_axi_bram_rsp.i_axi_master_nap.i_axi_master (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_bram_rsp.xact_r_dout_d1_106_ (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: max
Logic Delay: 0.607
Net Delay: 1.984
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                   Placement
-------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                                 
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_axi_bram_rsp.i_axi_master_nap.i_axi_master/clk (*must_keep* NAP_AXI_MASTER) x_core.NOC[9][8].logic.noc.nap_m
        0.383  2.367 v i_axi_bram_rsp.i_axi_master_nap.i_axi_master/rready                          
   287                 i_axi_bram_rsp.axi_if_mas.rreadykeep (net)                                   
        1.216  3.583 v i_axi_bram_rsp.N_14_i_RR_DUP_9/din0 (LUT6)                                   
        0.140  3.723 v i_axi_bram_rsp.N_14_i_RR_DUP_9/dout                                          
    95                 i_axi_bram_rsp.N_14_i_0_RR_DUP_9 (net)                                       
        0.768  4.491 v i_axi_bram_rsp.xact_r_dout_d1_106_/ce (DFFE)                                 
               4.491   data arrival time                                                            

        2.000  2.000   clock i_send_clk (rise edge)                                                 
        1.984  3.984   clock network delay (propagated)                                             
       -0.045  3.939   clock uncertainty                                                            
        0.000  3.939   clock reconvergence pessimism                                                
               3.939 ^ i_axi_bram_rsp.xact_r_dout_d1_106_/ck (DFFE)                                 
       -0.084  3.855   library setup time                                                           
               3.855   data required time                                                           
-------------------------------------------------------------------------------------------------------------------------------------
               3.855   data required time                                                           
              -4.491   data arrival time                                                            
-------------------------------------------------------------------------------------------------------------------------------------
              -0.636   slack (VIOLATED)                                                             

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_27'></A><h4>  </h4>
<h5> Path Id: sc_s27 </h5>
<p> <pre>Startpoint: i_axi_bram_rsp.i_axi_master_nap.i_axi_master (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_bram_rsp.xact_r_dout_d1_107_ (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: max
Logic Delay: 0.607
Net Delay: 1.984
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                   Placement
-------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                                 
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_axi_bram_rsp.i_axi_master_nap.i_axi_master/clk (*must_keep* NAP_AXI_MASTER) x_core.NOC[9][8].logic.noc.nap_m
        0.383  2.367 v i_axi_bram_rsp.i_axi_master_nap.i_axi_master/rready                          
   287                 i_axi_bram_rsp.axi_if_mas.rreadykeep (net)                                   
        1.216  3.583 v i_axi_bram_rsp.N_14_i_RR_DUP_9/din0 (LUT6)                                   
        0.140  3.723 v i_axi_bram_rsp.N_14_i_RR_DUP_9/dout                                          
    95                 i_axi_bram_rsp.N_14_i_0_RR_DUP_9 (net)                                       
        0.768  4.491 v i_axi_bram_rsp.xact_r_dout_d1_107_/ce (DFFE)                                 
               4.491   data arrival time                                                            

        2.000  2.000   clock i_send_clk (rise edge)                                                 
        1.984  3.984   clock network delay (propagated)                                             
       -0.045  3.939   clock uncertainty                                                            
        0.000  3.939   clock reconvergence pessimism                                                
               3.939 ^ i_axi_bram_rsp.xact_r_dout_d1_107_/ck (DFFE)                                 
       -0.084  3.855   library setup time                                                           
               3.855   data required time                                                           
-------------------------------------------------------------------------------------------------------------------------------------
               3.855   data required time                                                           
              -4.491   data arrival time                                                            
-------------------------------------------------------------------------------------------------------------------------------------
              -0.636   slack (VIOLATED)                                                             

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_28'></A><h4>  </h4>
<h5> Path Id: sc_s28 </h5>
<p> <pre>Startpoint: i_axi_bram_rsp.i_axi_master_nap.i_axi_master (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_bram_rsp.xact_r_dout_d1_108_ (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: max
Logic Delay: 0.607
Net Delay: 1.984
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                   Placement
-------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                                 
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_axi_bram_rsp.i_axi_master_nap.i_axi_master/clk (*must_keep* NAP_AXI_MASTER) x_core.NOC[9][8].logic.noc.nap_m
        0.383  2.367 v i_axi_bram_rsp.i_axi_master_nap.i_axi_master/rready                          
   287                 i_axi_bram_rsp.axi_if_mas.rreadykeep (net)                                   
        1.216  3.583 v i_axi_bram_rsp.N_14_i_RR_DUP_9/din0 (LUT6)                                   
        0.140  3.723 v i_axi_bram_rsp.N_14_i_RR_DUP_9/dout                                          
    95                 i_axi_bram_rsp.N_14_i_0_RR_DUP_9 (net)                                       
        0.768  4.491 v i_axi_bram_rsp.xact_r_dout_d1_108_/ce (DFFE)                                 
               4.491   data arrival time                                                            

        2.000  2.000   clock i_send_clk (rise edge)                                                 
        1.984  3.984   clock network delay (propagated)                                             
       -0.045  3.939   clock uncertainty                                                            
        0.000  3.939   clock reconvergence pessimism                                                
               3.939 ^ i_axi_bram_rsp.xact_r_dout_d1_108_/ck (DFFE)                                 
       -0.084  3.855   library setup time                                                           
               3.855   data required time                                                           
-------------------------------------------------------------------------------------------------------------------------------------
               3.855   data required time                                                           
              -4.491   data arrival time                                                            
-------------------------------------------------------------------------------------------------------------------------------------
              -0.636   slack (VIOLATED)                                                             

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_29'></A><h4>  </h4>
<h5> Path Id: sc_s29 </h5>
<p> <pre>Startpoint: i_axi_bram_rsp.i_axi_master_nap.i_axi_master (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_bram_rsp.xact_r_dout_d1_109_ (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: max
Logic Delay: 0.607
Net Delay: 1.984
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                   Placement
-------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                                 
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_axi_bram_rsp.i_axi_master_nap.i_axi_master/clk (*must_keep* NAP_AXI_MASTER) x_core.NOC[9][8].logic.noc.nap_m
        0.383  2.367 v i_axi_bram_rsp.i_axi_master_nap.i_axi_master/rready                          
   287                 i_axi_bram_rsp.axi_if_mas.rreadykeep (net)                                   
        1.216  3.583 v i_axi_bram_rsp.N_14_i_RR_DUP_9/din0 (LUT6)                                   
        0.140  3.723 v i_axi_bram_rsp.N_14_i_RR_DUP_9/dout                                          
    95                 i_axi_bram_rsp.N_14_i_0_RR_DUP_9 (net)                                       
        0.768  4.491 v i_axi_bram_rsp.xact_r_dout_d1_109_/ce (DFFE)                                 
               4.491   data arrival time                                                            

        2.000  2.000   clock i_send_clk (rise edge)                                                 
        1.984  3.984   clock network delay (propagated)                                             
       -0.045  3.939   clock uncertainty                                                            
        0.000  3.939   clock reconvergence pessimism                                                
               3.939 ^ i_axi_bram_rsp.xact_r_dout_d1_109_/ck (DFFE)                                 
       -0.084  3.855   library setup time                                                           
               3.855   data required time                                                           
-------------------------------------------------------------------------------------------------------------------------------------
               3.855   data required time                                                           
              -4.491   data arrival time                                                            
-------------------------------------------------------------------------------------------------------------------------------------
              -0.636   slack (VIOLATED)                                                             

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_30'></A><h4>  </h4>
<h5> Path Id: sc_s30 </h5>
<p> <pre>Startpoint: i_send_clk (clock source 'i_send_clk')
Endpoint: i_axi_bram_rsp.xact_mem_hi (recovery check against rising-edge clock i_send_clk)
Path Group: **async_default**
Path Type: max
Logic Delay: 0.000
Net Delay: 0.000
Clock Skew: -2.116
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                  Placement
--------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                
        2.121  2.121   clock network delay                                         
               2.121 ^ i_axi_bram_rsp.xact_mem_hi/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[31][30].logic.bmlp.bram[0]
               2.121   data arrival time                                           

        2.000  2.000   clock i_send_clk (rise edge)                                
        2.116  4.116   clock network delay (propagated)                            
       -0.045  4.071   clock uncertainty                                           
        0.000  4.071   clock reconvergence pessimism                               
               4.071 ^ i_axi_bram_rsp.xact_mem_hi/_n_clk_cm_wrclk_sel (BRAM72K_SDP) x_core.BMLP[31][30].logic.bmlp.bram[0]
       -0.907  3.164   library recovery time                                       
               3.164   data required time                                          
--------------------------------------------------------------------------------------------------------------------------
               3.164   data required time                                          
              -2.121   data arrival time                                           
--------------------------------------------------------------------------------------------------------------------------
               1.043   slack (MET)                                                 

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_31'></A><h4>  </h4>
<h5> Path Id: sc_s31 </h5>
<p> <pre>Startpoint: i_send_clk (clock source 'i_send_clk')
Endpoint: i_axi_bram_rsp.xact_mem_lo (recovery check against rising-edge clock i_send_clk)
Path Group: **async_default**
Path Type: max
Logic Delay: 0.000
Net Delay: 0.000
Clock Skew: -2.122
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                  Placement
--------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                
        2.142  2.142   clock network delay                                         
               2.142 ^ i_axi_bram_rsp.xact_mem_lo/_n_clk_cm_wrclk_sel (BRAM72K_SDP) x_core.BMLP[31][29].logic.bmlp.bram[1]
               2.142   data arrival time                                           

        2.000  2.000   clock i_send_clk (rise edge)                                
        2.122  4.122   clock network delay (propagated)                            
       -0.045  4.077   clock uncertainty                                           
        0.000  4.077   clock reconvergence pessimism                               
               4.077 ^ i_axi_bram_rsp.xact_mem_lo/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[31][29].logic.bmlp.bram[1]
       -0.849  3.228   library recovery time                                       
               3.228   data required time                                          
--------------------------------------------------------------------------------------------------------------------------
               3.228   data required time                                          
              -2.142   data arrival time                                           
--------------------------------------------------------------------------------------------------------------------------
       -0.001  1.085   statistical adjustment                                      
               1.085   slack (MET)                                                 

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_32'></A><h4>  </h4>
<h5> Path Id: sc_s32 </h5>
<p> <pre>Startpoint: i_send_clk (clock source 'i_send_clk')
Endpoint: i_axi_bram_rsp.xact_mem_lo (recovery check against rising-edge clock i_send_clk)
Path Group: **async_default**
Path Type: max
Logic Delay: 0.000
Net Delay: 0.000
Clock Skew: -2.142
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                  Placement
--------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                
        2.122  2.122   clock network delay                                         
               2.122 ^ i_axi_bram_rsp.xact_mem_lo/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[31][29].logic.bmlp.bram[1]
               2.122   data arrival time                                           

        2.000  2.000   clock i_send_clk (rise edge)                                
        2.142  4.142   clock network delay (propagated)                            
       -0.044  4.098   clock uncertainty                                           
        0.000  4.098   clock reconvergence pessimism                               
               4.098 ^ i_axi_bram_rsp.xact_mem_lo/_n_clk_cm_wrclk_sel (BRAM72K_SDP) x_core.BMLP[31][29].logic.bmlp.bram[1]
       -0.884  3.214   library recovery time                                       
               3.214   data required time                                          
--------------------------------------------------------------------------------------------------------------------------
               3.214   data required time                                          
              -2.122   data arrival time                                           
--------------------------------------------------------------------------------------------------------------------------
               1.092   slack (MET)                                                 

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_33'></A><h4>  </h4>
<h5> Path Id: sc_s33 </h5>
<p> <pre>Startpoint: i_send_clk (clock source 'i_send_clk')
Endpoint: i_axi_bram_rsp.xact_mem_hi (recovery check against rising-edge clock i_send_clk)
Path Group: **async_default**
Path Type: max
Logic Delay: 0.000
Net Delay: 0.000
Clock Skew: -2.121
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                  Placement
--------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                
        2.116  2.116   clock network delay                                         
               2.116 ^ i_axi_bram_rsp.xact_mem_hi/_n_clk_cm_wrclk_sel (BRAM72K_SDP) x_core.BMLP[31][30].logic.bmlp.bram[0]
               2.116   data arrival time                                           

        2.000  2.000   clock i_send_clk (rise edge)                                
        2.121  4.121   clock network delay (propagated)                            
       -0.045  4.076   clock uncertainty                                           
        0.000  4.076   clock reconvergence pessimism                               
               4.076 ^ i_axi_bram_rsp.xact_mem_hi/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[31][30].logic.bmlp.bram[0]
       -0.827  3.249   library recovery time                                       
               3.249   data required time                                          
--------------------------------------------------------------------------------------------------------------------------
               3.249   data required time                                          
              -2.116   data arrival time                                           
--------------------------------------------------------------------------------------------------------------------------
       -0.001  1.132   statistical adjustment                                      
               1.132   slack (MET)                                                 

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_34'></A><h4>  </h4>
<h5> Path Id: sc_s34 </h5>
<p> <pre>Startpoint: x_sync_nap_send_rstn.x_ff2 (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_xact_fifo (recovery check against rising-edge clock i_send_clk)
Path Group: **async_default**
Path Type: max
Logic Delay: 0.061
Net Delay: 1.600
Clock Skew: 0.096
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                       
-------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                      
        1.984  1.984   clock network delay (propagated)                  
        0.000  1.984 ^ x_sync_nap_send_rstn.x_ff2/ck (DFF)               
        0.061  2.045 ^ x_sync_nap_send_rstn.x_ff2/q                      
   489                 nap_send_rstn (net)                               
        1.600  3.645 ^ i_xact_fifo/rstn (LRAM2K_FIFO)                    
               3.645   data arrival time                                 

        4.000  4.000   clock i_send_clk (rise edge)                      
        2.080  6.080   clock network delay (propagated)                  
       -0.044  6.036   clock uncertainty                                 
        0.000  6.036   clock reconvergence pessimism                     
               6.036 ^ i_xact_fifo/_n_clk_cm_lram_rdclk_sel (LRAM2K_FIFO)
       -0.390  5.646   library recovery time                             
               5.646   data required time                                
-------------------------------------------------------------------------
               5.646   data required time                                
              -3.645   data arrival time                                 
-------------------------------------------------------------------------
               2.001   slack (MET)                                       

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_35'></A><h4>  </h4>
<h5> Path Id: sc_s35 </h5>
<p> <pre>Startpoint: i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__sync_rstn_pipe_1_4_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff1 (recovery check against rising-edge clock i_reg_clk)
Path Group: **async_default**
Path Type: max
Logic Delay: 0.191
Net Delay: 0.384
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                      
--------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.000  1.984 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__sync_rstn_pipe_1_4_/ck (DFF)
        0.061  2.045 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__sync_rstn_pipe_1_4_/q       
     1                 i_reset_processor_reg.sync_rstn_pipe_1[4] (net)                                  
        0.128  2.173 ^ i_reset_processor_reg.gb_sync_inputs.un2_master_rstn/din2 (LUT3)                 
        0.130  2.303 ^ i_reset_processor_reg.gb_sync_inputs.un2_master_rstn/dout                        
     2                 i_reset_processor_reg.un2_master_rstn (net)                                      
        0.256  2.559 ^ i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff1/rn (DFFR)                         
               2.559   data arrival time                                                                

        5.000  5.000   clock i_reg_clk (rise edge)                                                      
        1.984  6.984   clock network delay (propagated)                                                 
       -0.064  6.920   clock uncertainty                                                                
        0.000  6.920   clock reconvergence pessimism                                                    
               6.920 ^ i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff1/ck (DFFR)                         
       -0.002  6.918   library recovery time                                                            
               6.918   data required time                                                               
--------------------------------------------------------------------------------------------------------
               6.918   data required time                                                               
              -2.559   data arrival time                                                                
--------------------------------------------------------------------------------------------------------
               4.359   slack (MET)                                                                      

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_36'></A><h4>  </h4>
<h5> Path Id: sc_s36 </h5>
<p> <pre>Startpoint: i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__sync_rstn_pipe_1_4_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff2 (recovery check against rising-edge clock i_reg_clk)
Path Group: **async_default**
Path Type: max
Logic Delay: 0.191
Net Delay: 0.384
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                      
--------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.000  1.984 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__sync_rstn_pipe_1_4_/ck (DFF)
        0.061  2.045 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__sync_rstn_pipe_1_4_/q       
     1                 i_reset_processor_reg.sync_rstn_pipe_1[4] (net)                                  
        0.128  2.173 ^ i_reset_processor_reg.gb_sync_inputs.un2_master_rstn/din2 (LUT3)                 
        0.130  2.303 ^ i_reset_processor_reg.gb_sync_inputs.un2_master_rstn/dout                        
     2                 i_reset_processor_reg.un2_master_rstn (net)                                      
        0.256  2.559 ^ i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff2/rn (DFFR)                         
               2.559   data arrival time                                                                

        5.000  5.000   clock i_reg_clk (rise edge)                                                      
        1.984  6.984   clock network delay (propagated)                                                 
       -0.064  6.920   clock uncertainty                                                                
        0.000  6.920   clock reconvergence pessimism                                                    
               6.920 ^ i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff2/ck (DFFR)                         
       -0.002  6.918   library recovery time                                                            
               6.918   data required time                                                               
--------------------------------------------------------------------------------------------------------
               6.918   data required time                                                               
              -2.559   data arrival time                                                                
--------------------------------------------------------------------------------------------------------
               4.359   slack (MET)                                                                      

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_37'></A><h4>  </h4>
<h5> Path Id: sc_s37 </h5>
<p> <pre>Startpoint: reset_pipe_31_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff1 (recovery check against rising-edge clock i_reg_clk)
Path Group: **async_default**
Path Type: max
Logic Delay: 0.061
Net Delay: 0.256
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                
--------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                
        1.984  1.984   clock network delay (propagated)                                           
        0.000  1.984 ^ reset_pipe_31_/ck (DFF)                                                    
        0.061  2.045 ^ reset_pipe_31_/q                                                           
     2                 reset_pipe[31] (net)                                                       
        0.256  2.301 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff1/rn (DFFR)
               2.301   data arrival time                                                          

        5.000  5.000   clock i_reg_clk (rise edge)                                                
        1.984  6.984   clock network delay (propagated)                                           
       -0.064  6.920   clock uncertainty                                                          
        0.000  6.920   clock reconvergence pessimism                                              
               6.920 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff1/ck (DFFR)
       -0.002  6.918   library recovery time                                                      
               6.918   data required time                                                         
--------------------------------------------------------------------------------------------------
               6.918   data required time                                                         
              -2.301   data arrival time                                                          
--------------------------------------------------------------------------------------------------
               4.617   slack (MET)                                                                

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_38'></A><h4>  </h4>
<h5> Path Id: sc_s38 </h5>
<p> <pre>Startpoint: reset_pipe_31_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff2 (recovery check against rising-edge clock i_reg_clk)
Path Group: **async_default**
Path Type: max
Logic Delay: 0.061
Net Delay: 0.256
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                
--------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                
        1.984  1.984   clock network delay (propagated)                                           
        0.000  1.984 ^ reset_pipe_31_/ck (DFF)                                                    
        0.061  2.045 ^ reset_pipe_31_/q                                                           
     2                 reset_pipe[31] (net)                                                       
        0.256  2.301 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff2/rn (DFFR)
               2.301   data arrival time                                                          

        5.000  5.000   clock i_reg_clk (rise edge)                                                
        1.984  6.984   clock network delay (propagated)                                           
       -0.064  6.920   clock uncertainty                                                          
        0.000  6.920   clock reconvergence pessimism                                              
               6.920 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff2/ck (DFFR)
       -0.002  6.918   library recovery time                                                      
               6.918   data required time                                                         
--------------------------------------------------------------------------------------------------
               6.918   data required time                                                         
              -2.301   data arrival time                                                          
--------------------------------------------------------------------------------------------------
               4.617   slack (MET)                                                                

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<h3> Critical Timing Paths - Slow Corner - Hold (min) </h3>
<A name='staDetail_39'></A><h4>  </h4>
<h5> Path Id: sc_h0 </h5>
<p> <pre>Startpoint: i_ds_col_pkt_chk.if_data_stream_ready_mod_0_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_nap_col_4.i_nap_vertical (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: min
Logic Delay: -0.160
Net Delay: 0.256
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                    Placement
----------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                   
        1.984  1.984   clock network delay (propagated)                              
        0.000  1.984 ^ i_ds_col_pkt_chk.if_data_stream_ready_mod_0_/ck (DFFER)       
        0.061  2.045 ^ i_ds_col_pkt_chk.if_data_stream_ready_mod_0_/q                
     4                 nap_col_ds_rx_4.ready (net)                                   
        0.256  2.301 ^ i_nap_col_4.i_nap_vertical/rx_ready (*must_keep* NAP_VERTICAL) x_core.NOC[3][7].logic.noc.nap_m
               2.301   data arrival time                                             

        0.000  0.000   clock i_chk_clk (rise edge)                                   
        1.984  1.984   clock network delay (propagated)                              
        0.030  2.014   clock uncertainty                                             
        0.000  2.014   clock reconvergence pessimism                                 
               2.014 ^ i_nap_col_4.i_nap_vertical/clk (*must_keep* NAP_VERTICAL)      x_core.NOC[3][7].logic.noc.nap_m
        0.221  2.235   library hold time                                             
               2.235   data required time                                            
----------------------------------------------------------------------------------------------------------------------
               2.235   data required time                                            
              -2.301   data arrival time                                             
----------------------------------------------------------------------------------------------------------------------
        0.001  0.067   statistical adjustment                                        
               0.067   slack (MET)                                                   

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_40'></A><h4>  </h4>
<h5> Path Id: sc_h1 </h5>
<p> <pre>Startpoint: i_ds_row_pkt_chk.if_data_stream_ready_mod_0_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_nap_row_2.i_nap_horizontal (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: min
Logic Delay: -0.166
Net Delay: 0.320
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                        Placement
--------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                       
        1.984  1.984   clock network delay (propagated)                                  
        0.000  1.984 ^ i_ds_row_pkt_chk.if_data_stream_ready_mod_0_/ck (DFFER)           
        0.061  2.045 ^ i_ds_row_pkt_chk.if_data_stream_ready_mod_0_/q                    
     6                 nap_row_ds_rx_2.ready (net)                                       
        0.320  2.365 ^ i_nap_row_2.i_nap_horizontal/rx_ready (*must_keep* NAP_HORIZONTAL) x_core.NOC[9][3].logic.noc.nap_s
               2.365   data arrival time                                                 

        0.000  0.000   clock i_chk_clk (rise edge)                                       
        1.984  1.984   clock network delay (propagated)                                  
        0.030  2.014   clock uncertainty                                                 
        0.000  2.014   clock reconvergence pessimism                                     
               2.014 ^ i_nap_row_2.i_nap_horizontal/clk (*must_keep* NAP_HORIZONTAL)      x_core.NOC[9][3].logic.noc.nap_s
        0.227  2.241   library hold time                                                 
               2.241   data required time                                                
--------------------------------------------------------------------------------------------------------------------------
               2.241   data required time                                                
              -2.365   data arrival time                                                 
--------------------------------------------------------------------------------------------------------------------------
        0.001  0.125   statistical adjustment                                            
               0.125   slack (MET)                                                       

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_41'></A><h4>  </h4>
<h5> Path Id: sc_h2 </h5>
<p> <pre>Startpoint: chk_pipe_h_0_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: chk_pipe_h_1_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: min
Logic Delay: 0.043
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                     
-------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.000  1.984 ^ chk_pipe_h_0_/ck (DFF)          
        0.061  2.045 v chk_pipe_h_0_/q                 
     1                 chk_pipe_h[0] (net)             
        0.128  2.173 v chk_pipe_h_1_/d (DFF)           
               2.173   data arrival time               

        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.030  2.014   clock uncertainty               
        0.000  2.014   clock reconvergence pessimism   
               2.014 ^ chk_pipe_h_1_/ck (DFF)          
        0.018  2.032   library hold time               
               2.032   data required time              
-------------------------------------------------------
               2.032   data required time              
              -2.173   data arrival time               
-------------------------------------------------------
               0.141   slack (MET)                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_42'></A><h4>  </h4>
<h5> Path Id: sc_h3 </h5>
<p> <pre>Startpoint: chk_pipe_h_1_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: chk_pipe_h_2_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: min
Logic Delay: 0.043
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                     
-------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.000  1.984 ^ chk_pipe_h_1_/ck (DFF)          
        0.061  2.045 v chk_pipe_h_1_/q                 
     1                 chk_pipe_h[1] (net)             
        0.128  2.173 v chk_pipe_h_2_/d (DFF)           
               2.173   data arrival time               

        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.030  2.014   clock uncertainty               
        0.000  2.014   clock reconvergence pessimism   
               2.014 ^ chk_pipe_h_2_/ck (DFF)          
        0.018  2.032   library hold time               
               2.032   data required time              
-------------------------------------------------------
               2.032   data required time              
              -2.173   data arrival time               
-------------------------------------------------------
               0.141   slack (MET)                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_43'></A><h4>  </h4>
<h5> Path Id: sc_h4 </h5>
<p> <pre>Startpoint: chk_pipe_h_2_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: chk_pipe_h_3_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: min
Logic Delay: 0.043
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                     
-------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.000  1.984 ^ chk_pipe_h_2_/ck (DFF)          
        0.061  2.045 v chk_pipe_h_2_/q                 
     1                 chk_pipe_h[2] (net)             
        0.128  2.173 v chk_pipe_h_3_/d (DFF)           
               2.173   data arrival time               

        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.030  2.014   clock uncertainty               
        0.000  2.014   clock reconvergence pessimism   
               2.014 ^ chk_pipe_h_3_/ck (DFF)          
        0.018  2.032   library hold time               
               2.032   data required time              
-------------------------------------------------------
               2.032   data required time              
              -2.173   data arrival time               
-------------------------------------------------------
               0.141   slack (MET)                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_44'></A><h4>  </h4>
<h5> Path Id: sc_h5 </h5>
<p> <pre>Startpoint: chk_pipe_h_3_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: chk_pipe_h_4_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: min
Logic Delay: 0.043
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                     
-------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.000  1.984 ^ chk_pipe_h_3_/ck (DFF)          
        0.061  2.045 v chk_pipe_h_3_/q                 
     1                 chk_pipe_h[3] (net)             
        0.128  2.173 v chk_pipe_h_4_/d (DFF)           
               2.173   data arrival time               

        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.030  2.014   clock uncertainty               
        0.000  2.014   clock reconvergence pessimism   
               2.014 ^ chk_pipe_h_4_/ck (DFF)          
        0.018  2.032   library hold time               
               2.032   data required time              
-------------------------------------------------------
               2.032   data required time              
              -2.173   data arrival time               
-------------------------------------------------------
               0.141   slack (MET)                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_45'></A><h4>  </h4>
<h5> Path Id: sc_h6 </h5>
<p> <pre>Startpoint: chk_pipe_h_4_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: chk_pipe_h_5_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: min
Logic Delay: 0.043
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                     
-------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.000  1.984 ^ chk_pipe_h_4_/ck (DFF)          
        0.061  2.045 v chk_pipe_h_4_/q                 
     1                 chk_pipe_h[4] (net)             
        0.128  2.173 v chk_pipe_h_5_/d (DFF)           
               2.173   data arrival time               

        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.030  2.014   clock uncertainty               
        0.000  2.014   clock reconvergence pessimism   
               2.014 ^ chk_pipe_h_5_/ck (DFF)          
        0.018  2.032   library hold time               
               2.032   data required time              
-------------------------------------------------------
               2.032   data required time              
              -2.173   data arrival time               
-------------------------------------------------------
               0.141   slack (MET)                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_46'></A><h4>  </h4>
<h5> Path Id: sc_h7 </h5>
<p> <pre>Startpoint: chk_pipe_h_5_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: chk_pipe_h_6_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: min
Logic Delay: 0.043
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                     
-------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.000  1.984 ^ chk_pipe_h_5_/ck (DFF)          
        0.061  2.045 v chk_pipe_h_5_/q                 
     1                 chk_pipe_h[5] (net)             
        0.128  2.173 v chk_pipe_h_6_/d (DFF)           
               2.173   data arrival time               

        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.030  2.014   clock uncertainty               
        0.000  2.014   clock reconvergence pessimism   
               2.014 ^ chk_pipe_h_6_/ck (DFF)          
        0.018  2.032   library hold time               
               2.032   data required time              
-------------------------------------------------------
               2.032   data required time              
              -2.173   data arrival time               
-------------------------------------------------------
               0.141   slack (MET)                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_47'></A><h4>  </h4>
<h5> Path Id: sc_h8 </h5>
<p> <pre>Startpoint: chk_pipe_h_6_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: chk_pipe_h_7_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: min
Logic Delay: 0.043
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                     
-------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.000  1.984 ^ chk_pipe_h_6_/ck (DFF)          
        0.061  2.045 v chk_pipe_h_6_/q                 
     1                 chk_pipe_h[6] (net)             
        0.128  2.173 v chk_pipe_h_7_/d (DFF)           
               2.173   data arrival time               

        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.030  2.014   clock uncertainty               
        0.000  2.014   clock reconvergence pessimism   
               2.014 ^ chk_pipe_h_7_/ck (DFF)          
        0.018  2.032   library hold time               
               2.032   data required time              
-------------------------------------------------------
               2.032   data required time              
              -2.173   data arrival time               
-------------------------------------------------------
               0.141   slack (MET)                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_48'></A><h4>  </h4>
<h5> Path Id: sc_h9 </h5>
<p> <pre>Startpoint: chk_pipe_v_0_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: chk_pipe_v_1_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: min
Logic Delay: 0.043
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                     
-------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.000  1.984 ^ chk_pipe_v_0_/ck (DFF)          
        0.061  2.045 v chk_pipe_v_0_/q                 
     1                 chk_pipe_v[0] (net)             
        0.128  2.173 v chk_pipe_v_1_/d (DFF)           
               2.173   data arrival time               

        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.030  2.014   clock uncertainty               
        0.000  2.014   clock reconvergence pessimism   
               2.014 ^ chk_pipe_v_1_/ck (DFF)          
        0.018  2.032   library hold time               
               2.032   data required time              
-------------------------------------------------------
               2.032   data required time              
              -2.173   data arrival time               
-------------------------------------------------------
               0.141   slack (MET)                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_49'></A><h4>  </h4>
<h5> Path Id: sc_h10 </h5>
<p> <pre>Startpoint: i_reg_control_block.gb_decode.axi_master_if.rresp_ret_2 (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: min
Logic Delay: -0.151
Net Delay: 0.256
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                         Placement
-------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                        
        1.984  1.984   clock network delay (propagated)                                                   
        0.000  1.984 ^ i_reg_control_block.gb_decode.axi_master_if.rresp_ret_2/ck (DFFR)                  
        0.061  2.045 ^ i_reg_control_block.gb_decode.axi_master_if.rresp_ret_2/q                          
     1                 i_reg_control_block.rresp68_o (net)                                                
        0.128  2.173 ^ i_reg_control_block.axi_master_if.bresp_10_sqmuxa/din3 (LUT4)                      
        0.058  2.231 v i_reg_control_block.axi_master_if.bresp_10_sqmuxa/dout                             
     1                 i_reg_control_block.rresp[1] (net)                                                 
        0.128  2.359 v i_reg_control_block.i_axi_master.i_axi_master/rresp[1] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               2.359   data arrival time                                                                  

        0.000  0.000   clock i_reg_clk (rise edge)                                                        
        1.984  1.984   clock network delay (propagated)                                                   
        0.030  2.014   clock uncertainty                                                                  
        0.000  2.014   clock reconvergence pessimism                                                      
               2.014 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)      x_core.NOC[5][5].logic.noc.nap_m
        0.270  2.284   library hold time                                                                  
               2.284   data required time                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------
               2.284   data required time                                                                 
              -2.359   data arrival time                                                                  
-------------------------------------------------------------------------------------------------------------------------------------------
       -0.001  0.074   statistical adjustment                                                             
               0.074   slack (MET)                                                                        

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_50'></A><h4>  </h4>
<h5> Path Id: sc_h11 </h5>
<p> <pre>Startpoint: i_reg_control_block.axi_master_if_bid_ret_1_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: min
Logic Delay: -0.149
Net Delay: 0.256
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                       Placement
-----------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.000  1.984 ^ i_reg_control_block.axi_master_if_bid_ret_1_/ck (DFFE)                           
        0.061  2.045 ^ i_reg_control_block.axi_master_if_bid_ret_1_/q                                   
     1                 i_reg_control_block.bid_o[1] (net)                                               
        0.128  2.173 ^ i_reg_control_block.axi_master_if_bid_7_1_/din3 (LUT6)                           
        0.058  2.231 v i_reg_control_block.axi_master_if_bid_7_1_/dout                                  
     1                 i_reg_control_block.bid[1] (net)                                                 
        0.128  2.359 v i_reg_control_block.i_axi_master.i_axi_master/bid[1] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               2.359   data arrival time                                                                

        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.030  2.014   clock uncertainty                                                                
        0.000  2.014   clock reconvergence pessimism                                                    
               2.014 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)    x_core.NOC[5][5].logic.noc.nap_m
        0.268  2.282   library hold time                                                                
               2.282   data required time                                                               
-----------------------------------------------------------------------------------------------------------------------------------------
               2.282   data required time                                                               
              -2.359   data arrival time                                                                
-----------------------------------------------------------------------------------------------------------------------------------------
               0.077   slack (MET)                                                                      

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_51'></A><h4>  </h4>
<h5> Path Id: sc_h12 </h5>
<p> <pre>Startpoint: i_reg_control_block.axi_master_if_bid_ret_5_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: min
Logic Delay: -0.144
Net Delay: 0.256
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                       Placement
-----------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.000  1.984 ^ i_reg_control_block.axi_master_if_bid_ret_5_/ck (DFFE)                           
        0.061  2.045 ^ i_reg_control_block.axi_master_if_bid_ret_5_/q                                   
     1                 i_reg_control_block.bid_o[5] (net)                                               
        0.128  2.173 ^ i_reg_control_block.axi_master_if_bid_7_5_/din3 (LUT6)                           
        0.058  2.231 v i_reg_control_block.axi_master_if_bid_7_5_/dout                                  
     1                 i_reg_control_block.bid[5] (net)                                                 
        0.128  2.359 v i_reg_control_block.i_axi_master.i_axi_master/bid[5] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               2.359   data arrival time                                                                

        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.030  2.014   clock uncertainty                                                                
        0.000  2.014   clock reconvergence pessimism                                                    
               2.014 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)    x_core.NOC[5][5].logic.noc.nap_m
        0.263  2.277   library hold time                                                                
               2.277   data required time                                                               
-----------------------------------------------------------------------------------------------------------------------------------------
               2.277   data required time                                                               
              -2.359   data arrival time                                                                
-----------------------------------------------------------------------------------------------------------------------------------------
               0.082   slack (MET)                                                                      

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_52'></A><h4>  </h4>
<h5> Path Id: sc_h13 </h5>
<p> <pre>Startpoint: i_reg_control_block.axi_master_if_bid_ret_2_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: min
Logic Delay: -0.142
Net Delay: 0.256
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                       Placement
-----------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.000  1.984 ^ i_reg_control_block.axi_master_if_bid_ret_2_/ck (DFFE)                           
        0.061  2.045 ^ i_reg_control_block.axi_master_if_bid_ret_2_/q                                   
     1                 i_reg_control_block.bid_o[2] (net)                                               
        0.128  2.173 ^ i_reg_control_block.axi_master_if_bid_7_2_/din3 (LUT6)                           
        0.058  2.231 v i_reg_control_block.axi_master_if_bid_7_2_/dout                                  
     1                 i_reg_control_block.bid[2] (net)                                                 
        0.128  2.359 v i_reg_control_block.i_axi_master.i_axi_master/bid[2] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               2.359   data arrival time                                                                

        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.030  2.014   clock uncertainty                                                                
        0.000  2.014   clock reconvergence pessimism                                                    
               2.014 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)    x_core.NOC[5][5].logic.noc.nap_m
        0.261  2.275   library hold time                                                                
               2.275   data required time                                                               
-----------------------------------------------------------------------------------------------------------------------------------------
               2.275   data required time                                                               
              -2.359   data arrival time                                                                
-----------------------------------------------------------------------------------------------------------------------------------------
               0.084   slack (MET)                                                                      

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_53'></A><h4>  </h4>
<h5> Path Id: sc_h14 </h5>
<p> <pre>Startpoint: i_reg_control_block.axi_master_if_bid_ret_3_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: min
Logic Delay: -0.140
Net Delay: 0.256
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                       Placement
-----------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.000  1.984 ^ i_reg_control_block.axi_master_if_bid_ret_3_/ck (DFFE)                           
        0.061  2.045 ^ i_reg_control_block.axi_master_if_bid_ret_3_/q                                   
     1                 i_reg_control_block.bid_o[3] (net)                                               
        0.128  2.173 ^ i_reg_control_block.axi_master_if_bid_7_3_/din3 (LUT6)                           
        0.058  2.231 v i_reg_control_block.axi_master_if_bid_7_3_/dout                                  
     1                 i_reg_control_block.bid[3] (net)                                                 
        0.128  2.359 v i_reg_control_block.i_axi_master.i_axi_master/bid[3] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               2.359   data arrival time                                                                

        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.030  2.014   clock uncertainty                                                                
        0.000  2.014   clock reconvergence pessimism                                                    
               2.014 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)    x_core.NOC[5][5].logic.noc.nap_m
        0.259  2.273   library hold time                                                                
               2.273   data required time                                                               
-----------------------------------------------------------------------------------------------------------------------------------------
               2.273   data required time                                                               
              -2.359   data arrival time                                                                
-----------------------------------------------------------------------------------------------------------------------------------------
       -0.001  0.085   statistical adjustment                                                           
               0.085   slack (MET)                                                                      

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_54'></A><h4>  </h4>
<h5> Path Id: sc_h15 </h5>
<p> <pre>Startpoint: i_reg_control_block.axi_master_if_bid_ret_7_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: min
Logic Delay: -0.140
Net Delay: 0.256
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                       Placement
-----------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.000  1.984 ^ i_reg_control_block.axi_master_if_bid_ret_7_/ck (DFFE)                           
        0.061  2.045 ^ i_reg_control_block.axi_master_if_bid_ret_7_/q                                   
     1                 i_reg_control_block.bid_o[7] (net)                                               
        0.128  2.173 ^ i_reg_control_block.axi_master_if_bid_7_7_/din3 (LUT6)                           
        0.058  2.231 v i_reg_control_block.axi_master_if_bid_7_7_/dout                                  
     1                 i_reg_control_block.bid[7] (net)                                                 
        0.128  2.359 v i_reg_control_block.i_axi_master.i_axi_master/bid[7] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               2.359   data arrival time                                                                

        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.030  2.014   clock uncertainty                                                                
        0.000  2.014   clock reconvergence pessimism                                                    
               2.014 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)    x_core.NOC[5][5].logic.noc.nap_m
        0.259  2.273   library hold time                                                                
               2.273   data required time                                                               
-----------------------------------------------------------------------------------------------------------------------------------------
               2.273   data required time                                                               
              -2.359   data arrival time                                                                
-----------------------------------------------------------------------------------------------------------------------------------------
               0.086   slack (MET)                                                                      

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_55'></A><h4>  </h4>
<h5> Path Id: sc_h16 </h5>
<p> <pre>Startpoint: i_reg_control_block.axi_master_if_bid_ret_4_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: min
Logic Delay: -0.138
Net Delay: 0.256
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                       Placement
-----------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.000  1.984 ^ i_reg_control_block.axi_master_if_bid_ret_4_/ck (DFFE)                           
        0.061  2.045 ^ i_reg_control_block.axi_master_if_bid_ret_4_/q                                   
     1                 i_reg_control_block.bid_o[4] (net)                                               
        0.128  2.173 ^ i_reg_control_block.axi_master_if_bid_7_4_/din3 (LUT6)                           
        0.058  2.231 v i_reg_control_block.axi_master_if_bid_7_4_/dout                                  
     1                 i_reg_control_block.bid[4] (net)                                                 
        0.128  2.359 v i_reg_control_block.i_axi_master.i_axi_master/bid[4] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               2.359   data arrival time                                                                

        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.030  2.014   clock uncertainty                                                                
        0.000  2.014   clock reconvergence pessimism                                                    
               2.014 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)    x_core.NOC[5][5].logic.noc.nap_m
        0.257  2.271   library hold time                                                                
               2.271   data required time                                                               
-----------------------------------------------------------------------------------------------------------------------------------------
               2.271   data required time                                                               
              -2.359   data arrival time                                                                
-----------------------------------------------------------------------------------------------------------------------------------------
               0.088   slack (MET)                                                                      

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_56'></A><h4>  </h4>
<h5> Path Id: sc_h17 </h5>
<p> <pre>Startpoint: i_reg_control_block.axi_master_if_bid_ret_6_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: min
Logic Delay: -0.135
Net Delay: 0.256
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                       Placement
-----------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.000  1.984 ^ i_reg_control_block.axi_master_if_bid_ret_6_/ck (DFFE)                           
        0.061  2.045 ^ i_reg_control_block.axi_master_if_bid_ret_6_/q                                   
     1                 i_reg_control_block.bid_o[6] (net)                                               
        0.128  2.173 ^ i_reg_control_block.axi_master_if_bid_7_6_/din3 (LUT6)                           
        0.058  2.231 v i_reg_control_block.axi_master_if_bid_7_6_/dout                                  
     1                 i_reg_control_block.bid[6] (net)                                                 
        0.128  2.359 v i_reg_control_block.i_axi_master.i_axi_master/bid[6] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               2.359   data arrival time                                                                

        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.030  2.014   clock uncertainty                                                                
        0.000  2.014   clock reconvergence pessimism                                                    
               2.014 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)    x_core.NOC[5][5].logic.noc.nap_m
        0.254  2.268   library hold time                                                                
               2.268   data required time                                                               
-----------------------------------------------------------------------------------------------------------------------------------------
               2.268   data required time                                                               
              -2.359   data arrival time                                                                
-----------------------------------------------------------------------------------------------------------------------------------------
               0.091   slack (MET)                                                                      

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_57'></A><h4>  </h4>
<h5> Path Id: sc_h18 </h5>
<p> <pre>Startpoint: i_reg_control_block.axi_master_if_bid_ret_0_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: min
Logic Delay: -0.130
Net Delay: 0.256
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                       Placement
-----------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.000  1.984 ^ i_reg_control_block.axi_master_if_bid_ret_0_/ck (DFFE)                           
        0.061  2.045 ^ i_reg_control_block.axi_master_if_bid_ret_0_/q                                   
     1                 i_reg_control_block.bid_o[0] (net)                                               
        0.128  2.173 ^ i_reg_control_block.axi_master_if_bid_7_0_/din3 (LUT6)                           
        0.058  2.231 v i_reg_control_block.axi_master_if_bid_7_0_/dout                                  
     1                 i_reg_control_block.bid[0] (net)                                                 
        0.128  2.359 v i_reg_control_block.i_axi_master.i_axi_master/bid[0] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               2.359   data arrival time                                                                

        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.030  2.014   clock uncertainty                                                                
        0.000  2.014   clock reconvergence pessimism                                                    
               2.014 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)    x_core.NOC[5][5].logic.noc.nap_m
        0.249  2.263   library hold time                                                                
               2.263   data required time                                                               
-----------------------------------------------------------------------------------------------------------------------------------------
               2.263   data required time                                                               
              -2.359   data arrival time                                                                
-----------------------------------------------------------------------------------------------------------------------------------------
               0.096   slack (MET)                                                                      

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_58'></A><h4>  </h4>
<h5> Path Id: sc_h19 </h5>
<p> <pre>Startpoint: i_reg_control_block.axi_master_if_rid_ret_7_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: min
Logic Delay: -0.100
Net Delay: 0.256
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                       Placement
-----------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.000  1.984 ^ i_reg_control_block.axi_master_if_rid_ret_7_/ck (DFFE)                           
        0.061  2.045 ^ i_reg_control_block.axi_master_if_rid_ret_7_/q                                   
     1                 i_reg_control_block.rid_o[7] (net)                                               
        0.128  2.173 ^ i_reg_control_block.axi_master_if_rid_7_7_/din1 (LUT3)                           
        0.102  2.275 ^ i_reg_control_block.axi_master_if_rid_7_7_/dout                                  
     1                 i_reg_control_block.rid[7] (net)                                                 
        0.128  2.403 ^ i_reg_control_block.i_axi_master.i_axi_master/rid[7] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               2.403   data arrival time                                                                

        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.030  2.014   clock uncertainty                                                                
        0.000  2.014   clock reconvergence pessimism                                                    
               2.014 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)    x_core.NOC[5][5].logic.noc.nap_m
        0.263  2.277   library hold time                                                                
               2.277   data required time                                                               
-----------------------------------------------------------------------------------------------------------------------------------------
               2.277   data required time                                                               
              -2.403   data arrival time                                                                
-----------------------------------------------------------------------------------------------------------------------------------------
               0.126   slack (MET)                                                                      

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_59'></A><h4>  </h4>
<h5> Path Id: sc_h20 </h5>
<p> <pre>Startpoint: i_axi_pkt_gen.i_data_gen.dout_int_184_ (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_slave_wrapper_in.i_axi_slave (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: min
Logic Delay: -0.272
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                               Placement
---------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.000  1.984 ^ i_axi_pkt_gen.i_data_gen.dout_int_184_/ck (*must_keep* DFFER)            
        0.061  2.045 ^ i_axi_pkt_gen.i_data_gen.dout_int_184_/q                                 
     1                 axi_slave_if.wdata[184] (net)                                            
        0.128  2.173 ^ i_axi_slave_wrapper_in.i_axi_slave/wdata[184] (*must_keep* NAP_AXI_SLAVE) x_core.NOC[2][5].logic.noc.nap_s
               2.173   data arrival time                                                        

        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.030  2.014   clock uncertainty                                                        
        0.000  2.014   clock reconvergence pessimism                                            
               2.014 ^ i_axi_slave_wrapper_in.i_axi_slave/clk (*must_keep* NAP_AXI_SLAVE)        x_core.NOC[2][5].logic.noc.nap_s
        0.333  2.347   library hold time                                                        
               2.347   data required time                                                       
---------------------------------------------------------------------------------------------------------------------------------
               2.347   data required time                                                       
              -2.173   data arrival time                                                        
---------------------------------------------------------------------------------------------------------------------------------
              -0.174   slack (VIOLATED)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_60'></A><h4>  </h4>
<h5> Path Id: sc_h21 </h5>
<p> <pre>Startpoint: i_axi_pkt_gen.i_data_gen.dout_int_187_ (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_slave_wrapper_in.i_axi_slave (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: min
Logic Delay: -0.272
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                               Placement
---------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.000  1.984 ^ i_axi_pkt_gen.i_data_gen.dout_int_187_/ck (*must_keep* DFFER)            
        0.061  2.045 ^ i_axi_pkt_gen.i_data_gen.dout_int_187_/q                                 
     1                 axi_slave_if.wdata[187] (net)                                            
        0.128  2.173 ^ i_axi_slave_wrapper_in.i_axi_slave/wdata[187] (*must_keep* NAP_AXI_SLAVE) x_core.NOC[2][5].logic.noc.nap_s
               2.173   data arrival time                                                        

        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.030  2.014   clock uncertainty                                                        
        0.000  2.014   clock reconvergence pessimism                                            
               2.014 ^ i_axi_slave_wrapper_in.i_axi_slave/clk (*must_keep* NAP_AXI_SLAVE)        x_core.NOC[2][5].logic.noc.nap_s
        0.333  2.347   library hold time                                                        
               2.347   data required time                                                       
---------------------------------------------------------------------------------------------------------------------------------
               2.347   data required time                                                       
              -2.173   data arrival time                                                        
---------------------------------------------------------------------------------------------------------------------------------
              -0.174   slack (VIOLATED)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_61'></A><h4>  </h4>
<h5> Path Id: sc_h22 </h5>
<p> <pre>Startpoint: i_axi_pkt_gen.i_data_gen.dout_int_177_ (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_slave_wrapper_in.i_axi_slave (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: min
Logic Delay: -0.272
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                               Placement
---------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.000  1.984 ^ i_axi_pkt_gen.i_data_gen.dout_int_177_/ck (*must_keep* DFFER)            
        0.061  2.045 ^ i_axi_pkt_gen.i_data_gen.dout_int_177_/q                                 
     1                 axi_slave_if.wdata[177] (net)                                            
        0.128  2.173 ^ i_axi_slave_wrapper_in.i_axi_slave/wdata[177] (*must_keep* NAP_AXI_SLAVE) x_core.NOC[2][5].logic.noc.nap_s
               2.173   data arrival time                                                        

        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.030  2.014   clock uncertainty                                                        
        0.000  2.014   clock reconvergence pessimism                                            
               2.014 ^ i_axi_slave_wrapper_in.i_axi_slave/clk (*must_keep* NAP_AXI_SLAVE)        x_core.NOC[2][5].logic.noc.nap_s
        0.333  2.347   library hold time                                                        
               2.347   data required time                                                       
---------------------------------------------------------------------------------------------------------------------------------
               2.347   data required time                                                       
              -2.173   data arrival time                                                        
---------------------------------------------------------------------------------------------------------------------------------
              -0.174   slack (VIOLATED)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_62'></A><h4>  </h4>
<h5> Path Id: sc_h23 </h5>
<p> <pre>Startpoint: i_axi_pkt_gen.i_data_gen.dout_int_178_ (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_slave_wrapper_in.i_axi_slave (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: min
Logic Delay: -0.271
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                               Placement
---------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.000  1.984 ^ i_axi_pkt_gen.i_data_gen.dout_int_178_/ck (*must_keep* DFFER)            
        0.061  2.045 ^ i_axi_pkt_gen.i_data_gen.dout_int_178_/q                                 
     1                 axi_slave_if.wdata[178] (net)                                            
        0.128  2.173 ^ i_axi_slave_wrapper_in.i_axi_slave/wdata[178] (*must_keep* NAP_AXI_SLAVE) x_core.NOC[2][5].logic.noc.nap_s
               2.173   data arrival time                                                        

        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.030  2.014   clock uncertainty                                                        
        0.000  2.014   clock reconvergence pessimism                                            
               2.014 ^ i_axi_slave_wrapper_in.i_axi_slave/clk (*must_keep* NAP_AXI_SLAVE)        x_core.NOC[2][5].logic.noc.nap_s
        0.332  2.346   library hold time                                                        
               2.346   data required time                                                       
---------------------------------------------------------------------------------------------------------------------------------
               2.346   data required time                                                       
              -2.173   data arrival time                                                        
---------------------------------------------------------------------------------------------------------------------------------
        0.001 -0.172   statistical adjustment                                                   
              -0.172   slack (VIOLATED)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_63'></A><h4>  </h4>
<h5> Path Id: sc_h24 </h5>
<p> <pre>Startpoint: i_axi_pkt_gen.i_data_gen.dout_int_179_ (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_slave_wrapper_in.i_axi_slave (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: min
Logic Delay: -0.270
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                               Placement
---------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.000  1.984 ^ i_axi_pkt_gen.i_data_gen.dout_int_179_/ck (*must_keep* DFFER)            
        0.061  2.045 ^ i_axi_pkt_gen.i_data_gen.dout_int_179_/q                                 
     1                 axi_slave_if.wdata[179] (net)                                            
        0.128  2.173 ^ i_axi_slave_wrapper_in.i_axi_slave/wdata[179] (*must_keep* NAP_AXI_SLAVE) x_core.NOC[2][5].logic.noc.nap_s
               2.173   data arrival time                                                        

        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.030  2.014   clock uncertainty                                                        
        0.000  2.014   clock reconvergence pessimism                                            
               2.014 ^ i_axi_slave_wrapper_in.i_axi_slave/clk (*must_keep* NAP_AXI_SLAVE)        x_core.NOC[2][5].logic.noc.nap_s
        0.331  2.345   library hold time                                                        
               2.345   data required time                                                       
---------------------------------------------------------------------------------------------------------------------------------
               2.345   data required time                                                       
              -2.173   data arrival time                                                        
---------------------------------------------------------------------------------------------------------------------------------
              -0.172   slack (VIOLATED)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_64'></A><h4>  </h4>
<h5> Path Id: sc_h25 </h5>
<p> <pre>Startpoint: i_axi_pkt_gen.i_data_gen.dout_int_182_ (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_slave_wrapper_in.i_axi_slave (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: min
Logic Delay: -0.270
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                               Placement
---------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.000  1.984 ^ i_axi_pkt_gen.i_data_gen.dout_int_182_/ck (*must_keep* DFFER)            
        0.061  2.045 ^ i_axi_pkt_gen.i_data_gen.dout_int_182_/q                                 
     1                 axi_slave_if.wdata[182] (net)                                            
        0.128  2.173 ^ i_axi_slave_wrapper_in.i_axi_slave/wdata[182] (*must_keep* NAP_AXI_SLAVE) x_core.NOC[2][5].logic.noc.nap_s
               2.173   data arrival time                                                        

        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.030  2.014   clock uncertainty                                                        
        0.000  2.014   clock reconvergence pessimism                                            
               2.014 ^ i_axi_slave_wrapper_in.i_axi_slave/clk (*must_keep* NAP_AXI_SLAVE)        x_core.NOC[2][5].logic.noc.nap_s
        0.331  2.345   library hold time                                                        
               2.345   data required time                                                       
---------------------------------------------------------------------------------------------------------------------------------
               2.345   data required time                                                       
              -2.173   data arrival time                                                        
---------------------------------------------------------------------------------------------------------------------------------
        0.001 -0.171   statistical adjustment                                                   
              -0.171   slack (VIOLATED)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_65'></A><h4>  </h4>
<h5> Path Id: sc_h26 </h5>
<p> <pre>Startpoint: i_axi_pkt_gen.i_data_gen.dout_int_176_ (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_slave_wrapper_in.i_axi_slave (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: min
Logic Delay: -0.269
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                               Placement
---------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.000  1.984 ^ i_axi_pkt_gen.i_data_gen.dout_int_176_/ck (*must_keep* DFFER)            
        0.061  2.045 ^ i_axi_pkt_gen.i_data_gen.dout_int_176_/q                                 
     1                 axi_slave_if.wdata[176] (net)                                            
        0.128  2.173 ^ i_axi_slave_wrapper_in.i_axi_slave/wdata[176] (*must_keep* NAP_AXI_SLAVE) x_core.NOC[2][5].logic.noc.nap_s
               2.173   data arrival time                                                        

        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.030  2.014   clock uncertainty                                                        
        0.000  2.014   clock reconvergence pessimism                                            
               2.014 ^ i_axi_slave_wrapper_in.i_axi_slave/clk (*must_keep* NAP_AXI_SLAVE)        x_core.NOC[2][5].logic.noc.nap_s
        0.330  2.344   library hold time                                                        
               2.344   data required time                                                       
---------------------------------------------------------------------------------------------------------------------------------
               2.344   data required time                                                       
              -2.173   data arrival time                                                        
---------------------------------------------------------------------------------------------------------------------------------
              -0.171   slack (VIOLATED)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_66'></A><h4>  </h4>
<h5> Path Id: sc_h27 </h5>
<p> <pre>Startpoint: i_axi_pkt_gen.i_data_gen.dout_int_189_ (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_slave_wrapper_in.i_axi_slave (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: min
Logic Delay: -0.269
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                               Placement
---------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.000  1.984 ^ i_axi_pkt_gen.i_data_gen.dout_int_189_/ck (*must_keep* DFFER)            
        0.061  2.045 ^ i_axi_pkt_gen.i_data_gen.dout_int_189_/q                                 
     1                 axi_slave_if.wdata[189] (net)                                            
        0.128  2.173 ^ i_axi_slave_wrapper_in.i_axi_slave/wdata[189] (*must_keep* NAP_AXI_SLAVE) x_core.NOC[2][5].logic.noc.nap_s
               2.173   data arrival time                                                        

        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.030  2.014   clock uncertainty                                                        
        0.000  2.014   clock reconvergence pessimism                                            
               2.014 ^ i_axi_slave_wrapper_in.i_axi_slave/clk (*must_keep* NAP_AXI_SLAVE)        x_core.NOC[2][5].logic.noc.nap_s
        0.330  2.344   library hold time                                                        
               2.344   data required time                                                       
---------------------------------------------------------------------------------------------------------------------------------
               2.344   data required time                                                       
              -2.173   data arrival time                                                        
---------------------------------------------------------------------------------------------------------------------------------
              -0.171   slack (VIOLATED)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_67'></A><h4>  </h4>
<h5> Path Id: sc_h28 </h5>
<p> <pre>Startpoint: i_axi_pkt_gen.i_data_gen.dout_int_183_ (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_slave_wrapper_in.i_axi_slave (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: min
Logic Delay: -0.269
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                               Placement
---------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.000  1.984 ^ i_axi_pkt_gen.i_data_gen.dout_int_183_/ck (*must_keep* DFFER)            
        0.061  2.045 ^ i_axi_pkt_gen.i_data_gen.dout_int_183_/q                                 
     1                 axi_slave_if.wdata[183] (net)                                            
        0.128  2.173 ^ i_axi_slave_wrapper_in.i_axi_slave/wdata[183] (*must_keep* NAP_AXI_SLAVE) x_core.NOC[2][5].logic.noc.nap_s
               2.173   data arrival time                                                        

        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.030  2.014   clock uncertainty                                                        
        0.000  2.014   clock reconvergence pessimism                                            
               2.014 ^ i_axi_slave_wrapper_in.i_axi_slave/clk (*must_keep* NAP_AXI_SLAVE)        x_core.NOC[2][5].logic.noc.nap_s
        0.330  2.344   library hold time                                                        
               2.344   data required time                                                       
---------------------------------------------------------------------------------------------------------------------------------
               2.344   data required time                                                       
              -2.173   data arrival time                                                        
---------------------------------------------------------------------------------------------------------------------------------
              -0.171   slack (VIOLATED)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_68'></A><h4>  </h4>
<h5> Path Id: sc_h29 </h5>
<p> <pre>Startpoint: i_axi_pkt_gen.i_data_gen.dout_int_180_ (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_slave_wrapper_in.i_axi_slave (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: min
Logic Delay: -0.269
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                               Placement
---------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.000  1.984 ^ i_axi_pkt_gen.i_data_gen.dout_int_180_/ck (*must_keep* DFFER)            
        0.061  2.045 ^ i_axi_pkt_gen.i_data_gen.dout_int_180_/q                                 
     1                 axi_slave_if.wdata[180] (net)                                            
        0.128  2.173 ^ i_axi_slave_wrapper_in.i_axi_slave/wdata[180] (*must_keep* NAP_AXI_SLAVE) x_core.NOC[2][5].logic.noc.nap_s
               2.173   data arrival time                                                        

        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.030  2.014   clock uncertainty                                                        
        0.000  2.014   clock reconvergence pessimism                                            
               2.014 ^ i_axi_slave_wrapper_in.i_axi_slave/clk (*must_keep* NAP_AXI_SLAVE)        x_core.NOC[2][5].logic.noc.nap_s
        0.330  2.344   library hold time                                                        
               2.344   data required time                                                       
---------------------------------------------------------------------------------------------------------------------------------
               2.344   data required time                                                       
              -2.173   data arrival time                                                        
---------------------------------------------------------------------------------------------------------------------------------
              -0.171   slack (VIOLATED)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_69'></A><h4>  </h4>
<h5> Path Id: sc_h30 </h5>
<p> <pre>Startpoint: reset_pipe_31_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff1 (removal check against rising-edge clock i_reg_clk)
Path Group: **async_default**
Path Type: min
Logic Delay: 0.061
Net Delay: 0.256
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                
--------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                
        1.984  1.984   clock network delay (propagated)                                           
        0.000  1.984 ^ reset_pipe_31_/ck (DFF)                                                    
        0.061  2.045 ^ reset_pipe_31_/q                                                           
     2                 reset_pipe[31] (net)                                                       
        0.256  2.301 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff1/rn (DFFR)
               2.301   data arrival time                                                          

        0.000  0.000   clock i_reg_clk (rise edge)                                                
        1.984  1.984   clock network delay (propagated)                                           
        0.030  2.014   clock uncertainty                                                          
        0.000  2.014   clock reconvergence pessimism                                              
               2.014 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff1/ck (DFFR)
        0.019  2.033   library removal time                                                       
               2.033   data required time                                                         
--------------------------------------------------------------------------------------------------
               2.033   data required time                                                         
              -2.301   data arrival time                                                          
--------------------------------------------------------------------------------------------------
        0.001  0.269   statistical adjustment                                                     
               0.269   slack (MET)                                                                

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_70'></A><h4>  </h4>
<h5> Path Id: sc_h31 </h5>
<p> <pre>Startpoint: reset_pipe_31_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff2 (removal check against rising-edge clock i_reg_clk)
Path Group: **async_default**
Path Type: min
Logic Delay: 0.061
Net Delay: 0.256
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                
--------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                
        1.984  1.984   clock network delay (propagated)                                           
        0.000  1.984 ^ reset_pipe_31_/ck (DFF)                                                    
        0.061  2.045 ^ reset_pipe_31_/q                                                           
     2                 reset_pipe[31] (net)                                                       
        0.256  2.301 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff2/rn (DFFR)
               2.301   data arrival time                                                          

        0.000  0.000   clock i_reg_clk (rise edge)                                                
        1.984  1.984   clock network delay (propagated)                                           
        0.030  2.014   clock uncertainty                                                          
        0.000  2.014   clock reconvergence pessimism                                              
               2.014 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff2/ck (DFFR)
        0.019  2.033   library removal time                                                       
               2.033   data required time                                                         
--------------------------------------------------------------------------------------------------
               2.033   data required time                                                         
              -2.301   data arrival time                                                          
--------------------------------------------------------------------------------------------------
        0.001  0.269   statistical adjustment                                                     
               0.269   slack (MET)                                                                

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_71'></A><h4>  </h4>
<h5> Path Id: sc_h32 </h5>
<p> <pre>Startpoint: i_reset_processor_reg.gb_sync_inputs_gb_per_input_1__sync_rstn_pipe_1_4_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff1 (removal check against rising-edge clock i_reg_clk)
Path Group: **async_default**
Path Type: min
Logic Delay: 0.163
Net Delay: 0.384
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                      
--------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.000  1.984 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_1__sync_rstn_pipe_1_4_/ck (DFF)
        0.061  2.045 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_1__sync_rstn_pipe_1_4_/q       
     1                 i_reset_processor_reg.sync_rstn_pipe_0[4] (net)                                  
        0.128  2.173 ^ i_reset_processor_reg.gb_sync_inputs.un2_master_rstn/din1 (LUT3)                 
        0.102  2.275 ^ i_reset_processor_reg.gb_sync_inputs.un2_master_rstn/dout                        
     2                 i_reset_processor_reg.un2_master_rstn (net)                                      
        0.256  2.531 ^ i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff1/rn (DFFR)                         
               2.531   data arrival time                                                                

        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.030  2.014   clock uncertainty                                                                
        0.000  2.014   clock reconvergence pessimism                                                    
               2.014 ^ i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff1/ck (DFFR)                         
        0.019  2.033   library removal time                                                             
               2.033   data required time                                                               
--------------------------------------------------------------------------------------------------------
               2.033   data required time                                                               
              -2.531   data arrival time                                                                
--------------------------------------------------------------------------------------------------------
               0.498   slack (MET)                                                                      

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_72'></A><h4>  </h4>
<h5> Path Id: sc_h33 </h5>
<p> <pre>Startpoint: i_reset_processor_reg.gb_sync_inputs_gb_per_input_1__sync_rstn_pipe_1_4_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff2 (removal check against rising-edge clock i_reg_clk)
Path Group: **async_default**
Path Type: min
Logic Delay: 0.163
Net Delay: 0.384
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                      
--------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.000  1.984 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_1__sync_rstn_pipe_1_4_/ck (DFF)
        0.061  2.045 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_1__sync_rstn_pipe_1_4_/q       
     1                 i_reset_processor_reg.sync_rstn_pipe_0[4] (net)                                  
        0.128  2.173 ^ i_reset_processor_reg.gb_sync_inputs.un2_master_rstn/din1 (LUT3)                 
        0.102  2.275 ^ i_reset_processor_reg.gb_sync_inputs.un2_master_rstn/dout                        
     2                 i_reset_processor_reg.un2_master_rstn (net)                                      
        0.256  2.531 ^ i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff2/rn (DFFR)                         
               2.531   data arrival time                                                                

        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.030  2.014   clock uncertainty                                                                
        0.000  2.014   clock reconvergence pessimism                                                    
               2.014 ^ i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff2/ck (DFFR)                         
        0.019  2.033   library removal time                                                             
               2.033   data required time                                                               
--------------------------------------------------------------------------------------------------------
               2.033   data required time                                                               
              -2.531   data arrival time                                                                
--------------------------------------------------------------------------------------------------------
               0.498   slack (MET)                                                                      

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_73'></A><h4>  </h4>
<h5> Path Id: sc_h34 </h5>
<p> <pre>Startpoint: x_sync_nap_send_rstn.x_ff2 (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_xact_fifo (removal check against rising-edge clock i_send_clk)
Path Group: **async_default**
Path Type: min
Logic Delay: 0.061
Net Delay: 1.600
Clock Skew: 0.207
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                       
-------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                      
        1.984  1.984   clock network delay (propagated)                  
        0.000  1.984 ^ x_sync_nap_send_rstn.x_ff2/ck (DFF)               
        0.061  2.045 ^ x_sync_nap_send_rstn.x_ff2/q                      
   489                 nap_send_rstn (net)                               
        1.600  3.645 ^ i_xact_fifo/rstn (LRAM2K_FIFO)                    
               3.645   data arrival time                                 

        0.000  0.000   clock i_send_clk (rise edge)                      
        2.191  2.191   clock network delay (propagated)                  
        0.030  2.221   clock uncertainty                                 
        0.000  2.221   clock reconvergence pessimism                     
               2.221 ^ i_xact_fifo/_n_clk_cm_lram_sync_mode (LRAM2K_FIFO)
       -0.183  2.038   library removal time                              
               2.038   data required time                                
-------------------------------------------------------------------------
               2.038   data required time                                
              -3.645   data arrival time                                 
-------------------------------------------------------------------------
        0.001  1.608   statistical adjustment                            
               1.608   slack (MET)                                       

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<h3> Critical Timing Paths - Fast Corner - Setup (max) </h3>
<A name='staDetail_74'></A><h4>  </h4>
<h5> Path Id: fc_s0 </h5>
<p> <pre>Startpoint: i_ds_row_pkt_chk.data_enable_RR_DUP_14 (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_ds_row_pkt_chk.i_data_gen.dout_int_0_2_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: max
Logic Delay: 0.170
Net Delay: 1.472
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                     
---------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                     
        1.984  1.984   clock network delay (propagated)                                
        0.000  1.984 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/ck (DFFR)                
        0.036  2.020 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/q                        
    81                 i_ds_row_pkt_chk.i1_i_RR_DUP_14 (net)                           
        0.704  2.724 ^ i_ds_row_pkt_chk.N_725_i_RR_DUP_52/din1 (LUT2)                  
        0.086  2.810 v i_ds_row_pkt_chk.N_725_i_RR_DUP_52/dout                         
    95                 i_ds_row_pkt_chk.N_725_i_0_RR_DUP_52 (net)                      
        0.768  3.578 v i_ds_row_pkt_chk.i_data_gen.dout_int_0_2_/ce (*must_keep* DFFER)
               3.578   data arrival time                                               

        2.004  2.004   clock i_chk_clk (rise edge)                                     
        1.984  3.988   clock network delay (propagated)                                
       -0.045  3.943   clock uncertainty                                               
        0.000  3.943   clock reconvergence pessimism                                   
               3.943 ^ i_ds_row_pkt_chk.i_data_gen.dout_int_0_2_/ck (*must_keep* DFFER)
       -0.048  3.895   library setup time                                              
               3.895   data required time                                              
---------------------------------------------------------------------------------------
               3.895   data required time                                              
              -3.578   data arrival time                                               
---------------------------------------------------------------------------------------
               0.317   slack (MET)                                                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_75'></A><h4>  </h4>
<h5> Path Id: fc_s1 </h5>
<p> <pre>Startpoint: i_ds_row_pkt_chk.data_enable_RR_DUP_14 (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_ds_row_pkt_chk.i_data_gen.dout_int_0_3_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: max
Logic Delay: 0.170
Net Delay: 1.472
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                     
---------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                     
        1.984  1.984   clock network delay (propagated)                                
        0.000  1.984 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/ck (DFFR)                
        0.036  2.020 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/q                        
    81                 i_ds_row_pkt_chk.i1_i_RR_DUP_14 (net)                           
        0.704  2.724 ^ i_ds_row_pkt_chk.N_725_i_RR_DUP_52/din1 (LUT2)                  
        0.086  2.810 v i_ds_row_pkt_chk.N_725_i_RR_DUP_52/dout                         
    95                 i_ds_row_pkt_chk.N_725_i_0_RR_DUP_52 (net)                      
        0.768  3.578 v i_ds_row_pkt_chk.i_data_gen.dout_int_0_3_/ce (*must_keep* DFFER)
               3.578   data arrival time                                               

        2.004  2.004   clock i_chk_clk (rise edge)                                     
        1.984  3.988   clock network delay (propagated)                                
       -0.045  3.943   clock uncertainty                                               
        0.000  3.943   clock reconvergence pessimism                                   
               3.943 ^ i_ds_row_pkt_chk.i_data_gen.dout_int_0_3_/ck (*must_keep* DFFER)
       -0.048  3.895   library setup time                                              
               3.895   data required time                                              
---------------------------------------------------------------------------------------
               3.895   data required time                                              
              -3.578   data arrival time                                               
---------------------------------------------------------------------------------------
               0.317   slack (MET)                                                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_76'></A><h4>  </h4>
<h5> Path Id: fc_s2 </h5>
<p> <pre>Startpoint: i_ds_row_pkt_chk.data_enable_RR_DUP_14 (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_ds_row_pkt_chk.i_data_gen.dout_int_0_4_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: max
Logic Delay: 0.170
Net Delay: 1.472
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                     
---------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                     
        1.984  1.984   clock network delay (propagated)                                
        0.000  1.984 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/ck (DFFR)                
        0.036  2.020 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/q                        
    81                 i_ds_row_pkt_chk.i1_i_RR_DUP_14 (net)                           
        0.704  2.724 ^ i_ds_row_pkt_chk.N_725_i_RR_DUP_52/din1 (LUT2)                  
        0.086  2.810 v i_ds_row_pkt_chk.N_725_i_RR_DUP_52/dout                         
    95                 i_ds_row_pkt_chk.N_725_i_0_RR_DUP_52 (net)                      
        0.768  3.578 v i_ds_row_pkt_chk.i_data_gen.dout_int_0_4_/ce (*must_keep* DFFER)
               3.578   data arrival time                                               

        2.004  2.004   clock i_chk_clk (rise edge)                                     
        1.984  3.988   clock network delay (propagated)                                
       -0.045  3.943   clock uncertainty                                               
        0.000  3.943   clock reconvergence pessimism                                   
               3.943 ^ i_ds_row_pkt_chk.i_data_gen.dout_int_0_4_/ck (*must_keep* DFFER)
       -0.048  3.895   library setup time                                              
               3.895   data required time                                              
---------------------------------------------------------------------------------------
               3.895   data required time                                              
              -3.578   data arrival time                                               
---------------------------------------------------------------------------------------
               0.317   slack (MET)                                                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_77'></A><h4>  </h4>
<h5> Path Id: fc_s3 </h5>
<p> <pre>Startpoint: i_ds_row_pkt_chk.data_enable_RR_DUP_14 (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_ds_row_pkt_chk.i_data_gen.dout_int_0_5_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: max
Logic Delay: 0.170
Net Delay: 1.472
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                     
---------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                     
        1.984  1.984   clock network delay (propagated)                                
        0.000  1.984 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/ck (DFFR)                
        0.036  2.020 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/q                        
    81                 i_ds_row_pkt_chk.i1_i_RR_DUP_14 (net)                           
        0.704  2.724 ^ i_ds_row_pkt_chk.N_725_i_RR_DUP_52/din1 (LUT2)                  
        0.086  2.810 v i_ds_row_pkt_chk.N_725_i_RR_DUP_52/dout                         
    95                 i_ds_row_pkt_chk.N_725_i_0_RR_DUP_52 (net)                      
        0.768  3.578 v i_ds_row_pkt_chk.i_data_gen.dout_int_0_5_/ce (*must_keep* DFFER)
               3.578   data arrival time                                               

        2.004  2.004   clock i_chk_clk (rise edge)                                     
        1.984  3.988   clock network delay (propagated)                                
       -0.045  3.943   clock uncertainty                                               
        0.000  3.943   clock reconvergence pessimism                                   
               3.943 ^ i_ds_row_pkt_chk.i_data_gen.dout_int_0_5_/ck (*must_keep* DFFER)
       -0.048  3.895   library setup time                                              
               3.895   data required time                                              
---------------------------------------------------------------------------------------
               3.895   data required time                                              
              -3.578   data arrival time                                               
---------------------------------------------------------------------------------------
               0.317   slack (MET)                                                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_78'></A><h4>  </h4>
<h5> Path Id: fc_s4 </h5>
<p> <pre>Startpoint: i_ds_row_pkt_chk.data_enable_RR_DUP_14 (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_ds_row_pkt_chk.i_data_gen.dout_int_0_6_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: max
Logic Delay: 0.170
Net Delay: 1.472
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                     
---------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                     
        1.984  1.984   clock network delay (propagated)                                
        0.000  1.984 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/ck (DFFR)                
        0.036  2.020 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/q                        
    81                 i_ds_row_pkt_chk.i1_i_RR_DUP_14 (net)                           
        0.704  2.724 ^ i_ds_row_pkt_chk.N_725_i_RR_DUP_52/din1 (LUT2)                  
        0.086  2.810 v i_ds_row_pkt_chk.N_725_i_RR_DUP_52/dout                         
    95                 i_ds_row_pkt_chk.N_725_i_0_RR_DUP_52 (net)                      
        0.768  3.578 v i_ds_row_pkt_chk.i_data_gen.dout_int_0_6_/ce (*must_keep* DFFER)
               3.578   data arrival time                                               

        2.004  2.004   clock i_chk_clk (rise edge)                                     
        1.984  3.988   clock network delay (propagated)                                
       -0.045  3.943   clock uncertainty                                               
        0.000  3.943   clock reconvergence pessimism                                   
               3.943 ^ i_ds_row_pkt_chk.i_data_gen.dout_int_0_6_/ck (*must_keep* DFFER)
       -0.048  3.895   library setup time                                              
               3.895   data required time                                              
---------------------------------------------------------------------------------------
               3.895   data required time                                              
              -3.578   data arrival time                                               
---------------------------------------------------------------------------------------
               0.317   slack (MET)                                                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_79'></A><h4>  </h4>
<h5> Path Id: fc_s5 </h5>
<p> <pre>Startpoint: i_ds_row_pkt_chk.data_enable_RR_DUP_14 (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_ds_row_pkt_chk.i_data_gen.dout_int_0_7_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: max
Logic Delay: 0.170
Net Delay: 1.472
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                     
---------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                     
        1.984  1.984   clock network delay (propagated)                                
        0.000  1.984 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/ck (DFFR)                
        0.036  2.020 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/q                        
    81                 i_ds_row_pkt_chk.i1_i_RR_DUP_14 (net)                           
        0.704  2.724 ^ i_ds_row_pkt_chk.N_725_i_RR_DUP_52/din1 (LUT2)                  
        0.086  2.810 v i_ds_row_pkt_chk.N_725_i_RR_DUP_52/dout                         
    95                 i_ds_row_pkt_chk.N_725_i_0_RR_DUP_52 (net)                      
        0.768  3.578 v i_ds_row_pkt_chk.i_data_gen.dout_int_0_7_/ce (*must_keep* DFFER)
               3.578   data arrival time                                               

        2.004  2.004   clock i_chk_clk (rise edge)                                     
        1.984  3.988   clock network delay (propagated)                                
       -0.045  3.943   clock uncertainty                                               
        0.000  3.943   clock reconvergence pessimism                                   
               3.943 ^ i_ds_row_pkt_chk.i_data_gen.dout_int_0_7_/ck (*must_keep* DFFER)
       -0.048  3.895   library setup time                                              
               3.895   data required time                                              
---------------------------------------------------------------------------------------
               3.895   data required time                                              
              -3.578   data arrival time                                               
---------------------------------------------------------------------------------------
               0.317   slack (MET)                                                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_80'></A><h4>  </h4>
<h5> Path Id: fc_s6 </h5>
<p> <pre>Startpoint: i_ds_row_pkt_chk.data_enable_RR_DUP_14 (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_ds_row_pkt_chk.i_data_gen.dout_int_100_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: max
Logic Delay: 0.170
Net Delay: 1.472
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                     
---------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                     
        1.984  1.984   clock network delay (propagated)                                
        0.000  1.984 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/ck (DFFR)                
        0.036  2.020 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/q                        
    81                 i_ds_row_pkt_chk.i1_i_RR_DUP_14 (net)                           
        0.704  2.724 ^ i_ds_row_pkt_chk.N_725_i_RR_DUP_51/din1 (LUT2)                  
        0.086  2.810 v i_ds_row_pkt_chk.N_725_i_RR_DUP_51/dout                         
    95                 i_ds_row_pkt_chk.N_725_i_0_RR_DUP_51 (net)                      
        0.768  3.578 v i_ds_row_pkt_chk.i_data_gen.dout_int_100_/ce (*must_keep* DFFER)
               3.578   data arrival time                                               

        2.004  2.004   clock i_chk_clk (rise edge)                                     
        1.984  3.988   clock network delay (propagated)                                
       -0.045  3.943   clock uncertainty                                               
        0.000  3.943   clock reconvergence pessimism                                   
               3.943 ^ i_ds_row_pkt_chk.i_data_gen.dout_int_100_/ck (*must_keep* DFFER)
       -0.048  3.895   library setup time                                              
               3.895   data required time                                              
---------------------------------------------------------------------------------------
               3.895   data required time                                              
              -3.578   data arrival time                                               
---------------------------------------------------------------------------------------
               0.317   slack (MET)                                                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_81'></A><h4>  </h4>
<h5> Path Id: fc_s7 </h5>
<p> <pre>Startpoint: i_ds_row_pkt_chk.data_enable_RR_DUP_14 (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_ds_row_pkt_chk.i_data_gen.dout_int_101_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: max
Logic Delay: 0.170
Net Delay: 1.472
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                     
---------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                     
        1.984  1.984   clock network delay (propagated)                                
        0.000  1.984 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/ck (DFFR)                
        0.036  2.020 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/q                        
    81                 i_ds_row_pkt_chk.i1_i_RR_DUP_14 (net)                           
        0.704  2.724 ^ i_ds_row_pkt_chk.N_725_i_RR_DUP_51/din1 (LUT2)                  
        0.086  2.810 v i_ds_row_pkt_chk.N_725_i_RR_DUP_51/dout                         
    95                 i_ds_row_pkt_chk.N_725_i_0_RR_DUP_51 (net)                      
        0.768  3.578 v i_ds_row_pkt_chk.i_data_gen.dout_int_101_/ce (*must_keep* DFFER)
               3.578   data arrival time                                               

        2.004  2.004   clock i_chk_clk (rise edge)                                     
        1.984  3.988   clock network delay (propagated)                                
       -0.045  3.943   clock uncertainty                                               
        0.000  3.943   clock reconvergence pessimism                                   
               3.943 ^ i_ds_row_pkt_chk.i_data_gen.dout_int_101_/ck (*must_keep* DFFER)
       -0.048  3.895   library setup time                                              
               3.895   data required time                                              
---------------------------------------------------------------------------------------
               3.895   data required time                                              
              -3.578   data arrival time                                               
---------------------------------------------------------------------------------------
               0.317   slack (MET)                                                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_82'></A><h4>  </h4>
<h5> Path Id: fc_s8 </h5>
<p> <pre>Startpoint: i_ds_row_pkt_chk.data_enable_RR_DUP_14 (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_ds_row_pkt_chk.i_data_gen.dout_int_102_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: max
Logic Delay: 0.170
Net Delay: 1.472
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                     
---------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                     
        1.984  1.984   clock network delay (propagated)                                
        0.000  1.984 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/ck (DFFR)                
        0.036  2.020 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/q                        
    81                 i_ds_row_pkt_chk.i1_i_RR_DUP_14 (net)                           
        0.704  2.724 ^ i_ds_row_pkt_chk.N_725_i_RR_DUP_51/din1 (LUT2)                  
        0.086  2.810 v i_ds_row_pkt_chk.N_725_i_RR_DUP_51/dout                         
    95                 i_ds_row_pkt_chk.N_725_i_0_RR_DUP_51 (net)                      
        0.768  3.578 v i_ds_row_pkt_chk.i_data_gen.dout_int_102_/ce (*must_keep* DFFER)
               3.578   data arrival time                                               

        2.004  2.004   clock i_chk_clk (rise edge)                                     
        1.984  3.988   clock network delay (propagated)                                
       -0.045  3.943   clock uncertainty                                               
        0.000  3.943   clock reconvergence pessimism                                   
               3.943 ^ i_ds_row_pkt_chk.i_data_gen.dout_int_102_/ck (*must_keep* DFFER)
       -0.048  3.895   library setup time                                              
               3.895   data required time                                              
---------------------------------------------------------------------------------------
               3.895   data required time                                              
              -3.578   data arrival time                                               
---------------------------------------------------------------------------------------
               0.317   slack (MET)                                                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_83'></A><h4>  </h4>
<h5> Path Id: fc_s9 </h5>
<p> <pre>Startpoint: i_ds_row_pkt_chk.data_enable_RR_DUP_14 (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_ds_row_pkt_chk.i_data_gen.dout_int_103_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: max
Logic Delay: 0.170
Net Delay: 1.472
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                     
---------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                     
        1.984  1.984   clock network delay (propagated)                                
        0.000  1.984 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/ck (DFFR)                
        0.036  2.020 ^ i_ds_row_pkt_chk.data_enable_RR_DUP_14/q                        
    81                 i_ds_row_pkt_chk.i1_i_RR_DUP_14 (net)                           
        0.704  2.724 ^ i_ds_row_pkt_chk.N_725_i_RR_DUP_51/din1 (LUT2)                  
        0.086  2.810 v i_ds_row_pkt_chk.N_725_i_RR_DUP_51/dout                         
    95                 i_ds_row_pkt_chk.N_725_i_0_RR_DUP_51 (net)                      
        0.768  3.578 v i_ds_row_pkt_chk.i_data_gen.dout_int_103_/ce (*must_keep* DFFER)
               3.578   data arrival time                                               

        2.004  2.004   clock i_chk_clk (rise edge)                                     
        1.984  3.988   clock network delay (propagated)                                
       -0.045  3.943   clock uncertainty                                               
        0.000  3.943   clock reconvergence pessimism                                   
               3.943 ^ i_ds_row_pkt_chk.i_data_gen.dout_int_103_/ck (*must_keep* DFFER)
       -0.048  3.895   library setup time                                              
               3.895   data required time                                              
---------------------------------------------------------------------------------------
               3.895   data required time                                              
              -3.578   data arrival time                                               
---------------------------------------------------------------------------------------
               0.317   slack (MET)                                                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_84'></A><h4>  </h4>
<h5> Path Id: fc_s10 </h5>
<p> <pre>Startpoint: i_reg_control_block.reg_addr_ret_55 (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.gb_decode.reg_rd_data_ret (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: max
Logic Delay: 0.421
Net Delay: 2.368
Clock Skew: 0.000
Logic Levels: 5
Fast-connects: 0

Fanout  Delay   Time   Description                                                                  
----------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                  
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_reg_control_block.reg_addr_ret_55/ck (DFFE)                                
        0.036  2.020 ^ i_reg_control_block.reg_addr_ret_55/q                                        
     3                 i_reg_control_block.reg_addr_ret_55_Z (net)                                  
        0.256  2.276 ^ i_reg_control_block.reg_addr_ret_55_RR_FAN_68/din0 (*must_keep* LUT1)        
        0.088  2.364 v i_reg_control_block.reg_addr_ret_55_RR_FAN_68/dout                           
    97                 i_reg_control_block.reg_addr_ret_55_Z_RR_FAN_68 (net)                        
        0.768  3.132 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/din0 (LUT3)                      
        0.087  3.219 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/dout                             
    94                 i_reg_control_block.reg_addr[4]_RR_DUP_75 (net)                              
        0.768  3.987 v i_reg_control_block.gb_decode_l10.axi_master_if.rresp56_13_0_a2_0/din4 (LUT6)
        0.034  4.021 ^ i_reg_control_block.gb_decode_l10.axi_master_if.rresp56_13_0_a2_0/dout       
     4                 i_reg_control_block.N_119 (net)                                              
        0.256  4.277 ^ i_reg_control_block.gb_decode_l1.axi_master_if.bresp12_0_a2_0/din1 (LUT6)    
        0.086  4.363 v i_reg_control_block.gb_decode_l1.axi_master_if.bresp12_0_a2_0/dout           
     2                 i_reg_control_block.N_145 (net)                                              
        0.256  4.619 v i_reg_control_block.gb_decode_l13.axi_master_if.rresp74_0_a2_0/din0 (LUT5)   
        0.087  4.706 v i_reg_control_block.gb_decode_l13.axi_master_if.rresp74_0_a2_0/dout          
     1                 i_reg_control_block.rresp74_0 (net)                                          
        0.064  4.770 v i_reg_control_block.gb_decode.reg_rd_data_ret/d (DFFR)                       
               4.770   data arrival time                                                            

        5.000  5.000   clock i_reg_clk (rise edge)                                                  
        1.984  6.984   clock network delay (propagated)                                             
       -0.064  6.920   clock uncertainty                                                            
        0.000  6.920   clock reconvergence pessimism                                                
               6.920 ^ i_reg_control_block.gb_decode.reg_rd_data_ret/ck (DFFR)                      
       -0.003  6.917   library setup time                                                           
               6.917   data required time                                                           
----------------------------------------------------------------------------------------------------
               6.917   data required time                                                           
              -4.770   data arrival time                                                            
----------------------------------------------------------------------------------------------------
               2.147   slack (MET)                                                                  

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_85'></A><h4>  </h4>
<h5> Path Id: fc_s11 </h5>
<p> <pre>Startpoint: i_reg_control_block.reg_addr_ret_55 (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.gb_decode.reg_rd_data_ret_0 (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: max
Logic Delay: 0.421
Net Delay: 2.368
Clock Skew: 0.000
Logic Levels: 5
Fast-connects: 0

Fanout  Delay   Time   Description                                                                  
----------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                  
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_reg_control_block.reg_addr_ret_55/ck (DFFE)                                
        0.036  2.020 ^ i_reg_control_block.reg_addr_ret_55/q                                        
     3                 i_reg_control_block.reg_addr_ret_55_Z (net)                                  
        0.256  2.276 ^ i_reg_control_block.reg_addr_ret_55_RR_FAN_68/din0 (*must_keep* LUT1)        
        0.088  2.364 v i_reg_control_block.reg_addr_ret_55_RR_FAN_68/dout                           
    97                 i_reg_control_block.reg_addr_ret_55_Z_RR_FAN_68 (net)                        
        0.768  3.132 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/din0 (LUT3)                      
        0.087  3.219 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/dout                             
    94                 i_reg_control_block.reg_addr[4]_RR_DUP_75 (net)                              
        0.768  3.987 v i_reg_control_block.gb_decode_l10.axi_master_if.rresp56_13_0_a2_0/din4 (LUT6)
        0.034  4.021 ^ i_reg_control_block.gb_decode_l10.axi_master_if.rresp56_13_0_a2_0/dout       
     4                 i_reg_control_block.N_119 (net)                                              
        0.256  4.277 ^ i_reg_control_block.gb_decode_l1.axi_master_if.bresp12_0_a2_0/din1 (LUT6)    
        0.086  4.363 v i_reg_control_block.gb_decode_l1.axi_master_if.bresp12_0_a2_0/dout           
     2                 i_reg_control_block.N_145 (net)                                              
        0.256  4.619 v i_reg_control_block.gb_decode_l11.axi_master_if.rresp62_0_a2_0/din0 (LUT5)   
        0.087  4.706 v i_reg_control_block.gb_decode_l11.axi_master_if.rresp62_0_a2_0/dout          
     1                 i_reg_control_block.rresp62_0 (net)                                          
        0.064  4.770 v i_reg_control_block.gb_decode.reg_rd_data_ret_0/d (DFFR)                     
               4.770   data arrival time                                                            

        5.000  5.000   clock i_reg_clk (rise edge)                                                  
        1.984  6.984   clock network delay (propagated)                                             
       -0.064  6.920   clock uncertainty                                                            
        0.000  6.920   clock reconvergence pessimism                                                
               6.920 ^ i_reg_control_block.gb_decode.reg_rd_data_ret_0/ck (DFFR)                    
       -0.003  6.917   library setup time                                                           
               6.917   data required time                                                           
----------------------------------------------------------------------------------------------------
               6.917   data required time                                                           
              -4.770   data arrival time                                                            
----------------------------------------------------------------------------------------------------
               2.147   slack (MET)                                                                  

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_86'></A><h4>  </h4>
<h5> Path Id: fc_s12 </h5>
<p> <pre>Startpoint: i_reg_control_block.reg_addr_ret_55 (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: max
Logic Delay: 0.317
Net Delay: 2.432
Clock Skew: 0.000
Logic Levels: 4
Fast-connects: 0

Fanout  Delay   Time   Description                                                                           Placement
---------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                          
        1.984  1.984   clock network delay (propagated)                                                     
        0.000  1.984 ^ i_reg_control_block.reg_addr_ret_55/ck (DFFE)                                        
        0.036  2.020 ^ i_reg_control_block.reg_addr_ret_55/q                                                
     3                 i_reg_control_block.reg_addr_ret_55_Z (net)                                          
        0.256  2.276 ^ i_reg_control_block.reg_addr_ret_55_RR_FAN_68/din0 (*must_keep* LUT1)                
        0.088  2.364 v i_reg_control_block.reg_addr_ret_55_RR_FAN_68/dout                                   
    97                 i_reg_control_block.reg_addr_ret_55_Z_RR_FAN_68 (net)                                
        0.768  3.132 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/din0 (LUT3)                              
        0.087  3.219 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/dout                                     
    94                 i_reg_control_block.reg_addr[4]_RR_DUP_75 (net)                                      
        0.768  3.987 v i_reg_control_block.axi_master_if.rdata78/din4 (LUT6)                                
        0.034  4.021 ^ i_reg_control_block.axi_master_if.rdata78/dout                                       
    32                 i_reg_control_block.rdata78 (net)                                                    
        0.512  4.533 ^ i_reg_control_block.axi_master_if_rdata_12_198_/din0 (LUT6)                          
        0.087  4.620 v i_reg_control_block.axi_master_if_rdata_12_198_/dout                                 
     1                 i_reg_control_block.rdata[198] (net)                                                 
        0.128  4.748 v i_reg_control_block.i_axi_master.i_axi_master/rdata[198] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               4.748   data arrival time                                                                    

        5.000  5.000   clock i_reg_clk (rise edge)                                                          
        1.984  6.984   clock network delay (propagated)                                                     
       -0.064  6.920   clock uncertainty                                                                    
        0.000  6.920   clock reconvergence pessimism                                                        
               6.920 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)        x_core.NOC[5][5].logic.noc.nap_m
        0.015  6.935   library setup time                                                                   
               6.935   data required time                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
               6.935   data required time                                                                   
              -4.748   data arrival time                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------
               2.187   slack (MET)                                                                          

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_87'></A><h4>  </h4>
<h5> Path Id: fc_s13 </h5>
<p> <pre>Startpoint: i_reg_control_block.reg_addr_ret_55 (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: max
Logic Delay: 0.296
Net Delay: 2.432
Clock Skew: 0.000
Logic Levels: 4
Fast-connects: 0

Fanout  Delay   Time   Description                                                                           Placement
---------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                          
        1.984  1.984   clock network delay (propagated)                                                     
        0.000  1.984 ^ i_reg_control_block.reg_addr_ret_55/ck (DFFE)                                        
        0.036  2.020 ^ i_reg_control_block.reg_addr_ret_55/q                                                
     3                 i_reg_control_block.reg_addr_ret_55_Z (net)                                          
        0.256  2.276 ^ i_reg_control_block.reg_addr_ret_55_RR_FAN_68/din0 (*must_keep* LUT1)                
        0.088  2.364 v i_reg_control_block.reg_addr_ret_55_RR_FAN_68/dout                                   
    97                 i_reg_control_block.reg_addr_ret_55_Z_RR_FAN_68 (net)                                
        0.768  3.132 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/din0 (LUT3)                              
        0.087  3.219 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/dout                                     
    94                 i_reg_control_block.reg_addr[4]_RR_DUP_75 (net)                                      
        0.768  3.987 v i_reg_control_block.axi_master_if.rdata78/din4 (LUT6)                                
        0.034  4.021 ^ i_reg_control_block.axi_master_if.rdata78/dout                                       
    32                 i_reg_control_block.rdata78 (net)                                                    
        0.512  4.533 ^ i_reg_control_block.axi_master_if_rdata_12_202_/din0 (LUT6)                          
        0.087  4.620 v i_reg_control_block.axi_master_if_rdata_12_202_/dout                                 
     1                 i_reg_control_block.rdata[202] (net)                                                 
        0.128  4.748 v i_reg_control_block.i_axi_master.i_axi_master/rdata[202] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               4.748   data arrival time                                                                    

        5.000  5.000   clock i_reg_clk (rise edge)                                                          
        1.984  6.984   clock network delay (propagated)                                                     
       -0.064  6.920   clock uncertainty                                                                    
        0.000  6.920   clock reconvergence pessimism                                                        
               6.920 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)        x_core.NOC[5][5].logic.noc.nap_m
        0.036  6.956   library setup time                                                                   
               6.956   data required time                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
               6.956   data required time                                                                   
              -4.748   data arrival time                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------
               2.208   slack (MET)                                                                          

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_88'></A><h4>  </h4>
<h5> Path Id: fc_s14 </h5>
<p> <pre>Startpoint: i_reg_control_block.reg_addr_ret_55 (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: max
Logic Delay: 0.294
Net Delay: 2.432
Clock Skew: 0.000
Logic Levels: 4
Fast-connects: 0

Fanout  Delay   Time   Description                                                                           Placement
---------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                          
        1.984  1.984   clock network delay (propagated)                                                     
        0.000  1.984 ^ i_reg_control_block.reg_addr_ret_55/ck (DFFE)                                        
        0.036  2.020 ^ i_reg_control_block.reg_addr_ret_55/q                                                
     3                 i_reg_control_block.reg_addr_ret_55_Z (net)                                          
        0.256  2.276 ^ i_reg_control_block.reg_addr_ret_55_RR_FAN_68/din0 (*must_keep* LUT1)                
        0.088  2.364 v i_reg_control_block.reg_addr_ret_55_RR_FAN_68/dout                                   
    97                 i_reg_control_block.reg_addr_ret_55_Z_RR_FAN_68 (net)                                
        0.768  3.132 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/din0 (LUT3)                              
        0.087  3.219 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/dout                                     
    94                 i_reg_control_block.reg_addr[4]_RR_DUP_75 (net)                                      
        0.768  3.987 v i_reg_control_block.axi_master_if.rdata78/din4 (LUT6)                                
        0.034  4.021 ^ i_reg_control_block.axi_master_if.rdata78/dout                                       
    32                 i_reg_control_block.rdata78 (net)                                                    
        0.512  4.533 ^ i_reg_control_block.axi_master_if_rdata_12_193_/din0 (LUT2)                          
        0.087  4.620 v i_reg_control_block.axi_master_if_rdata_12_193_/dout                                 
     1                 i_reg_control_block.rdata[193] (net)                                                 
        0.128  4.748 v i_reg_control_block.i_axi_master.i_axi_master/rdata[193] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               4.748   data arrival time                                                                    

        5.000  5.000   clock i_reg_clk (rise edge)                                                          
        1.984  6.984   clock network delay (propagated)                                                     
       -0.064  6.920   clock uncertainty                                                                    
        0.000  6.920   clock reconvergence pessimism                                                        
               6.920 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)        x_core.NOC[5][5].logic.noc.nap_m
        0.038  6.958   library setup time                                                                   
               6.958   data required time                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
               6.958   data required time                                                                   
              -4.748   data arrival time                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------
       -0.001  2.209   statistical adjustment                                                               
               2.209   slack (MET)                                                                          

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_89'></A><h4>  </h4>
<h5> Path Id: fc_s15 </h5>
<p> <pre>Startpoint: i_reg_control_block.reg_addr_ret_55 (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: max
Logic Delay: 0.293
Net Delay: 2.432
Clock Skew: 0.000
Logic Levels: 4
Fast-connects: 0

Fanout  Delay   Time   Description                                                                           Placement
---------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                          
        1.984  1.984   clock network delay (propagated)                                                     
        0.000  1.984 ^ i_reg_control_block.reg_addr_ret_55/ck (DFFE)                                        
        0.036  2.020 ^ i_reg_control_block.reg_addr_ret_55/q                                                
     3                 i_reg_control_block.reg_addr_ret_55_Z (net)                                          
        0.256  2.276 ^ i_reg_control_block.reg_addr_ret_55_RR_FAN_68/din0 (*must_keep* LUT1)                
        0.088  2.364 v i_reg_control_block.reg_addr_ret_55_RR_FAN_68/dout                                   
    97                 i_reg_control_block.reg_addr_ret_55_Z_RR_FAN_68 (net)                                
        0.768  3.132 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/din0 (LUT3)                              
        0.087  3.219 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/dout                                     
    94                 i_reg_control_block.reg_addr[4]_RR_DUP_75 (net)                                      
        0.768  3.987 v i_reg_control_block.axi_master_if.rdata78/din4 (LUT6)                                
        0.034  4.021 ^ i_reg_control_block.axi_master_if.rdata78/dout                                       
    32                 i_reg_control_block.rdata78 (net)                                                    
        0.512  4.533 ^ i_reg_control_block.axi_master_if_rdata_12_192_/din0 (LUT2)                          
        0.087  4.620 v i_reg_control_block.axi_master_if_rdata_12_192_/dout                                 
     1                 i_reg_control_block.rdata[192] (net)                                                 
        0.128  4.748 v i_reg_control_block.i_axi_master.i_axi_master/rdata[192] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               4.748   data arrival time                                                                    

        5.000  5.000   clock i_reg_clk (rise edge)                                                          
        1.984  6.984   clock network delay (propagated)                                                     
       -0.064  6.920   clock uncertainty                                                                    
        0.000  6.920   clock reconvergence pessimism                                                        
               6.920 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)        x_core.NOC[5][5].logic.noc.nap_m
        0.039  6.959   library setup time                                                                   
               6.959   data required time                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
               6.959   data required time                                                                   
              -4.748   data arrival time                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------
       -0.001  2.210   statistical adjustment                                                               
               2.210   slack (MET)                                                                          

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_90'></A><h4>  </h4>
<h5> Path Id: fc_s16 </h5>
<p> <pre>Startpoint: i_reg_control_block.reg_addr_ret_55 (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: max
Logic Delay: 0.289
Net Delay: 2.432
Clock Skew: 0.000
Logic Levels: 4
Fast-connects: 0

Fanout  Delay   Time   Description                                                                           Placement
---------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                          
        1.984  1.984   clock network delay (propagated)                                                     
        0.000  1.984 ^ i_reg_control_block.reg_addr_ret_55/ck (DFFE)                                        
        0.036  2.020 ^ i_reg_control_block.reg_addr_ret_55/q                                                
     3                 i_reg_control_block.reg_addr_ret_55_Z (net)                                          
        0.256  2.276 ^ i_reg_control_block.reg_addr_ret_55_RR_FAN_68/din0 (*must_keep* LUT1)                
        0.088  2.364 v i_reg_control_block.reg_addr_ret_55_RR_FAN_68/dout                                   
    97                 i_reg_control_block.reg_addr_ret_55_Z_RR_FAN_68 (net)                                
        0.768  3.132 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/din0 (LUT3)                              
        0.087  3.219 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/dout                                     
    94                 i_reg_control_block.reg_addr[4]_RR_DUP_75 (net)                                      
        0.768  3.987 v i_reg_control_block.axi_master_if.rdata78/din4 (LUT6)                                
        0.034  4.021 ^ i_reg_control_block.axi_master_if.rdata78/dout                                       
    32                 i_reg_control_block.rdata78 (net)                                                    
        0.512  4.533 ^ i_reg_control_block.axi_master_if_rdata_12_194_/din0 (LUT2)                          
        0.087  4.620 v i_reg_control_block.axi_master_if_rdata_12_194_/dout                                 
     1                 i_reg_control_block.rdata[194] (net)                                                 
        0.128  4.748 v i_reg_control_block.i_axi_master.i_axi_master/rdata[194] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               4.748   data arrival time                                                                    

        5.000  5.000   clock i_reg_clk (rise edge)                                                          
        1.984  6.984   clock network delay (propagated)                                                     
       -0.064  6.920   clock uncertainty                                                                    
        0.000  6.920   clock reconvergence pessimism                                                        
               6.920 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)        x_core.NOC[5][5].logic.noc.nap_m
        0.043  6.963   library setup time                                                                   
               6.963   data required time                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
               6.963   data required time                                                                   
              -4.748   data arrival time                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------
               2.215   slack (MET)                                                                          

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_91'></A><h4>  </h4>
<h5> Path Id: fc_s17 </h5>
<p> <pre>Startpoint: i_reg_control_block.reg_addr_ret_55 (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: max
Logic Delay: 0.289
Net Delay: 2.432
Clock Skew: 0.000
Logic Levels: 4
Fast-connects: 0

Fanout  Delay   Time   Description                                                                           Placement
---------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                          
        1.984  1.984   clock network delay (propagated)                                                     
        0.000  1.984 ^ i_reg_control_block.reg_addr_ret_55/ck (DFFE)                                        
        0.036  2.020 ^ i_reg_control_block.reg_addr_ret_55/q                                                
     3                 i_reg_control_block.reg_addr_ret_55_Z (net)                                          
        0.256  2.276 ^ i_reg_control_block.reg_addr_ret_55_RR_FAN_68/din0 (*must_keep* LUT1)                
        0.088  2.364 v i_reg_control_block.reg_addr_ret_55_RR_FAN_68/dout                                   
    97                 i_reg_control_block.reg_addr_ret_55_Z_RR_FAN_68 (net)                                
        0.768  3.132 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/din0 (LUT3)                              
        0.087  3.219 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/dout                                     
    94                 i_reg_control_block.reg_addr[4]_RR_DUP_75 (net)                                      
        0.768  3.987 v i_reg_control_block.axi_master_if.rdata77/din4 (LUT6)                                
        0.034  4.021 ^ i_reg_control_block.axi_master_if.rdata77/dout                                       
    32                 i_reg_control_block.rdata77 (net)                                                    
        0.512  4.533 ^ i_reg_control_block.axi_master_if_rdata_12_190_/din0 (LUT2)                          
        0.087  4.620 v i_reg_control_block.axi_master_if_rdata_12_190_/dout                                 
     1                 i_reg_control_block.rdata[190] (net)                                                 
        0.128  4.748 v i_reg_control_block.i_axi_master.i_axi_master/rdata[190] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               4.748   data arrival time                                                                    

        5.000  5.000   clock i_reg_clk (rise edge)                                                          
        1.984  6.984   clock network delay (propagated)                                                     
       -0.064  6.920   clock uncertainty                                                                    
        0.000  6.920   clock reconvergence pessimism                                                        
               6.920 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)        x_core.NOC[5][5].logic.noc.nap_m
        0.043  6.963   library setup time                                                                   
               6.963   data required time                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
               6.963   data required time                                                                   
              -4.748   data arrival time                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------
               2.215   slack (MET)                                                                          

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_92'></A><h4>  </h4>
<h5> Path Id: fc_s18 </h5>
<p> <pre>Startpoint: i_reg_control_block.reg_addr_ret_55 (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: max
Logic Delay: 0.288
Net Delay: 2.432
Clock Skew: 0.000
Logic Levels: 4
Fast-connects: 0

Fanout  Delay   Time   Description                                                                           Placement
---------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                          
        1.984  1.984   clock network delay (propagated)                                                     
        0.000  1.984 ^ i_reg_control_block.reg_addr_ret_55/ck (DFFE)                                        
        0.036  2.020 ^ i_reg_control_block.reg_addr_ret_55/q                                                
     3                 i_reg_control_block.reg_addr_ret_55_Z (net)                                          
        0.256  2.276 ^ i_reg_control_block.reg_addr_ret_55_RR_FAN_68/din0 (*must_keep* LUT1)                
        0.088  2.364 v i_reg_control_block.reg_addr_ret_55_RR_FAN_68/dout                                   
    97                 i_reg_control_block.reg_addr_ret_55_Z_RR_FAN_68 (net)                                
        0.768  3.132 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/din0 (LUT3)                              
        0.087  3.219 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/dout                                     
    94                 i_reg_control_block.reg_addr[4]_RR_DUP_75 (net)                                      
        0.768  3.987 v i_reg_control_block.axi_master_if.rdata78/din4 (LUT6)                                
        0.034  4.021 ^ i_reg_control_block.axi_master_if.rdata78/dout                                       
    32                 i_reg_control_block.rdata78 (net)                                                    
        0.512  4.533 ^ i_reg_control_block.axi_master_if_rdata_12_195_/din0 (LUT2)                          
        0.087  4.620 v i_reg_control_block.axi_master_if_rdata_12_195_/dout                                 
     1                 i_reg_control_block.rdata[195] (net)                                                 
        0.128  4.748 v i_reg_control_block.i_axi_master.i_axi_master/rdata[195] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               4.748   data arrival time                                                                    

        5.000  5.000   clock i_reg_clk (rise edge)                                                          
        1.984  6.984   clock network delay (propagated)                                                     
       -0.064  6.920   clock uncertainty                                                                    
        0.000  6.920   clock reconvergence pessimism                                                        
               6.920 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)        x_core.NOC[5][5].logic.noc.nap_m
        0.044  6.964   library setup time                                                                   
               6.964   data required time                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
               6.964   data required time                                                                   
              -4.748   data arrival time                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------
       -0.001  2.215   statistical adjustment                                                               
               2.215   slack (MET)                                                                          

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_93'></A><h4>  </h4>
<h5> Path Id: fc_s19 </h5>
<p> <pre>Startpoint: i_reg_control_block.reg_addr_ret_55 (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.i_axi_master.i_axi_master (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: max
Logic Delay: 0.287
Net Delay: 2.432
Clock Skew: 0.000
Logic Levels: 4
Fast-connects: 0

Fanout  Delay   Time   Description                                                                           Placement
---------------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                          
        1.984  1.984   clock network delay (propagated)                                                     
        0.000  1.984 ^ i_reg_control_block.reg_addr_ret_55/ck (DFFE)                                        
        0.036  2.020 ^ i_reg_control_block.reg_addr_ret_55/q                                                
     3                 i_reg_control_block.reg_addr_ret_55_Z (net)                                          
        0.256  2.276 ^ i_reg_control_block.reg_addr_ret_55_RR_FAN_68/din0 (*must_keep* LUT1)                
        0.088  2.364 v i_reg_control_block.reg_addr_ret_55_RR_FAN_68/dout                                   
    97                 i_reg_control_block.reg_addr_ret_55_Z_RR_FAN_68 (net)                                
        0.768  3.132 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/din0 (LUT3)                              
        0.087  3.219 v i_reg_control_block.reg_addr_6_4__RR_DUP_75/dout                                     
    94                 i_reg_control_block.reg_addr[4]_RR_DUP_75 (net)                                      
        0.768  3.987 v i_reg_control_block.axi_master_if.rdata77/din4 (LUT6)                                
        0.034  4.021 ^ i_reg_control_block.axi_master_if.rdata77/dout                                       
    32                 i_reg_control_block.rdata77 (net)                                                    
        0.512  4.533 ^ i_reg_control_block.axi_master_if_rdata_12_191_/din0 (LUT2)                          
        0.087  4.620 v i_reg_control_block.axi_master_if_rdata_12_191_/dout                                 
     1                 i_reg_control_block.rdata[191] (net)                                                 
        0.128  4.748 v i_reg_control_block.i_axi_master.i_axi_master/rdata[191] (*must_keep* NAP_AXI_MASTER) x_core.NOC[5][5].logic.noc.nap_m
               4.748   data arrival time                                                                    

        5.000  5.000   clock i_reg_clk (rise edge)                                                          
        1.984  6.984   clock network delay (propagated)                                                     
       -0.064  6.920   clock uncertainty                                                                    
        0.000  6.920   clock reconvergence pessimism                                                        
               6.920 ^ i_reg_control_block.i_axi_master.i_axi_master/clk (*must_keep* NAP_AXI_MASTER)        x_core.NOC[5][5].logic.noc.nap_m
        0.045  6.965   library setup time                                                                   
               6.965   data required time                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------
               6.965   data required time                                                                   
              -4.748   data arrival time                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------
       -0.001  2.216   statistical adjustment                                                               
               2.216   slack (MET)                                                                          

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_94'></A><h4>  </h4>
<h5> Path Id: fc_s20 </h5>
<p> <pre>Startpoint: i_axi_bram_rsp.i_axi_master_nap.i_axi_master (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_bram_rsp.xact_r_dout_d1_100_ (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: max
Logic Delay: 0.373
Net Delay: 1.984
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                   Placement
-------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                                 
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_axi_bram_rsp.i_axi_master_nap.i_axi_master/clk (*must_keep* NAP_AXI_MASTER) x_core.NOC[9][8].logic.noc.nap_m
        0.237  2.221 v i_axi_bram_rsp.i_axi_master_nap.i_axi_master/rready                          
   287                 i_axi_bram_rsp.axi_if_mas.rreadykeep (net)                                   
        1.216  3.437 v i_axi_bram_rsp.N_14_i_RR_DUP_9/din0 (LUT6)                                   
        0.088  3.525 v i_axi_bram_rsp.N_14_i_RR_DUP_9/dout                                          
    95                 i_axi_bram_rsp.N_14_i_0_RR_DUP_9 (net)                                       
        0.768  4.293 v i_axi_bram_rsp.xact_r_dout_d1_100_/ce (DFFE)                                 
               4.293   data arrival time                                                            

        2.000  2.000   clock i_send_clk (rise edge)                                                 
        1.984  3.984   clock network delay (propagated)                                             
       -0.045  3.939   clock uncertainty                                                            
        0.000  3.939   clock reconvergence pessimism                                                
               3.939 ^ i_axi_bram_rsp.xact_r_dout_d1_100_/ck (DFFE)                                 
       -0.048  3.891   library setup time                                                           
               3.891   data required time                                                           
-------------------------------------------------------------------------------------------------------------------------------------
               3.891   data required time                                                           
              -4.293   data arrival time                                                            
-------------------------------------------------------------------------------------------------------------------------------------
        0.001 -0.401   statistical adjustment                                                       
              -0.401   slack (VIOLATED)                                                             

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_95'></A><h4>  </h4>
<h5> Path Id: fc_s21 </h5>
<p> <pre>Startpoint: i_axi_bram_rsp.i_axi_master_nap.i_axi_master (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_bram_rsp.xact_r_dout_d1_101_ (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: max
Logic Delay: 0.373
Net Delay: 1.984
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                   Placement
-------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                                 
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_axi_bram_rsp.i_axi_master_nap.i_axi_master/clk (*must_keep* NAP_AXI_MASTER) x_core.NOC[9][8].logic.noc.nap_m
        0.237  2.221 v i_axi_bram_rsp.i_axi_master_nap.i_axi_master/rready                          
   287                 i_axi_bram_rsp.axi_if_mas.rreadykeep (net)                                   
        1.216  3.437 v i_axi_bram_rsp.N_14_i_RR_DUP_9/din0 (LUT6)                                   
        0.088  3.525 v i_axi_bram_rsp.N_14_i_RR_DUP_9/dout                                          
    95                 i_axi_bram_rsp.N_14_i_0_RR_DUP_9 (net)                                       
        0.768  4.293 v i_axi_bram_rsp.xact_r_dout_d1_101_/ce (DFFE)                                 
               4.293   data arrival time                                                            

        2.000  2.000   clock i_send_clk (rise edge)                                                 
        1.984  3.984   clock network delay (propagated)                                             
       -0.045  3.939   clock uncertainty                                                            
        0.000  3.939   clock reconvergence pessimism                                                
               3.939 ^ i_axi_bram_rsp.xact_r_dout_d1_101_/ck (DFFE)                                 
       -0.048  3.891   library setup time                                                           
               3.891   data required time                                                           
-------------------------------------------------------------------------------------------------------------------------------------
               3.891   data required time                                                           
              -4.293   data arrival time                                                            
-------------------------------------------------------------------------------------------------------------------------------------
        0.001 -0.401   statistical adjustment                                                       
              -0.401   slack (VIOLATED)                                                             

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_96'></A><h4>  </h4>
<h5> Path Id: fc_s22 </h5>
<p> <pre>Startpoint: i_axi_bram_rsp.i_axi_master_nap.i_axi_master (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_bram_rsp.xact_r_dout_d1_102_ (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: max
Logic Delay: 0.373
Net Delay: 1.984
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                   Placement
-------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                                 
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_axi_bram_rsp.i_axi_master_nap.i_axi_master/clk (*must_keep* NAP_AXI_MASTER) x_core.NOC[9][8].logic.noc.nap_m
        0.237  2.221 v i_axi_bram_rsp.i_axi_master_nap.i_axi_master/rready                          
   287                 i_axi_bram_rsp.axi_if_mas.rreadykeep (net)                                   
        1.216  3.437 v i_axi_bram_rsp.N_14_i_RR_DUP_9/din0 (LUT6)                                   
        0.088  3.525 v i_axi_bram_rsp.N_14_i_RR_DUP_9/dout                                          
    95                 i_axi_bram_rsp.N_14_i_0_RR_DUP_9 (net)                                       
        0.768  4.293 v i_axi_bram_rsp.xact_r_dout_d1_102_/ce (DFFE)                                 
               4.293   data arrival time                                                            

        2.000  2.000   clock i_send_clk (rise edge)                                                 
        1.984  3.984   clock network delay (propagated)                                             
       -0.045  3.939   clock uncertainty                                                            
        0.000  3.939   clock reconvergence pessimism                                                
               3.939 ^ i_axi_bram_rsp.xact_r_dout_d1_102_/ck (DFFE)                                 
       -0.048  3.891   library setup time                                                           
               3.891   data required time                                                           
-------------------------------------------------------------------------------------------------------------------------------------
               3.891   data required time                                                           
              -4.293   data arrival time                                                            
-------------------------------------------------------------------------------------------------------------------------------------
        0.001 -0.401   statistical adjustment                                                       
              -0.401   slack (VIOLATED)                                                             

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_97'></A><h4>  </h4>
<h5> Path Id: fc_s23 </h5>
<p> <pre>Startpoint: i_axi_bram_rsp.i_axi_master_nap.i_axi_master (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_bram_rsp.xact_r_dout_d1_103_ (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: max
Logic Delay: 0.373
Net Delay: 1.984
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                   Placement
-------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                                 
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_axi_bram_rsp.i_axi_master_nap.i_axi_master/clk (*must_keep* NAP_AXI_MASTER) x_core.NOC[9][8].logic.noc.nap_m
        0.237  2.221 v i_axi_bram_rsp.i_axi_master_nap.i_axi_master/rready                          
   287                 i_axi_bram_rsp.axi_if_mas.rreadykeep (net)                                   
        1.216  3.437 v i_axi_bram_rsp.N_14_i_RR_DUP_9/din0 (LUT6)                                   
        0.088  3.525 v i_axi_bram_rsp.N_14_i_RR_DUP_9/dout                                          
    95                 i_axi_bram_rsp.N_14_i_0_RR_DUP_9 (net)                                       
        0.768  4.293 v i_axi_bram_rsp.xact_r_dout_d1_103_/ce (DFFE)                                 
               4.293   data arrival time                                                            

        2.000  2.000   clock i_send_clk (rise edge)                                                 
        1.984  3.984   clock network delay (propagated)                                             
       -0.045  3.939   clock uncertainty                                                            
        0.000  3.939   clock reconvergence pessimism                                                
               3.939 ^ i_axi_bram_rsp.xact_r_dout_d1_103_/ck (DFFE)                                 
       -0.048  3.891   library setup time                                                           
               3.891   data required time                                                           
-------------------------------------------------------------------------------------------------------------------------------------
               3.891   data required time                                                           
              -4.293   data arrival time                                                            
-------------------------------------------------------------------------------------------------------------------------------------
        0.001 -0.401   statistical adjustment                                                       
              -0.401   slack (VIOLATED)                                                             

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_98'></A><h4>  </h4>
<h5> Path Id: fc_s24 </h5>
<p> <pre>Startpoint: i_axi_bram_rsp.i_axi_master_nap.i_axi_master (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_bram_rsp.xact_r_dout_d1_104_ (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: max
Logic Delay: 0.373
Net Delay: 1.984
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                   Placement
-------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                                 
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_axi_bram_rsp.i_axi_master_nap.i_axi_master/clk (*must_keep* NAP_AXI_MASTER) x_core.NOC[9][8].logic.noc.nap_m
        0.237  2.221 v i_axi_bram_rsp.i_axi_master_nap.i_axi_master/rready                          
   287                 i_axi_bram_rsp.axi_if_mas.rreadykeep (net)                                   
        1.216  3.437 v i_axi_bram_rsp.N_14_i_RR_DUP_9/din0 (LUT6)                                   
        0.088  3.525 v i_axi_bram_rsp.N_14_i_RR_DUP_9/dout                                          
    95                 i_axi_bram_rsp.N_14_i_0_RR_DUP_9 (net)                                       
        0.768  4.293 v i_axi_bram_rsp.xact_r_dout_d1_104_/ce (DFFE)                                 
               4.293   data arrival time                                                            

        2.000  2.000   clock i_send_clk (rise edge)                                                 
        1.984  3.984   clock network delay (propagated)                                             
       -0.045  3.939   clock uncertainty                                                            
        0.000  3.939   clock reconvergence pessimism                                                
               3.939 ^ i_axi_bram_rsp.xact_r_dout_d1_104_/ck (DFFE)                                 
       -0.048  3.891   library setup time                                                           
               3.891   data required time                                                           
-------------------------------------------------------------------------------------------------------------------------------------
               3.891   data required time                                                           
              -4.293   data arrival time                                                            
-------------------------------------------------------------------------------------------------------------------------------------
        0.001 -0.401   statistical adjustment                                                       
              -0.401   slack (VIOLATED)                                                             

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_99'></A><h4>  </h4>
<h5> Path Id: fc_s25 </h5>
<p> <pre>Startpoint: i_axi_bram_rsp.i_axi_master_nap.i_axi_master (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_bram_rsp.xact_r_dout_d1_105_ (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: max
Logic Delay: 0.373
Net Delay: 1.984
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                   Placement
-------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                                 
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_axi_bram_rsp.i_axi_master_nap.i_axi_master/clk (*must_keep* NAP_AXI_MASTER) x_core.NOC[9][8].logic.noc.nap_m
        0.237  2.221 v i_axi_bram_rsp.i_axi_master_nap.i_axi_master/rready                          
   287                 i_axi_bram_rsp.axi_if_mas.rreadykeep (net)                                   
        1.216  3.437 v i_axi_bram_rsp.N_14_i_RR_DUP_9/din0 (LUT6)                                   
        0.088  3.525 v i_axi_bram_rsp.N_14_i_RR_DUP_9/dout                                          
    95                 i_axi_bram_rsp.N_14_i_0_RR_DUP_9 (net)                                       
        0.768  4.293 v i_axi_bram_rsp.xact_r_dout_d1_105_/ce (DFFE)                                 
               4.293   data arrival time                                                            

        2.000  2.000   clock i_send_clk (rise edge)                                                 
        1.984  3.984   clock network delay (propagated)                                             
       -0.045  3.939   clock uncertainty                                                            
        0.000  3.939   clock reconvergence pessimism                                                
               3.939 ^ i_axi_bram_rsp.xact_r_dout_d1_105_/ck (DFFE)                                 
       -0.048  3.891   library setup time                                                           
               3.891   data required time                                                           
-------------------------------------------------------------------------------------------------------------------------------------
               3.891   data required time                                                           
              -4.293   data arrival time                                                            
-------------------------------------------------------------------------------------------------------------------------------------
        0.001 -0.401   statistical adjustment                                                       
              -0.401   slack (VIOLATED)                                                             

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_100'></A><h4>  </h4>
<h5> Path Id: fc_s26 </h5>
<p> <pre>Startpoint: i_axi_bram_rsp.i_axi_master_nap.i_axi_master (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_bram_rsp.xact_r_dout_d1_106_ (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: max
Logic Delay: 0.373
Net Delay: 1.984
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                   Placement
-------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                                 
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_axi_bram_rsp.i_axi_master_nap.i_axi_master/clk (*must_keep* NAP_AXI_MASTER) x_core.NOC[9][8].logic.noc.nap_m
        0.237  2.221 v i_axi_bram_rsp.i_axi_master_nap.i_axi_master/rready                          
   287                 i_axi_bram_rsp.axi_if_mas.rreadykeep (net)                                   
        1.216  3.437 v i_axi_bram_rsp.N_14_i_RR_DUP_9/din0 (LUT6)                                   
        0.088  3.525 v i_axi_bram_rsp.N_14_i_RR_DUP_9/dout                                          
    95                 i_axi_bram_rsp.N_14_i_0_RR_DUP_9 (net)                                       
        0.768  4.293 v i_axi_bram_rsp.xact_r_dout_d1_106_/ce (DFFE)                                 
               4.293   data arrival time                                                            

        2.000  2.000   clock i_send_clk (rise edge)                                                 
        1.984  3.984   clock network delay (propagated)                                             
       -0.045  3.939   clock uncertainty                                                            
        0.000  3.939   clock reconvergence pessimism                                                
               3.939 ^ i_axi_bram_rsp.xact_r_dout_d1_106_/ck (DFFE)                                 
       -0.048  3.891   library setup time                                                           
               3.891   data required time                                                           
-------------------------------------------------------------------------------------------------------------------------------------
               3.891   data required time                                                           
              -4.293   data arrival time                                                            
-------------------------------------------------------------------------------------------------------------------------------------
        0.001 -0.401   statistical adjustment                                                       
              -0.401   slack (VIOLATED)                                                             

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_101'></A><h4>  </h4>
<h5> Path Id: fc_s27 </h5>
<p> <pre>Startpoint: i_axi_bram_rsp.i_axi_master_nap.i_axi_master (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_bram_rsp.xact_r_dout_d1_107_ (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: max
Logic Delay: 0.373
Net Delay: 1.984
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                   Placement
-------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                                 
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_axi_bram_rsp.i_axi_master_nap.i_axi_master/clk (*must_keep* NAP_AXI_MASTER) x_core.NOC[9][8].logic.noc.nap_m
        0.237  2.221 v i_axi_bram_rsp.i_axi_master_nap.i_axi_master/rready                          
   287                 i_axi_bram_rsp.axi_if_mas.rreadykeep (net)                                   
        1.216  3.437 v i_axi_bram_rsp.N_14_i_RR_DUP_9/din0 (LUT6)                                   
        0.088  3.525 v i_axi_bram_rsp.N_14_i_RR_DUP_9/dout                                          
    95                 i_axi_bram_rsp.N_14_i_0_RR_DUP_9 (net)                                       
        0.768  4.293 v i_axi_bram_rsp.xact_r_dout_d1_107_/ce (DFFE)                                 
               4.293   data arrival time                                                            

        2.000  2.000   clock i_send_clk (rise edge)                                                 
        1.984  3.984   clock network delay (propagated)                                             
       -0.045  3.939   clock uncertainty                                                            
        0.000  3.939   clock reconvergence pessimism                                                
               3.939 ^ i_axi_bram_rsp.xact_r_dout_d1_107_/ck (DFFE)                                 
       -0.048  3.891   library setup time                                                           
               3.891   data required time                                                           
-------------------------------------------------------------------------------------------------------------------------------------
               3.891   data required time                                                           
              -4.293   data arrival time                                                            
-------------------------------------------------------------------------------------------------------------------------------------
        0.001 -0.401   statistical adjustment                                                       
              -0.401   slack (VIOLATED)                                                             

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_102'></A><h4>  </h4>
<h5> Path Id: fc_s28 </h5>
<p> <pre>Startpoint: i_axi_bram_rsp.i_axi_master_nap.i_axi_master (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_bram_rsp.xact_r_dout_d1_108_ (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: max
Logic Delay: 0.373
Net Delay: 1.984
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                   Placement
-------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                                 
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_axi_bram_rsp.i_axi_master_nap.i_axi_master/clk (*must_keep* NAP_AXI_MASTER) x_core.NOC[9][8].logic.noc.nap_m
        0.237  2.221 v i_axi_bram_rsp.i_axi_master_nap.i_axi_master/rready                          
   287                 i_axi_bram_rsp.axi_if_mas.rreadykeep (net)                                   
        1.216  3.437 v i_axi_bram_rsp.N_14_i_RR_DUP_9/din0 (LUT6)                                   
        0.088  3.525 v i_axi_bram_rsp.N_14_i_RR_DUP_9/dout                                          
    95                 i_axi_bram_rsp.N_14_i_0_RR_DUP_9 (net)                                       
        0.768  4.293 v i_axi_bram_rsp.xact_r_dout_d1_108_/ce (DFFE)                                 
               4.293   data arrival time                                                            

        2.000  2.000   clock i_send_clk (rise edge)                                                 
        1.984  3.984   clock network delay (propagated)                                             
       -0.045  3.939   clock uncertainty                                                            
        0.000  3.939   clock reconvergence pessimism                                                
               3.939 ^ i_axi_bram_rsp.xact_r_dout_d1_108_/ck (DFFE)                                 
       -0.048  3.891   library setup time                                                           
               3.891   data required time                                                           
-------------------------------------------------------------------------------------------------------------------------------------
               3.891   data required time                                                           
              -4.293   data arrival time                                                            
-------------------------------------------------------------------------------------------------------------------------------------
        0.001 -0.401   statistical adjustment                                                       
              -0.401   slack (VIOLATED)                                                             

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_103'></A><h4>  </h4>
<h5> Path Id: fc_s29 </h5>
<p> <pre>Startpoint: i_axi_bram_rsp.i_axi_master_nap.i_axi_master (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_bram_rsp.xact_r_dout_d1_109_ (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: max
Logic Delay: 0.373
Net Delay: 1.984
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                   Placement
-------------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                                 
        1.984  1.984   clock network delay (propagated)                                             
        0.000  1.984 ^ i_axi_bram_rsp.i_axi_master_nap.i_axi_master/clk (*must_keep* NAP_AXI_MASTER) x_core.NOC[9][8].logic.noc.nap_m
        0.237  2.221 v i_axi_bram_rsp.i_axi_master_nap.i_axi_master/rready                          
   287                 i_axi_bram_rsp.axi_if_mas.rreadykeep (net)                                   
        1.216  3.437 v i_axi_bram_rsp.N_14_i_RR_DUP_9/din0 (LUT6)                                   
        0.088  3.525 v i_axi_bram_rsp.N_14_i_RR_DUP_9/dout                                          
    95                 i_axi_bram_rsp.N_14_i_0_RR_DUP_9 (net)                                       
        0.768  4.293 v i_axi_bram_rsp.xact_r_dout_d1_109_/ce (DFFE)                                 
               4.293   data arrival time                                                            

        2.000  2.000   clock i_send_clk (rise edge)                                                 
        1.984  3.984   clock network delay (propagated)                                             
       -0.045  3.939   clock uncertainty                                                            
        0.000  3.939   clock reconvergence pessimism                                                
               3.939 ^ i_axi_bram_rsp.xact_r_dout_d1_109_/ck (DFFE)                                 
       -0.048  3.891   library setup time                                                           
               3.891   data required time                                                           
-------------------------------------------------------------------------------------------------------------------------------------
               3.891   data required time                                                           
              -4.293   data arrival time                                                            
-------------------------------------------------------------------------------------------------------------------------------------
        0.001 -0.401   statistical adjustment                                                       
              -0.401   slack (VIOLATED)                                                             

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_104'></A><h4>  </h4>
<h5> Path Id: fc_s30 </h5>
<p> <pre>Startpoint: i_send_clk (clock source 'i_send_clk')
Endpoint: i_axi_bram_rsp.xact_mem_hi (recovery check against rising-edge clock i_send_clk)
Path Group: **async_default**
Path Type: max
Logic Delay: 0.000
Net Delay: 0.000
Clock Skew: -2.057
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                  Placement
--------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                
        2.059  2.059   clock network delay                                         
               2.059 ^ i_axi_bram_rsp.xact_mem_hi/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[31][30].logic.bmlp.bram[0]
               2.059   data arrival time                                           

        2.000  2.000   clock i_send_clk (rise edge)                                
        2.057  4.057   clock network delay (propagated)                            
       -0.044  4.013   clock uncertainty                                           
        0.000  4.013   clock reconvergence pessimism                               
               4.013 ^ i_axi_bram_rsp.xact_mem_hi/_n_clk_cm_wrclk_sel (BRAM72K_SDP) x_core.BMLP[31][30].logic.bmlp.bram[0]
       -0.616  3.397   library recovery time                                       
               3.397   data required time                                          
--------------------------------------------------------------------------------------------------------------------------
               3.397   data required time                                          
              -2.059   data arrival time                                           
--------------------------------------------------------------------------------------------------------------------------
       -0.001  1.337   statistical adjustment                                      
               1.337   slack (MET)                                                 

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_105'></A><h4>  </h4>
<h5> Path Id: fc_s31 </h5>
<p> <pre>Startpoint: i_send_clk (clock source 'i_send_clk')
Endpoint: i_axi_bram_rsp.xact_mem_lo (recovery check against rising-edge clock i_send_clk)
Path Group: **async_default**
Path Type: max
Logic Delay: 0.000
Net Delay: 0.000
Clock Skew: -2.061
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                  Placement
--------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                
        2.073  2.073   clock network delay                                         
               2.073 ^ i_axi_bram_rsp.xact_mem_lo/_n_clk_cm_wrclk_sel (BRAM72K_SDP) x_core.BMLP[31][29].logic.bmlp.bram[1]
               2.073   data arrival time                                           

        2.000  2.000   clock i_send_clk (rise edge)                                
        2.061  4.061   clock network delay (propagated)                            
       -0.045  4.016   clock uncertainty                                           
        0.000  4.016   clock reconvergence pessimism                               
               4.016 ^ i_axi_bram_rsp.xact_mem_lo/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[31][29].logic.bmlp.bram[1]
       -0.581  3.435   library recovery time                                       
               3.435   data required time                                          
--------------------------------------------------------------------------------------------------------------------------
               3.435   data required time                                          
              -2.073   data arrival time                                           
--------------------------------------------------------------------------------------------------------------------------
               1.362   slack (MET)                                                 

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_106'></A><h4>  </h4>
<h5> Path Id: fc_s32 </h5>
<p> <pre>Startpoint: i_send_clk (clock source 'i_send_clk')
Endpoint: i_axi_bram_rsp.xact_mem_lo (recovery check against rising-edge clock i_send_clk)
Path Group: **async_default**
Path Type: max
Logic Delay: 0.000
Net Delay: 0.000
Clock Skew: -2.073
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                  Placement
--------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                
        2.061  2.061   clock network delay                                         
               2.061 ^ i_axi_bram_rsp.xact_mem_lo/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[31][29].logic.bmlp.bram[1]
               2.061   data arrival time                                           

        2.000  2.000   clock i_send_clk (rise edge)                                
        2.073  4.073   clock network delay (propagated)                            
       -0.045  4.028   clock uncertainty                                           
        0.000  4.028   clock reconvergence pessimism                               
               4.028 ^ i_axi_bram_rsp.xact_mem_lo/_n_clk_cm_wrclk_sel (BRAM72K_SDP) x_core.BMLP[31][29].logic.bmlp.bram[1]
       -0.602  3.426   library recovery time                                       
               3.426   data required time                                          
--------------------------------------------------------------------------------------------------------------------------
               3.426   data required time                                          
              -2.061   data arrival time                                           
--------------------------------------------------------------------------------------------------------------------------
               1.365   slack (MET)                                                 

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_107'></A><h4>  </h4>
<h5> Path Id: fc_s33 </h5>
<p> <pre>Startpoint: i_send_clk (clock source 'i_send_clk')
Endpoint: i_axi_bram_rsp.xact_mem_hi (recovery check against rising-edge clock i_send_clk)
Path Group: **async_default**
Path Type: max
Logic Delay: 0.000
Net Delay: 0.000
Clock Skew: -2.059
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                  Placement
--------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                
        2.057  2.057   clock network delay                                         
               2.057 ^ i_axi_bram_rsp.xact_mem_hi/_n_clk_cm_wrclk_sel (BRAM72K_SDP) x_core.BMLP[31][30].logic.bmlp.bram[0]
               2.057   data arrival time                                           

        2.000  2.000   clock i_send_clk (rise edge)                                
        2.059  4.059   clock network delay (propagated)                            
       -0.044  4.015   clock uncertainty                                           
        0.000  4.015   clock reconvergence pessimism                               
               4.015 ^ i_axi_bram_rsp.xact_mem_hi/_n_clk_cm_rdclk_sel (BRAM72K_SDP) x_core.BMLP[31][30].logic.bmlp.bram[0]
       -0.567  3.448   library recovery time                                       
               3.448   data required time                                          
--------------------------------------------------------------------------------------------------------------------------
               3.448   data required time                                          
              -2.057   data arrival time                                           
--------------------------------------------------------------------------------------------------------------------------
               1.391   slack (MET)                                                 

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_108'></A><h4>  </h4>
<h5> Path Id: fc_s34 </h5>
<p> <pre>Startpoint: x_sync_nap_send_rstn.x_ff2 (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_xact_fifo (recovery check against rising-edge clock i_send_clk)
Path Group: **async_default**
Path Type: max
Logic Delay: 0.036
Net Delay: 1.600
Clock Skew: 0.054
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                       
-------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                      
        1.984  1.984   clock network delay (propagated)                  
        0.000  1.984 ^ x_sync_nap_send_rstn.x_ff2/ck (DFF)               
        0.036  2.020 ^ x_sync_nap_send_rstn.x_ff2/q                      
   489                 nap_send_rstn (net)                               
        1.600  3.620 ^ i_xact_fifo/rstn (LRAM2K_FIFO)                    
               3.620   data arrival time                                 

        4.000  4.000   clock i_send_clk (rise edge)                      
        2.038  6.038   clock network delay (propagated)                  
       -0.045  5.993   clock uncertainty                                 
        0.000  5.993   clock reconvergence pessimism                     
               5.993 ^ i_xact_fifo/_n_clk_cm_lram_rdclk_sel (LRAM2K_FIFO)
       -0.237  5.756   library recovery time                             
               5.756   data required time                                
-------------------------------------------------------------------------
               5.756   data required time                                
              -3.620   data arrival time                                 
-------------------------------------------------------------------------
               2.136   slack (MET)                                       

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_109'></A><h4>  </h4>
<h5> Path Id: fc_s35 </h5>
<p> <pre>Startpoint: i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__sync_rstn_pipe_1_4_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff1 (recovery check against rising-edge clock i_reg_clk)
Path Group: **async_default**
Path Type: max
Logic Delay: 0.119
Net Delay: 0.384
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                      
--------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.000  1.984 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__sync_rstn_pipe_1_4_/ck (DFF)
        0.036  2.020 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__sync_rstn_pipe_1_4_/q       
     1                 i_reset_processor_reg.sync_rstn_pipe_1[4] (net)                                  
        0.128  2.148 ^ i_reset_processor_reg.gb_sync_inputs.un2_master_rstn/din2 (LUT3)                 
        0.083  2.231 ^ i_reset_processor_reg.gb_sync_inputs.un2_master_rstn/dout                        
     2                 i_reset_processor_reg.un2_master_rstn (net)                                      
        0.256  2.487 ^ i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff1/rn (DFFR)                         
               2.487   data arrival time                                                                

        5.000  5.000   clock i_reg_clk (rise edge)                                                      
        1.984  6.984   clock network delay (propagated)                                                 
       -0.064  6.920   clock uncertainty                                                                
        0.000  6.920   clock reconvergence pessimism                                                    
               6.920 ^ i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff1/ck (DFFR)                         
        0.001  6.921   library recovery time                                                            
               6.921   data required time                                                               
--------------------------------------------------------------------------------------------------------
               6.921   data required time                                                               
              -2.487   data arrival time                                                                
--------------------------------------------------------------------------------------------------------
               4.434   slack (MET)                                                                      

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_110'></A><h4>  </h4>
<h5> Path Id: fc_s36 </h5>
<p> <pre>Startpoint: i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__sync_rstn_pipe_1_4_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff2 (recovery check against rising-edge clock i_reg_clk)
Path Group: **async_default**
Path Type: max
Logic Delay: 0.119
Net Delay: 0.384
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                      
--------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.000  1.984 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__sync_rstn_pipe_1_4_/ck (DFF)
        0.036  2.020 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__sync_rstn_pipe_1_4_/q       
     1                 i_reset_processor_reg.sync_rstn_pipe_1[4] (net)                                  
        0.128  2.148 ^ i_reset_processor_reg.gb_sync_inputs.un2_master_rstn/din2 (LUT3)                 
        0.083  2.231 ^ i_reset_processor_reg.gb_sync_inputs.un2_master_rstn/dout                        
     2                 i_reset_processor_reg.un2_master_rstn (net)                                      
        0.256  2.487 ^ i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff2/rn (DFFR)                         
               2.487   data arrival time                                                                

        5.000  5.000   clock i_reg_clk (rise edge)                                                      
        1.984  6.984   clock network delay (propagated)                                                 
       -0.064  6.920   clock uncertainty                                                                
        0.000  6.920   clock reconvergence pessimism                                                    
               6.920 ^ i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff2/ck (DFFR)                         
        0.001  6.921   library recovery time                                                            
               6.921   data required time                                                               
--------------------------------------------------------------------------------------------------------
               6.921   data required time                                                               
              -2.487   data arrival time                                                                
--------------------------------------------------------------------------------------------------------
               4.434   slack (MET)                                                                      

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_111'></A><h4>  </h4>
<h5> Path Id: fc_s37 </h5>
<p> <pre>Startpoint: reset_pipe_31_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff1 (recovery check against rising-edge clock i_reg_clk)
Path Group: **async_default**
Path Type: max
Logic Delay: 0.036
Net Delay: 0.256
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                
--------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                
        1.984  1.984   clock network delay (propagated)                                           
        0.000  1.984 ^ reset_pipe_31_/ck (DFF)                                                    
        0.036  2.020 ^ reset_pipe_31_/q                                                           
     2                 reset_pipe[31] (net)                                                       
        0.256  2.276 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff1/rn (DFFR)
               2.276   data arrival time                                                          

        5.000  5.000   clock i_reg_clk (rise edge)                                                
        1.984  6.984   clock network delay (propagated)                                           
       -0.064  6.920   clock uncertainty                                                          
        0.000  6.920   clock reconvergence pessimism                                              
               6.920 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff1/ck (DFFR)
        0.001  6.921   library recovery time                                                      
               6.921   data required time                                                         
--------------------------------------------------------------------------------------------------
               6.921   data required time                                                         
              -2.276   data arrival time                                                          
--------------------------------------------------------------------------------------------------
               4.645   slack (MET)                                                                

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_112'></A><h4>  </h4>
<h5> Path Id: fc_s38 </h5>
<p> <pre>Startpoint: reset_pipe_31_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff2 (recovery check against rising-edge clock i_reg_clk)
Path Group: **async_default**
Path Type: max
Logic Delay: 0.036
Net Delay: 0.256
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                
--------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                
        1.984  1.984   clock network delay (propagated)                                           
        0.000  1.984 ^ reset_pipe_31_/ck (DFF)                                                    
        0.036  2.020 ^ reset_pipe_31_/q                                                           
     2                 reset_pipe[31] (net)                                                       
        0.256  2.276 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff2/rn (DFFR)
               2.276   data arrival time                                                          

        5.000  5.000   clock i_reg_clk (rise edge)                                                
        1.984  6.984   clock network delay (propagated)                                           
       -0.064  6.920   clock uncertainty                                                          
        0.000  6.920   clock reconvergence pessimism                                              
               6.920 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff2/ck (DFFR)
        0.001  6.921   library recovery time                                                      
               6.921   data required time                                                         
--------------------------------------------------------------------------------------------------
               6.921   data required time                                                         
              -2.276   data arrival time                                                          
--------------------------------------------------------------------------------------------------
               4.645   slack (MET)                                                                

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<h3> Critical Timing Paths - Fast Corner - Hold (min) </h3>
<A name='staDetail_113'></A><h4>  </h4>
<h5> Path Id: fc_h0 </h5>
<p> <pre>Startpoint: i_ds_col_pkt_chk.if_data_stream_ready_mod_0_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: i_nap_col_4.i_nap_vertical (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: min
Logic Delay: -0.110
Net Delay: 0.256
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                    Placement
----------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)                                   
        1.984  1.984   clock network delay (propagated)                              
        0.000  1.984 ^ i_ds_col_pkt_chk.if_data_stream_ready_mod_0_/ck (DFFER)       
        0.036  2.020 ^ i_ds_col_pkt_chk.if_data_stream_ready_mod_0_/q                
     4                 nap_col_ds_rx_4.ready (net)                                   
        0.256  2.276 ^ i_nap_col_4.i_nap_vertical/rx_ready (*must_keep* NAP_VERTICAL) x_core.NOC[3][7].logic.noc.nap_m
               2.276   data arrival time                                             

        0.000  0.000   clock i_chk_clk (rise edge)                                   
        1.984  1.984   clock network delay (propagated)                              
        0.030  2.014   clock uncertainty                                             
        0.000  2.014   clock reconvergence pessimism                                 
               2.014 ^ i_nap_col_4.i_nap_vertical/clk (*must_keep* NAP_VERTICAL)      x_core.NOC[3][7].logic.noc.nap_m
        0.146  2.160   library hold time                                             
               2.160   data required time                                            
----------------------------------------------------------------------------------------------------------------------
               2.160   data required time                                            
              -2.276   data arrival time                                             
----------------------------------------------------------------------------------------------------------------------
               0.116   slack (MET)                                                   

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_114'></A><h4>  </h4>
<h5> Path Id: fc_h1 </h5>
<p> <pre>Startpoint: chk_pipe_h_0_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: chk_pipe_h_1_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: min
Logic Delay: 0.025
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                     
-------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.000  1.984 ^ chk_pipe_h_0_/ck (DFF)          
        0.036  2.020 v chk_pipe_h_0_/q                 
     1                 chk_pipe_h[0] (net)             
        0.128  2.148 v chk_pipe_h_1_/d (DFF)           
               2.148   data arrival time               

        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.030  2.014   clock uncertainty               
        0.000  2.014   clock reconvergence pessimism   
               2.014 ^ chk_pipe_h_1_/ck (DFF)          
        0.011  2.025   library hold time               
               2.025   data required time              
-------------------------------------------------------
               2.025   data required time              
              -2.148   data arrival time               
-------------------------------------------------------
               0.123   slack (MET)                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_115'></A><h4>  </h4>
<h5> Path Id: fc_h2 </h5>
<p> <pre>Startpoint: chk_pipe_h_1_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: chk_pipe_h_2_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: min
Logic Delay: 0.025
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                     
-------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.000  1.984 ^ chk_pipe_h_1_/ck (DFF)          
        0.036  2.020 v chk_pipe_h_1_/q                 
     1                 chk_pipe_h[1] (net)             
        0.128  2.148 v chk_pipe_h_2_/d (DFF)           
               2.148   data arrival time               

        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.030  2.014   clock uncertainty               
        0.000  2.014   clock reconvergence pessimism   
               2.014 ^ chk_pipe_h_2_/ck (DFF)          
        0.011  2.025   library hold time               
               2.025   data required time              
-------------------------------------------------------
               2.025   data required time              
              -2.148   data arrival time               
-------------------------------------------------------
               0.123   slack (MET)                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_116'></A><h4>  </h4>
<h5> Path Id: fc_h3 </h5>
<p> <pre>Startpoint: chk_pipe_h_2_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: chk_pipe_h_3_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: min
Logic Delay: 0.025
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                     
-------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.000  1.984 ^ chk_pipe_h_2_/ck (DFF)          
        0.036  2.020 v chk_pipe_h_2_/q                 
     1                 chk_pipe_h[2] (net)             
        0.128  2.148 v chk_pipe_h_3_/d (DFF)           
               2.148   data arrival time               

        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.030  2.014   clock uncertainty               
        0.000  2.014   clock reconvergence pessimism   
               2.014 ^ chk_pipe_h_3_/ck (DFF)          
        0.011  2.025   library hold time               
               2.025   data required time              
-------------------------------------------------------
               2.025   data required time              
              -2.148   data arrival time               
-------------------------------------------------------
               0.123   slack (MET)                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_117'></A><h4>  </h4>
<h5> Path Id: fc_h4 </h5>
<p> <pre>Startpoint: chk_pipe_h_3_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: chk_pipe_h_4_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: min
Logic Delay: 0.025
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                     
-------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.000  1.984 ^ chk_pipe_h_3_/ck (DFF)          
        0.036  2.020 v chk_pipe_h_3_/q                 
     1                 chk_pipe_h[3] (net)             
        0.128  2.148 v chk_pipe_h_4_/d (DFF)           
               2.148   data arrival time               

        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.030  2.014   clock uncertainty               
        0.000  2.014   clock reconvergence pessimism   
               2.014 ^ chk_pipe_h_4_/ck (DFF)          
        0.011  2.025   library hold time               
               2.025   data required time              
-------------------------------------------------------
               2.025   data required time              
              -2.148   data arrival time               
-------------------------------------------------------
               0.123   slack (MET)                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_118'></A><h4>  </h4>
<h5> Path Id: fc_h5 </h5>
<p> <pre>Startpoint: chk_pipe_h_4_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: chk_pipe_h_5_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: min
Logic Delay: 0.025
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                     
-------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.000  1.984 ^ chk_pipe_h_4_/ck (DFF)          
        0.036  2.020 v chk_pipe_h_4_/q                 
     1                 chk_pipe_h[4] (net)             
        0.128  2.148 v chk_pipe_h_5_/d (DFF)           
               2.148   data arrival time               

        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.030  2.014   clock uncertainty               
        0.000  2.014   clock reconvergence pessimism   
               2.014 ^ chk_pipe_h_5_/ck (DFF)          
        0.011  2.025   library hold time               
               2.025   data required time              
-------------------------------------------------------
               2.025   data required time              
              -2.148   data arrival time               
-------------------------------------------------------
               0.123   slack (MET)                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_119'></A><h4>  </h4>
<h5> Path Id: fc_h6 </h5>
<p> <pre>Startpoint: chk_pipe_h_5_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: chk_pipe_h_6_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: min
Logic Delay: 0.025
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                     
-------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.000  1.984 ^ chk_pipe_h_5_/ck (DFF)          
        0.036  2.020 v chk_pipe_h_5_/q                 
     1                 chk_pipe_h[5] (net)             
        0.128  2.148 v chk_pipe_h_6_/d (DFF)           
               2.148   data arrival time               

        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.030  2.014   clock uncertainty               
        0.000  2.014   clock reconvergence pessimism   
               2.014 ^ chk_pipe_h_6_/ck (DFF)          
        0.011  2.025   library hold time               
               2.025   data required time              
-------------------------------------------------------
               2.025   data required time              
              -2.148   data arrival time               
-------------------------------------------------------
               0.123   slack (MET)                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_120'></A><h4>  </h4>
<h5> Path Id: fc_h7 </h5>
<p> <pre>Startpoint: chk_pipe_h_6_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: chk_pipe_h_7_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: min
Logic Delay: 0.025
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                     
-------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.000  1.984 ^ chk_pipe_h_6_/ck (DFF)          
        0.036  2.020 v chk_pipe_h_6_/q                 
     1                 chk_pipe_h[6] (net)             
        0.128  2.148 v chk_pipe_h_7_/d (DFF)           
               2.148   data arrival time               

        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.030  2.014   clock uncertainty               
        0.000  2.014   clock reconvergence pessimism   
               2.014 ^ chk_pipe_h_7_/ck (DFF)          
        0.011  2.025   library hold time               
               2.025   data required time              
-------------------------------------------------------
               2.025   data required time              
              -2.148   data arrival time               
-------------------------------------------------------
               0.123   slack (MET)                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_121'></A><h4>  </h4>
<h5> Path Id: fc_h8 </h5>
<p> <pre>Startpoint: chk_pipe_v_0_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: chk_pipe_v_1_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: min
Logic Delay: 0.025
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                     
-------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.000  1.984 ^ chk_pipe_v_0_/ck (DFF)          
        0.036  2.020 v chk_pipe_v_0_/q                 
     1                 chk_pipe_v[0] (net)             
        0.128  2.148 v chk_pipe_v_1_/d (DFF)           
               2.148   data arrival time               

        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.030  2.014   clock uncertainty               
        0.000  2.014   clock reconvergence pessimism   
               2.014 ^ chk_pipe_v_1_/ck (DFF)          
        0.011  2.025   library hold time               
               2.025   data required time              
-------------------------------------------------------
               2.025   data required time              
              -2.148   data arrival time               
-------------------------------------------------------
               0.123   slack (MET)                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_122'></A><h4>  </h4>
<h5> Path Id: fc_h9 </h5>
<p> <pre>Startpoint: chk_pipe_v_1_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Endpoint: chk_pipe_v_2_ (rising edge-triggered flip-flop clocked by i_chk_clk)
Path Group: i_chk_clk
Path Type: min
Logic Delay: 0.025
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                     
-------------------------------------------------------
        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.000  1.984 ^ chk_pipe_v_1_/ck (DFF)          
        0.036  2.020 v chk_pipe_v_1_/q                 
     1                 chk_pipe_v[1] (net)             
        0.128  2.148 v chk_pipe_v_2_/d (DFF)           
               2.148   data arrival time               

        0.000  0.000   clock i_chk_clk (rise edge)     
        1.984  1.984   clock network delay (propagated)
        0.030  2.014   clock uncertainty               
        0.000  2.014   clock reconvergence pessimism   
               2.014 ^ chk_pipe_v_2_/ck (DFF)          
        0.011  2.025   library hold time               
               2.025   data required time              
-------------------------------------------------------
               2.025   data required time              
              -2.148   data arrival time               
-------------------------------------------------------
               0.123   slack (MET)                     

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_123'></A><h4>  </h4>
<h5> Path Id: fc_h10 </h5>
<p> <pre>Startpoint: i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__0_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.gb_decode_reg_rd_data_ret_102_0_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: min
Logic Delay: 0.025
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                      
------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                                      
        1.984  1.984   clock network delay (propagated)                                                                 
        0.000  1.984 ^ i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__0_/ck (DFF)
        0.036  2.020 v i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__0_/q       
     1                 i_reg_control_block.user_regs_in_d_6__1_[0] (net)                                                
        0.128  2.148 v i_reg_control_block.gb_decode_reg_rd_data_ret_102_0_/d (DFF)                                     
               2.148   data arrival time                                                                                

        0.000  0.000   clock i_reg_clk (rise edge)                                                                      
        1.984  1.984   clock network delay (propagated)                                                                 
        0.030  2.014   clock uncertainty                                                                                
        0.000  2.014   clock reconvergence pessimism                                                                    
               2.014 ^ i_reg_control_block.gb_decode_reg_rd_data_ret_102_0_/ck (DFF)                                    
        0.011  2.025   library hold time                                                                                
               2.025   data required time                                                                               
------------------------------------------------------------------------------------------------------------------------
               2.025   data required time                                                                               
              -2.148   data arrival time                                                                                
------------------------------------------------------------------------------------------------------------------------
               0.123   slack (MET)                                                                                      

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_124'></A><h4>  </h4>
<h5> Path Id: fc_h11 </h5>
<p> <pre>Startpoint: i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__10_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.gb_decode_reg_rd_data_ret_102_10_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: min
Logic Delay: 0.025
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                       
-------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                                       
        1.984  1.984   clock network delay (propagated)                                                                  
        0.000  1.984 ^ i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__10_/ck (DFF)
        0.036  2.020 v i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__10_/q       
     1                 i_reg_control_block.user_regs_in_d_6__1_[10] (net)                                                
        0.128  2.148 v i_reg_control_block.gb_decode_reg_rd_data_ret_102_10_/d (DFF)                                     
               2.148   data arrival time                                                                                 

        0.000  0.000   clock i_reg_clk (rise edge)                                                                       
        1.984  1.984   clock network delay (propagated)                                                                  
        0.030  2.014   clock uncertainty                                                                                 
        0.000  2.014   clock reconvergence pessimism                                                                     
               2.014 ^ i_reg_control_block.gb_decode_reg_rd_data_ret_102_10_/ck (DFF)                                    
        0.011  2.025   library hold time                                                                                 
               2.025   data required time                                                                                
-------------------------------------------------------------------------------------------------------------------------
               2.025   data required time                                                                                
              -2.148   data arrival time                                                                                 
-------------------------------------------------------------------------------------------------------------------------
               0.123   slack (MET)                                                                                       

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_125'></A><h4>  </h4>
<h5> Path Id: fc_h12 </h5>
<p> <pre>Startpoint: i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__11_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.gb_decode_reg_rd_data_ret_102_11_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: min
Logic Delay: 0.025
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                       
-------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                                       
        1.984  1.984   clock network delay (propagated)                                                                  
        0.000  1.984 ^ i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__11_/ck (DFF)
        0.036  2.020 v i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__11_/q       
     1                 i_reg_control_block.user_regs_in_d_6__1_[11] (net)                                                
        0.128  2.148 v i_reg_control_block.gb_decode_reg_rd_data_ret_102_11_/d (DFF)                                     
               2.148   data arrival time                                                                                 

        0.000  0.000   clock i_reg_clk (rise edge)                                                                       
        1.984  1.984   clock network delay (propagated)                                                                  
        0.030  2.014   clock uncertainty                                                                                 
        0.000  2.014   clock reconvergence pessimism                                                                     
               2.014 ^ i_reg_control_block.gb_decode_reg_rd_data_ret_102_11_/ck (DFF)                                    
        0.011  2.025   library hold time                                                                                 
               2.025   data required time                                                                                
-------------------------------------------------------------------------------------------------------------------------
               2.025   data required time                                                                                
              -2.148   data arrival time                                                                                 
-------------------------------------------------------------------------------------------------------------------------
               0.123   slack (MET)                                                                                       

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_126'></A><h4>  </h4>
<h5> Path Id: fc_h13 </h5>
<p> <pre>Startpoint: i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__12_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.gb_decode_reg_rd_data_ret_102_12_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: min
Logic Delay: 0.025
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                       
-------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                                       
        1.984  1.984   clock network delay (propagated)                                                                  
        0.000  1.984 ^ i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__12_/ck (DFF)
        0.036  2.020 v i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__12_/q       
     1                 i_reg_control_block.user_regs_in_d_6__1_[12] (net)                                                
        0.128  2.148 v i_reg_control_block.gb_decode_reg_rd_data_ret_102_12_/d (DFF)                                     
               2.148   data arrival time                                                                                 

        0.000  0.000   clock i_reg_clk (rise edge)                                                                       
        1.984  1.984   clock network delay (propagated)                                                                  
        0.030  2.014   clock uncertainty                                                                                 
        0.000  2.014   clock reconvergence pessimism                                                                     
               2.014 ^ i_reg_control_block.gb_decode_reg_rd_data_ret_102_12_/ck (DFF)                                    
        0.011  2.025   library hold time                                                                                 
               2.025   data required time                                                                                
-------------------------------------------------------------------------------------------------------------------------
               2.025   data required time                                                                                
              -2.148   data arrival time                                                                                 
-------------------------------------------------------------------------------------------------------------------------
               0.123   slack (MET)                                                                                       

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_127'></A><h4>  </h4>
<h5> Path Id: fc_h14 </h5>
<p> <pre>Startpoint: i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__13_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.gb_decode_reg_rd_data_ret_102_13_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: min
Logic Delay: 0.025
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                       
-------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                                       
        1.984  1.984   clock network delay (propagated)                                                                  
        0.000  1.984 ^ i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__13_/ck (DFF)
        0.036  2.020 v i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__13_/q       
     1                 i_reg_control_block.user_regs_in_d_6__1_[13] (net)                                                
        0.128  2.148 v i_reg_control_block.gb_decode_reg_rd_data_ret_102_13_/d (DFF)                                     
               2.148   data arrival time                                                                                 

        0.000  0.000   clock i_reg_clk (rise edge)                                                                       
        1.984  1.984   clock network delay (propagated)                                                                  
        0.030  2.014   clock uncertainty                                                                                 
        0.000  2.014   clock reconvergence pessimism                                                                     
               2.014 ^ i_reg_control_block.gb_decode_reg_rd_data_ret_102_13_/ck (DFF)                                    
        0.011  2.025   library hold time                                                                                 
               2.025   data required time                                                                                
-------------------------------------------------------------------------------------------------------------------------
               2.025   data required time                                                                                
              -2.148   data arrival time                                                                                 
-------------------------------------------------------------------------------------------------------------------------
               0.123   slack (MET)                                                                                       

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_128'></A><h4>  </h4>
<h5> Path Id: fc_h15 </h5>
<p> <pre>Startpoint: i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__14_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.gb_decode_reg_rd_data_ret_102_14_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: min
Logic Delay: 0.025
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                       
-------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                                       
        1.984  1.984   clock network delay (propagated)                                                                  
        0.000  1.984 ^ i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__14_/ck (DFF)
        0.036  2.020 v i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__14_/q       
     1                 i_reg_control_block.user_regs_in_d_6__1_[14] (net)                                                
        0.128  2.148 v i_reg_control_block.gb_decode_reg_rd_data_ret_102_14_/d (DFF)                                     
               2.148   data arrival time                                                                                 

        0.000  0.000   clock i_reg_clk (rise edge)                                                                       
        1.984  1.984   clock network delay (propagated)                                                                  
        0.030  2.014   clock uncertainty                                                                                 
        0.000  2.014   clock reconvergence pessimism                                                                     
               2.014 ^ i_reg_control_block.gb_decode_reg_rd_data_ret_102_14_/ck (DFF)                                    
        0.011  2.025   library hold time                                                                                 
               2.025   data required time                                                                                
-------------------------------------------------------------------------------------------------------------------------
               2.025   data required time                                                                                
              -2.148   data arrival time                                                                                 
-------------------------------------------------------------------------------------------------------------------------
               0.123   slack (MET)                                                                                       

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_129'></A><h4>  </h4>
<h5> Path Id: fc_h16 </h5>
<p> <pre>Startpoint: i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__15_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.gb_decode_reg_rd_data_ret_102_15_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: min
Logic Delay: 0.025
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                       
-------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                                       
        1.984  1.984   clock network delay (propagated)                                                                  
        0.000  1.984 ^ i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__15_/ck (DFF)
        0.036  2.020 v i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__15_/q       
     1                 i_reg_control_block.user_regs_in_d_6__1_[15] (net)                                                
        0.128  2.148 v i_reg_control_block.gb_decode_reg_rd_data_ret_102_15_/d (DFF)                                     
               2.148   data arrival time                                                                                 

        0.000  0.000   clock i_reg_clk (rise edge)                                                                       
        1.984  1.984   clock network delay (propagated)                                                                  
        0.030  2.014   clock uncertainty                                                                                 
        0.000  2.014   clock reconvergence pessimism                                                                     
               2.014 ^ i_reg_control_block.gb_decode_reg_rd_data_ret_102_15_/ck (DFF)                                    
        0.011  2.025   library hold time                                                                                 
               2.025   data required time                                                                                
-------------------------------------------------------------------------------------------------------------------------
               2.025   data required time                                                                                
              -2.148   data arrival time                                                                                 
-------------------------------------------------------------------------------------------------------------------------
               0.123   slack (MET)                                                                                       

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_130'></A><h4>  </h4>
<h5> Path Id: fc_h17 </h5>
<p> <pre>Startpoint: i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__16_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.gb_decode_reg_rd_data_ret_102_16_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: min
Logic Delay: 0.025
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                       
-------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                                       
        1.984  1.984   clock network delay (propagated)                                                                  
        0.000  1.984 ^ i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__16_/ck (DFF)
        0.036  2.020 v i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__16_/q       
     1                 i_reg_control_block.user_regs_in_d_6__1_[16] (net)                                                
        0.128  2.148 v i_reg_control_block.gb_decode_reg_rd_data_ret_102_16_/d (DFF)                                     
               2.148   data arrival time                                                                                 

        0.000  0.000   clock i_reg_clk (rise edge)                                                                       
        1.984  1.984   clock network delay (propagated)                                                                  
        0.030  2.014   clock uncertainty                                                                                 
        0.000  2.014   clock reconvergence pessimism                                                                     
               2.014 ^ i_reg_control_block.gb_decode_reg_rd_data_ret_102_16_/ck (DFF)                                    
        0.011  2.025   library hold time                                                                                 
               2.025   data required time                                                                                
-------------------------------------------------------------------------------------------------------------------------
               2.025   data required time                                                                                
              -2.148   data arrival time                                                                                 
-------------------------------------------------------------------------------------------------------------------------
               0.123   slack (MET)                                                                                       

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_131'></A><h4>  </h4>
<h5> Path Id: fc_h18 </h5>
<p> <pre>Startpoint: i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__17_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.gb_decode_reg_rd_data_ret_102_17_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: min
Logic Delay: 0.025
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                       
-------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                                       
        1.984  1.984   clock network delay (propagated)                                                                  
        0.000  1.984 ^ i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__17_/ck (DFF)
        0.036  2.020 v i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__17_/q       
     1                 i_reg_control_block.user_regs_in_d_6__1_[17] (net)                                                
        0.128  2.148 v i_reg_control_block.gb_decode_reg_rd_data_ret_102_17_/d (DFF)                                     
               2.148   data arrival time                                                                                 

        0.000  0.000   clock i_reg_clk (rise edge)                                                                       
        1.984  1.984   clock network delay (propagated)                                                                  
        0.030  2.014   clock uncertainty                                                                                 
        0.000  2.014   clock reconvergence pessimism                                                                     
               2.014 ^ i_reg_control_block.gb_decode_reg_rd_data_ret_102_17_/ck (DFF)                                    
        0.011  2.025   library hold time                                                                                 
               2.025   data required time                                                                                
-------------------------------------------------------------------------------------------------------------------------
               2.025   data required time                                                                                
              -2.148   data arrival time                                                                                 
-------------------------------------------------------------------------------------------------------------------------
               0.123   slack (MET)                                                                                       

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_132'></A><h4>  </h4>
<h5> Path Id: fc_h19 </h5>
<p> <pre>Startpoint: i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__18_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reg_control_block.gb_decode_reg_rd_data_ret_102_18_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Path Group: i_reg_clk
Path Type: min
Logic Delay: 0.025
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                                       
-------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                                       
        1.984  1.984   clock network delay (propagated)                                                                  
        0.000  1.984 ^ i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__18_/ck (DFF)
        0.036  2.020 v i_reg_control_block.gb_in_pipe_gb_in_per_ur_6__gb_in_pipe_del_1__user_regs_in_d_6__1__18_/q       
     1                 i_reg_control_block.user_regs_in_d_6__1_[18] (net)                                                
        0.128  2.148 v i_reg_control_block.gb_decode_reg_rd_data_ret_102_18_/d (DFF)                                     
               2.148   data arrival time                                                                                 

        0.000  0.000   clock i_reg_clk (rise edge)                                                                       
        1.984  1.984   clock network delay (propagated)                                                                  
        0.030  2.014   clock uncertainty                                                                                 
        0.000  2.014   clock reconvergence pessimism                                                                     
               2.014 ^ i_reg_control_block.gb_decode_reg_rd_data_ret_102_18_/ck (DFF)                                    
        0.011  2.025   library hold time                                                                                 
               2.025   data required time                                                                                
-------------------------------------------------------------------------------------------------------------------------
               2.025   data required time                                                                                
              -2.148   data arrival time                                                                                 
-------------------------------------------------------------------------------------------------------------------------
               0.123   slack (MET)                                                                                       

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_133'></A><h4>  </h4>
<h5> Path Id: fc_h20 </h5>
<p> <pre>Startpoint: i_axi_pkt_gen.i_data_gen.dout_int_184_ (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_slave_wrapper_in.i_axi_slave (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: min
Logic Delay: -0.190
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                               Placement
---------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.000  1.984 ^ i_axi_pkt_gen.i_data_gen.dout_int_184_/ck (*must_keep* DFFER)            
        0.036  2.020 ^ i_axi_pkt_gen.i_data_gen.dout_int_184_/q                                 
     1                 axi_slave_if.wdata[184] (net)                                            
        0.128  2.148 ^ i_axi_slave_wrapper_in.i_axi_slave/wdata[184] (*must_keep* NAP_AXI_SLAVE) x_core.NOC[2][5].logic.noc.nap_s
               2.148   data arrival time                                                        

        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.030  2.014   clock uncertainty                                                        
        0.000  2.014   clock reconvergence pessimism                                            
               2.014 ^ i_axi_slave_wrapper_in.i_axi_slave/clk (*must_keep* NAP_AXI_SLAVE)        x_core.NOC[2][5].logic.noc.nap_s
        0.226  2.240   library hold time                                                        
               2.240   data required time                                                       
---------------------------------------------------------------------------------------------------------------------------------
               2.240   data required time                                                       
              -2.148   data arrival time                                                        
---------------------------------------------------------------------------------------------------------------------------------
              -0.092   slack (VIOLATED)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_134'></A><h4>  </h4>
<h5> Path Id: fc_h21 </h5>
<p> <pre>Startpoint: i_axi_pkt_gen.i_data_gen.dout_int_177_ (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_slave_wrapper_in.i_axi_slave (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: min
Logic Delay: -0.190
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                               Placement
---------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.000  1.984 ^ i_axi_pkt_gen.i_data_gen.dout_int_177_/ck (*must_keep* DFFER)            
        0.036  2.020 ^ i_axi_pkt_gen.i_data_gen.dout_int_177_/q                                 
     1                 axi_slave_if.wdata[177] (net)                                            
        0.128  2.148 ^ i_axi_slave_wrapper_in.i_axi_slave/wdata[177] (*must_keep* NAP_AXI_SLAVE) x_core.NOC[2][5].logic.noc.nap_s
               2.148   data arrival time                                                        

        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.030  2.014   clock uncertainty                                                        
        0.000  2.014   clock reconvergence pessimism                                            
               2.014 ^ i_axi_slave_wrapper_in.i_axi_slave/clk (*must_keep* NAP_AXI_SLAVE)        x_core.NOC[2][5].logic.noc.nap_s
        0.226  2.240   library hold time                                                        
               2.240   data required time                                                       
---------------------------------------------------------------------------------------------------------------------------------
               2.240   data required time                                                       
              -2.148   data arrival time                                                        
---------------------------------------------------------------------------------------------------------------------------------
              -0.092   slack (VIOLATED)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_135'></A><h4>  </h4>
<h5> Path Id: fc_h22 </h5>
<p> <pre>Startpoint: i_axi_pkt_gen.i_data_gen.dout_int_178_ (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_slave_wrapper_in.i_axi_slave (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: min
Logic Delay: -0.189
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                               Placement
---------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.000  1.984 ^ i_axi_pkt_gen.i_data_gen.dout_int_178_/ck (*must_keep* DFFER)            
        0.036  2.020 ^ i_axi_pkt_gen.i_data_gen.dout_int_178_/q                                 
     1                 axi_slave_if.wdata[178] (net)                                            
        0.128  2.148 ^ i_axi_slave_wrapper_in.i_axi_slave/wdata[178] (*must_keep* NAP_AXI_SLAVE) x_core.NOC[2][5].logic.noc.nap_s
               2.148   data arrival time                                                        

        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.030  2.014   clock uncertainty                                                        
        0.000  2.014   clock reconvergence pessimism                                            
               2.014 ^ i_axi_slave_wrapper_in.i_axi_slave/clk (*must_keep* NAP_AXI_SLAVE)        x_core.NOC[2][5].logic.noc.nap_s
        0.225  2.239   library hold time                                                        
               2.239   data required time                                                       
---------------------------------------------------------------------------------------------------------------------------------
               2.239   data required time                                                       
              -2.148   data arrival time                                                        
---------------------------------------------------------------------------------------------------------------------------------
              -0.091   slack (VIOLATED)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_136'></A><h4>  </h4>
<h5> Path Id: fc_h23 </h5>
<p> <pre>Startpoint: i_axi_pkt_gen.i_data_gen.dout_int_187_ (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_slave_wrapper_in.i_axi_slave (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: min
Logic Delay: -0.189
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                               Placement
---------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.000  1.984 ^ i_axi_pkt_gen.i_data_gen.dout_int_187_/ck (*must_keep* DFFER)            
        0.036  2.020 ^ i_axi_pkt_gen.i_data_gen.dout_int_187_/q                                 
     1                 axi_slave_if.wdata[187] (net)                                            
        0.128  2.148 ^ i_axi_slave_wrapper_in.i_axi_slave/wdata[187] (*must_keep* NAP_AXI_SLAVE) x_core.NOC[2][5].logic.noc.nap_s
               2.148   data arrival time                                                        

        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.030  2.014   clock uncertainty                                                        
        0.000  2.014   clock reconvergence pessimism                                            
               2.014 ^ i_axi_slave_wrapper_in.i_axi_slave/clk (*must_keep* NAP_AXI_SLAVE)        x_core.NOC[2][5].logic.noc.nap_s
        0.225  2.239   library hold time                                                        
               2.239   data required time                                                       
---------------------------------------------------------------------------------------------------------------------------------
               2.239   data required time                                                       
              -2.148   data arrival time                                                        
---------------------------------------------------------------------------------------------------------------------------------
              -0.091   slack (VIOLATED)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_137'></A><h4>  </h4>
<h5> Path Id: fc_h24 </h5>
<p> <pre>Startpoint: i_axi_pkt_gen.i_data_gen.dout_int_179_ (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_slave_wrapper_in.i_axi_slave (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: min
Logic Delay: -0.189
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                               Placement
---------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.000  1.984 ^ i_axi_pkt_gen.i_data_gen.dout_int_179_/ck (*must_keep* DFFER)            
        0.036  2.020 ^ i_axi_pkt_gen.i_data_gen.dout_int_179_/q                                 
     1                 axi_slave_if.wdata[179] (net)                                            
        0.128  2.148 ^ i_axi_slave_wrapper_in.i_axi_slave/wdata[179] (*must_keep* NAP_AXI_SLAVE) x_core.NOC[2][5].logic.noc.nap_s
               2.148   data arrival time                                                        

        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.030  2.014   clock uncertainty                                                        
        0.000  2.014   clock reconvergence pessimism                                            
               2.014 ^ i_axi_slave_wrapper_in.i_axi_slave/clk (*must_keep* NAP_AXI_SLAVE)        x_core.NOC[2][5].logic.noc.nap_s
        0.225  2.239   library hold time                                                        
               2.239   data required time                                                       
---------------------------------------------------------------------------------------------------------------------------------
               2.239   data required time                                                       
              -2.148   data arrival time                                                        
---------------------------------------------------------------------------------------------------------------------------------
              -0.091   slack (VIOLATED)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_138'></A><h4>  </h4>
<h5> Path Id: fc_h25 </h5>
<p> <pre>Startpoint: i_axi_pkt_gen.i_data_gen.dout_int_182_ (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_slave_wrapper_in.i_axi_slave (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: min
Logic Delay: -0.188
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                               Placement
---------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.000  1.984 ^ i_axi_pkt_gen.i_data_gen.dout_int_182_/ck (*must_keep* DFFER)            
        0.036  2.020 ^ i_axi_pkt_gen.i_data_gen.dout_int_182_/q                                 
     1                 axi_slave_if.wdata[182] (net)                                            
        0.128  2.148 ^ i_axi_slave_wrapper_in.i_axi_slave/wdata[182] (*must_keep* NAP_AXI_SLAVE) x_core.NOC[2][5].logic.noc.nap_s
               2.148   data arrival time                                                        

        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.030  2.014   clock uncertainty                                                        
        0.000  2.014   clock reconvergence pessimism                                            
               2.014 ^ i_axi_slave_wrapper_in.i_axi_slave/clk (*must_keep* NAP_AXI_SLAVE)        x_core.NOC[2][5].logic.noc.nap_s
        0.224  2.238   library hold time                                                        
               2.238   data required time                                                       
---------------------------------------------------------------------------------------------------------------------------------
               2.238   data required time                                                       
              -2.148   data arrival time                                                        
---------------------------------------------------------------------------------------------------------------------------------
              -0.090   slack (VIOLATED)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_139'></A><h4>  </h4>
<h5> Path Id: fc_h26 </h5>
<p> <pre>Startpoint: i_axi_pkt_gen.i_data_gen.dout_int_183_ (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_slave_wrapper_in.i_axi_slave (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: min
Logic Delay: -0.188
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                               Placement
---------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.000  1.984 ^ i_axi_pkt_gen.i_data_gen.dout_int_183_/ck (*must_keep* DFFER)            
        0.036  2.020 ^ i_axi_pkt_gen.i_data_gen.dout_int_183_/q                                 
     1                 axi_slave_if.wdata[183] (net)                                            
        0.128  2.148 ^ i_axi_slave_wrapper_in.i_axi_slave/wdata[183] (*must_keep* NAP_AXI_SLAVE) x_core.NOC[2][5].logic.noc.nap_s
               2.148   data arrival time                                                        

        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.030  2.014   clock uncertainty                                                        
        0.000  2.014   clock reconvergence pessimism                                            
               2.014 ^ i_axi_slave_wrapper_in.i_axi_slave/clk (*must_keep* NAP_AXI_SLAVE)        x_core.NOC[2][5].logic.noc.nap_s
        0.224  2.238   library hold time                                                        
               2.238   data required time                                                       
---------------------------------------------------------------------------------------------------------------------------------
               2.238   data required time                                                       
              -2.148   data arrival time                                                        
---------------------------------------------------------------------------------------------------------------------------------
              -0.090   slack (VIOLATED)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_140'></A><h4>  </h4>
<h5> Path Id: fc_h27 </h5>
<p> <pre>Startpoint: i_axi_pkt_gen.i_data_gen.dout_int_176_ (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_slave_wrapper_in.i_axi_slave (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: min
Logic Delay: -0.188
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                               Placement
---------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.000  1.984 ^ i_axi_pkt_gen.i_data_gen.dout_int_176_/ck (*must_keep* DFFER)            
        0.036  2.020 ^ i_axi_pkt_gen.i_data_gen.dout_int_176_/q                                 
     1                 axi_slave_if.wdata[176] (net)                                            
        0.128  2.148 ^ i_axi_slave_wrapper_in.i_axi_slave/wdata[176] (*must_keep* NAP_AXI_SLAVE) x_core.NOC[2][5].logic.noc.nap_s
               2.148   data arrival time                                                        

        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.030  2.014   clock uncertainty                                                        
        0.000  2.014   clock reconvergence pessimism                                            
               2.014 ^ i_axi_slave_wrapper_in.i_axi_slave/clk (*must_keep* NAP_AXI_SLAVE)        x_core.NOC[2][5].logic.noc.nap_s
        0.224  2.238   library hold time                                                        
               2.238   data required time                                                       
---------------------------------------------------------------------------------------------------------------------------------
               2.238   data required time                                                       
              -2.148   data arrival time                                                        
---------------------------------------------------------------------------------------------------------------------------------
              -0.090   slack (VIOLATED)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_141'></A><h4>  </h4>
<h5> Path Id: fc_h28 </h5>
<p> <pre>Startpoint: i_axi_pkt_gen.i_data_gen.dout_int_189_ (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_slave_wrapper_in.i_axi_slave (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: min
Logic Delay: -0.188
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                               Placement
---------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.000  1.984 ^ i_axi_pkt_gen.i_data_gen.dout_int_189_/ck (*must_keep* DFFER)            
        0.036  2.020 ^ i_axi_pkt_gen.i_data_gen.dout_int_189_/q                                 
     1                 axi_slave_if.wdata[189] (net)                                            
        0.128  2.148 ^ i_axi_slave_wrapper_in.i_axi_slave/wdata[189] (*must_keep* NAP_AXI_SLAVE) x_core.NOC[2][5].logic.noc.nap_s
               2.148   data arrival time                                                        

        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.030  2.014   clock uncertainty                                                        
        0.000  2.014   clock reconvergence pessimism                                            
               2.014 ^ i_axi_slave_wrapper_in.i_axi_slave/clk (*must_keep* NAP_AXI_SLAVE)        x_core.NOC[2][5].logic.noc.nap_s
        0.224  2.238   library hold time                                                        
               2.238   data required time                                                       
---------------------------------------------------------------------------------------------------------------------------------
               2.238   data required time                                                       
              -2.148   data arrival time                                                        
---------------------------------------------------------------------------------------------------------------------------------
              -0.090   slack (VIOLATED)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_142'></A><h4>  </h4>
<h5> Path Id: fc_h29 </h5>
<p> <pre>Startpoint: i_axi_pkt_gen.i_data_gen.dout_int_180_ (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_axi_slave_wrapper_in.i_axi_slave (rising edge-triggered flip-flop clocked by i_send_clk)
Path Group: i_send_clk
Path Type: min
Logic Delay: -0.188
Net Delay: 0.128
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                               Placement
---------------------------------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.000  1.984 ^ i_axi_pkt_gen.i_data_gen.dout_int_180_/ck (*must_keep* DFFER)            
        0.036  2.020 ^ i_axi_pkt_gen.i_data_gen.dout_int_180_/q                                 
     1                 axi_slave_if.wdata[180] (net)                                            
        0.128  2.148 ^ i_axi_slave_wrapper_in.i_axi_slave/wdata[180] (*must_keep* NAP_AXI_SLAVE) x_core.NOC[2][5].logic.noc.nap_s
               2.148   data arrival time                                                        

        0.000  0.000   clock i_send_clk (rise edge)                                             
        1.984  1.984   clock network delay (propagated)                                         
        0.030  2.014   clock uncertainty                                                        
        0.000  2.014   clock reconvergence pessimism                                            
               2.014 ^ i_axi_slave_wrapper_in.i_axi_slave/clk (*must_keep* NAP_AXI_SLAVE)        x_core.NOC[2][5].logic.noc.nap_s
        0.224  2.238   library hold time                                                        
               2.238   data required time                                                       
---------------------------------------------------------------------------------------------------------------------------------
               2.238   data required time                                                       
              -2.148   data arrival time                                                        
---------------------------------------------------------------------------------------------------------------------------------
              -0.090   slack (VIOLATED)                                                         

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_143'></A><h4>  </h4>
<h5> Path Id: fc_h30 </h5>
<p> <pre>Startpoint: reset_pipe_31_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff1 (removal check against rising-edge clock i_reg_clk)
Path Group: **async_default**
Path Type: min
Logic Delay: 0.036
Net Delay: 0.256
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                
--------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                
        1.984  1.984   clock network delay (propagated)                                           
        0.000  1.984 ^ reset_pipe_31_/ck (DFF)                                                    
        0.036  2.020 ^ reset_pipe_31_/q                                                           
     2                 reset_pipe[31] (net)                                                       
        0.256  2.276 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff1/rn (DFFR)
               2.276   data arrival time                                                          

        0.000  0.000   clock i_reg_clk (rise edge)                                                
        1.984  1.984   clock network delay (propagated)                                           
        0.030  2.014   clock uncertainty                                                          
        0.000  2.014   clock reconvergence pessimism                                              
               2.014 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff1/ck (DFFR)
        0.012  2.026   library removal time                                                       
               2.026   data required time                                                         
--------------------------------------------------------------------------------------------------
               2.026   data required time                                                         
              -2.276   data arrival time                                                          
--------------------------------------------------------------------------------------------------
               0.250   slack (MET)                                                                

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_144'></A><h4>  </h4>
<h5> Path Id: fc_h31 </h5>
<p> <pre>Startpoint: reset_pipe_31_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff2 (removal check against rising-edge clock i_reg_clk)
Path Group: **async_default**
Path Type: min
Logic Delay: 0.036
Net Delay: 0.256
Clock Skew: 0.000
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                                                
--------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                
        1.984  1.984   clock network delay (propagated)                                           
        0.000  1.984 ^ reset_pipe_31_/ck (DFF)                                                    
        0.036  2.020 ^ reset_pipe_31_/q                                                           
     2                 reset_pipe[31] (net)                                                       
        0.256  2.276 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff2/rn (DFFR)
               2.276   data arrival time                                                          

        0.000  0.000   clock i_reg_clk (rise edge)                                                
        1.984  1.984   clock network delay (propagated)                                           
        0.030  2.014   clock uncertainty                                                          
        0.000  2.014   clock reconvergence pessimism                                              
               2.014 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__x_sync.x_ff2/ck (DFFR)
        0.012  2.026   library removal time                                                       
               2.026   data required time                                                         
--------------------------------------------------------------------------------------------------
               2.026   data required time                                                         
              -2.276   data arrival time                                                          
--------------------------------------------------------------------------------------------------
               0.250   slack (MET)                                                                

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_145'></A><h4>  </h4>
<h5> Path Id: fc_h32 </h5>
<p> <pre>Startpoint: i_reset_processor_reg.gb_sync_inputs_gb_per_input_1__sync_rstn_pipe_1_4_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff1 (removal check against rising-edge clock i_reg_clk)
Path Group: **async_default**
Path Type: min
Logic Delay: 0.100
Net Delay: 0.384
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                      
--------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.000  1.984 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_1__sync_rstn_pipe_1_4_/ck (DFF)
        0.036  2.020 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_1__sync_rstn_pipe_1_4_/q       
     1                 i_reset_processor_reg.sync_rstn_pipe_0[4] (net)                                  
        0.128  2.148 ^ i_reset_processor_reg.gb_sync_inputs.un2_master_rstn/din1 (LUT3)                 
        0.064  2.212 ^ i_reset_processor_reg.gb_sync_inputs.un2_master_rstn/dout                        
     2                 i_reset_processor_reg.un2_master_rstn (net)                                      
        0.256  2.468 ^ i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff1/rn (DFFR)                         
               2.468   data arrival time                                                                

        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.030  2.014   clock uncertainty                                                                
        0.000  2.014   clock reconvergence pessimism                                                    
               2.014 ^ i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff1/ck (DFFR)                         
        0.012  2.026   library removal time                                                             
               2.026   data required time                                                               
--------------------------------------------------------------------------------------------------------
               2.026   data required time                                                               
              -2.468   data arrival time                                                                
--------------------------------------------------------------------------------------------------------
               0.442   slack (MET)                                                                      

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_146'></A><h4>  </h4>
<h5> Path Id: fc_h33 </h5>
<p> <pre>Startpoint: i_reset_processor_reg.gb_sync_inputs_gb_per_input_1__sync_rstn_pipe_1_4_ (rising edge-triggered flip-flop clocked by i_reg_clk)
Endpoint: i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff2 (removal check against rising-edge clock i_reg_clk)
Path Group: **async_default**
Path Type: min
Logic Delay: 0.100
Net Delay: 0.384
Clock Skew: 0.000
Logic Levels: 1
Fast-connects: 0

Fanout  Delay   Time   Description                                                                      
--------------------------------------------------------------------------------------------------------
        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.000  1.984 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_1__sync_rstn_pipe_1_4_/ck (DFF)
        0.036  2.020 ^ i_reset_processor_reg.gb_sync_inputs_gb_per_input_1__sync_rstn_pipe_1_4_/q       
     1                 i_reset_processor_reg.sync_rstn_pipe_0[4] (net)                                  
        0.128  2.148 ^ i_reset_processor_reg.gb_sync_inputs.un2_master_rstn/din1 (LUT3)                 
        0.064  2.212 ^ i_reset_processor_reg.gb_sync_inputs.un2_master_rstn/dout                        
     2                 i_reset_processor_reg.un2_master_rstn (net)                                      
        0.256  2.468 ^ i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff2/rn (DFFR)                         
               2.468   data arrival time                                                                

        0.000  0.000   clock i_reg_clk (rise edge)                                                      
        1.984  1.984   clock network delay (propagated)                                                 
        0.030  2.014   clock uncertainty                                                                
        0.000  2.014   clock reconvergence pessimism                                                    
               2.014 ^ i_reset_processor_reg.gb_roc.x_sync_rstn.x_ff2/ck (DFFR)                         
        0.012  2.026   library removal time                                                             
               2.026   data required time                                                               
--------------------------------------------------------------------------------------------------------
               2.026   data required time                                                               
              -2.468   data arrival time                                                                
--------------------------------------------------------------------------------------------------------
               0.442   slack (MET)                                                                      

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>
<A name='staDetail_147'></A><h4>  </h4>
<h5> Path Id: fc_h34 </h5>
<p> <pre>Startpoint: x_sync_nap_send_rstn.x_ff2 (rising edge-triggered flip-flop clocked by i_send_clk)
Endpoint: i_xact_fifo (removal check against rising-edge clock i_send_clk)
Path Group: **async_default**
Path Type: min
Logic Delay: 0.036
Net Delay: 1.600
Clock Skew: 0.120
Logic Levels: 0
Fast-connects: 0

Fanout  Delay   Time   Description                                       
-------------------------------------------------------------------------
        0.000  0.000   clock i_send_clk (rise edge)                      
        1.984  1.984   clock network delay (propagated)                  
        0.000  1.984 ^ x_sync_nap_send_rstn.x_ff2/ck (DFF)               
        0.036  2.020 ^ x_sync_nap_send_rstn.x_ff2/q                      
   489                 nap_send_rstn (net)                               
        1.600  3.620 ^ i_xact_fifo/rstn (LRAM2K_FIFO)                    
               3.620   data arrival time                                 

        0.000  0.000   clock i_send_clk (rise edge)                      
        2.104  2.104   clock network delay (propagated)                  
        0.030  2.134   clock uncertainty                                 
        0.000  2.134   clock reconvergence pessimism                     
               2.134 ^ i_xact_fifo/_n_clk_cm_lram_sync_mode (LRAM2K_FIFO)
       -0.118  2.016   library removal time                              
               2.016   data required time                                
-------------------------------------------------------------------------
               2.016   data required time                                
              -3.620   data arrival time                                 
-------------------------------------------------------------------------
               1.604   slack (MET)                                       

</pre>
<A href='#summaryTable'>return to Summary</A> <br clear=all></p>

<br>

<br><hr><br>
<p> Unconstrained timing paths are not included in this report. See implementation option 'report_unconstrained_timing_paths'. <br clear=all></p>
<p> The performance and operating frequency of clocks in the design may be limited by hardware capabilities of the device. These limits are not represented in the timing report. Please consult device documentation for more details on these limitations. <br clear=all></p>

<br><hr><br>
</body></html>
