<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/aarch64.ad</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="../../../../make/conf/jib-profiles.js.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRAssembler_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/aarch64.ad</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
 1608     st-&gt;print(&quot;\n\t&quot;);
 1609     st-&gt;print(&quot;ldr  rscratch1, [guard]\n\t&quot;);
 1610     st-&gt;print(&quot;dmb ishld\n\t&quot;);
 1611     st-&gt;print(&quot;ldr  rscratch2, [rthread, #thread_disarmed_offset]\n\t&quot;);
 1612     st-&gt;print(&quot;cmp  rscratch1, rscratch2\n\t&quot;);
 1613     st-&gt;print(&quot;b.eq skip&quot;);
 1614     st-&gt;print(&quot;\n\t&quot;);
 1615     st-&gt;print(&quot;blr #nmethod_entry_barrier_stub\n\t&quot;);
 1616     st-&gt;print(&quot;b skip\n\t&quot;);
 1617     st-&gt;print(&quot;guard: int\n\t&quot;);
 1618     st-&gt;print(&quot;\n\t&quot;);
 1619     st-&gt;print(&quot;skip:\n\t&quot;);
 1620   }
 1621 }
 1622 #endif
 1623 
 1624 void MachPrologNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
 1625   Compile* C = ra_-&gt;C;
 1626   C2_MacroAssembler _masm(&amp;cbuf);
 1627 


 1628   // n.b. frame size includes space for return pc and rfp
 1629   const long framesize = C-&gt;output()-&gt;frame_size_in_bytes();
 1630   assert(framesize%(2*wordSize) == 0, &quot;must preserve 2*wordSize alignment&quot;);
 1631 
 1632   // insert a nop at the start of the prolog so we can patch in a
 1633   // branch if we need to invalidate the method later
 1634   __ nop();
 1635 
 1636   if (C-&gt;clinit_barrier_on_entry()) {
 1637     assert(!C-&gt;method()-&gt;holder()-&gt;is_not_initialized(), &quot;initialization should have been started&quot;);
 1638 
 1639     Label L_skip_barrier;
 1640 
 1641     __ mov_metadata(rscratch2, C-&gt;method()-&gt;holder()-&gt;constant_encoding());
 1642     __ clinit_barrier(rscratch2, rscratch1, &amp;L_skip_barrier);
 1643     __ far_jump(RuntimeAddress(SharedRuntime::get_handle_wrong_method_stub()));
 1644     __ bind(L_skip_barrier);
 1645   }
 1646 
 1647   int bangsize = C-&gt;output()-&gt;bang_size_in_bytes();
</pre>
<hr />
<pre>
 1954 
 1955   int offset = ra_-&gt;reg2offset(in_RegMask(0).find_first_elem());
 1956   int reg    = ra_-&gt;get_encode(this);
 1957 
 1958   // This add will handle any 24-bit signed offset. 24 bits allows an
 1959   // 8 megabyte stack frame.
 1960   __ add(as_Register(reg), sp, offset);
 1961 }
 1962 
 1963 uint BoxLockNode::size(PhaseRegAlloc *ra_) const {
 1964   // BoxLockNode is not a MachNode, so we can&#39;t just call MachNode::size(ra_).
 1965   int offset = ra_-&gt;reg2offset(in_RegMask(0).find_first_elem());
 1966 
 1967   if (Assembler::operand_valid_for_add_sub_immediate(offset)) {
 1968     return NativeInstruction::instruction_size;
 1969   } else {
 1970     return 2 * NativeInstruction::instruction_size;
 1971   }
 1972 }
 1973 
<span class="line-modified"> 1974 //=============================================================================</span>






























 1975 








 1976 #ifndef PRODUCT
 1977 void MachUEPNode::format(PhaseRegAlloc* ra_, outputStream* st) const
 1978 {
 1979   st-&gt;print_cr(&quot;# MachUEPNode&quot;);
 1980   if (UseCompressedClassPointers) {
 1981     st-&gt;print_cr(&quot;\tldrw rscratch1, j_rarg0 + oopDesc::klass_offset_in_bytes()]\t# compressed klass&quot;);
 1982     if (CompressedKlassPointers::shift() != 0) {
 1983       st-&gt;print_cr(&quot;\tdecode_klass_not_null rscratch1, rscratch1&quot;);
 1984     }
 1985   } else {
 1986    st-&gt;print_cr(&quot;\tldr rscratch1, j_rarg0 + oopDesc::klass_offset_in_bytes()]\t# compressed klass&quot;);
 1987   }
 1988   st-&gt;print_cr(&quot;\tcmp r0, rscratch1\t # Inline cache check&quot;);
 1989   st-&gt;print_cr(&quot;\tbne, SharedRuntime::_ic_miss_stub&quot;);
 1990 }
 1991 #endif
 1992 
 1993 void MachUEPNode::emit(CodeBuffer&amp; cbuf, PhaseRegAlloc* ra_) const
 1994 {
 1995   // This is the unverified entry point.
 1996   C2_MacroAssembler _masm(&amp;cbuf);

 1997 

 1998   __ cmp_klass(j_rarg0, rscratch2, rscratch1);
<span class="line-modified"> 1999   Label skip;</span>
 2000   // TODO
 2001   // can we avoid this skip and still use a reloc?
 2002   __ br(Assembler::EQ, skip);
 2003   __ far_jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
 2004   __ bind(skip);
 2005 }
 2006 
 2007 uint MachUEPNode::size(PhaseRegAlloc* ra_) const
 2008 {
 2009   return MachNode::size(ra_);
 2010 }
 2011 
 2012 // REQUIRED EMIT CODE
 2013 
 2014 //=============================================================================
 2015 
 2016 // Emit exception handler code.
 2017 int HandlerImpl::emit_exception_handler(CodeBuffer&amp; cbuf)
 2018 {
 2019   // mov rscratch1 #exception_blob_entry_point
</pre>
<hr />
<pre>
 2386     address_visited.test_set(m-&gt;_idx); // Flag as address_visited
 2387     mstack.push(m-&gt;in(AddPNode::Address), Pre_Visit);
 2388     mstack.push(m-&gt;in(AddPNode::Base), Pre_Visit);
 2389     return true;
 2390   } else if (off-&gt;Opcode() == Op_ConvI2L &amp;&amp;
 2391              // Are there other uses besides address expressions?
 2392              !is_visited(off)) {
 2393     address_visited.test_set(m-&gt;_idx); // Flag as address_visited
 2394     address_visited.set(off-&gt;_idx); // Flag as address_visited
 2395     mstack.push(off-&gt;in(1), Pre_Visit);
 2396     mstack.push(m-&gt;in(AddPNode::Address), Pre_Visit);
 2397     mstack.push(m-&gt;in(AddPNode::Base), Pre_Visit);
 2398     return true;
 2399   }
 2400   return false;
 2401 }
 2402 
 2403 void Compile::reshape_address(AddPNode* addp) {
 2404 }
 2405 
<span class="line-removed"> 2406 </span>
 2407 #define MOV_VOLATILE(REG, BASE, INDEX, SCALE, DISP, SCRATCH, INSN)      \
 2408   C2_MacroAssembler _masm(&amp;cbuf);                                       \
 2409   {                                                                     \
 2410     guarantee(INDEX == -1, &quot;mode not permitted for volatile&quot;);          \
 2411     guarantee(DISP == 0, &quot;mode not permitted for volatile&quot;);            \
 2412     guarantee(SCALE == 0, &quot;mode not permitted for volatile&quot;);           \
 2413     __ INSN(REG, as_Register(BASE));                                    \
 2414   }
 2415 
 2416 
 2417 static Address mem2address(int opcode, Register base, int index, int size, int disp)
 2418   {
 2419     Address::extend scale;
 2420 
 2421     // Hooboy, this is fugly.  We need a way to communicate to the
 2422     // encoder that the index needs to be sign extended, so we have to
 2423     // enumerate all the cases.
 2424     switch (opcode) {
 2425     case INDINDEXSCALEDI2L:
 2426     case INDINDEXSCALEDI2LN:
</pre>
<hr />
<pre>
 8246 %}
 8247 
 8248 // ============================================================================
 8249 // Cast/Convert Instructions
 8250 
 8251 instruct castX2P(iRegPNoSp dst, iRegL src) %{
 8252   match(Set dst (CastX2P src));
 8253 
 8254   ins_cost(INSN_COST);
 8255   format %{ &quot;mov $dst, $src\t# long -&gt; ptr&quot; %}
 8256 
 8257   ins_encode %{
 8258     if ($dst$$reg != $src$$reg) {
 8259       __ mov(as_Register($dst$$reg), as_Register($src$$reg));
 8260     }
 8261   %}
 8262 
 8263   ins_pipe(ialu_reg);
 8264 %}
 8265 















 8266 instruct castP2X(iRegLNoSp dst, iRegP src) %{
 8267   match(Set dst (CastP2X src));
 8268 
 8269   ins_cost(INSN_COST);
 8270   format %{ &quot;mov $dst, $src\t# ptr -&gt; long&quot; %}
 8271 
 8272   ins_encode %{
 8273     if ($dst$$reg != $src$$reg) {
 8274       __ mov(as_Register($dst$$reg), as_Register($src$$reg));
 8275     }
 8276   %}
 8277 
 8278   ins_pipe(ialu_reg);
 8279 %}
 8280 































 8281 // Convert oop into int for vectors alignment masking
 8282 instruct convP2I(iRegINoSp dst, iRegP src) %{
 8283   match(Set dst (ConvL2I (CastP2X src)));
 8284 
 8285   ins_cost(INSN_COST);
 8286   format %{ &quot;movw $dst, $src\t# ptr -&gt; int&quot; %}
 8287   ins_encode %{
 8288     __ movw($dst$$Register, $src$$Register);
 8289   %}
 8290 
 8291   ins_pipe(ialu_reg);
 8292 %}
 8293 
 8294 // Convert compressed oop into int for vectors alignment masking
 8295 // in case of 32bit oops (heap &lt; 4Gb).
 8296 instruct convN2I(iRegINoSp dst, iRegN src)
 8297 %{
 8298   predicate(CompressedOops::shift() == 0);
 8299   match(Set dst (ConvL2I (CastP2X (DecodeN src))));
 8300 
</pre>
<hr />
<pre>
13829 
13830   match(Set dst (MoveL2D src));
13831 
13832   effect(DEF dst, USE src);
13833 
13834   ins_cost(INSN_COST);
13835 
13836   format %{ &quot;fmovd $dst, $src\t# MoveL2D_reg_reg&quot; %}
13837 
13838   ins_encode %{
13839     __ fmovd(as_FloatRegister($dst$$reg), $src$$Register);
13840   %}
13841 
13842   ins_pipe(fp_l2d);
13843 
13844 %}
13845 
13846 // ============================================================================
13847 // clearing of an array
13848 
<span class="line-modified">13849 instruct clearArray_reg_reg(iRegL_R11 cnt, iRegP_R10 base, Universe dummy, rFlagsReg cr)</span>
13850 %{
<span class="line-modified">13851   match(Set dummy (ClearArray cnt base));</span>
13852   effect(USE_KILL cnt, USE_KILL base, KILL cr);
13853 
13854   ins_cost(4 * INSN_COST);
13855   format %{ &quot;ClearArray $cnt, $base&quot; %}
13856 
13857   ins_encode %{
13858     __ zero_words($base$$Register, $cnt$$Register);
13859   %}
13860 
13861   ins_pipe(pipe_class_memory);
13862 %}
13863 
13864 instruct clearArray_imm_reg(immL cnt, iRegP_R10 base, Universe dummy, rFlagsReg cr)
13865 %{
13866   predicate((uint64_t)n-&gt;in(2)-&gt;get_long()
13867             &lt; (uint64_t)(BlockZeroingLowLimit &gt;&gt; LogBytesPerWord));
13868   match(Set dummy (ClearArray cnt base));
13869   effect(USE_KILL base);
13870 
13871   ins_cost(4 * INSN_COST);
</pre>
</td>
<td>
<hr />
<pre>
 1608     st-&gt;print(&quot;\n\t&quot;);
 1609     st-&gt;print(&quot;ldr  rscratch1, [guard]\n\t&quot;);
 1610     st-&gt;print(&quot;dmb ishld\n\t&quot;);
 1611     st-&gt;print(&quot;ldr  rscratch2, [rthread, #thread_disarmed_offset]\n\t&quot;);
 1612     st-&gt;print(&quot;cmp  rscratch1, rscratch2\n\t&quot;);
 1613     st-&gt;print(&quot;b.eq skip&quot;);
 1614     st-&gt;print(&quot;\n\t&quot;);
 1615     st-&gt;print(&quot;blr #nmethod_entry_barrier_stub\n\t&quot;);
 1616     st-&gt;print(&quot;b skip\n\t&quot;);
 1617     st-&gt;print(&quot;guard: int\n\t&quot;);
 1618     st-&gt;print(&quot;\n\t&quot;);
 1619     st-&gt;print(&quot;skip:\n\t&quot;);
 1620   }
 1621 }
 1622 #endif
 1623 
 1624 void MachPrologNode::emit(CodeBuffer &amp;cbuf, PhaseRegAlloc *ra_) const {
 1625   Compile* C = ra_-&gt;C;
 1626   C2_MacroAssembler _masm(&amp;cbuf);
 1627 
<span class="line-added"> 1628   __ verified_entry(C, 0);</span>
<span class="line-added"> 1629   __ bind(*_verified_entry);</span>
 1630   // n.b. frame size includes space for return pc and rfp
 1631   const long framesize = C-&gt;output()-&gt;frame_size_in_bytes();
 1632   assert(framesize%(2*wordSize) == 0, &quot;must preserve 2*wordSize alignment&quot;);
 1633 
 1634   // insert a nop at the start of the prolog so we can patch in a
 1635   // branch if we need to invalidate the method later
 1636   __ nop();
 1637 
 1638   if (C-&gt;clinit_barrier_on_entry()) {
 1639     assert(!C-&gt;method()-&gt;holder()-&gt;is_not_initialized(), &quot;initialization should have been started&quot;);
 1640 
 1641     Label L_skip_barrier;
 1642 
 1643     __ mov_metadata(rscratch2, C-&gt;method()-&gt;holder()-&gt;constant_encoding());
 1644     __ clinit_barrier(rscratch2, rscratch1, &amp;L_skip_barrier);
 1645     __ far_jump(RuntimeAddress(SharedRuntime::get_handle_wrong_method_stub()));
 1646     __ bind(L_skip_barrier);
 1647   }
 1648 
 1649   int bangsize = C-&gt;output()-&gt;bang_size_in_bytes();
</pre>
<hr />
<pre>
 1956 
 1957   int offset = ra_-&gt;reg2offset(in_RegMask(0).find_first_elem());
 1958   int reg    = ra_-&gt;get_encode(this);
 1959 
 1960   // This add will handle any 24-bit signed offset. 24 bits allows an
 1961   // 8 megabyte stack frame.
 1962   __ add(as_Register(reg), sp, offset);
 1963 }
 1964 
 1965 uint BoxLockNode::size(PhaseRegAlloc *ra_) const {
 1966   // BoxLockNode is not a MachNode, so we can&#39;t just call MachNode::size(ra_).
 1967   int offset = ra_-&gt;reg2offset(in_RegMask(0).find_first_elem());
 1968 
 1969   if (Assembler::operand_valid_for_add_sub_immediate(offset)) {
 1970     return NativeInstruction::instruction_size;
 1971   } else {
 1972     return 2 * NativeInstruction::instruction_size;
 1973   }
 1974 }
 1975 
<span class="line-modified"> 1976 ///=============================================================================</span>
<span class="line-added"> 1977 #ifndef PRODUCT</span>
<span class="line-added"> 1978 void MachVEPNode::format(PhaseRegAlloc* ra_, outputStream* st) const</span>
<span class="line-added"> 1979 {</span>
<span class="line-added"> 1980   st-&gt;print_cr(&quot;# MachVEPNode&quot;);</span>
<span class="line-added"> 1981   if (!_verified) {</span>
<span class="line-added"> 1982     st-&gt;print_cr(&quot;\t load_class&quot;);</span>
<span class="line-added"> 1983   } else {</span>
<span class="line-added"> 1984     st-&gt;print_cr(&quot;\t unpack_inline_arg&quot;);</span>
<span class="line-added"> 1985   }</span>
<span class="line-added"> 1986 }</span>
<span class="line-added"> 1987 #endif</span>
<span class="line-added"> 1988 </span>
<span class="line-added"> 1989 void MachVEPNode::emit(CodeBuffer&amp; cbuf, PhaseRegAlloc* ra_) const</span>
<span class="line-added"> 1990 {</span>
<span class="line-added"> 1991   MacroAssembler _masm(&amp;cbuf);</span>
<span class="line-added"> 1992 </span>
<span class="line-added"> 1993   if (!_verified) {</span>
<span class="line-added"> 1994     Label skip;</span>
<span class="line-added"> 1995     __ cmp_klass(j_rarg0, rscratch2, rscratch1);</span>
<span class="line-added"> 1996     __ br(Assembler::EQ, skip);</span>
<span class="line-added"> 1997       __ far_jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));</span>
<span class="line-added"> 1998     __ bind(skip);</span>
<span class="line-added"> 1999 </span>
<span class="line-added"> 2000   } else {</span>
<span class="line-added"> 2001     // Unpack inline type args passed as oop and then jump to</span>
<span class="line-added"> 2002     // the verified entry point (skipping the unverified entry).</span>
<span class="line-added"> 2003     __ unpack_inline_args(ra_-&gt;C, _receiver_only);</span>
<span class="line-added"> 2004     __ b(*_verified_entry);</span>
<span class="line-added"> 2005   }</span>
<span class="line-added"> 2006 }</span>
 2007 
<span class="line-added"> 2008 </span>
<span class="line-added"> 2009 uint MachVEPNode::size(PhaseRegAlloc* ra_) const</span>
<span class="line-added"> 2010 {</span>
<span class="line-added"> 2011   return MachNode::size(ra_); // too many variables; just compute it the hard way</span>
<span class="line-added"> 2012 }</span>
<span class="line-added"> 2013 </span>
<span class="line-added"> 2014 </span>
<span class="line-added"> 2015 //=============================================================================</span>
 2016 #ifndef PRODUCT
 2017 void MachUEPNode::format(PhaseRegAlloc* ra_, outputStream* st) const
 2018 {
 2019   st-&gt;print_cr(&quot;# MachUEPNode&quot;);
 2020   if (UseCompressedClassPointers) {
 2021     st-&gt;print_cr(&quot;\tldrw rscratch1, j_rarg0 + oopDesc::klass_offset_in_bytes()]\t# compressed klass&quot;);
 2022     if (CompressedKlassPointers::shift() != 0) {
 2023       st-&gt;print_cr(&quot;\tdecode_klass_not_null rscratch1, rscratch1&quot;);
 2024     }
 2025   } else {
 2026    st-&gt;print_cr(&quot;\tldr rscratch1, j_rarg0 + oopDesc::klass_offset_in_bytes()]\t# compressed klass&quot;);
 2027   }
 2028   st-&gt;print_cr(&quot;\tcmp r0, rscratch1\t # Inline cache check&quot;);
 2029   st-&gt;print_cr(&quot;\tbne, SharedRuntime::_ic_miss_stub&quot;);
 2030 }
 2031 #endif
 2032 
 2033 void MachUEPNode::emit(CodeBuffer&amp; cbuf, PhaseRegAlloc* ra_) const
 2034 {
 2035   // This is the unverified entry point.
 2036   C2_MacroAssembler _masm(&amp;cbuf);
<span class="line-added"> 2037   Label skip;</span>
 2038 
<span class="line-added"> 2039   // UseCompressedClassPointers logic are inside cmp_klass</span>
 2040   __ cmp_klass(j_rarg0, rscratch2, rscratch1);
<span class="line-modified"> 2041 </span>
 2042   // TODO
 2043   // can we avoid this skip and still use a reloc?
 2044   __ br(Assembler::EQ, skip);
 2045   __ far_jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
 2046   __ bind(skip);
 2047 }
 2048 
 2049 uint MachUEPNode::size(PhaseRegAlloc* ra_) const
 2050 {
 2051   return MachNode::size(ra_);
 2052 }
 2053 
 2054 // REQUIRED EMIT CODE
 2055 
 2056 //=============================================================================
 2057 
 2058 // Emit exception handler code.
 2059 int HandlerImpl::emit_exception_handler(CodeBuffer&amp; cbuf)
 2060 {
 2061   // mov rscratch1 #exception_blob_entry_point
</pre>
<hr />
<pre>
 2428     address_visited.test_set(m-&gt;_idx); // Flag as address_visited
 2429     mstack.push(m-&gt;in(AddPNode::Address), Pre_Visit);
 2430     mstack.push(m-&gt;in(AddPNode::Base), Pre_Visit);
 2431     return true;
 2432   } else if (off-&gt;Opcode() == Op_ConvI2L &amp;&amp;
 2433              // Are there other uses besides address expressions?
 2434              !is_visited(off)) {
 2435     address_visited.test_set(m-&gt;_idx); // Flag as address_visited
 2436     address_visited.set(off-&gt;_idx); // Flag as address_visited
 2437     mstack.push(off-&gt;in(1), Pre_Visit);
 2438     mstack.push(m-&gt;in(AddPNode::Address), Pre_Visit);
 2439     mstack.push(m-&gt;in(AddPNode::Base), Pre_Visit);
 2440     return true;
 2441   }
 2442   return false;
 2443 }
 2444 
 2445 void Compile::reshape_address(AddPNode* addp) {
 2446 }
 2447 

 2448 #define MOV_VOLATILE(REG, BASE, INDEX, SCALE, DISP, SCRATCH, INSN)      \
 2449   C2_MacroAssembler _masm(&amp;cbuf);                                       \
 2450   {                                                                     \
 2451     guarantee(INDEX == -1, &quot;mode not permitted for volatile&quot;);          \
 2452     guarantee(DISP == 0, &quot;mode not permitted for volatile&quot;);            \
 2453     guarantee(SCALE == 0, &quot;mode not permitted for volatile&quot;);           \
 2454     __ INSN(REG, as_Register(BASE));                                    \
 2455   }
 2456 
 2457 
 2458 static Address mem2address(int opcode, Register base, int index, int size, int disp)
 2459   {
 2460     Address::extend scale;
 2461 
 2462     // Hooboy, this is fugly.  We need a way to communicate to the
 2463     // encoder that the index needs to be sign extended, so we have to
 2464     // enumerate all the cases.
 2465     switch (opcode) {
 2466     case INDINDEXSCALEDI2L:
 2467     case INDINDEXSCALEDI2LN:
</pre>
<hr />
<pre>
 8287 %}
 8288 
 8289 // ============================================================================
 8290 // Cast/Convert Instructions
 8291 
 8292 instruct castX2P(iRegPNoSp dst, iRegL src) %{
 8293   match(Set dst (CastX2P src));
 8294 
 8295   ins_cost(INSN_COST);
 8296   format %{ &quot;mov $dst, $src\t# long -&gt; ptr&quot; %}
 8297 
 8298   ins_encode %{
 8299     if ($dst$$reg != $src$$reg) {
 8300       __ mov(as_Register($dst$$reg), as_Register($src$$reg));
 8301     }
 8302   %}
 8303 
 8304   ins_pipe(ialu_reg);
 8305 %}
 8306 
<span class="line-added"> 8307 instruct castN2X(iRegLNoSp dst, iRegN src) %{</span>
<span class="line-added"> 8308   match(Set dst (CastP2X src));</span>
<span class="line-added"> 8309 </span>
<span class="line-added"> 8310   ins_cost(INSN_COST);</span>
<span class="line-added"> 8311   format %{ &quot;mov $dst, $src\t# ptr -&gt; long&quot; %}</span>
<span class="line-added"> 8312 </span>
<span class="line-added"> 8313   ins_encode %{</span>
<span class="line-added"> 8314     if ($dst$$reg != $src$$reg) {</span>
<span class="line-added"> 8315       __ mov(as_Register($dst$$reg), as_Register($src$$reg));</span>
<span class="line-added"> 8316     }</span>
<span class="line-added"> 8317   %}</span>
<span class="line-added"> 8318 </span>
<span class="line-added"> 8319   ins_pipe(ialu_reg);</span>
<span class="line-added"> 8320 %}</span>
<span class="line-added"> 8321 </span>
 8322 instruct castP2X(iRegLNoSp dst, iRegP src) %{
 8323   match(Set dst (CastP2X src));
 8324 
 8325   ins_cost(INSN_COST);
 8326   format %{ &quot;mov $dst, $src\t# ptr -&gt; long&quot; %}
 8327 
 8328   ins_encode %{
 8329     if ($dst$$reg != $src$$reg) {
 8330       __ mov(as_Register($dst$$reg), as_Register($src$$reg));
 8331     }
 8332   %}
 8333 
 8334   ins_pipe(ialu_reg);
 8335 %}
 8336 
<span class="line-added"> 8337 instruct castN2I(iRegINoSp dst, iRegN src) %{</span>
<span class="line-added"> 8338   match(Set dst (CastN2I src));</span>
<span class="line-added"> 8339 </span>
<span class="line-added"> 8340   ins_cost(INSN_COST);</span>
<span class="line-added"> 8341   format %{ &quot;movw $dst, $src\t# compressed ptr -&gt; int&quot; %}</span>
<span class="line-added"> 8342 </span>
<span class="line-added"> 8343   ins_encode %{</span>
<span class="line-added"> 8344     if ($dst$$reg != $src$$reg) {</span>
<span class="line-added"> 8345       __ movw(as_Register($dst$$reg), as_Register($src$$reg));</span>
<span class="line-added"> 8346     }</span>
<span class="line-added"> 8347   %}</span>
<span class="line-added"> 8348 </span>
<span class="line-added"> 8349   ins_pipe(ialu_reg);</span>
<span class="line-added"> 8350 %}</span>
<span class="line-added"> 8351 </span>
<span class="line-added"> 8352 instruct castI2N(iRegNNoSp dst, iRegI src) %{</span>
<span class="line-added"> 8353   match(Set dst (CastI2N src));</span>
<span class="line-added"> 8354 </span>
<span class="line-added"> 8355   ins_cost(INSN_COST);</span>
<span class="line-added"> 8356   format %{ &quot;movw $dst, $src\t# int -&gt; compressed ptr&quot; %}</span>
<span class="line-added"> 8357 </span>
<span class="line-added"> 8358   ins_encode %{</span>
<span class="line-added"> 8359     if ($dst$$reg != $src$$reg) {</span>
<span class="line-added"> 8360       __ movw(as_Register($dst$$reg), as_Register($src$$reg));</span>
<span class="line-added"> 8361     }</span>
<span class="line-added"> 8362   %}</span>
<span class="line-added"> 8363 </span>
<span class="line-added"> 8364   ins_pipe(ialu_reg);</span>
<span class="line-added"> 8365 %}</span>
<span class="line-added"> 8366 </span>
<span class="line-added"> 8367 </span>
 8368 // Convert oop into int for vectors alignment masking
 8369 instruct convP2I(iRegINoSp dst, iRegP src) %{
 8370   match(Set dst (ConvL2I (CastP2X src)));
 8371 
 8372   ins_cost(INSN_COST);
 8373   format %{ &quot;movw $dst, $src\t# ptr -&gt; int&quot; %}
 8374   ins_encode %{
 8375     __ movw($dst$$Register, $src$$Register);
 8376   %}
 8377 
 8378   ins_pipe(ialu_reg);
 8379 %}
 8380 
 8381 // Convert compressed oop into int for vectors alignment masking
 8382 // in case of 32bit oops (heap &lt; 4Gb).
 8383 instruct convN2I(iRegINoSp dst, iRegN src)
 8384 %{
 8385   predicate(CompressedOops::shift() == 0);
 8386   match(Set dst (ConvL2I (CastP2X (DecodeN src))));
 8387 
</pre>
<hr />
<pre>
13916 
13917   match(Set dst (MoveL2D src));
13918 
13919   effect(DEF dst, USE src);
13920 
13921   ins_cost(INSN_COST);
13922 
13923   format %{ &quot;fmovd $dst, $src\t# MoveL2D_reg_reg&quot; %}
13924 
13925   ins_encode %{
13926     __ fmovd(as_FloatRegister($dst$$reg), $src$$Register);
13927   %}
13928 
13929   ins_pipe(fp_l2d);
13930 
13931 %}
13932 
13933 // ============================================================================
13934 // clearing of an array
13935 
<span class="line-modified">13936 instruct clearArray_reg_reg(iRegL_R11 cnt, iRegP_R10 base, iRegL val, Universe dummy, rFlagsReg cr)</span>
13937 %{
<span class="line-modified">13938   match(Set dummy (ClearArray (Binary cnt base) val));</span>
13939   effect(USE_KILL cnt, USE_KILL base, KILL cr);
13940 
13941   ins_cost(4 * INSN_COST);
13942   format %{ &quot;ClearArray $cnt, $base&quot; %}
13943 
13944   ins_encode %{
13945     __ zero_words($base$$Register, $cnt$$Register);
13946   %}
13947 
13948   ins_pipe(pipe_class_memory);
13949 %}
13950 
13951 instruct clearArray_imm_reg(immL cnt, iRegP_R10 base, Universe dummy, rFlagsReg cr)
13952 %{
13953   predicate((uint64_t)n-&gt;in(2)-&gt;get_long()
13954             &lt; (uint64_t)(BlockZeroingLowLimit &gt;&gt; LogBytesPerWord));
13955   match(Set dummy (ClearArray cnt base));
13956   effect(USE_KILL base);
13957 
13958   ins_cost(4 * INSN_COST);
</pre>
</td>
</tr>
</table>
<center><a href="../../../../make/conf/jib-profiles.js.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_LIRAssembler_aarch64.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>