Analysis & Synthesis report for DE2_115_SD_Card_Audio_Player
Mon Jun 27 00:22:03 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages
  7. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Jun 27 00:22:03 2022           ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; DE2_115_SD_Card_Audio_Player                ;
; Top-level Entity Name              ; DE2_115_SD_Card_Audio_Player                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                  ;
+------------------------------------------------------------------+------------------------------+------------------------------+
; Option                                                           ; Setting                      ; Default Value                ;
+------------------------------------------------------------------+------------------------------+------------------------------+
; Device                                                           ; EP4CE115F29C7                ;                              ;
; Top-level entity name                                            ; DE2_115_SD_Card_Audio_Player ; DE2_115_SD_Card_Audio_Player ;
; Family name                                                      ; Cyclone IV E                 ; Cyclone IV GX                ;
; Use smart compilation                                            ; On                           ; Off                          ;
; Maximum processors allowed for parallel compilation              ; 6                            ;                              ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                           ; On                           ;
; Enable compact report table                                      ; Off                          ; Off                          ;
; Restructure Multiplexers                                         ; Auto                         ; Auto                         ;
; Create Debugging Nodes for IP Cores                              ; Off                          ; Off                          ;
; Preserve fewer node names                                        ; On                           ; On                           ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                       ; Enable                       ;
; Verilog Version                                                  ; Verilog_2001                 ; Verilog_2001                 ;
; VHDL Version                                                     ; VHDL_1993                    ; VHDL_1993                    ;
; State Machine Processing                                         ; Auto                         ; Auto                         ;
; Safe State Machine                                               ; Off                          ; Off                          ;
; Extract Verilog State Machines                                   ; On                           ; On                           ;
; Extract VHDL State Machines                                      ; On                           ; On                           ;
; Ignore Verilog initial constructs                                ; Off                          ; Off                          ;
; Iteration limit for constant Verilog loops                       ; 5000                         ; 5000                         ;
; Iteration limit for non-constant Verilog loops                   ; 250                          ; 250                          ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                           ; On                           ;
; Infer RAMs from Raw Logic                                        ; On                           ; On                           ;
; Parallel Synthesis                                               ; On                           ; On                           ;
; DSP Block Balancing                                              ; Auto                         ; Auto                         ;
; NOT Gate Push-Back                                               ; On                           ; On                           ;
; Power-Up Don't Care                                              ; On                           ; On                           ;
; Remove Redundant Logic Cells                                     ; Off                          ; Off                          ;
; Remove Duplicate Registers                                       ; On                           ; On                           ;
; Ignore CARRY Buffers                                             ; Off                          ; Off                          ;
; Ignore CASCADE Buffers                                           ; Off                          ; Off                          ;
; Ignore GLOBAL Buffers                                            ; Off                          ; Off                          ;
; Ignore ROW GLOBAL Buffers                                        ; Off                          ; Off                          ;
; Ignore LCELL Buffers                                             ; Off                          ; Off                          ;
; Ignore SOFT Buffers                                              ; On                           ; On                           ;
; Limit AHDL Integers to 32 Bits                                   ; Off                          ; Off                          ;
; Optimization Technique                                           ; Balanced                     ; Balanced                     ;
; Carry Chain Length                                               ; 70                           ; 70                           ;
; Auto Carry Chains                                                ; On                           ; On                           ;
; Auto Open-Drain Pins                                             ; On                           ; On                           ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                          ; Off                          ;
; Auto ROM Replacement                                             ; On                           ; On                           ;
; Auto RAM Replacement                                             ; On                           ; On                           ;
; Auto DSP Block Replacement                                       ; On                           ; On                           ;
; Auto Shift Register Replacement                                  ; Auto                         ; Auto                         ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                         ; Auto                         ;
; Auto Clock Enable Replacement                                    ; On                           ; On                           ;
; Strict RAM Replacement                                           ; Off                          ; Off                          ;
; Allow Synchronous Control Signals                                ; On                           ; On                           ;
; Force Use of Synchronous Clear Signals                           ; Off                          ; Off                          ;
; Auto RAM Block Balancing                                         ; On                           ; On                           ;
; Auto RAM to Logic Cell Conversion                                ; Off                          ; Off                          ;
; Auto Resource Sharing                                            ; Off                          ; Off                          ;
; Allow Any RAM Size For Recognition                               ; Off                          ; Off                          ;
; Allow Any ROM Size For Recognition                               ; Off                          ; Off                          ;
; Allow Any Shift Register Size For Recognition                    ; Off                          ; Off                          ;
; Use LogicLock Constraints during Resource Balancing              ; On                           ; On                           ;
; Ignore translate_off and synthesis_off directives                ; Off                          ; Off                          ;
; Timing-Driven Synthesis                                          ; On                           ; On                           ;
; Report Parameter Settings                                        ; On                           ; On                           ;
; Report Source Assignments                                        ; On                           ; On                           ;
; Report Connectivity Checks                                       ; On                           ; On                           ;
; Ignore Maximum Fan-Out Assignments                               ; Off                          ; Off                          ;
; Synchronization Register Chain Length                            ; 2                            ; 2                            ;
; Power Optimization During Synthesis                              ; Normal compilation           ; Normal compilation           ;
; HDL message level                                                ; Level2                       ; Level2                       ;
; Suppress Register Optimization Related Messages                  ; Off                          ; Off                          ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                         ; 5000                         ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                         ; 5000                         ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                          ; 100                          ;
; Clock MUX Protection                                             ; On                           ; On                           ;
; Auto Gated Clock Conversion                                      ; Off                          ; Off                          ;
; Block Design Naming                                              ; Auto                         ; Auto                         ;
; SDC constraint protection                                        ; Off                          ; Off                          ;
; Synthesis Effort                                                 ; Auto                         ; Auto                         ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                           ; On                           ;
; Pre-Mapping Resynthesis Optimization                             ; Off                          ; Off                          ;
; Analysis & Synthesis Message Level                               ; Medium                       ; Medium                       ;
; Disable Register Merging Across Hierarchies                      ; Auto                         ; Auto                         ;
; Resource Aware Inference For Block RAM                           ; On                           ; On                           ;
+------------------------------------------------------------------+------------------------------+------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                               ; IP Include File ;
+--------+-------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu                                                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht                                                                                                                               ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data                                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim                                                                                                                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                         ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                       ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                      ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk                                                                            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo                                                                            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count     ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount          ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp                   ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im                                                                                ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace                                                                        ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib                                                                              ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk                                                                            ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                ;                 ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore     ; |DE2_115_SD_Card_Audio_Player|DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component     ;                 ;
+--------+-------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Mon Jun 27 00:21:44 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_SD_Card_Audio_Player -c DE2_115_SD_Card_Audio_Player
Info (20032): Parallel compilation is enabled and will use up to 6 processors
Info (12021): Found 1 design units, including 1 entities, in source file nco_1mhz_st.v
    Info (12023): Found entity 1: NCO_1MHz_st File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/NCO_1MHz_st.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file nco_1mhz.v
    Info (12023): Found entity 1: NCO_1MHz File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/NCO_1MHz.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file nco_10mhz_st.v
    Info (12023): Found entity 1: NCO_10MHz_st File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/NCO_10MHz_st.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file nco_10mhz.v
    Info (12023): Found entity 1: NCO_10MHz File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/NCO_10MHz.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file add.v
    Info (12023): Found entity 1: add File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/add.v Line: 40
Info (12021): Found 1 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_lib_pkg_fir_110.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_fir_110 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/fir_compiler-library/auk_dspip_lib_pkg_fir_110.vhd Line: 15
Info (12021): Found 2 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_math_pkg_fir_110.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_fir_110 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/fir_compiler-library/auk_dspip_math_pkg_fir_110.vhd Line: 38
    Info (12022): Found design unit 2: auk_dspip_math_pkg_fir_110-body File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/fir_compiler-library/auk_dspip_math_pkg_fir_110.vhd Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file fir_3mhz_low_st.v
    Info (12023): Found entity 1: FIR_3MHz_low_st File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/fir_3mhz_low_st.v Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file fir_3mhz_low_ast.vhd
    Info (12022): Found design unit 1: FIR_3MHz_low_ast-struct File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/fir_3mhz_low_ast.vhd Line: 59
    Info (12023): Found entity 1: FIR_3MHz_low_ast File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/fir_3mhz_low_ast.vhd Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file fir_3mhz_low.v
    Info (12023): Found entity 1: FIR_3MHz_low File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/fir_3mhz_low.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file sine_1.v
    Info (12023): Found entity 1: sine_1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/sine_1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file sine_10.v
    Info (12023): Found entity 1: sine_10 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/sine_10.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file fir_out.v
    Info (12023): Found entity 1: fir_out File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/fir_out.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file p_sine.v
    Info (12023): Found entity 1: p_sine File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/p_sine.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file a2d_data_a.v
    Info (12023): Found entity 1: a2d_data_a File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/a2d_data_a.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file a2d_data_b.v
    Info (12023): Found entity 1: a2d_data_b File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/a2d_data_b.v Line: 40
Warning (10238): Verilog Module Declaration warning at de2_115_sd_card_audio_player.v(191): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "DE2_115_SD_Card_Audio_Player" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_sd_card_audio_player.v
    Info (12023): Found entity 1: DE2_115_SD_Card_Audio_Player File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file sram_audio/synthesis/sram_audio.v
    Info (12023): Found entity 1: sram_audio File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/sram_audio/synthesis/sram_audio.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sram_audio/synthesis/submodules/sram_audio_sram_0.v
    Info (12023): Found entity 1: sram_audio_sram_0 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/sram_audio/synthesis/submodules/sram_audio_sram_0.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file ip/terasic_irm/terasic_irm.v
    Info (12023): Found entity 1: TERASIC_IRM File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/ip/TERASIC_IRM/TERASIC_IRM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file usb.v
    Info (12023): Found entity 1: usb File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/usb.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file seg7.v
    Info (12023): Found entity 1: seg7 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/seg7.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file terasic_irda_0.v
    Info (12023): Found entity 1: Terasic_IrDA_0 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/Terasic_IrDA_0.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ip/terasic_irm/irda_receive_terasic.v
    Info (12023): Found entity 1: IRDA_RECEIVE_Terasic File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/ip/TERASIC_IRM/irda_receive_terasic.v Line: 46
Warning (12090): Entity "altpll" obtained from "altpll.v" instead of from Quartus Prime megafunction library File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/altpll.v Line: 225
Info (12021): Found 4 design units, including 4 entities, in source file altpll.v
    Info (12023): Found entity 1: altpll_dffpipe_l2c File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/altpll.v Line: 37
    Info (12023): Found entity 2: altpll_stdsync_sv6 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/altpll.v Line: 98
    Info (12023): Found entity 3: altpll_altpll_ktn2 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/altpll.v Line: 130
    Info (12023): Found entity 4: altpll File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/altpll.v Line: 225
Info (12021): Found 4 design units, including 4 entities, in source file ip/terasic_audio/audio_if.v
    Info (12023): Found entity 1: AUDIO_ADC File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/ip/TERASIC_AUDIO/AUDIO_ADC.v Line: 1
    Info (12023): Found entity 2: AUDIO_DAC File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/ip/TERASIC_AUDIO/AUDIO_DAC.v Line: 1
    Info (12023): Found entity 3: audio_fifo File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/ip/TERASIC_AUDIO/audio_fifo.v Line: 39
    Info (12023): Found entity 4: AUDIO_IF File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/ip/TERASIC_AUDIO/AUDIO_IF.v Line: 58
Info (12021): Found 4 design units, including 4 entities, in source file altpll_audio.v
    Info (12023): Found entity 1: altpll_audio_dffpipe_l2c File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/altpll_audio.v Line: 37
    Info (12023): Found entity 2: altpll_audio_stdsync_sv6 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/altpll_audio.v Line: 98
    Info (12023): Found entity 3: altpll_audio_altpll_lo32 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/altpll_audio.v Line: 129
    Info (12023): Found entity 4: altpll_audio File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/altpll_audio.v Line: 200
Info (12021): Found 1 design units, including 1 entities, in source file audio.v
    Info (12023): Found entity 1: audio File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/audio.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ip/terasic_seg7/seg7_if.v
    Info (12023): Found entity 1: SEG7_IF File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/ip/TERASIC_SEG7/SEG7_IF.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file ip/terasic_isp1362/isp1362_if.v
    Info (12023): Found entity 1: ISP1362_IF File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/ip/TERASIC_ISP1362/ISP1362_IF.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at de2_115_sd_card_audio_player.v(399): created implicit net for "OTG_DATA" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 399
Info (12127): Elaborating entity "DE2_115_SD_Card_Audio_Player" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at de2_115_sd_card_audio_player.v(399): object "OTG_DATA" assigned a value but never read File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 399
Warning (10858): Verilog HDL warning at de2_115_sd_card_audio_player.v(355): object o_sine used but never assigned File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 355
Warning (10036): Verilog HDL or VHDL warning at de2_115_sd_card_audio_player.v(516): object "io_dir" assigned a value but never read File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 516
Warning (10858): Verilog HDL warning at de2_115_sd_card_audio_player.v(517): object action used but never assigned File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 517
Warning (10230): Verilog HDL assignment warning at de2_115_sd_card_audio_player.v(399): truncated value with size 16 to match size of target (1) File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 399
Warning (10030): Net "o_sine" at de2_115_sd_card_audio_player.v(355) has no driver or initial value, using a default initial value '0' File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 355
Warning (10034): Output port "VGA_B" at de2_115_sd_card_audio_player.v(251) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 251
Warning (10034): Output port "VGA_G" at de2_115_sd_card_audio_player.v(254) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 254
Warning (10034): Output port "VGA_R" at de2_115_sd_card_audio_player.v(256) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 256
Warning (10034): Output port "DRAM_ADDR" at de2_115_sd_card_audio_player.v(280) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 280
Warning (10034): Output port "DRAM_BA" at de2_115_sd_card_audio_player.v(281) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 281
Warning (10034): Output port "DRAM_DQM" at de2_115_sd_card_audio_player.v(287) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 287
Warning (10034): Output port "SRAM_ADDR" at de2_115_sd_card_audio_player.v(292) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 292
Warning (10034): Output port "VGA_BLANK_N" at de2_115_sd_card_audio_player.v(252) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 252
Warning (10034): Output port "VGA_HS" at de2_115_sd_card_audio_player.v(255) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 255
Warning (10034): Output port "VGA_SYNC_N" at de2_115_sd_card_audio_player.v(257) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 257
Warning (10034): Output port "VGA_VS" at de2_115_sd_card_audio_player.v(258) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 258
Warning (10034): Output port "DRAM_CAS_N" at de2_115_sd_card_audio_player.v(282) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 282
Warning (10034): Output port "DRAM_CKE" at de2_115_sd_card_audio_player.v(283) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 283
Warning (10034): Output port "DRAM_CS_N" at de2_115_sd_card_audio_player.v(285) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 285
Warning (10034): Output port "DRAM_RAS_N" at de2_115_sd_card_audio_player.v(288) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 288
Warning (10034): Output port "DRAM_WE_N" at de2_115_sd_card_audio_player.v(289) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 289
Warning (10034): Output port "SRAM_CE_N" at de2_115_sd_card_audio_player.v(293) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 293
Warning (10034): Output port "SRAM_LB_N" at de2_115_sd_card_audio_player.v(295) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 295
Warning (10034): Output port "SRAM_OE_N" at de2_115_sd_card_audio_player.v(296) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 296
Warning (10034): Output port "SRAM_UB_N" at de2_115_sd_card_audio_player.v(297) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 297
Warning (10034): Output port "SRAM_WE_N" at de2_115_sd_card_audio_player.v(298) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 298
Warning (10034): Output port "AIC_DIN" at de2_115_sd_card_audio_player.v(324) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 324
Warning (10034): Output port "AIC_SPI_CS" at de2_115_sd_card_audio_player.v(328) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 328
Warning (10034): Output port "AIC_XCLK" at de2_115_sd_card_audio_player.v(329) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 329
Warning (10034): Output port "CLKOUT0" at de2_115_sd_card_audio_player.v(331) has no driver File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 331
Warning (12125): Using design file de2_115_sopc.v, which is not specified as a design file for the current project, but contains definitions for 52 design units and 52 entities in project
    Info (12023): Found entity 1: DE2_115_SOPC_clock_0_in_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 26
    Info (12023): Found entity 2: DE2_115_SOPC_clock_0_out_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 332
    Info (12023): Found entity 3: DE2_115_SOPC_clock_1_in_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 535
    Info (12023): Found entity 4: DE2_115_SOPC_clock_1_out_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 839
    Info (12023): Found entity 5: DE2_115_SOPC_clock_2_in_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 1042
    Info (12023): Found entity 6: DE2_115_SOPC_clock_2_out_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 1346
    Info (12023): Found entity 7: DE2_115_SOPC_clock_3_in_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 1549
    Info (12023): Found entity 8: DE2_115_SOPC_clock_3_out_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 1855
    Info (12023): Found entity 9: Terasic_IrDA_0_avalon_slave_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 2060
    Info (12023): Found entity 10: altpll_pll_slave_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 2351
    Info (12023): Found entity 11: altpll_audio_pll_slave_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 2619
    Info (12023): Found entity 12: audio_avalon_slave_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 2887
    Info (12023): Found entity 13: rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 3155
    Info (12023): Found entity 14: rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 5669
    Info (12023): Found entity 15: clock_crossing_io_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 8183
    Info (12023): Found entity 16: clock_crossing_io_m1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 8680
    Info (12023): Found entity 17: clock_crossing_io_bridge_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 9219
    Info (12023): Found entity 18: cpu_jtag_debug_module_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 9232
    Info (12023): Found entity 19: Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 9675
    Info (12023): Found entity 20: cpu_data_master_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 9720
    Info (12023): Found entity 21: cpu_instruction_master_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 10396
    Info (12023): Found entity 22: eep_i2c_scl_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 10749
    Info (12023): Found entity 23: eep_i2c_sda_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 11020
    Info (12023): Found entity 24: i2c_scl_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 11291
    Info (12023): Found entity 25: i2c_sda_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 11562
    Info (12023): Found entity 26: jtag_uart_avalon_jtag_slave_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 11833
    Info (12023): Found entity 27: key_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 12144
    Info (12023): Found entity 28: lcd_control_slave_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 12423
    Info (12023): Found entity 29: ledg_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 12721
    Info (12023): Found entity 30: ledr_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 12992
    Info (12023): Found entity 31: onchip_memory2_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 13263
    Info (12023): Found entity 32: rs232_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 13723
    Info (12023): Found entity 33: sd_clk_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 14028
    Info (12023): Found entity 34: sd_cmd_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 14299
    Info (12023): Found entity 35: sd_dat_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 14570
    Info (12023): Found entity 36: sd_wp_n_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 14841
    Info (12023): Found entity 37: seg7_avalon_slave_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 15094
    Info (12023): Found entity 38: sma_in_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 15374
    Info (12023): Found entity 39: sma_out_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 15629
    Info (12023): Found entity 40: sw_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 15902
    Info (12023): Found entity 41: sysid_control_slave_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 16181
    Info (12023): Found entity 42: timer_s1_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 16434
    Info (12023): Found entity 43: tri_state_bridge_flash_avalon_slave_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 16713
    Info (12023): Found entity 44: tri_state_bridge_flash_bridge_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 17367
    Info (12023): Found entity 45: usb_dc_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 17380
    Info (12023): Found entity 46: usb_hc_arbitrator File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 17687
    Info (12023): Found entity 47: DE2_115_SOPC_reset_altpll_sys_domain_synch_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 17994
    Info (12023): Found entity 48: DE2_115_SOPC_reset_clk_50_domain_synch_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 18039
    Info (12023): Found entity 49: DE2_115_SOPC_reset_altpll_audio_domain_synch_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 18084
    Info (12023): Found entity 50: DE2_115_SOPC File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 18129
    Info (12023): Found entity 51: cfi_flash_lane0_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20771
    Info (12023): Found entity 52: cfi_flash File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20860
Info (12128): Elaborating entity "DE2_115_SOPC" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 506
Info (12128): Elaborating entity "DE2_115_SOPC_clock_0_in_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0_in_arbitrator:the_DE2_115_SOPC_clock_0_in" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 18932
Info (12128): Elaborating entity "DE2_115_SOPC_clock_0_out_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0_out_arbitrator:the_DE2_115_SOPC_clock_0_out" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 18953
Warning (12125): Using design file de2_115_sopc_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: DE2_115_SOPC_clock_0_edge_to_pulse File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_0.v Line: 21
    Info (12023): Found entity 2: DE2_115_SOPC_clock_0_slave_FSM File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_0.v Line: 58
    Info (12023): Found entity 3: DE2_115_SOPC_clock_0_master_FSM File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_0.v Line: 199
    Info (12023): Found entity 4: DE2_115_SOPC_clock_0_bit_pipe File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_0.v Line: 365
    Info (12023): Found entity 5: DE2_115_SOPC_clock_0 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_0.v Line: 417
Info (12128): Elaborating entity "DE2_115_SOPC_clock_0" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 18979
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_0.v Line: 503
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_0.v Line: 503
Info (12133): Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_0.v Line: 503
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "DE2_115_SOPC_clock_0_edge_to_pulse" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_edge_to_pulse:read_done_edge_to_pulse" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_0.v Line: 524
Info (12128): Elaborating entity "DE2_115_SOPC_clock_0_slave_FSM" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_slave_FSM:slave_FSM" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_0.v Line: 547
Info (12128): Elaborating entity "DE2_115_SOPC_clock_0_master_FSM" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_master_FSM:master_FSM" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_0.v Line: 599
Info (12128): Elaborating entity "DE2_115_SOPC_clock_0_bit_pipe" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_0:the_DE2_115_SOPC_clock_0|DE2_115_SOPC_clock_0_bit_pipe:endofpacket_bit_pipe" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_0.v Line: 610
Info (12128): Elaborating entity "DE2_115_SOPC_clock_1_in_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1_in_arbitrator:the_DE2_115_SOPC_clock_1_in" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19010
Info (12128): Elaborating entity "DE2_115_SOPC_clock_1_out_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1_out_arbitrator:the_DE2_115_SOPC_clock_1_out" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19031
Warning (12125): Using design file de2_115_sopc_clock_1.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: DE2_115_SOPC_clock_1_edge_to_pulse File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_1.v Line: 21
    Info (12023): Found entity 2: DE2_115_SOPC_clock_1_slave_FSM File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_1.v Line: 58
    Info (12023): Found entity 3: DE2_115_SOPC_clock_1_master_FSM File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_1.v Line: 199
    Info (12023): Found entity 4: DE2_115_SOPC_clock_1_bit_pipe File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_1.v Line: 365
    Info (12023): Found entity 5: DE2_115_SOPC_clock_1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_1.v Line: 417
Info (12128): Elaborating entity "DE2_115_SOPC_clock_1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19057
Info (12128): Elaborating entity "DE2_115_SOPC_clock_1_edge_to_pulse" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_edge_to_pulse:read_done_edge_to_pulse" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_1.v Line: 524
Info (12128): Elaborating entity "DE2_115_SOPC_clock_1_slave_FSM" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_slave_FSM:slave_FSM" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_1.v Line: 547
Info (12128): Elaborating entity "DE2_115_SOPC_clock_1_master_FSM" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_master_FSM:master_FSM" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_1.v Line: 599
Info (12128): Elaborating entity "DE2_115_SOPC_clock_1_bit_pipe" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_1:the_DE2_115_SOPC_clock_1|DE2_115_SOPC_clock_1_bit_pipe:endofpacket_bit_pipe" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_1.v Line: 610
Info (12128): Elaborating entity "DE2_115_SOPC_clock_2_in_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2_in_arbitrator:the_DE2_115_SOPC_clock_2_in" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19088
Info (12128): Elaborating entity "DE2_115_SOPC_clock_2_out_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2_out_arbitrator:the_DE2_115_SOPC_clock_2_out" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19109
Warning (12125): Using design file de2_115_sopc_clock_2.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: DE2_115_SOPC_clock_2_edge_to_pulse File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_2.v Line: 21
    Info (12023): Found entity 2: DE2_115_SOPC_clock_2_slave_FSM File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_2.v Line: 58
    Info (12023): Found entity 3: DE2_115_SOPC_clock_2_master_FSM File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_2.v Line: 199
    Info (12023): Found entity 4: DE2_115_SOPC_clock_2_bit_pipe File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_2.v Line: 365
    Info (12023): Found entity 5: DE2_115_SOPC_clock_2 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_2.v Line: 417
Info (12128): Elaborating entity "DE2_115_SOPC_clock_2" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19135
Info (12128): Elaborating entity "DE2_115_SOPC_clock_2_edge_to_pulse" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_edge_to_pulse:read_done_edge_to_pulse" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_2.v Line: 524
Info (12128): Elaborating entity "DE2_115_SOPC_clock_2_slave_FSM" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_slave_FSM:slave_FSM" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_2.v Line: 547
Info (12128): Elaborating entity "DE2_115_SOPC_clock_2_master_FSM" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_master_FSM:master_FSM" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_2.v Line: 599
Info (12128): Elaborating entity "DE2_115_SOPC_clock_2_bit_pipe" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_2:the_DE2_115_SOPC_clock_2|DE2_115_SOPC_clock_2_bit_pipe:endofpacket_bit_pipe" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_2.v Line: 610
Info (12128): Elaborating entity "DE2_115_SOPC_clock_3_in_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3_in_arbitrator:the_DE2_115_SOPC_clock_3_in" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19166
Info (12128): Elaborating entity "DE2_115_SOPC_clock_3_out_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3_out_arbitrator:the_DE2_115_SOPC_clock_3_out" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19188
Warning (12125): Using design file de2_115_sopc_clock_3.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: DE2_115_SOPC_clock_3_edge_to_pulse File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_3.v Line: 21
    Info (12023): Found entity 2: DE2_115_SOPC_clock_3_slave_FSM File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_3.v Line: 58
    Info (12023): Found entity 3: DE2_115_SOPC_clock_3_master_FSM File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_3.v Line: 199
    Info (12023): Found entity 4: DE2_115_SOPC_clock_3_bit_pipe File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_3.v Line: 365
    Info (12023): Found entity 5: DE2_115_SOPC_clock_3 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_3.v Line: 417
Info (12128): Elaborating entity "DE2_115_SOPC_clock_3" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19214
Info (12128): Elaborating entity "DE2_115_SOPC_clock_3_edge_to_pulse" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_edge_to_pulse:read_done_edge_to_pulse" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_3.v Line: 524
Info (12128): Elaborating entity "DE2_115_SOPC_clock_3_slave_FSM" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_slave_FSM:slave_FSM" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_3.v Line: 547
Info (12128): Elaborating entity "DE2_115_SOPC_clock_3_master_FSM" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_master_FSM:master_FSM" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_3.v Line: 599
Info (12128): Elaborating entity "DE2_115_SOPC_clock_3_bit_pipe" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_clock_3:the_DE2_115_SOPC_clock_3|DE2_115_SOPC_clock_3_bit_pipe:endofpacket_bit_pipe" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc_clock_3.v Line: 610
Info (12128): Elaborating entity "Terasic_IrDA_0_avalon_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|Terasic_IrDA_0_avalon_slave_arbitrator:the_Terasic_IrDA_0_avalon_slave" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19239
Info (12128): Elaborating entity "Terasic_IrDA_0" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|Terasic_IrDA_0:the_Terasic_IrDA_0" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19252
Info (12128): Elaborating entity "TERASIC_IRM" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|Terasic_IrDA_0:the_Terasic_IrDA_0|TERASIC_IRM:terasic_irda_0" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/Terasic_IrDA_0.v Line: 28
Info (12128): Elaborating entity "IRDA_RECEIVE_Terasic" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|Terasic_IrDA_0:the_Terasic_IrDA_0|TERASIC_IRM:terasic_irda_0|IRDA_RECEIVE_Terasic:IRDA_RECEIVE_Terasic_inst" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/ip/TERASIC_IRM/TERASIC_IRM.v Line: 63
Info (12128): Elaborating entity "altpll_pll_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|altpll_pll_slave_arbitrator:the_altpll_pll_slave" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19274
Info (12128): Elaborating entity "altpll" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19303
Info (12128): Elaborating entity "altpll_stdsync_sv6" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll|altpll_stdsync_sv6:stdsync2" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/altpll.v Line: 274
Info (12128): Elaborating entity "altpll_dffpipe_l2c" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll|altpll_stdsync_sv6:stdsync2|altpll_dffpipe_l2c:dffpipe3" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/altpll.v Line: 116
Info (12128): Elaborating entity "altpll_altpll_ktn2" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|altpll:the_altpll|altpll_altpll_ktn2:sd1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/altpll.v Line: 280
Info (12128): Elaborating entity "altpll_audio_pll_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio_pll_slave_arbitrator:the_altpll_audio_pll_slave" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19325
Info (12128): Elaborating entity "altpll_audio" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19342
Info (12128): Elaborating entity "altpll_audio_stdsync_sv6" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|altpll_audio_stdsync_sv6:stdsync2" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/altpll_audio.v Line: 242
Info (12128): Elaborating entity "altpll_audio_dffpipe_l2c" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|altpll_audio_stdsync_sv6:stdsync2|altpll_audio_dffpipe_l2c:dffpipe3" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/altpll_audio.v Line: 116
Info (12128): Elaborating entity "altpll_audio_altpll_lo32" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|altpll_audio:the_altpll_audio|altpll_audio_altpll_lo32:sd1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/altpll_audio.v Line: 247
Info (12128): Elaborating entity "audio_avalon_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio_avalon_slave_arbitrator:the_audio_avalon_slave" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19365
Info (12128): Elaborating entity "audio" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19382
Info (12128): Elaborating entity "AUDIO_IF" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/audio.v Line: 36
Info (12128): Elaborating entity "AUDIO_DAC" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/ip/TERASIC_AUDIO/AUDIO_IF.v Line: 226
Warning (10230): Verilog HDL assignment warning at AUDIO_DAC.v(99): truncated value with size 32 to match size of target (5) File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/ip/TERASIC_AUDIO/AUDIO_DAC.v Line: 99
Info (12128): Elaborating entity "audio_fifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/ip/TERASIC_AUDIO/AUDIO_DAC.v Line: 141
Info (12128): Elaborating entity "dcfifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/ip/TERASIC_AUDIO/audio_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/ip/TERASIC_AUDIO/audio_fifo.v Line: 91
Info (12133): Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/ip/TERASIC_AUDIO/audio_fifo.v Line: 91
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_u4i1.tdf
    Info (12023): Found entity 1: dcfifo_u4i1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_u4i1.tdf Line: 43
Info (12128): Elaborating entity "dcfifo_u4i1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info (12023): Found entity 1: a_graycounter_t57 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/a_graycounter_t57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_t57:rdptr_g1p" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_u4i1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/a_graycounter_pjc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|a_graycounter_pjc:wrptr_g1p" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_u4i1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iv61.tdf
    Info (12023): Found entity 1: altsyncram_iv61 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/altsyncram_iv61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_iv61" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|altsyncram_iv61:fifo_ram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_u4i1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/alt_synch_pipe_0ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_u4i1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dffpipe_hd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/alt_synch_pipe_0ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|dffpipe_3dc:wraclr" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_u4i1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/alt_synch_pipe_1ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_u4i1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dffpipe_id9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/alt_synch_pipe_1ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/cmpr_b66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_u4i1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf
    Info (12023): Found entity 1: cmpr_a66 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/cmpr_a66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_a66" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|cmpr_a66:rdempty_eq_comp1_msb" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_u4i1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/mux_j28.tdf Line: 23
Info (12128): Elaborating entity "mux_j28" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_u4i1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_u4i1.tdf Line: 88
Info (12128): Elaborating entity "AUDIO_ADC" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|audio:the_audio|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/ip/TERASIC_AUDIO/AUDIO_IF.v Line: 241
Warning (10230): Verilog HDL assignment warning at AUDIO_ADC.v(73): truncated value with size 32 to match size of target (5) File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/ip/TERASIC_AUDIO/AUDIO_ADC.v Line: 73
Warning (10230): Verilog HDL assignment warning at AUDIO_ADC.v(89): truncated value with size 32 to match size of target (5) File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/ip/TERASIC_AUDIO/AUDIO_ADC.v Line: 89
Info (12128): Elaborating entity "clock_crossing_io_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19422
Info (12128): Elaborating entity "rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_data_master_to_clock_crossing_io_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 8457
Info (12128): Elaborating entity "rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_s1_arbitrator:the_clock_crossing_io_s1|rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1_module:rdv_fifo_for_cpu_instruction_master_to_clock_crossing_io_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 8498
Info (12128): Elaborating entity "clock_crossing_io_m1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io_m1_arbitrator:the_clock_crossing_io_m1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19542
Warning (12125): Using design file clock_crossing_io.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info (12023): Found entity 1: clock_crossing_io_downstream_fifo File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/clock_crossing_io.v Line: 21
    Info (12023): Found entity 2: clock_crossing_io_upstream_fifo File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/clock_crossing_io.v Line: 84
    Info (12023): Found entity 3: clock_crossing_io File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/clock_crossing_io.v Line: 147
Info (12128): Elaborating entity "clock_crossing_io" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19570
Info (12128): Elaborating entity "clock_crossing_io_downstream_fifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/clock_crossing_io.v Line: 261
Info (12128): Elaborating entity "dcfifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/clock_crossing_io.v Line: 61
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/clock_crossing_io.v Line: 61
Info (12133): Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" with the following parameter: File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/clock_crossing_io.v Line: 61
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "52"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_mvf1.tdf
    Info (12023): Found entity 1: dcfifo_mvf1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_mvf1.tdf Line: 39
Info (12128): Elaborating entity "dcfifo_mvf1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_q57.tdf
    Info (12023): Found entity 1: a_graycounter_q57 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/a_graycounter_q57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_q57" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|a_graycounter_q57:rdptr_g1p" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_mvf1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_mjc.tdf
    Info (12023): Found entity 1: a_graycounter_mjc File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/a_graycounter_mjc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_mjc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|a_graycounter_mjc:wrptr_g1p" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_mvf1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gv61.tdf
    Info (12023): Found entity 1: altsyncram_gv61 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/altsyncram_gv61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_gv61" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|altsyncram_gv61:fifo_ram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_mvf1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tnl File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/alt_synch_pipe_tnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_tnl" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_tnl:rs_dgwp" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_mvf1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dffpipe_ed9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe12" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/alt_synch_pipe_tnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_unl File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/alt_synch_pipe_unl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_unl" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_unl:ws_dgrp" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_mvf1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dffpipe_fd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|alt_synch_pipe_unl:ws_dgrp|dffpipe_fd9:dffpipe15" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/alt_synch_pipe_unl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf
    Info (12023): Found entity 1: cmpr_966 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/cmpr_966.tdf Line: 23
Info (12128): Elaborating entity "cmpr_966" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_mvf1:auto_generated|cmpr_966:rdempty_eq_comp1_lsb" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_mvf1.tdf Line: 75
Info (12128): Elaborating entity "clock_crossing_io_upstream_fifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/clock_crossing_io.v Line: 328
Info (12128): Elaborating entity "dcfifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/clock_crossing_io.v Line: 124
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/clock_crossing_io.v Line: 124
Info (12133): Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo" with the following parameter: File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/clock_crossing_io.v Line: 124
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "33"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_75g1.tdf
    Info (12023): Found entity 1: dcfifo_75g1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_75g1.tdf Line: 45
Info (12128): Elaborating entity "dcfifo_75g1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/a_gray2bin_ugb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_75g1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kv61.tdf
    Info (12023): Found entity 1: altsyncram_kv61 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/altsyncram_kv61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kv61" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|altsyncram_kv61:fifo_ram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_75g1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_2ol File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/alt_synch_pipe_2ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_2ol" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_75g1.tdf Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dffpipe_jd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_2ol:rs_dgwp|dffpipe_jd9:dffpipe6" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/alt_synch_pipe_2ol.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dffpipe_gd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|dffpipe_gd9:ws_brp" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_75g1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3ol File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/alt_synch_pipe_3ol.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_3ol" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dcfifo_75g1.tdf Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info (12023): Found entity 1: dffpipe_kd9 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dffpipe_kd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_kd9" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|clock_crossing_io:the_clock_crossing_io|clock_crossing_io_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_75g1:auto_generated|alt_synch_pipe_3ol:ws_dgrp|dffpipe_kd9:dffpipe10" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/alt_synch_pipe_3ol.tdf Line: 35
Info (12128): Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19609
Info (12128): Elaborating entity "cpu_data_master_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19727
Info (12128): Elaborating entity "Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_data_master_arbitrator:the_cpu_data_master|Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:Terasic_IrDA_0_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 10134
Info (12128): Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19768
Info (12021): Found 28 design units, including 28 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu_ic_data_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 21
    Info (12023): Found entity 2: cpu_ic_tag_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 83
    Info (12023): Found entity 3: cpu_bht_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 146
    Info (12023): Found entity 4: cpu_register_bank_a_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 209
    Info (12023): Found entity 5: cpu_register_bank_b_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 269
    Info (12023): Found entity 6: cpu_dc_tag_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 329
    Info (12023): Found entity 7: cpu_dc_data_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 389
    Info (12023): Found entity 8: cpu_dc_victim_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 452
    Info (12023): Found entity 9: cpu_nios2_oci_debug File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 514
    Info (12023): Found entity 10: cpu_ociram_lpm_dram_bdp_component_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 639
    Info (12023): Found entity 11: cpu_nios2_ocimem File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 729
    Info (12023): Found entity 12: cpu_nios2_avalon_reg File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 872
    Info (12023): Found entity 13: cpu_nios2_oci_break File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 963
    Info (12023): Found entity 14: cpu_nios2_oci_xbrk File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 1254
    Info (12023): Found entity 15: cpu_nios2_oci_dbrk File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 1511
    Info (12023): Found entity 16: cpu_nios2_oci_itrace File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 1696
    Info (12023): Found entity 17: cpu_nios2_oci_td_mode File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 1992
    Info (12023): Found entity 18: cpu_nios2_oci_dtrace File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 2056
    Info (12023): Found entity 19: cpu_nios2_oci_compute_tm_count File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 2147
    Info (12023): Found entity 20: cpu_nios2_oci_fifowp_inc File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 2215
    Info (12023): Found entity 21: cpu_nios2_oci_fifocount_inc File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 2254
    Info (12023): Found entity 22: cpu_nios2_oci_fifo File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 2297
    Info (12023): Found entity 23: cpu_nios2_oci_pib File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 2799
    Info (12023): Found entity 24: cpu_traceram_lpm_dram_bdp_component_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 2864
    Info (12023): Found entity 25: cpu_nios2_oci_im File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 2950
    Info (12023): Found entity 26: cpu_nios2_performance_monitors File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 3084
    Info (12023): Found entity 27: cpu_nios2_oci File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 3097
    Info (12023): Found entity 28: cpu File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 3597
Info (12128): Elaborating entity "cpu" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19798
Warning (12125): Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_test_bench File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu_test_bench.v Line: 18
Info (12128): Elaborating entity "cpu_test_bench" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 5932
Info (12128): Elaborating entity "cpu_ic_data_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 6957
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/altsyncram_cjd1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_ic_tag_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 7023
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 120
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i5g1.tdf
    Info (12023): Found entity 1: altsyncram_i5g1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/altsyncram_i5g1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i5g1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_i5g1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_bht_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 7227
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 183
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bpf1.tdf
    Info (12023): Found entity 1: altsyncram_bpf1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/altsyncram_bpf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_bpf1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_register_bank_a_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 7373
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 243
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b7f1.tdf
    Info (12023): Found entity 1: altsyncram_b7f1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/altsyncram_b7f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_b7f1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_register_bank_b_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 7394
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 303
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c7f1.tdf
    Info (12023): Found entity 1: altsyncram_c7f1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/altsyncram_c7f1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c7f1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_dc_tag_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 7827
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 363
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7ef1.tdf
    Info (12023): Found entity 1: altsyncram_7ef1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/altsyncram_7ef1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_7ef1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_7ef1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_dc_data_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 7881
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 426
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf
    Info (12023): Found entity 1: altsyncram_kdf1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/altsyncram_kdf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kdf1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_dc_victim_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 7897
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 489
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/altsyncram_r3d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_mult_cell File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu_mult_cell.v Line: 18
Info (12128): Elaborating entity "cpu_mult_cell" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 9825
Info (12128): Elaborating entity "altmult_add" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu_mult_cell.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_mgr2.tdf
    Info (12023): Found entity 1: mult_add_mgr2 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/mult_add_mgr2.tdf Line: 25
Info (12128): Elaborating entity "mult_add_mgr2" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altmult_add.tdf Line: 595
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf
    Info (12023): Found entity 1: ded_mult_ks81 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/ded_mult_ks81.tdf Line: 31
Info (12128): Elaborating entity "ded_mult_ks81" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/mult_add_mgr2.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info (12023): Found entity 1: dffpipe_93c File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/dffpipe_93c.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_93c" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/ded_mult_ks81.tdf Line: 51
Info (12128): Elaborating entity "altmult_add" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu_mult_cell.v Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_ogr2.tdf
    Info (12023): Found entity 1: mult_add_ogr2 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/mult_add_ogr2.tdf Line: 25
Info (12128): Elaborating entity "mult_add_ogr2" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altmult_add.tdf Line: 595
Info (12128): Elaborating entity "cpu_nios2_oci" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 10063
Info (12128): Elaborating entity "cpu_nios2_oci_debug" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 3308
Info (12128): Elaborating entity "cpu_nios2_ocimem" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 3328
Info (12128): Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 842
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 693
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f572.tdf
    Info (12023): Found entity 1: altsyncram_f572 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/altsyncram_f572.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_f572" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 3348
Info (12128): Elaborating entity "cpu_nios2_oci_break" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 3379
Info (12128): Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 3402
Info (12128): Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 3429
Info (12128): Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 3470
Info (12128): Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 3485
Info (12128): Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 2104
Info (12128): Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 3504
Info (12128): Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 2424
Info (12128): Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 2434
Info (12128): Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 2444
Warning (12125): Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_oci_test_bench File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu_oci_test_bench.v Line: 18
Info (12128): Elaborating entity "cpu_oci_test_bench" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 2453
Warning (12158): Entity "cpu_oci_test_bench" contains only dangling pins File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 2453
Info (12128): Elaborating entity "cpu_nios2_oci_pib" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 3514
Info (12128): Elaborating entity "cpu_nios2_oci_im" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 3535
Info (12128): Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 3073
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 2915
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf
    Info (12023): Found entity 1: altsyncram_0a02 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/altsyncram_0a02.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0a02" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12125): Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_jtag_debug_module_wrapper File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu_jtag_debug_module_wrapper.v Line: 18
Info (12128): Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu.v Line: 3578
Warning (12125): Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_jtag_debug_module_tck File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu_jtag_debug_module_tck.v Line: 18
Info (12128): Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu_jtag_debug_module_wrapper.v Line: 158
Warning (12125): Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_jtag_debug_module_sysclk File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu_jtag_debug_module_sysclk.v Line: 18
Info (12128): Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu_jtag_debug_module_wrapper.v Line: 181
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/cpu_jtag_debug_module_wrapper.v Line: 211
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "eep_i2c_scl_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eep_i2c_scl_s1_arbitrator:the_eep_i2c_scl_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19822
Warning (12125): Using design file eep_i2c_scl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: eep_i2c_scl File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/eep_i2c_scl.v Line: 21
Info (12128): Elaborating entity "eep_i2c_scl" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eep_i2c_scl:the_eep_i2c_scl" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19834
Info (12128): Elaborating entity "eep_i2c_sda_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eep_i2c_sda_s1_arbitrator:the_eep_i2c_sda_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19858
Warning (12125): Using design file eep_i2c_sda.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: eep_i2c_sda File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/eep_i2c_sda.v Line: 21
Info (12128): Elaborating entity "eep_i2c_sda" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|eep_i2c_sda:the_eep_i2c_sda" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19870
Info (12128): Elaborating entity "i2c_scl_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|i2c_scl_s1_arbitrator:the_i2c_scl_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19894
Warning (12125): Using design file i2c_scl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: i2c_scl File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/i2c_scl.v Line: 21
Info (12128): Elaborating entity "i2c_scl" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|i2c_scl:the_i2c_scl" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19906
Info (12128): Elaborating entity "i2c_sda_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|i2c_sda_s1_arbitrator:the_i2c_sda_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19930
Warning (12125): Using design file i2c_sda.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: i2c_sda File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/i2c_sda.v Line: 21
Info (12128): Elaborating entity "i2c_sda" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|i2c_sda:the_i2c_sda" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19942
Info (12128): Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19975
Warning (12125): Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info (12023): Found entity 1: jtag_uart_log_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/jtag_uart.v Line: 21
    Info (12023): Found entity 2: jtag_uart_sim_scfifo_w File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/jtag_uart.v Line: 65
    Info (12023): Found entity 3: jtag_uart_scfifo_w File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/jtag_uart.v Line: 120
    Info (12023): Found entity 4: jtag_uart_drom_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/jtag_uart.v Line: 202
    Info (12023): Found entity 5: jtag_uart_sim_scfifo_r File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/jtag_uart.v Line: 351
    Info (12023): Found entity 6: jtag_uart_scfifo_r File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/jtag_uart.v Line: 436
    Info (12023): Found entity 7: jtag_uart File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/jtag_uart.v Line: 520
Info (12128): Elaborating entity "jtag_uart" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 19991
Info (12128): Elaborating entity "jtag_uart_scfifo_w" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/jtag_uart.v Line: 608
Info (12128): Elaborating entity "scfifo" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/jtag_uart.v Line: 180
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/jtag_uart.v Line: 180
Info (12133): Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/jtag_uart.v Line: 180
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "jtag_uart_scfifo_r" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/jtag_uart.v Line: 622
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/jtag_uart.v Line: 757
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/jtag_uart.v Line: 757
Info (12133): Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/jtag_uart.v Line: 757
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "key_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|key_s1_arbitrator:the_key_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20017
Warning (12125): Using design file key.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: key File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/key.v Line: 21
Info (12128): Elaborating entity "key" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|key:the_key" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20030
Info (12128): Elaborating entity "lcd_control_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|lcd_control_slave_arbitrator:the_lcd_control_slave" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20056
Warning (12125): Using design file lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lcd File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/lcd.v Line: 21
Info (12128): Elaborating entity "lcd" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|lcd:the_lcd" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20070
Info (12128): Elaborating entity "ledg_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|ledg_s1_arbitrator:the_ledg_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20094
Warning (12125): Using design file ledg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ledg File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/ledg.v Line: 21
Info (12128): Elaborating entity "ledg" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|ledg:the_ledg" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20106
Info (12128): Elaborating entity "ledr_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|ledr_s1_arbitrator:the_ledr_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20130
Warning (12125): Using design file ledr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ledr File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/ledr.v Line: 21
Info (12128): Elaborating entity "ledr" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|ledr:the_ledr" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20142
Info (12128): Elaborating entity "onchip_memory2_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2_s1_arbitrator:the_onchip_memory2_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20176
Warning (12125): Using design file onchip_memory2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: onchip_memory2 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/onchip_memory2.v Line: 21
Info (12128): Elaborating entity "onchip_memory2" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20188
Info (12128): Elaborating entity "altsyncram" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/onchip_memory2.v Line: 90
Info (12130): Elaborated megafunction instantiation "DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/onchip_memory2.v Line: 90
Info (12133): Instantiated megafunction "DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/onchip_memory2.v Line: 90
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "onchip_memory2.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "65536"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s7c1.tdf
    Info (12023): Found entity 1: altsyncram_s7c1 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/altsyncram_s7c1.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_s7c1" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram|altsyncram_s7c1:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113015): Width of data items in "onchip_memory2.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 8192 warnings, reporting 10 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/onchip_memory2.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "onchip_memory2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/onchip_memory2.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "onchip_memory2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/onchip_memory2.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "onchip_memory2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/onchip_memory2.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "onchip_memory2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/onchip_memory2.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "onchip_memory2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/onchip_memory2.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "onchip_memory2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/onchip_memory2.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "onchip_memory2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/onchip_memory2.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "onchip_memory2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/onchip_memory2.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "onchip_memory2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/onchip_memory2.hex Line: 10
    Warning (113009): Data at line (11) of memory initialization file "onchip_memory2.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/onchip_memory2.hex Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/decode_rsa.tdf Line: 23
Info (12128): Elaborating entity "decode_rsa" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram|altsyncram_s7c1:auto_generated|decode_rsa:decode3" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/altsyncram_s7c1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_oob.tdf
    Info (12023): Found entity 1: mux_oob File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/mux_oob.tdf Line: 23
Info (12128): Elaborating entity "mux_oob" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|onchip_memory2:the_onchip_memory2|altsyncram:the_altsyncram|altsyncram_s7c1:auto_generated|mux_oob:mux2" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/db/altsyncram_s7c1.tdf Line: 45
Info (12128): Elaborating entity "rs232_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|rs232_s1_arbitrator:the_rs232_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20220
Warning (12125): Using design file rs232.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info (12023): Found entity 1: rs232_log_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/rs232.v Line: 21
    Info (12023): Found entity 2: rs232_tx File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/rs232.v Line: 63
    Info (12023): Found entity 3: rs232_rx_stimulus_source_character_source_rom_module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/rs232.v Line: 232
    Info (12023): Found entity 4: rs232_rx_stimulus_source File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/rs232.v Line: 376
    Info (12023): Found entity 5: rs232_rx File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/rs232.v Line: 478
    Info (12023): Found entity 6: rs232_regs File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/rs232.v Line: 733
    Info (12023): Found entity 7: rs232 File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/rs232.v Line: 1018
Info (12128): Elaborating entity "rs232" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20240
Info (12128): Elaborating entity "rs232_tx" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_tx:the_rs232_tx" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/rs232.v Line: 1096
Info (12128): Elaborating entity "rs232_rx" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_rx:the_rs232_rx" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/rs232.v Line: 1114
Info (12128): Elaborating entity "rs232_rx_stimulus_source" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_rx:the_rs232_rx|rs232_rx_stimulus_source:the_rs232_rx_stimulus_source" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/rs232.v Line: 555
Info (12128): Elaborating entity "rs232_regs" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|rs232:the_rs232|rs232_regs:the_rs232_regs" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/rs232.v Line: 1147
Info (12128): Elaborating entity "sd_clk_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sd_clk_s1_arbitrator:the_sd_clk_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20264
Warning (12125): Using design file sd_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sd_clk File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/sd_clk.v Line: 21
Info (12128): Elaborating entity "sd_clk" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sd_clk:the_sd_clk" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20276
Info (12128): Elaborating entity "sd_cmd_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sd_cmd_s1_arbitrator:the_sd_cmd_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20300
Warning (12125): Using design file sd_cmd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sd_cmd File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/sd_cmd.v Line: 21
Info (12128): Elaborating entity "sd_cmd" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sd_cmd:the_sd_cmd" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20312
Info (12128): Elaborating entity "sd_dat_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sd_dat_s1_arbitrator:the_sd_dat_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20336
Warning (12125): Using design file sd_dat.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sd_dat File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/sd_dat.v Line: 21
Info (12128): Elaborating entity "sd_dat" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sd_dat:the_sd_dat" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20348
Info (12128): Elaborating entity "sd_wp_n_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sd_wp_n_s1_arbitrator:the_sd_wp_n_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20368
Warning (12125): Using design file sd_wp_n.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sd_wp_n File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/sd_wp_n.v Line: 21
Info (12128): Elaborating entity "sd_wp_n" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sd_wp_n:the_sd_wp_n" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20377
Info (12128): Elaborating entity "seg7_avalon_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|seg7_avalon_slave_arbitrator:the_seg7_avalon_slave" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20402
Info (12128): Elaborating entity "seg7" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20414
Info (12128): Elaborating entity "SEG7_IF" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|seg7:the_seg7|SEG7_IF:seg7_inst" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/seg7.v Line: 31
Info (12128): Elaborating entity "sma_in_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sma_in_s1_arbitrator:the_sma_in_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20434
Warning (12125): Using design file sma_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sma_in File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/sma_in.v Line: 21
Info (12128): Elaborating entity "sma_in" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sma_in:the_sma_in" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20443
Info (12128): Elaborating entity "sma_out_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sma_out_s1_arbitrator:the_sma_out_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20467
Warning (12125): Using design file sma_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sma_out File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/sma_out.v Line: 21
Info (12128): Elaborating entity "sma_out" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sma_out:the_sma_out" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20479
Info (12128): Elaborating entity "sw_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sw_s1_arbitrator:the_sw_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20505
Warning (12125): Using design file sw.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sw File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/sw.v Line: 21
Info (12128): Elaborating entity "sw" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sw:the_sw" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20518
Info (12128): Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sysid_control_slave_arbitrator:the_sysid_control_slave" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20538
Warning (12125): Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sysid File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/sysid.v Line: 21
Info (12128): Elaborating entity "sysid" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|sysid:the_sysid" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20546
Info (12128): Elaborating entity "timer_s1_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|timer_s1_arbitrator:the_timer_s1" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20572
Warning (12125): Using design file timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: timer File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/timer.v Line: 21
Info (12128): Elaborating entity "timer" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|timer:the_timer" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20584
Info (12128): Elaborating entity "tri_state_bridge_flash_avalon_slave_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|tri_state_bridge_flash_avalon_slave_arbitrator:the_tri_state_bridge_flash_avalon_slave" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20621
Info (12128): Elaborating entity "usb_dc_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|usb_dc_arbitrator:the_usb_dc" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20649
Info (12128): Elaborating entity "usb_hc_arbitrator" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|usb_hc_arbitrator:the_usb_hc" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20677
Info (12128): Elaborating entity "usb" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20707
Info (12128): Elaborating entity "ISP1362_IF" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|usb:the_usb|ISP1362_IF:usb" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/usb.v Line: 62
Info (12128): Elaborating entity "DE2_115_SOPC_reset_altpll_sys_domain_synch_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_sys_domain_synch_module:DE2_115_SOPC_reset_altpll_sys_domain_synch" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20716
Info (12128): Elaborating entity "DE2_115_SOPC_reset_clk_50_domain_synch_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_clk_50_domain_synch_module:DE2_115_SOPC_reset_clk_50_domain_synch" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20733
Info (12128): Elaborating entity "DE2_115_SOPC_reset_altpll_audio_domain_synch_module" for hierarchy "DE2_115_SOPC:DE2_115_SOPC_inst|DE2_115_SOPC_reset_altpll_audio_domain_synch_module:DE2_115_SOPC_reset_altpll_audio_domain_synch" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sopc.v Line: 20742
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 528
Error (10130): Verilog HDL error at pll.v(109): parameter "bandwidth_type" is not a formal parameter of instantiated module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/pll.v Line: 109
Error (10130): Verilog HDL error at pll.v(110): parameter "clk0_divide_by" is not a formal parameter of instantiated module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/pll.v Line: 110
Error (10130): Verilog HDL error at pll.v(111): parameter "clk0_duty_cycle" is not a formal parameter of instantiated module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/pll.v Line: 111
Error (10130): Verilog HDL error at pll.v(112): parameter "clk0_multiply_by" is not a formal parameter of instantiated module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/pll.v Line: 112
Error (10130): Verilog HDL error at pll.v(113): parameter "clk0_phase_shift" is not a formal parameter of instantiated module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/pll.v Line: 113
Error (10130): Verilog HDL error at pll.v(114): parameter "clk1_divide_by" is not a formal parameter of instantiated module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/pll.v Line: 114
Error (10130): Verilog HDL error at pll.v(115): parameter "clk1_duty_cycle" is not a formal parameter of instantiated module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/pll.v Line: 115
Error (10130): Verilog HDL error at pll.v(116): parameter "clk1_multiply_by" is not a formal parameter of instantiated module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/pll.v Line: 116
Error (10130): Verilog HDL error at pll.v(117): parameter "clk1_phase_shift" is not a formal parameter of instantiated module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/pll.v Line: 117
Error (10130): Verilog HDL error at pll.v(118): parameter "clk2_divide_by" is not a formal parameter of instantiated module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/pll.v Line: 118
Error (10130): Verilog HDL error at pll.v(119): parameter "clk2_duty_cycle" is not a formal parameter of instantiated module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/pll.v Line: 119
Error (10130): Verilog HDL error at pll.v(120): parameter "clk2_multiply_by" is not a formal parameter of instantiated module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/pll.v Line: 120
Error (10130): Verilog HDL error at pll.v(121): parameter "clk2_phase_shift" is not a formal parameter of instantiated module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/pll.v Line: 121
Error (10130): Verilog HDL error at pll.v(122): parameter "clk3_divide_by" is not a formal parameter of instantiated module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/pll.v Line: 122
Error (10130): Verilog HDL error at pll.v(123): parameter "clk3_duty_cycle" is not a formal parameter of instantiated module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/pll.v Line: 123
Error (10130): Verilog HDL error at pll.v(124): parameter "clk3_multiply_by" is not a formal parameter of instantiated module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/pll.v Line: 124
Error (10130): Verilog HDL error at pll.v(125): parameter "clk3_phase_shift" is not a formal parameter of instantiated module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/pll.v Line: 125
Error (10130): Verilog HDL error at pll.v(126): parameter "compensate_clock" is not a formal parameter of instantiated module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/pll.v Line: 126
Error (10130): Verilog HDL error at pll.v(127): parameter "inclk0_input_frequency" is not a formal parameter of instantiated module File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/pll.v Line: 127
Error (12152): Can't elaborate user hierarchy "pll:pll_inst" File: C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/de2_115_sd_card_audio_player.v Line: 528
Info (144001): Generated suppressed messages file C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/DE2_115_SD_Card_Audio_Player.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 81 warnings
    Error: Peak virtual memory: 4923 megabytes
    Error: Processing ended: Mon Jun 27 00:22:03 2022
    Error: Elapsed time: 00:00:19
    Error: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Robin/Documents/GitHub/FPGA-Software-Defined-Radio/DE2_115_Software_Defined_Radio/DE2_115_SD_Card_Audio_Player.map.smsg.


