INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/control.SV" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/regm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/dm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/testbench_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_cpu
INFO: [VRFC 10-2458] undeclared symbol control_regwrite, assumed default net type wire [E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/testbench_cpu.sv:64]
INFO: [VRFC 10-2458] undeclared symbol control_wrreg, assumed default net type wire [E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.srcs/sources_1/imports/SourceCode/testbench_cpu.sv:65]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SystemVerilog/Assignments/FinalProject/MIPS/SV_MIPS_Veloce/project_CPUTesting_Module/project_CPUTesting_Module.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
