
ECSE_444_FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006124  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  080062e4  080062e4  000072e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080063b0  080063b0  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080063b0  080063b0  000073b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080063b8  080063b8  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080063b8  080063b8  000073b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080063bc  080063bc  000073bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080063c0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  2000005c  0800641c  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000033c  0800641c  0000833c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000120ca  00000000  00000000  0000808c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021db  00000000  00000000  0001a156  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f90  00000000  00000000  0001c338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c33  00000000  00000000  0001d2c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002abc4  00000000  00000000  0001defb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001169f  00000000  00000000  00048abf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010a152  00000000  00000000  0005a15e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001642b0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004704  00000000  00000000  001642f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  001689f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	2000005c 	.word	0x2000005c
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080062cc 	.word	0x080062cc

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000060 	.word	0x20000060
 80001fc:	080062cc 	.word	0x080062cc

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e2:	f000 fc1e 	bl	8000e22 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e6:	f000 f859 	bl	800069c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ea:	f000 fa07 	bl	80009fc <MX_GPIO_Init>
  MX_TIM3_Init();
 80005ee:	f000 f941 	bl	8000874 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80005f2:	f000 f9b7 	bl	8000964 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80005f6:	f000 f8a3 	bl	8000740 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 80005fa:	2100      	movs	r1, #0
 80005fc:	481e      	ldr	r0, [pc, #120]	@ (8000678 <main+0x9c>)
 80005fe:	f002 fdfd 	bl	80031fc <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8000602:	2104      	movs	r1, #4
 8000604:	481c      	ldr	r0, [pc, #112]	@ (8000678 <main+0x9c>)
 8000606:	f002 fef5 	bl	80033f4 <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800060a:	2108      	movs	r1, #8
 800060c:	481b      	ldr	r0, [pc, #108]	@ (800067c <main+0xa0>)
 800060e:	f002 fc8d 	bl	8002f2c <HAL_TIM_PWM_Start>
  //printf("Initializing\r\n");
  sprintf(output, "Initializing\r\n");
 8000612:	491b      	ldr	r1, [pc, #108]	@ (8000680 <main+0xa4>)
 8000614:	481b      	ldr	r0, [pc, #108]	@ (8000684 <main+0xa8>)
 8000616:	f005 f9b9 	bl	800598c <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 800061a:	481a      	ldr	r0, [pc, #104]	@ (8000684 <main+0xa8>)
 800061c:	f7ff fdf0 	bl	8000200 <strlen>
 8000620:	4603      	mov	r3, r0
 8000622:	b29a      	uxth	r2, r3
 8000624:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000628:	4916      	ldr	r1, [pc, #88]	@ (8000684 <main+0xa8>)
 800062a:	4817      	ldr	r0, [pc, #92]	@ (8000688 <main+0xac>)
 800062c:	f004 fb02 	bl	8004c34 <HAL_UART_Transmit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (state == DISPLAY) {
 8000630:	4b16      	ldr	r3, [pc, #88]	@ (800068c <main+0xb0>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	b2db      	uxtb	r3, r3
 8000636:	2b01      	cmp	r3, #1
 8000638:	d1fa      	bne.n	8000630 <main+0x54>
		 int x_cm = micro_sec/58;
 800063a:	4b15      	ldr	r3, [pc, #84]	@ (8000690 <main+0xb4>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	4a15      	ldr	r2, [pc, #84]	@ (8000694 <main+0xb8>)
 8000640:	fb82 1203 	smull	r1, r2, r2, r3
 8000644:	441a      	add	r2, r3
 8000646:	1152      	asrs	r2, r2, #5
 8000648:	17db      	asrs	r3, r3, #31
 800064a:	1ad3      	subs	r3, r2, r3
 800064c:	607b      	str	r3, [r7, #4]
		 sprintf(output, "Distance read: %d cm\r\n", x_cm);
 800064e:	687a      	ldr	r2, [r7, #4]
 8000650:	4911      	ldr	r1, [pc, #68]	@ (8000698 <main+0xbc>)
 8000652:	480c      	ldr	r0, [pc, #48]	@ (8000684 <main+0xa8>)
 8000654:	f005 f99a 	bl	800598c <siprintf>
		 HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 8000658:	480a      	ldr	r0, [pc, #40]	@ (8000684 <main+0xa8>)
 800065a:	f7ff fdd1 	bl	8000200 <strlen>
 800065e:	4603      	mov	r3, r0
 8000660:	b29a      	uxth	r2, r3
 8000662:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000666:	4907      	ldr	r1, [pc, #28]	@ (8000684 <main+0xa8>)
 8000668:	4807      	ldr	r0, [pc, #28]	@ (8000688 <main+0xac>)
 800066a:	f004 fae3 	bl	8004c34 <HAL_UART_Transmit>
		 state = MEASURE;
 800066e:	4b07      	ldr	r3, [pc, #28]	@ (800068c <main+0xb0>)
 8000670:	2200      	movs	r2, #0
 8000672:	701a      	strb	r2, [r3, #0]
	  if (state == DISPLAY) {
 8000674:	e7dc      	b.n	8000630 <main+0x54>
 8000676:	bf00      	nop
 8000678:	20000078 	.word	0x20000078
 800067c:	200000c4 	.word	0x200000c4
 8000680:	080062e4 	.word	0x080062e4
 8000684:	200001ac 	.word	0x200001ac
 8000688:	20000110 	.word	0x20000110
 800068c:	200001a4 	.word	0x200001a4
 8000690:	200001a8 	.word	0x200001a8
 8000694:	8d3dcb09 	.word	0x8d3dcb09
 8000698:	080062f4 	.word	0x080062f4

0800069c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b096      	sub	sp, #88	@ 0x58
 80006a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006a2:	f107 0314 	add.w	r3, r7, #20
 80006a6:	2244      	movs	r2, #68	@ 0x44
 80006a8:	2100      	movs	r1, #0
 80006aa:	4618      	mov	r0, r3
 80006ac:	f005 f990 	bl	80059d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006b0:	463b      	mov	r3, r7
 80006b2:	2200      	movs	r2, #0
 80006b4:	601a      	str	r2, [r3, #0]
 80006b6:	605a      	str	r2, [r3, #4]
 80006b8:	609a      	str	r2, [r3, #8]
 80006ba:	60da      	str	r2, [r3, #12]
 80006bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80006be:	2000      	movs	r0, #0
 80006c0:	f000 fee8 	bl	8001494 <HAL_PWREx_ControlVoltageScaling>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d001      	beq.n	80006ce <SystemClock_Config+0x32>
  {
    Error_Handler();
 80006ca:	f000 f9e1 	bl	8000a90 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80006ce:	2310      	movs	r3, #16
 80006d0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80006d2:	2301      	movs	r3, #1
 80006d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80006d6:	2300      	movs	r3, #0
 80006d8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80006da:	2360      	movs	r3, #96	@ 0x60
 80006dc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006de:	2302      	movs	r3, #2
 80006e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80006e2:	2301      	movs	r3, #1
 80006e4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006e6:	2301      	movs	r3, #1
 80006e8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80006ea:	233c      	movs	r3, #60	@ 0x3c
 80006ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006ee:	2302      	movs	r3, #2
 80006f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006f2:	2302      	movs	r3, #2
 80006f4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006f6:	2302      	movs	r3, #2
 80006f8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006fa:	f107 0314 	add.w	r3, r7, #20
 80006fe:	4618      	mov	r0, r3
 8000700:	f000 ff6c 	bl	80015dc <HAL_RCC_OscConfig>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800070a:	f000 f9c1 	bl	8000a90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800070e:	230f      	movs	r3, #15
 8000710:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000712:	2303      	movs	r3, #3
 8000714:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000716:	2300      	movs	r3, #0
 8000718:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800071a:	2300      	movs	r3, #0
 800071c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800071e:	2300      	movs	r3, #0
 8000720:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000722:	463b      	mov	r3, r7
 8000724:	2105      	movs	r1, #5
 8000726:	4618      	mov	r0, r3
 8000728:	f001 fb72 	bl	8001e10 <HAL_RCC_ClockConfig>
 800072c:	4603      	mov	r3, r0
 800072e:	2b00      	cmp	r3, #0
 8000730:	d001      	beq.n	8000736 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000732:	f000 f9ad 	bl	8000a90 <Error_Handler>
  }
}
 8000736:	bf00      	nop
 8000738:	3758      	adds	r7, #88	@ 0x58
 800073a:	46bd      	mov	sp, r7
 800073c:	bd80      	pop	{r7, pc}
	...

08000740 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b090      	sub	sp, #64	@ 0x40
 8000744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000746:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800074a:	2200      	movs	r2, #0
 800074c:	601a      	str	r2, [r3, #0]
 800074e:	605a      	str	r2, [r3, #4]
 8000750:	609a      	str	r2, [r3, #8]
 8000752:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000754:	f107 031c 	add.w	r3, r7, #28
 8000758:	2200      	movs	r2, #0
 800075a:	601a      	str	r2, [r3, #0]
 800075c:	605a      	str	r2, [r3, #4]
 800075e:	609a      	str	r2, [r3, #8]
 8000760:	60da      	str	r2, [r3, #12]
 8000762:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000764:	f107 0310 	add.w	r3, r7, #16
 8000768:	2200      	movs	r2, #0
 800076a:	601a      	str	r2, [r3, #0]
 800076c:	605a      	str	r2, [r3, #4]
 800076e:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000770:	463b      	mov	r3, r7
 8000772:	2200      	movs	r2, #0
 8000774:	601a      	str	r2, [r3, #0]
 8000776:	605a      	str	r2, [r3, #4]
 8000778:	609a      	str	r2, [r3, #8]
 800077a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800077c:	4b3c      	ldr	r3, [pc, #240]	@ (8000870 <MX_TIM2_Init+0x130>)
 800077e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000782:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 119;
 8000784:	4b3a      	ldr	r3, [pc, #232]	@ (8000870 <MX_TIM2_Init+0x130>)
 8000786:	2277      	movs	r2, #119	@ 0x77
 8000788:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800078a:	4b39      	ldr	r3, [pc, #228]	@ (8000870 <MX_TIM2_Init+0x130>)
 800078c:	2200      	movs	r2, #0
 800078e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000790:	4b37      	ldr	r3, [pc, #220]	@ (8000870 <MX_TIM2_Init+0x130>)
 8000792:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000796:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000798:	4b35      	ldr	r3, [pc, #212]	@ (8000870 <MX_TIM2_Init+0x130>)
 800079a:	2200      	movs	r2, #0
 800079c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800079e:	4b34      	ldr	r3, [pc, #208]	@ (8000870 <MX_TIM2_Init+0x130>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80007a4:	4832      	ldr	r0, [pc, #200]	@ (8000870 <MX_TIM2_Init+0x130>)
 80007a6:	f002 fb09 	bl	8002dbc <HAL_TIM_Base_Init>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d001      	beq.n	80007b4 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80007b0:	f000 f96e 	bl	8000a90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007b8:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80007ba:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80007be:	4619      	mov	r1, r3
 80007c0:	482b      	ldr	r0, [pc, #172]	@ (8000870 <MX_TIM2_Init+0x130>)
 80007c2:	f003 fa19 	bl	8003bf8 <HAL_TIM_ConfigClockSource>
 80007c6:	4603      	mov	r3, r0
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d001      	beq.n	80007d0 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80007cc:	f000 f960 	bl	8000a90 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80007d0:	4827      	ldr	r0, [pc, #156]	@ (8000870 <MX_TIM2_Init+0x130>)
 80007d2:	f002 fcb1 	bl	8003138 <HAL_TIM_IC_Init>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d001      	beq.n	80007e0 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80007dc:	f000 f958 	bl	8000a90 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80007e0:	2304      	movs	r3, #4
 80007e2:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80007e4:	2350      	movs	r3, #80	@ 0x50
 80007e6:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80007e8:	2300      	movs	r3, #0
 80007ea:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerFilter = 0;
 80007ec:	2300      	movs	r3, #0
 80007ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80007f0:	f107 031c 	add.w	r3, r7, #28
 80007f4:	4619      	mov	r1, r3
 80007f6:	481e      	ldr	r0, [pc, #120]	@ (8000870 <MX_TIM2_Init+0x130>)
 80007f8:	f003 fac7 	bl	8003d8a <HAL_TIM_SlaveConfigSynchro>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8000802:	f000 f945 	bl	8000a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000806:	2300      	movs	r3, #0
 8000808:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800080a:	2300      	movs	r3, #0
 800080c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800080e:	f107 0310 	add.w	r3, r7, #16
 8000812:	4619      	mov	r1, r3
 8000814:	4816      	ldr	r0, [pc, #88]	@ (8000870 <MX_TIM2_Init+0x130>)
 8000816:	f004 f917 	bl	8004a48 <HAL_TIMEx_MasterConfigSynchronization>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <MX_TIM2_Init+0xe4>
  {
    Error_Handler();
 8000820:	f000 f936 	bl	8000a90 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000824:	2300      	movs	r3, #0
 8000826:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000828:	2301      	movs	r3, #1
 800082a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800082c:	2300      	movs	r3, #0
 800082e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8000830:	2300      	movs	r3, #0
 8000832:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000834:	463b      	mov	r3, r7
 8000836:	2200      	movs	r2, #0
 8000838:	4619      	mov	r1, r3
 800083a:	480d      	ldr	r0, [pc, #52]	@ (8000870 <MX_TIM2_Init+0x130>)
 800083c:	f003 f82b 	bl	8003896 <HAL_TIM_IC_ConfigChannel>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <MX_TIM2_Init+0x10a>
  {
    Error_Handler();
 8000846:	f000 f923 	bl	8000a90 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800084a:	2302      	movs	r3, #2
 800084c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800084e:	2302      	movs	r3, #2
 8000850:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000852:	463b      	mov	r3, r7
 8000854:	2204      	movs	r2, #4
 8000856:	4619      	mov	r1, r3
 8000858:	4805      	ldr	r0, [pc, #20]	@ (8000870 <MX_TIM2_Init+0x130>)
 800085a:	f003 f81c 	bl	8003896 <HAL_TIM_IC_ConfigChannel>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <MX_TIM2_Init+0x128>
  {
    Error_Handler();
 8000864:	f000 f914 	bl	8000a90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000868:	bf00      	nop
 800086a:	3740      	adds	r7, #64	@ 0x40
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	20000078 	.word	0x20000078

08000874 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b08e      	sub	sp, #56	@ 0x38
 8000878:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800087a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800087e:	2200      	movs	r2, #0
 8000880:	601a      	str	r2, [r3, #0]
 8000882:	605a      	str	r2, [r3, #4]
 8000884:	609a      	str	r2, [r3, #8]
 8000886:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000888:	f107 031c 	add.w	r3, r7, #28
 800088c:	2200      	movs	r2, #0
 800088e:	601a      	str	r2, [r3, #0]
 8000890:	605a      	str	r2, [r3, #4]
 8000892:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000894:	463b      	mov	r3, r7
 8000896:	2200      	movs	r2, #0
 8000898:	601a      	str	r2, [r3, #0]
 800089a:	605a      	str	r2, [r3, #4]
 800089c:	609a      	str	r2, [r3, #8]
 800089e:	60da      	str	r2, [r3, #12]
 80008a0:	611a      	str	r2, [r3, #16]
 80008a2:	615a      	str	r2, [r3, #20]
 80008a4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80008a6:	4b2d      	ldr	r3, [pc, #180]	@ (800095c <MX_TIM3_Init+0xe8>)
 80008a8:	4a2d      	ldr	r2, [pc, #180]	@ (8000960 <MX_TIM3_Init+0xec>)
 80008aa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 239;
 80008ac:	4b2b      	ldr	r3, [pc, #172]	@ (800095c <MX_TIM3_Init+0xe8>)
 80008ae:	22ef      	movs	r2, #239	@ 0xef
 80008b0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008b2:	4b2a      	ldr	r3, [pc, #168]	@ (800095c <MX_TIM3_Init+0xe8>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 80008b8:	4b28      	ldr	r3, [pc, #160]	@ (800095c <MX_TIM3_Init+0xe8>)
 80008ba:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80008be:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008c0:	4b26      	ldr	r3, [pc, #152]	@ (800095c <MX_TIM3_Init+0xe8>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80008c6:	4b25      	ldr	r3, [pc, #148]	@ (800095c <MX_TIM3_Init+0xe8>)
 80008c8:	2280      	movs	r2, #128	@ 0x80
 80008ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80008cc:	4823      	ldr	r0, [pc, #140]	@ (800095c <MX_TIM3_Init+0xe8>)
 80008ce:	f002 fa75 	bl	8002dbc <HAL_TIM_Base_Init>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80008d8:	f000 f8da 	bl	8000a90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80008e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008e6:	4619      	mov	r1, r3
 80008e8:	481c      	ldr	r0, [pc, #112]	@ (800095c <MX_TIM3_Init+0xe8>)
 80008ea:	f003 f985 	bl	8003bf8 <HAL_TIM_ConfigClockSource>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80008f4:	f000 f8cc 	bl	8000a90 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80008f8:	4818      	ldr	r0, [pc, #96]	@ (800095c <MX_TIM3_Init+0xe8>)
 80008fa:	f002 fab6 	bl	8002e6a <HAL_TIM_PWM_Init>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000904:	f000 f8c4 	bl	8000a90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000908:	2300      	movs	r3, #0
 800090a:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800090c:	2300      	movs	r3, #0
 800090e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000910:	f107 031c 	add.w	r3, r7, #28
 8000914:	4619      	mov	r1, r3
 8000916:	4811      	ldr	r0, [pc, #68]	@ (800095c <MX_TIM3_Init+0xe8>)
 8000918:	f004 f896 	bl	8004a48 <HAL_TIMEx_MasterConfigSynchronization>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000922:	f000 f8b5 	bl	8000a90 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000926:	2360      	movs	r3, #96	@ 0x60
 8000928:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 800092a:	230a      	movs	r3, #10
 800092c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800092e:	2300      	movs	r3, #0
 8000930:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000932:	2300      	movs	r3, #0
 8000934:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000936:	463b      	mov	r3, r7
 8000938:	2208      	movs	r2, #8
 800093a:	4619      	mov	r1, r3
 800093c:	4807      	ldr	r0, [pc, #28]	@ (800095c <MX_TIM3_Init+0xe8>)
 800093e:	f003 f847 	bl	80039d0 <HAL_TIM_PWM_ConfigChannel>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000948:	f000 f8a2 	bl	8000a90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800094c:	4803      	ldr	r0, [pc, #12]	@ (800095c <MX_TIM3_Init+0xe8>)
 800094e:	f000 f927 	bl	8000ba0 <HAL_TIM_MspPostInit>

}
 8000952:	bf00      	nop
 8000954:	3738      	adds	r7, #56	@ 0x38
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}
 800095a:	bf00      	nop
 800095c:	200000c4 	.word	0x200000c4
 8000960:	40000400 	.word	0x40000400

08000964 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000968:	4b22      	ldr	r3, [pc, #136]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 800096a:	4a23      	ldr	r2, [pc, #140]	@ (80009f8 <MX_USART1_UART_Init+0x94>)
 800096c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800096e:	4b21      	ldr	r3, [pc, #132]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 8000970:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000974:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000976:	4b1f      	ldr	r3, [pc, #124]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 8000978:	2200      	movs	r2, #0
 800097a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800097c:	4b1d      	ldr	r3, [pc, #116]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 800097e:	2200      	movs	r2, #0
 8000980:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000982:	4b1c      	ldr	r3, [pc, #112]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 8000984:	2200      	movs	r2, #0
 8000986:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000988:	4b1a      	ldr	r3, [pc, #104]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 800098a:	220c      	movs	r2, #12
 800098c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800098e:	4b19      	ldr	r3, [pc, #100]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 8000990:	2200      	movs	r2, #0
 8000992:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000994:	4b17      	ldr	r3, [pc, #92]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 8000996:	2200      	movs	r2, #0
 8000998:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800099a:	4b16      	ldr	r3, [pc, #88]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 800099c:	2200      	movs	r2, #0
 800099e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009a0:	4b14      	ldr	r3, [pc, #80]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009a6:	4b13      	ldr	r3, [pc, #76]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009ac:	4811      	ldr	r0, [pc, #68]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 80009ae:	f004 f8f1 	bl	8004b94 <HAL_UART_Init>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80009b8:	f000 f86a 	bl	8000a90 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009bc:	2100      	movs	r1, #0
 80009be:	480d      	ldr	r0, [pc, #52]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 80009c0:	f004 ff1a 	bl	80057f8 <HAL_UARTEx_SetTxFifoThreshold>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80009ca:	f000 f861 	bl	8000a90 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009ce:	2100      	movs	r1, #0
 80009d0:	4808      	ldr	r0, [pc, #32]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 80009d2:	f004 ff4f 	bl	8005874 <HAL_UARTEx_SetRxFifoThreshold>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80009dc:	f000 f858 	bl	8000a90 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80009e0:	4804      	ldr	r0, [pc, #16]	@ (80009f4 <MX_USART1_UART_Init+0x90>)
 80009e2:	f004 fed0 	bl	8005786 <HAL_UARTEx_DisableFifoMode>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80009ec:	f000 f850 	bl	8000a90 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009f0:	bf00      	nop
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	20000110 	.word	0x20000110
 80009f8:	40013800 	.word	0x40013800

080009fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b083      	sub	sp, #12
 8000a00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a02:	4b0f      	ldr	r3, [pc, #60]	@ (8000a40 <MX_GPIO_Init+0x44>)
 8000a04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a06:	4a0e      	ldr	r2, [pc, #56]	@ (8000a40 <MX_GPIO_Init+0x44>)
 8000a08:	f043 0302 	orr.w	r3, r3, #2
 8000a0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8000a40 <MX_GPIO_Init+0x44>)
 8000a10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a12:	f003 0302 	and.w	r3, r3, #2
 8000a16:	607b      	str	r3, [r7, #4]
 8000a18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a1a:	4b09      	ldr	r3, [pc, #36]	@ (8000a40 <MX_GPIO_Init+0x44>)
 8000a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a1e:	4a08      	ldr	r2, [pc, #32]	@ (8000a40 <MX_GPIO_Init+0x44>)
 8000a20:	f043 0301 	orr.w	r3, r3, #1
 8000a24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a26:	4b06      	ldr	r3, [pc, #24]	@ (8000a40 <MX_GPIO_Init+0x44>)
 8000a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a2a:	f003 0301 	and.w	r3, r3, #1
 8000a2e:	603b      	str	r3, [r7, #0]
 8000a30:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a32:	bf00      	nop
 8000a34:	370c      	adds	r7, #12
 8000a36:	46bd      	mov	sp, r7
 8000a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop
 8000a40:	40021000 	.word	0x40021000

08000a44 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8000a44:	b480      	push	{r7}
 8000a46:	b083      	sub	sp, #12
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
	if (htim->Channel!=HAL_TIM_ACTIVE_CHANNEL_2) {
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	7f1b      	ldrb	r3, [r3, #28]
 8000a50:	2b02      	cmp	r3, #2
 8000a52:	d112      	bne.n	8000a7a <HAL_TIM_IC_CaptureCallback+0x36>
		return;
	}
	if ((htim->Instance == TIM2) && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)) {
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a5c:	d10e      	bne.n	8000a7c <HAL_TIM_IC_CaptureCallback+0x38>
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	7f1b      	ldrb	r3, [r3, #28]
 8000a62:	2b02      	cmp	r3, #2
 8000a64:	d10a      	bne.n	8000a7c <HAL_TIM_IC_CaptureCallback+0x38>
		micro_sec = TIM2->CCR2;
 8000a66:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000a6c:	461a      	mov	r2, r3
 8000a6e:	4b06      	ldr	r3, [pc, #24]	@ (8000a88 <HAL_TIM_IC_CaptureCallback+0x44>)
 8000a70:	601a      	str	r2, [r3, #0]
		state = DISPLAY;
 8000a72:	4b06      	ldr	r3, [pc, #24]	@ (8000a8c <HAL_TIM_IC_CaptureCallback+0x48>)
 8000a74:	2201      	movs	r2, #1
 8000a76:	701a      	strb	r2, [r3, #0]
 8000a78:	e000      	b.n	8000a7c <HAL_TIM_IC_CaptureCallback+0x38>
		return;
 8000a7a:	bf00      	nop
	}
}
 8000a7c:	370c      	adds	r7, #12
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop
 8000a88:	200001a8 	.word	0x200001a8
 8000a8c:	200001a4 	.word	0x200001a4

08000a90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a94:	b672      	cpsid	i
}
 8000a96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a98:	bf00      	nop
 8000a9a:	e7fd      	b.n	8000a98 <Error_Handler+0x8>

08000a9c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	b083      	sub	sp, #12
 8000aa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aa2:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae0 <HAL_MspInit+0x44>)
 8000aa4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000aa6:	4a0e      	ldr	r2, [pc, #56]	@ (8000ae0 <HAL_MspInit+0x44>)
 8000aa8:	f043 0301 	orr.w	r3, r3, #1
 8000aac:	6613      	str	r3, [r2, #96]	@ 0x60
 8000aae:	4b0c      	ldr	r3, [pc, #48]	@ (8000ae0 <HAL_MspInit+0x44>)
 8000ab0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ab2:	f003 0301 	and.w	r3, r3, #1
 8000ab6:	607b      	str	r3, [r7, #4]
 8000ab8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aba:	4b09      	ldr	r3, [pc, #36]	@ (8000ae0 <HAL_MspInit+0x44>)
 8000abc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000abe:	4a08      	ldr	r2, [pc, #32]	@ (8000ae0 <HAL_MspInit+0x44>)
 8000ac0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ac4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ac6:	4b06      	ldr	r3, [pc, #24]	@ (8000ae0 <HAL_MspInit+0x44>)
 8000ac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000aca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ace:	603b      	str	r3, [r7, #0]
 8000ad0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ad2:	bf00      	nop
 8000ad4:	370c      	adds	r7, #12
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	40021000 	.word	0x40021000

08000ae4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b08a      	sub	sp, #40	@ 0x28
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	605a      	str	r2, [r3, #4]
 8000af6:	609a      	str	r2, [r3, #8]
 8000af8:	60da      	str	r2, [r3, #12]
 8000afa:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b04:	d132      	bne.n	8000b6c <HAL_TIM_Base_MspInit+0x88>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b06:	4b24      	ldr	r3, [pc, #144]	@ (8000b98 <HAL_TIM_Base_MspInit+0xb4>)
 8000b08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b0a:	4a23      	ldr	r2, [pc, #140]	@ (8000b98 <HAL_TIM_Base_MspInit+0xb4>)
 8000b0c:	f043 0301 	orr.w	r3, r3, #1
 8000b10:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b12:	4b21      	ldr	r3, [pc, #132]	@ (8000b98 <HAL_TIM_Base_MspInit+0xb4>)
 8000b14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b16:	f003 0301 	and.w	r3, r3, #1
 8000b1a:	613b      	str	r3, [r7, #16]
 8000b1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b1e:	4b1e      	ldr	r3, [pc, #120]	@ (8000b98 <HAL_TIM_Base_MspInit+0xb4>)
 8000b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b22:	4a1d      	ldr	r2, [pc, #116]	@ (8000b98 <HAL_TIM_Base_MspInit+0xb4>)
 8000b24:	f043 0301 	orr.w	r3, r3, #1
 8000b28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b2a:	4b1b      	ldr	r3, [pc, #108]	@ (8000b98 <HAL_TIM_Base_MspInit+0xb4>)
 8000b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b2e:	f003 0301 	and.w	r3, r3, #1
 8000b32:	60fb      	str	r3, [r7, #12]
 8000b34:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000b36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b3c:	2302      	movs	r3, #2
 8000b3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b40:	2300      	movs	r3, #0
 8000b42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b44:	2300      	movs	r3, #0
 8000b46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000b48:	2301      	movs	r3, #1
 8000b4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b4c:	f107 0314 	add.w	r3, r7, #20
 8000b50:	4619      	mov	r1, r3
 8000b52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b56:	f000 faeb 	bl	8001130 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	201c      	movs	r0, #28
 8000b60:	f000 faaf 	bl	80010c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000b64:	201c      	movs	r0, #28
 8000b66:	f000 fac8 	bl	80010fa <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000b6a:	e010      	b.n	8000b8e <HAL_TIM_Base_MspInit+0xaa>
  else if(htim_base->Instance==TIM3)
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a0a      	ldr	r2, [pc, #40]	@ (8000b9c <HAL_TIM_Base_MspInit+0xb8>)
 8000b72:	4293      	cmp	r3, r2
 8000b74:	d10b      	bne.n	8000b8e <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b76:	4b08      	ldr	r3, [pc, #32]	@ (8000b98 <HAL_TIM_Base_MspInit+0xb4>)
 8000b78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b7a:	4a07      	ldr	r2, [pc, #28]	@ (8000b98 <HAL_TIM_Base_MspInit+0xb4>)
 8000b7c:	f043 0302 	orr.w	r3, r3, #2
 8000b80:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b82:	4b05      	ldr	r3, [pc, #20]	@ (8000b98 <HAL_TIM_Base_MspInit+0xb4>)
 8000b84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b86:	f003 0302 	and.w	r3, r3, #2
 8000b8a:	60bb      	str	r3, [r7, #8]
 8000b8c:	68bb      	ldr	r3, [r7, #8]
}
 8000b8e:	bf00      	nop
 8000b90:	3728      	adds	r7, #40	@ 0x28
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	40021000 	.word	0x40021000
 8000b9c:	40000400 	.word	0x40000400

08000ba0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b088      	sub	sp, #32
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba8:	f107 030c 	add.w	r3, r7, #12
 8000bac:	2200      	movs	r2, #0
 8000bae:	601a      	str	r2, [r3, #0]
 8000bb0:	605a      	str	r2, [r3, #4]
 8000bb2:	609a      	str	r2, [r3, #8]
 8000bb4:	60da      	str	r2, [r3, #12]
 8000bb6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a11      	ldr	r2, [pc, #68]	@ (8000c04 <HAL_TIM_MspPostInit+0x64>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d11b      	bne.n	8000bfa <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bc2:	4b11      	ldr	r3, [pc, #68]	@ (8000c08 <HAL_TIM_MspPostInit+0x68>)
 8000bc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bc6:	4a10      	ldr	r2, [pc, #64]	@ (8000c08 <HAL_TIM_MspPostInit+0x68>)
 8000bc8:	f043 0302 	orr.w	r3, r3, #2
 8000bcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bce:	4b0e      	ldr	r3, [pc, #56]	@ (8000c08 <HAL_TIM_MspPostInit+0x68>)
 8000bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bd2:	f003 0302 	and.w	r3, r3, #2
 8000bd6:	60bb      	str	r3, [r7, #8]
 8000bd8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bde:	2302      	movs	r3, #2
 8000be0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be2:	2300      	movs	r3, #0
 8000be4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be6:	2300      	movs	r3, #0
 8000be8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000bea:	2302      	movs	r3, #2
 8000bec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bee:	f107 030c 	add.w	r3, r7, #12
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	4805      	ldr	r0, [pc, #20]	@ (8000c0c <HAL_TIM_MspPostInit+0x6c>)
 8000bf6:	f000 fa9b 	bl	8001130 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000bfa:	bf00      	nop
 8000bfc:	3720      	adds	r7, #32
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	40000400 	.word	0x40000400
 8000c08:	40021000 	.word	0x40021000
 8000c0c:	48000400 	.word	0x48000400

08000c10 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b0ae      	sub	sp, #184	@ 0xb8
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c18:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	601a      	str	r2, [r3, #0]
 8000c20:	605a      	str	r2, [r3, #4]
 8000c22:	609a      	str	r2, [r3, #8]
 8000c24:	60da      	str	r2, [r3, #12]
 8000c26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c28:	f107 0310 	add.w	r3, r7, #16
 8000c2c:	2294      	movs	r2, #148	@ 0x94
 8000c2e:	2100      	movs	r1, #0
 8000c30:	4618      	mov	r0, r3
 8000c32:	f004 fecd 	bl	80059d0 <memset>
  if(huart->Instance==USART1)
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	4a21      	ldr	r2, [pc, #132]	@ (8000cc0 <HAL_UART_MspInit+0xb0>)
 8000c3c:	4293      	cmp	r3, r2
 8000c3e:	d13a      	bne.n	8000cb6 <HAL_UART_MspInit+0xa6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000c40:	2301      	movs	r3, #1
 8000c42:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000c44:	2300      	movs	r3, #0
 8000c46:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c48:	f107 0310 	add.w	r3, r7, #16
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f001 fb9d 	bl	800238c <HAL_RCCEx_PeriphCLKConfig>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000c58:	f7ff ff1a 	bl	8000a90 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000c5c:	4b19      	ldr	r3, [pc, #100]	@ (8000cc4 <HAL_UART_MspInit+0xb4>)
 8000c5e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c60:	4a18      	ldr	r2, [pc, #96]	@ (8000cc4 <HAL_UART_MspInit+0xb4>)
 8000c62:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c66:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c68:	4b16      	ldr	r3, [pc, #88]	@ (8000cc4 <HAL_UART_MspInit+0xb4>)
 8000c6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c70:	60fb      	str	r3, [r7, #12]
 8000c72:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c74:	4b13      	ldr	r3, [pc, #76]	@ (8000cc4 <HAL_UART_MspInit+0xb4>)
 8000c76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c78:	4a12      	ldr	r2, [pc, #72]	@ (8000cc4 <HAL_UART_MspInit+0xb4>)
 8000c7a:	f043 0302 	orr.w	r3, r3, #2
 8000c7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c80:	4b10      	ldr	r3, [pc, #64]	@ (8000cc4 <HAL_UART_MspInit+0xb4>)
 8000c82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c84:	f003 0302 	and.w	r3, r3, #2
 8000c88:	60bb      	str	r3, [r7, #8]
 8000c8a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c8c:	23c0      	movs	r3, #192	@ 0xc0
 8000c8e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c92:	2302      	movs	r3, #2
 8000c94:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c9e:	2303      	movs	r3, #3
 8000ca0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000ca4:	2307      	movs	r3, #7
 8000ca6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000caa:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000cae:	4619      	mov	r1, r3
 8000cb0:	4805      	ldr	r0, [pc, #20]	@ (8000cc8 <HAL_UART_MspInit+0xb8>)
 8000cb2:	f000 fa3d 	bl	8001130 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000cb6:	bf00      	nop
 8000cb8:	37b8      	adds	r7, #184	@ 0xb8
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	40013800 	.word	0x40013800
 8000cc4:	40021000 	.word	0x40021000
 8000cc8:	48000400 	.word	0x48000400

08000ccc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cd0:	bf00      	nop
 8000cd2:	e7fd      	b.n	8000cd0 <NMI_Handler+0x4>

08000cd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cd8:	bf00      	nop
 8000cda:	e7fd      	b.n	8000cd8 <HardFault_Handler+0x4>

08000cdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ce0:	bf00      	nop
 8000ce2:	e7fd      	b.n	8000ce0 <MemManage_Handler+0x4>

08000ce4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ce8:	bf00      	nop
 8000cea:	e7fd      	b.n	8000ce8 <BusFault_Handler+0x4>

08000cec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cf0:	bf00      	nop
 8000cf2:	e7fd      	b.n	8000cf0 <UsageFault_Handler+0x4>

08000cf4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr

08000d02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d02:	b480      	push	{r7}
 8000d04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d06:	bf00      	nop
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr

08000d10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d14:	bf00      	nop
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr

08000d1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d22:	f000 f8d3 	bl	8000ecc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d26:	bf00      	nop
 8000d28:	bd80      	pop	{r7, pc}
	...

08000d2c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000d30:	4802      	ldr	r0, [pc, #8]	@ (8000d3c <TIM2_IRQHandler+0x10>)
 8000d32:	f002 fca9 	bl	8003688 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000d36:	bf00      	nop
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	20000078 	.word	0x20000078

08000d40 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b086      	sub	sp, #24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d48:	4a14      	ldr	r2, [pc, #80]	@ (8000d9c <_sbrk+0x5c>)
 8000d4a:	4b15      	ldr	r3, [pc, #84]	@ (8000da0 <_sbrk+0x60>)
 8000d4c:	1ad3      	subs	r3, r2, r3
 8000d4e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d50:	697b      	ldr	r3, [r7, #20]
 8000d52:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d54:	4b13      	ldr	r3, [pc, #76]	@ (8000da4 <_sbrk+0x64>)
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d102      	bne.n	8000d62 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d5c:	4b11      	ldr	r3, [pc, #68]	@ (8000da4 <_sbrk+0x64>)
 8000d5e:	4a12      	ldr	r2, [pc, #72]	@ (8000da8 <_sbrk+0x68>)
 8000d60:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d62:	4b10      	ldr	r3, [pc, #64]	@ (8000da4 <_sbrk+0x64>)
 8000d64:	681a      	ldr	r2, [r3, #0]
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	4413      	add	r3, r2
 8000d6a:	693a      	ldr	r2, [r7, #16]
 8000d6c:	429a      	cmp	r2, r3
 8000d6e:	d207      	bcs.n	8000d80 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d70:	f004 fe36 	bl	80059e0 <__errno>
 8000d74:	4603      	mov	r3, r0
 8000d76:	220c      	movs	r2, #12
 8000d78:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d7a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000d7e:	e009      	b.n	8000d94 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d80:	4b08      	ldr	r3, [pc, #32]	@ (8000da4 <_sbrk+0x64>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d86:	4b07      	ldr	r3, [pc, #28]	@ (8000da4 <_sbrk+0x64>)
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4413      	add	r3, r2
 8000d8e:	4a05      	ldr	r2, [pc, #20]	@ (8000da4 <_sbrk+0x64>)
 8000d90:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d92:	68fb      	ldr	r3, [r7, #12]
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	3718      	adds	r7, #24
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}
 8000d9c:	200a0000 	.word	0x200a0000
 8000da0:	00000400 	.word	0x00000400
 8000da4:	200001ec 	.word	0x200001ec
 8000da8:	20000340 	.word	0x20000340

08000dac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000db0:	4b06      	ldr	r3, [pc, #24]	@ (8000dcc <SystemInit+0x20>)
 8000db2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000db6:	4a05      	ldr	r2, [pc, #20]	@ (8000dcc <SystemInit+0x20>)
 8000db8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000dbc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000dc0:	bf00      	nop
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr
 8000dca:	bf00      	nop
 8000dcc:	e000ed00 	.word	0xe000ed00

08000dd0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000dd0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000e08 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000dd4:	f7ff ffea 	bl	8000dac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000dd8:	480c      	ldr	r0, [pc, #48]	@ (8000e0c <LoopForever+0x6>)
  ldr r1, =_edata
 8000dda:	490d      	ldr	r1, [pc, #52]	@ (8000e10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ddc:	4a0d      	ldr	r2, [pc, #52]	@ (8000e14 <LoopForever+0xe>)
  movs r3, #0
 8000dde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000de0:	e002      	b.n	8000de8 <LoopCopyDataInit>

08000de2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000de2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000de4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000de6:	3304      	adds	r3, #4

08000de8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000de8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dec:	d3f9      	bcc.n	8000de2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dee:	4a0a      	ldr	r2, [pc, #40]	@ (8000e18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000df0:	4c0a      	ldr	r4, [pc, #40]	@ (8000e1c <LoopForever+0x16>)
  movs r3, #0
 8000df2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000df4:	e001      	b.n	8000dfa <LoopFillZerobss>

08000df6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000df6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000df8:	3204      	adds	r2, #4

08000dfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dfc:	d3fb      	bcc.n	8000df6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dfe:	f004 fdf5 	bl	80059ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000e02:	f7ff fbeb 	bl	80005dc <main>

08000e06 <LoopForever>:

LoopForever:
    b LoopForever
 8000e06:	e7fe      	b.n	8000e06 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000e08:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8000e0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e10:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000e14:	080063c0 	.word	0x080063c0
  ldr r2, =_sbss
 8000e18:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000e1c:	2000033c 	.word	0x2000033c

08000e20 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e20:	e7fe      	b.n	8000e20 <ADC1_IRQHandler>

08000e22 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e22:	b580      	push	{r7, lr}
 8000e24:	b082      	sub	sp, #8
 8000e26:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e2c:	2003      	movs	r0, #3
 8000e2e:	f000 f93d 	bl	80010ac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e32:	2000      	movs	r0, #0
 8000e34:	f000 f80e 	bl	8000e54 <HAL_InitTick>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d002      	beq.n	8000e44 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e3e:	2301      	movs	r3, #1
 8000e40:	71fb      	strb	r3, [r7, #7]
 8000e42:	e001      	b.n	8000e48 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e44:	f7ff fe2a 	bl	8000a9c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e48:	79fb      	ldrb	r3, [r7, #7]
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	3708      	adds	r7, #8
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd80      	pop	{r7, pc}
	...

08000e54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000e60:	4b17      	ldr	r3, [pc, #92]	@ (8000ec0 <HAL_InitTick+0x6c>)
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d023      	beq.n	8000eb0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000e68:	4b16      	ldr	r3, [pc, #88]	@ (8000ec4 <HAL_InitTick+0x70>)
 8000e6a:	681a      	ldr	r2, [r3, #0]
 8000e6c:	4b14      	ldr	r3, [pc, #80]	@ (8000ec0 <HAL_InitTick+0x6c>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	4619      	mov	r1, r3
 8000e72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e76:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f000 f949 	bl	8001116 <HAL_SYSTICK_Config>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d10f      	bne.n	8000eaa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	2b0f      	cmp	r3, #15
 8000e8e:	d809      	bhi.n	8000ea4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e90:	2200      	movs	r2, #0
 8000e92:	6879      	ldr	r1, [r7, #4]
 8000e94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e98:	f000 f913 	bl	80010c2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e9c:	4a0a      	ldr	r2, [pc, #40]	@ (8000ec8 <HAL_InitTick+0x74>)
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	6013      	str	r3, [r2, #0]
 8000ea2:	e007      	b.n	8000eb4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	73fb      	strb	r3, [r7, #15]
 8000ea8:	e004      	b.n	8000eb4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	73fb      	strb	r3, [r7, #15]
 8000eae:	e001      	b.n	8000eb4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3710      	adds	r7, #16
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	20000008 	.word	0x20000008
 8000ec4:	20000000 	.word	0x20000000
 8000ec8:	20000004 	.word	0x20000004

08000ecc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ed0:	4b06      	ldr	r3, [pc, #24]	@ (8000eec <HAL_IncTick+0x20>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	461a      	mov	r2, r3
 8000ed6:	4b06      	ldr	r3, [pc, #24]	@ (8000ef0 <HAL_IncTick+0x24>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4413      	add	r3, r2
 8000edc:	4a04      	ldr	r2, [pc, #16]	@ (8000ef0 <HAL_IncTick+0x24>)
 8000ede:	6013      	str	r3, [r2, #0]
}
 8000ee0:	bf00      	nop
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	20000008 	.word	0x20000008
 8000ef0:	200001f0 	.word	0x200001f0

08000ef4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ef8:	4b03      	ldr	r3, [pc, #12]	@ (8000f08 <HAL_GetTick+0x14>)
 8000efa:	681b      	ldr	r3, [r3, #0]
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	200001f0 	.word	0x200001f0

08000f0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b085      	sub	sp, #20
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	f003 0307 	and.w	r3, r3, #7
 8000f1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000f50 <__NVIC_SetPriorityGrouping+0x44>)
 8000f1e:	68db      	ldr	r3, [r3, #12]
 8000f20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f22:	68ba      	ldr	r2, [r7, #8]
 8000f24:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f28:	4013      	ands	r3, r2
 8000f2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f3e:	4a04      	ldr	r2, [pc, #16]	@ (8000f50 <__NVIC_SetPriorityGrouping+0x44>)
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	60d3      	str	r3, [r2, #12]
}
 8000f44:	bf00      	nop
 8000f46:	3714      	adds	r7, #20
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr
 8000f50:	e000ed00 	.word	0xe000ed00

08000f54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f58:	4b04      	ldr	r3, [pc, #16]	@ (8000f6c <__NVIC_GetPriorityGrouping+0x18>)
 8000f5a:	68db      	ldr	r3, [r3, #12]
 8000f5c:	0a1b      	lsrs	r3, r3, #8
 8000f5e:	f003 0307 	and.w	r3, r3, #7
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr
 8000f6c:	e000ed00 	.word	0xe000ed00

08000f70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	4603      	mov	r3, r0
 8000f78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	db0b      	blt.n	8000f9a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f82:	79fb      	ldrb	r3, [r7, #7]
 8000f84:	f003 021f 	and.w	r2, r3, #31
 8000f88:	4907      	ldr	r1, [pc, #28]	@ (8000fa8 <__NVIC_EnableIRQ+0x38>)
 8000f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8e:	095b      	lsrs	r3, r3, #5
 8000f90:	2001      	movs	r0, #1
 8000f92:	fa00 f202 	lsl.w	r2, r0, r2
 8000f96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f9a:	bf00      	nop
 8000f9c:	370c      	adds	r7, #12
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	e000e100 	.word	0xe000e100

08000fac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	6039      	str	r1, [r7, #0]
 8000fb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	db0a      	blt.n	8000fd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc0:	683b      	ldr	r3, [r7, #0]
 8000fc2:	b2da      	uxtb	r2, r3
 8000fc4:	490c      	ldr	r1, [pc, #48]	@ (8000ff8 <__NVIC_SetPriority+0x4c>)
 8000fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fca:	0112      	lsls	r2, r2, #4
 8000fcc:	b2d2      	uxtb	r2, r2
 8000fce:	440b      	add	r3, r1
 8000fd0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fd4:	e00a      	b.n	8000fec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	b2da      	uxtb	r2, r3
 8000fda:	4908      	ldr	r1, [pc, #32]	@ (8000ffc <__NVIC_SetPriority+0x50>)
 8000fdc:	79fb      	ldrb	r3, [r7, #7]
 8000fde:	f003 030f 	and.w	r3, r3, #15
 8000fe2:	3b04      	subs	r3, #4
 8000fe4:	0112      	lsls	r2, r2, #4
 8000fe6:	b2d2      	uxtb	r2, r2
 8000fe8:	440b      	add	r3, r1
 8000fea:	761a      	strb	r2, [r3, #24]
}
 8000fec:	bf00      	nop
 8000fee:	370c      	adds	r7, #12
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff6:	4770      	bx	lr
 8000ff8:	e000e100 	.word	0xe000e100
 8000ffc:	e000ed00 	.word	0xe000ed00

08001000 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001000:	b480      	push	{r7}
 8001002:	b089      	sub	sp, #36	@ 0x24
 8001004:	af00      	add	r7, sp, #0
 8001006:	60f8      	str	r0, [r7, #12]
 8001008:	60b9      	str	r1, [r7, #8]
 800100a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	f003 0307 	and.w	r3, r3, #7
 8001012:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001014:	69fb      	ldr	r3, [r7, #28]
 8001016:	f1c3 0307 	rsb	r3, r3, #7
 800101a:	2b04      	cmp	r3, #4
 800101c:	bf28      	it	cs
 800101e:	2304      	movcs	r3, #4
 8001020:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	3304      	adds	r3, #4
 8001026:	2b06      	cmp	r3, #6
 8001028:	d902      	bls.n	8001030 <NVIC_EncodePriority+0x30>
 800102a:	69fb      	ldr	r3, [r7, #28]
 800102c:	3b03      	subs	r3, #3
 800102e:	e000      	b.n	8001032 <NVIC_EncodePriority+0x32>
 8001030:	2300      	movs	r3, #0
 8001032:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001034:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001038:	69bb      	ldr	r3, [r7, #24]
 800103a:	fa02 f303 	lsl.w	r3, r2, r3
 800103e:	43da      	mvns	r2, r3
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	401a      	ands	r2, r3
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001048:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	fa01 f303 	lsl.w	r3, r1, r3
 8001052:	43d9      	mvns	r1, r3
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001058:	4313      	orrs	r3, r2
         );
}
 800105a:	4618      	mov	r0, r3
 800105c:	3724      	adds	r7, #36	@ 0x24
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
	...

08001068 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	3b01      	subs	r3, #1
 8001074:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001078:	d301      	bcc.n	800107e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800107a:	2301      	movs	r3, #1
 800107c:	e00f      	b.n	800109e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800107e:	4a0a      	ldr	r2, [pc, #40]	@ (80010a8 <SysTick_Config+0x40>)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	3b01      	subs	r3, #1
 8001084:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001086:	210f      	movs	r1, #15
 8001088:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800108c:	f7ff ff8e 	bl	8000fac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001090:	4b05      	ldr	r3, [pc, #20]	@ (80010a8 <SysTick_Config+0x40>)
 8001092:	2200      	movs	r2, #0
 8001094:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001096:	4b04      	ldr	r3, [pc, #16]	@ (80010a8 <SysTick_Config+0x40>)
 8001098:	2207      	movs	r2, #7
 800109a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800109c:	2300      	movs	r3, #0
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	e000e010 	.word	0xe000e010

080010ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b082      	sub	sp, #8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010b4:	6878      	ldr	r0, [r7, #4]
 80010b6:	f7ff ff29 	bl	8000f0c <__NVIC_SetPriorityGrouping>
}
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b086      	sub	sp, #24
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	4603      	mov	r3, r0
 80010ca:	60b9      	str	r1, [r7, #8]
 80010cc:	607a      	str	r2, [r7, #4]
 80010ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80010d0:	2300      	movs	r3, #0
 80010d2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80010d4:	f7ff ff3e 	bl	8000f54 <__NVIC_GetPriorityGrouping>
 80010d8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010da:	687a      	ldr	r2, [r7, #4]
 80010dc:	68b9      	ldr	r1, [r7, #8]
 80010de:	6978      	ldr	r0, [r7, #20]
 80010e0:	f7ff ff8e 	bl	8001000 <NVIC_EncodePriority>
 80010e4:	4602      	mov	r2, r0
 80010e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ea:	4611      	mov	r1, r2
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff ff5d 	bl	8000fac <__NVIC_SetPriority>
}
 80010f2:	bf00      	nop
 80010f4:	3718      	adds	r7, #24
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	b082      	sub	sp, #8
 80010fe:	af00      	add	r7, sp, #0
 8001100:	4603      	mov	r3, r0
 8001102:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001104:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001108:	4618      	mov	r0, r3
 800110a:	f7ff ff31 	bl	8000f70 <__NVIC_EnableIRQ>
}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}

08001116 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001116:	b580      	push	{r7, lr}
 8001118:	b082      	sub	sp, #8
 800111a:	af00      	add	r7, sp, #0
 800111c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800111e:	6878      	ldr	r0, [r7, #4]
 8001120:	f7ff ffa2 	bl	8001068 <SysTick_Config>
 8001124:	4603      	mov	r3, r0
}
 8001126:	4618      	mov	r0, r3
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
	...

08001130 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001130:	b480      	push	{r7}
 8001132:	b087      	sub	sp, #28
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800113a:	2300      	movs	r3, #0
 800113c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800113e:	e166      	b.n	800140e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	2101      	movs	r1, #1
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	fa01 f303 	lsl.w	r3, r1, r3
 800114c:	4013      	ands	r3, r2
 800114e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	2b00      	cmp	r3, #0
 8001154:	f000 8158 	beq.w	8001408 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001158:	683b      	ldr	r3, [r7, #0]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	f003 0303 	and.w	r3, r3, #3
 8001160:	2b01      	cmp	r3, #1
 8001162:	d005      	beq.n	8001170 <HAL_GPIO_Init+0x40>
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	685b      	ldr	r3, [r3, #4]
 8001168:	f003 0303 	and.w	r3, r3, #3
 800116c:	2b02      	cmp	r3, #2
 800116e:	d130      	bne.n	80011d2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	689b      	ldr	r3, [r3, #8]
 8001174:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	2203      	movs	r2, #3
 800117c:	fa02 f303 	lsl.w	r3, r2, r3
 8001180:	43db      	mvns	r3, r3
 8001182:	693a      	ldr	r2, [r7, #16]
 8001184:	4013      	ands	r3, r2
 8001186:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	68da      	ldr	r2, [r3, #12]
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	005b      	lsls	r3, r3, #1
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	693a      	ldr	r2, [r7, #16]
 8001196:	4313      	orrs	r3, r2
 8001198:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80011a6:	2201      	movs	r2, #1
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	fa02 f303 	lsl.w	r3, r2, r3
 80011ae:	43db      	mvns	r3, r3
 80011b0:	693a      	ldr	r2, [r7, #16]
 80011b2:	4013      	ands	r3, r2
 80011b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	091b      	lsrs	r3, r3, #4
 80011bc:	f003 0201 	and.w	r2, r3, #1
 80011c0:	697b      	ldr	r3, [r7, #20]
 80011c2:	fa02 f303 	lsl.w	r3, r2, r3
 80011c6:	693a      	ldr	r2, [r7, #16]
 80011c8:	4313      	orrs	r3, r2
 80011ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	693a      	ldr	r2, [r7, #16]
 80011d0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	f003 0303 	and.w	r3, r3, #3
 80011da:	2b03      	cmp	r3, #3
 80011dc:	d017      	beq.n	800120e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	68db      	ldr	r3, [r3, #12]
 80011e2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	005b      	lsls	r3, r3, #1
 80011e8:	2203      	movs	r2, #3
 80011ea:	fa02 f303 	lsl.w	r3, r2, r3
 80011ee:	43db      	mvns	r3, r3
 80011f0:	693a      	ldr	r2, [r7, #16]
 80011f2:	4013      	ands	r3, r2
 80011f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	689a      	ldr	r2, [r3, #8]
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	4313      	orrs	r3, r2
 8001206:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	693a      	ldr	r2, [r7, #16]
 800120c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f003 0303 	and.w	r3, r3, #3
 8001216:	2b02      	cmp	r3, #2
 8001218:	d123      	bne.n	8001262 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	08da      	lsrs	r2, r3, #3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	3208      	adds	r2, #8
 8001222:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001226:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	f003 0307 	and.w	r3, r3, #7
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	220f      	movs	r2, #15
 8001232:	fa02 f303 	lsl.w	r3, r2, r3
 8001236:	43db      	mvns	r3, r3
 8001238:	693a      	ldr	r2, [r7, #16]
 800123a:	4013      	ands	r3, r2
 800123c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	691a      	ldr	r2, [r3, #16]
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	f003 0307 	and.w	r3, r3, #7
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	fa02 f303 	lsl.w	r3, r2, r3
 800124e:	693a      	ldr	r2, [r7, #16]
 8001250:	4313      	orrs	r3, r2
 8001252:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	08da      	lsrs	r2, r3, #3
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	3208      	adds	r2, #8
 800125c:	6939      	ldr	r1, [r7, #16]
 800125e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001268:	697b      	ldr	r3, [r7, #20]
 800126a:	005b      	lsls	r3, r3, #1
 800126c:	2203      	movs	r2, #3
 800126e:	fa02 f303 	lsl.w	r3, r2, r3
 8001272:	43db      	mvns	r3, r3
 8001274:	693a      	ldr	r2, [r7, #16]
 8001276:	4013      	ands	r3, r2
 8001278:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f003 0203 	and.w	r2, r3, #3
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	fa02 f303 	lsl.w	r3, r2, r3
 800128a:	693a      	ldr	r2, [r7, #16]
 800128c:	4313      	orrs	r3, r2
 800128e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	693a      	ldr	r2, [r7, #16]
 8001294:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800129e:	2b00      	cmp	r3, #0
 80012a0:	f000 80b2 	beq.w	8001408 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012a4:	4b61      	ldr	r3, [pc, #388]	@ (800142c <HAL_GPIO_Init+0x2fc>)
 80012a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012a8:	4a60      	ldr	r2, [pc, #384]	@ (800142c <HAL_GPIO_Init+0x2fc>)
 80012aa:	f043 0301 	orr.w	r3, r3, #1
 80012ae:	6613      	str	r3, [r2, #96]	@ 0x60
 80012b0:	4b5e      	ldr	r3, [pc, #376]	@ (800142c <HAL_GPIO_Init+0x2fc>)
 80012b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012b4:	f003 0301 	and.w	r3, r3, #1
 80012b8:	60bb      	str	r3, [r7, #8]
 80012ba:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80012bc:	4a5c      	ldr	r2, [pc, #368]	@ (8001430 <HAL_GPIO_Init+0x300>)
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	089b      	lsrs	r3, r3, #2
 80012c2:	3302      	adds	r3, #2
 80012c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	f003 0303 	and.w	r3, r3, #3
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	220f      	movs	r2, #15
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	43db      	mvns	r3, r3
 80012da:	693a      	ldr	r2, [r7, #16]
 80012dc:	4013      	ands	r3, r2
 80012de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80012e6:	d02b      	beq.n	8001340 <HAL_GPIO_Init+0x210>
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	4a52      	ldr	r2, [pc, #328]	@ (8001434 <HAL_GPIO_Init+0x304>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	d025      	beq.n	800133c <HAL_GPIO_Init+0x20c>
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	4a51      	ldr	r2, [pc, #324]	@ (8001438 <HAL_GPIO_Init+0x308>)
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d01f      	beq.n	8001338 <HAL_GPIO_Init+0x208>
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	4a50      	ldr	r2, [pc, #320]	@ (800143c <HAL_GPIO_Init+0x30c>)
 80012fc:	4293      	cmp	r3, r2
 80012fe:	d019      	beq.n	8001334 <HAL_GPIO_Init+0x204>
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	4a4f      	ldr	r2, [pc, #316]	@ (8001440 <HAL_GPIO_Init+0x310>)
 8001304:	4293      	cmp	r3, r2
 8001306:	d013      	beq.n	8001330 <HAL_GPIO_Init+0x200>
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	4a4e      	ldr	r2, [pc, #312]	@ (8001444 <HAL_GPIO_Init+0x314>)
 800130c:	4293      	cmp	r3, r2
 800130e:	d00d      	beq.n	800132c <HAL_GPIO_Init+0x1fc>
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	4a4d      	ldr	r2, [pc, #308]	@ (8001448 <HAL_GPIO_Init+0x318>)
 8001314:	4293      	cmp	r3, r2
 8001316:	d007      	beq.n	8001328 <HAL_GPIO_Init+0x1f8>
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	4a4c      	ldr	r2, [pc, #304]	@ (800144c <HAL_GPIO_Init+0x31c>)
 800131c:	4293      	cmp	r3, r2
 800131e:	d101      	bne.n	8001324 <HAL_GPIO_Init+0x1f4>
 8001320:	2307      	movs	r3, #7
 8001322:	e00e      	b.n	8001342 <HAL_GPIO_Init+0x212>
 8001324:	2308      	movs	r3, #8
 8001326:	e00c      	b.n	8001342 <HAL_GPIO_Init+0x212>
 8001328:	2306      	movs	r3, #6
 800132a:	e00a      	b.n	8001342 <HAL_GPIO_Init+0x212>
 800132c:	2305      	movs	r3, #5
 800132e:	e008      	b.n	8001342 <HAL_GPIO_Init+0x212>
 8001330:	2304      	movs	r3, #4
 8001332:	e006      	b.n	8001342 <HAL_GPIO_Init+0x212>
 8001334:	2303      	movs	r3, #3
 8001336:	e004      	b.n	8001342 <HAL_GPIO_Init+0x212>
 8001338:	2302      	movs	r3, #2
 800133a:	e002      	b.n	8001342 <HAL_GPIO_Init+0x212>
 800133c:	2301      	movs	r3, #1
 800133e:	e000      	b.n	8001342 <HAL_GPIO_Init+0x212>
 8001340:	2300      	movs	r3, #0
 8001342:	697a      	ldr	r2, [r7, #20]
 8001344:	f002 0203 	and.w	r2, r2, #3
 8001348:	0092      	lsls	r2, r2, #2
 800134a:	4093      	lsls	r3, r2
 800134c:	693a      	ldr	r2, [r7, #16]
 800134e:	4313      	orrs	r3, r2
 8001350:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001352:	4937      	ldr	r1, [pc, #220]	@ (8001430 <HAL_GPIO_Init+0x300>)
 8001354:	697b      	ldr	r3, [r7, #20]
 8001356:	089b      	lsrs	r3, r3, #2
 8001358:	3302      	adds	r3, #2
 800135a:	693a      	ldr	r2, [r7, #16]
 800135c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001360:	4b3b      	ldr	r3, [pc, #236]	@ (8001450 <HAL_GPIO_Init+0x320>)
 8001362:	689b      	ldr	r3, [r3, #8]
 8001364:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	43db      	mvns	r3, r3
 800136a:	693a      	ldr	r2, [r7, #16]
 800136c:	4013      	ands	r3, r2
 800136e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001378:	2b00      	cmp	r3, #0
 800137a:	d003      	beq.n	8001384 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800137c:	693a      	ldr	r2, [r7, #16]
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	4313      	orrs	r3, r2
 8001382:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001384:	4a32      	ldr	r2, [pc, #200]	@ (8001450 <HAL_GPIO_Init+0x320>)
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800138a:	4b31      	ldr	r3, [pc, #196]	@ (8001450 <HAL_GPIO_Init+0x320>)
 800138c:	68db      	ldr	r3, [r3, #12]
 800138e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	43db      	mvns	r3, r3
 8001394:	693a      	ldr	r2, [r7, #16]
 8001396:	4013      	ands	r3, r2
 8001398:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d003      	beq.n	80013ae <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80013a6:	693a      	ldr	r2, [r7, #16]
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	4313      	orrs	r3, r2
 80013ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80013ae:	4a28      	ldr	r2, [pc, #160]	@ (8001450 <HAL_GPIO_Init+0x320>)
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80013b4:	4b26      	ldr	r3, [pc, #152]	@ (8001450 <HAL_GPIO_Init+0x320>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	43db      	mvns	r3, r3
 80013be:	693a      	ldr	r2, [r7, #16]
 80013c0:	4013      	ands	r3, r2
 80013c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d003      	beq.n	80013d8 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80013d0:	693a      	ldr	r2, [r7, #16]
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	4313      	orrs	r3, r2
 80013d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80013d8:	4a1d      	ldr	r2, [pc, #116]	@ (8001450 <HAL_GPIO_Init+0x320>)
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80013de:	4b1c      	ldr	r3, [pc, #112]	@ (8001450 <HAL_GPIO_Init+0x320>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	43db      	mvns	r3, r3
 80013e8:	693a      	ldr	r2, [r7, #16]
 80013ea:	4013      	ands	r3, r2
 80013ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d003      	beq.n	8001402 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80013fa:	693a      	ldr	r2, [r7, #16]
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	4313      	orrs	r3, r2
 8001400:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001402:	4a13      	ldr	r2, [pc, #76]	@ (8001450 <HAL_GPIO_Init+0x320>)
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001408:	697b      	ldr	r3, [r7, #20]
 800140a:	3301      	adds	r3, #1
 800140c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	681a      	ldr	r2, [r3, #0]
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	fa22 f303 	lsr.w	r3, r2, r3
 8001418:	2b00      	cmp	r3, #0
 800141a:	f47f ae91 	bne.w	8001140 <HAL_GPIO_Init+0x10>
  }
}
 800141e:	bf00      	nop
 8001420:	bf00      	nop
 8001422:	371c      	adds	r7, #28
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr
 800142c:	40021000 	.word	0x40021000
 8001430:	40010000 	.word	0x40010000
 8001434:	48000400 	.word	0x48000400
 8001438:	48000800 	.word	0x48000800
 800143c:	48000c00 	.word	0x48000c00
 8001440:	48001000 	.word	0x48001000
 8001444:	48001400 	.word	0x48001400
 8001448:	48001800 	.word	0x48001800
 800144c:	48001c00 	.word	0x48001c00
 8001450:	40010400 	.word	0x40010400

08001454 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001454:	b480      	push	{r7}
 8001456:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001458:	4b0d      	ldr	r3, [pc, #52]	@ (8001490 <HAL_PWREx_GetVoltageRange+0x3c>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001460:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001464:	d102      	bne.n	800146c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8001466:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800146a:	e00b      	b.n	8001484 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800146c:	4b08      	ldr	r3, [pc, #32]	@ (8001490 <HAL_PWREx_GetVoltageRange+0x3c>)
 800146e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001472:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001476:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800147a:	d102      	bne.n	8001482 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800147c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001480:	e000      	b.n	8001484 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8001482:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8001484:	4618      	mov	r0, r3
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	40007000 	.word	0x40007000

08001494 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001494:	b480      	push	{r7}
 8001496:	b085      	sub	sp, #20
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d141      	bne.n	8001526 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80014a2:	4b4b      	ldr	r3, [pc, #300]	@ (80015d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80014aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014ae:	d131      	bne.n	8001514 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80014b0:	4b47      	ldr	r3, [pc, #284]	@ (80015d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80014b6:	4a46      	ldr	r2, [pc, #280]	@ (80015d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80014bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80014c0:	4b43      	ldr	r3, [pc, #268]	@ (80015d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80014c8:	4a41      	ldr	r2, [pc, #260]	@ (80015d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80014ce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80014d0:	4b40      	ldr	r3, [pc, #256]	@ (80015d4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2232      	movs	r2, #50	@ 0x32
 80014d6:	fb02 f303 	mul.w	r3, r2, r3
 80014da:	4a3f      	ldr	r2, [pc, #252]	@ (80015d8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80014dc:	fba2 2303 	umull	r2, r3, r2, r3
 80014e0:	0c9b      	lsrs	r3, r3, #18
 80014e2:	3301      	adds	r3, #1
 80014e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014e6:	e002      	b.n	80014ee <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	3b01      	subs	r3, #1
 80014ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014ee:	4b38      	ldr	r3, [pc, #224]	@ (80015d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014f0:	695b      	ldr	r3, [r3, #20]
 80014f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014fa:	d102      	bne.n	8001502 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d1f2      	bne.n	80014e8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001502:	4b33      	ldr	r3, [pc, #204]	@ (80015d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001504:	695b      	ldr	r3, [r3, #20]
 8001506:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800150a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800150e:	d158      	bne.n	80015c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001510:	2303      	movs	r3, #3
 8001512:	e057      	b.n	80015c4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001514:	4b2e      	ldr	r3, [pc, #184]	@ (80015d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001516:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800151a:	4a2d      	ldr	r2, [pc, #180]	@ (80015d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800151c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001520:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001524:	e04d      	b.n	80015c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800152c:	d141      	bne.n	80015b2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800152e:	4b28      	ldr	r3, [pc, #160]	@ (80015d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001536:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800153a:	d131      	bne.n	80015a0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800153c:	4b24      	ldr	r3, [pc, #144]	@ (80015d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800153e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001542:	4a23      	ldr	r2, [pc, #140]	@ (80015d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001544:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001548:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800154c:	4b20      	ldr	r3, [pc, #128]	@ (80015d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001554:	4a1e      	ldr	r2, [pc, #120]	@ (80015d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001556:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800155a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800155c:	4b1d      	ldr	r3, [pc, #116]	@ (80015d4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2232      	movs	r2, #50	@ 0x32
 8001562:	fb02 f303 	mul.w	r3, r2, r3
 8001566:	4a1c      	ldr	r2, [pc, #112]	@ (80015d8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001568:	fba2 2303 	umull	r2, r3, r2, r3
 800156c:	0c9b      	lsrs	r3, r3, #18
 800156e:	3301      	adds	r3, #1
 8001570:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001572:	e002      	b.n	800157a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	3b01      	subs	r3, #1
 8001578:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800157a:	4b15      	ldr	r3, [pc, #84]	@ (80015d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800157c:	695b      	ldr	r3, [r3, #20]
 800157e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001582:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001586:	d102      	bne.n	800158e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d1f2      	bne.n	8001574 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800158e:	4b10      	ldr	r3, [pc, #64]	@ (80015d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001590:	695b      	ldr	r3, [r3, #20]
 8001592:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001596:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800159a:	d112      	bne.n	80015c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800159c:	2303      	movs	r3, #3
 800159e:	e011      	b.n	80015c4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80015a0:	4b0b      	ldr	r3, [pc, #44]	@ (80015d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015a6:	4a0a      	ldr	r2, [pc, #40]	@ (80015d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015ac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80015b0:	e007      	b.n	80015c2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80015b2:	4b07      	ldr	r3, [pc, #28]	@ (80015d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80015ba:	4a05      	ldr	r2, [pc, #20]	@ (80015d0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015bc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80015c0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80015c2:	2300      	movs	r3, #0
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3714      	adds	r7, #20
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr
 80015d0:	40007000 	.word	0x40007000
 80015d4:	20000000 	.word	0x20000000
 80015d8:	431bde83 	.word	0x431bde83

080015dc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b088      	sub	sp, #32
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d102      	bne.n	80015f0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	f000 bc08 	b.w	8001e00 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015f0:	4b96      	ldr	r3, [pc, #600]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	f003 030c 	and.w	r3, r3, #12
 80015f8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015fa:	4b94      	ldr	r3, [pc, #592]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 80015fc:	68db      	ldr	r3, [r3, #12]
 80015fe:	f003 0303 	and.w	r3, r3, #3
 8001602:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 0310 	and.w	r3, r3, #16
 800160c:	2b00      	cmp	r3, #0
 800160e:	f000 80e4 	beq.w	80017da <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001612:	69bb      	ldr	r3, [r7, #24]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d007      	beq.n	8001628 <HAL_RCC_OscConfig+0x4c>
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	2b0c      	cmp	r3, #12
 800161c:	f040 808b 	bne.w	8001736 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	2b01      	cmp	r3, #1
 8001624:	f040 8087 	bne.w	8001736 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001628:	4b88      	ldr	r3, [pc, #544]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f003 0302 	and.w	r3, r3, #2
 8001630:	2b00      	cmp	r3, #0
 8001632:	d005      	beq.n	8001640 <HAL_RCC_OscConfig+0x64>
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	699b      	ldr	r3, [r3, #24]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d101      	bne.n	8001640 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800163c:	2301      	movs	r3, #1
 800163e:	e3df      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6a1a      	ldr	r2, [r3, #32]
 8001644:	4b81      	ldr	r3, [pc, #516]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f003 0308 	and.w	r3, r3, #8
 800164c:	2b00      	cmp	r3, #0
 800164e:	d004      	beq.n	800165a <HAL_RCC_OscConfig+0x7e>
 8001650:	4b7e      	ldr	r3, [pc, #504]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001658:	e005      	b.n	8001666 <HAL_RCC_OscConfig+0x8a>
 800165a:	4b7c      	ldr	r3, [pc, #496]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 800165c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001660:	091b      	lsrs	r3, r3, #4
 8001662:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001666:	4293      	cmp	r3, r2
 8001668:	d223      	bcs.n	80016b2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6a1b      	ldr	r3, [r3, #32]
 800166e:	4618      	mov	r0, r3
 8001670:	f000 fdcc 	bl	800220c <RCC_SetFlashLatencyFromMSIRange>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	e3c0      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800167e:	4b73      	ldr	r3, [pc, #460]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a72      	ldr	r2, [pc, #456]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 8001684:	f043 0308 	orr.w	r3, r3, #8
 8001688:	6013      	str	r3, [r2, #0]
 800168a:	4b70      	ldr	r3, [pc, #448]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6a1b      	ldr	r3, [r3, #32]
 8001696:	496d      	ldr	r1, [pc, #436]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 8001698:	4313      	orrs	r3, r2
 800169a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800169c:	4b6b      	ldr	r3, [pc, #428]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	69db      	ldr	r3, [r3, #28]
 80016a8:	021b      	lsls	r3, r3, #8
 80016aa:	4968      	ldr	r1, [pc, #416]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 80016ac:	4313      	orrs	r3, r2
 80016ae:	604b      	str	r3, [r1, #4]
 80016b0:	e025      	b.n	80016fe <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80016b2:	4b66      	ldr	r3, [pc, #408]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a65      	ldr	r2, [pc, #404]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 80016b8:	f043 0308 	orr.w	r3, r3, #8
 80016bc:	6013      	str	r3, [r2, #0]
 80016be:	4b63      	ldr	r3, [pc, #396]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	6a1b      	ldr	r3, [r3, #32]
 80016ca:	4960      	ldr	r1, [pc, #384]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 80016cc:	4313      	orrs	r3, r2
 80016ce:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80016d0:	4b5e      	ldr	r3, [pc, #376]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	69db      	ldr	r3, [r3, #28]
 80016dc:	021b      	lsls	r3, r3, #8
 80016de:	495b      	ldr	r1, [pc, #364]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 80016e0:	4313      	orrs	r3, r2
 80016e2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80016e4:	69bb      	ldr	r3, [r7, #24]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d109      	bne.n	80016fe <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6a1b      	ldr	r3, [r3, #32]
 80016ee:	4618      	mov	r0, r3
 80016f0:	f000 fd8c 	bl	800220c <RCC_SetFlashLatencyFromMSIRange>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e380      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80016fe:	f000 fcc1 	bl	8002084 <HAL_RCC_GetSysClockFreq>
 8001702:	4602      	mov	r2, r0
 8001704:	4b51      	ldr	r3, [pc, #324]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	091b      	lsrs	r3, r3, #4
 800170a:	f003 030f 	and.w	r3, r3, #15
 800170e:	4950      	ldr	r1, [pc, #320]	@ (8001850 <HAL_RCC_OscConfig+0x274>)
 8001710:	5ccb      	ldrb	r3, [r1, r3]
 8001712:	f003 031f 	and.w	r3, r3, #31
 8001716:	fa22 f303 	lsr.w	r3, r2, r3
 800171a:	4a4e      	ldr	r2, [pc, #312]	@ (8001854 <HAL_RCC_OscConfig+0x278>)
 800171c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800171e:	4b4e      	ldr	r3, [pc, #312]	@ (8001858 <HAL_RCC_OscConfig+0x27c>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4618      	mov	r0, r3
 8001724:	f7ff fb96 	bl	8000e54 <HAL_InitTick>
 8001728:	4603      	mov	r3, r0
 800172a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800172c:	7bfb      	ldrb	r3, [r7, #15]
 800172e:	2b00      	cmp	r3, #0
 8001730:	d052      	beq.n	80017d8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8001732:	7bfb      	ldrb	r3, [r7, #15]
 8001734:	e364      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	699b      	ldr	r3, [r3, #24]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d032      	beq.n	80017a4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800173e:	4b43      	ldr	r3, [pc, #268]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a42      	ldr	r2, [pc, #264]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 8001744:	f043 0301 	orr.w	r3, r3, #1
 8001748:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800174a:	f7ff fbd3 	bl	8000ef4 <HAL_GetTick>
 800174e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001750:	e008      	b.n	8001764 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001752:	f7ff fbcf 	bl	8000ef4 <HAL_GetTick>
 8001756:	4602      	mov	r2, r0
 8001758:	693b      	ldr	r3, [r7, #16]
 800175a:	1ad3      	subs	r3, r2, r3
 800175c:	2b02      	cmp	r3, #2
 800175e:	d901      	bls.n	8001764 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001760:	2303      	movs	r3, #3
 8001762:	e34d      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001764:	4b39      	ldr	r3, [pc, #228]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f003 0302 	and.w	r3, r3, #2
 800176c:	2b00      	cmp	r3, #0
 800176e:	d0f0      	beq.n	8001752 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001770:	4b36      	ldr	r3, [pc, #216]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a35      	ldr	r2, [pc, #212]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 8001776:	f043 0308 	orr.w	r3, r3, #8
 800177a:	6013      	str	r3, [r2, #0]
 800177c:	4b33      	ldr	r3, [pc, #204]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6a1b      	ldr	r3, [r3, #32]
 8001788:	4930      	ldr	r1, [pc, #192]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 800178a:	4313      	orrs	r3, r2
 800178c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800178e:	4b2f      	ldr	r3, [pc, #188]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	69db      	ldr	r3, [r3, #28]
 800179a:	021b      	lsls	r3, r3, #8
 800179c:	492b      	ldr	r1, [pc, #172]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 800179e:	4313      	orrs	r3, r2
 80017a0:	604b      	str	r3, [r1, #4]
 80017a2:	e01a      	b.n	80017da <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80017a4:	4b29      	ldr	r3, [pc, #164]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a28      	ldr	r2, [pc, #160]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 80017aa:	f023 0301 	bic.w	r3, r3, #1
 80017ae:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80017b0:	f7ff fba0 	bl	8000ef4 <HAL_GetTick>
 80017b4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80017b6:	e008      	b.n	80017ca <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80017b8:	f7ff fb9c 	bl	8000ef4 <HAL_GetTick>
 80017bc:	4602      	mov	r2, r0
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d901      	bls.n	80017ca <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e31a      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80017ca:	4b20      	ldr	r3, [pc, #128]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f003 0302 	and.w	r3, r3, #2
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d1f0      	bne.n	80017b8 <HAL_RCC_OscConfig+0x1dc>
 80017d6:	e000      	b.n	80017da <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80017d8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d073      	beq.n	80018ce <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80017e6:	69bb      	ldr	r3, [r7, #24]
 80017e8:	2b08      	cmp	r3, #8
 80017ea:	d005      	beq.n	80017f8 <HAL_RCC_OscConfig+0x21c>
 80017ec:	69bb      	ldr	r3, [r7, #24]
 80017ee:	2b0c      	cmp	r3, #12
 80017f0:	d10e      	bne.n	8001810 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	2b03      	cmp	r3, #3
 80017f6:	d10b      	bne.n	8001810 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017f8:	4b14      	ldr	r3, [pc, #80]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001800:	2b00      	cmp	r3, #0
 8001802:	d063      	beq.n	80018cc <HAL_RCC_OscConfig+0x2f0>
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d15f      	bne.n	80018cc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800180c:	2301      	movs	r3, #1
 800180e:	e2f7      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001818:	d106      	bne.n	8001828 <HAL_RCC_OscConfig+0x24c>
 800181a:	4b0c      	ldr	r3, [pc, #48]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	4a0b      	ldr	r2, [pc, #44]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 8001820:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001824:	6013      	str	r3, [r2, #0]
 8001826:	e025      	b.n	8001874 <HAL_RCC_OscConfig+0x298>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001830:	d114      	bne.n	800185c <HAL_RCC_OscConfig+0x280>
 8001832:	4b06      	ldr	r3, [pc, #24]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a05      	ldr	r2, [pc, #20]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 8001838:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800183c:	6013      	str	r3, [r2, #0]
 800183e:	4b03      	ldr	r3, [pc, #12]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4a02      	ldr	r2, [pc, #8]	@ (800184c <HAL_RCC_OscConfig+0x270>)
 8001844:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001848:	6013      	str	r3, [r2, #0]
 800184a:	e013      	b.n	8001874 <HAL_RCC_OscConfig+0x298>
 800184c:	40021000 	.word	0x40021000
 8001850:	0800630c 	.word	0x0800630c
 8001854:	20000000 	.word	0x20000000
 8001858:	20000004 	.word	0x20000004
 800185c:	4ba0      	ldr	r3, [pc, #640]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a9f      	ldr	r2, [pc, #636]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 8001862:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001866:	6013      	str	r3, [r2, #0]
 8001868:	4b9d      	ldr	r3, [pc, #628]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a9c      	ldr	r2, [pc, #624]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 800186e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001872:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d013      	beq.n	80018a4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800187c:	f7ff fb3a 	bl	8000ef4 <HAL_GetTick>
 8001880:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001882:	e008      	b.n	8001896 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001884:	f7ff fb36 	bl	8000ef4 <HAL_GetTick>
 8001888:	4602      	mov	r2, r0
 800188a:	693b      	ldr	r3, [r7, #16]
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	2b64      	cmp	r3, #100	@ 0x64
 8001890:	d901      	bls.n	8001896 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8001892:	2303      	movs	r3, #3
 8001894:	e2b4      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001896:	4b92      	ldr	r3, [pc, #584]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d0f0      	beq.n	8001884 <HAL_RCC_OscConfig+0x2a8>
 80018a2:	e014      	b.n	80018ce <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018a4:	f7ff fb26 	bl	8000ef4 <HAL_GetTick>
 80018a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80018aa:	e008      	b.n	80018be <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018ac:	f7ff fb22 	bl	8000ef4 <HAL_GetTick>
 80018b0:	4602      	mov	r2, r0
 80018b2:	693b      	ldr	r3, [r7, #16]
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	2b64      	cmp	r3, #100	@ 0x64
 80018b8:	d901      	bls.n	80018be <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80018ba:	2303      	movs	r3, #3
 80018bc:	e2a0      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80018be:	4b88      	ldr	r3, [pc, #544]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d1f0      	bne.n	80018ac <HAL_RCC_OscConfig+0x2d0>
 80018ca:	e000      	b.n	80018ce <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f003 0302 	and.w	r3, r3, #2
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d060      	beq.n	800199c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80018da:	69bb      	ldr	r3, [r7, #24]
 80018dc:	2b04      	cmp	r3, #4
 80018de:	d005      	beq.n	80018ec <HAL_RCC_OscConfig+0x310>
 80018e0:	69bb      	ldr	r3, [r7, #24]
 80018e2:	2b0c      	cmp	r3, #12
 80018e4:	d119      	bne.n	800191a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d116      	bne.n	800191a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018ec:	4b7c      	ldr	r3, [pc, #496]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d005      	beq.n	8001904 <HAL_RCC_OscConfig+0x328>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	68db      	ldr	r3, [r3, #12]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d101      	bne.n	8001904 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001900:	2301      	movs	r3, #1
 8001902:	e27d      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001904:	4b76      	ldr	r3, [pc, #472]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	691b      	ldr	r3, [r3, #16]
 8001910:	061b      	lsls	r3, r3, #24
 8001912:	4973      	ldr	r1, [pc, #460]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 8001914:	4313      	orrs	r3, r2
 8001916:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001918:	e040      	b.n	800199c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	68db      	ldr	r3, [r3, #12]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d023      	beq.n	800196a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001922:	4b6f      	ldr	r3, [pc, #444]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4a6e      	ldr	r2, [pc, #440]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 8001928:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800192c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800192e:	f7ff fae1 	bl	8000ef4 <HAL_GetTick>
 8001932:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001934:	e008      	b.n	8001948 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001936:	f7ff fadd 	bl	8000ef4 <HAL_GetTick>
 800193a:	4602      	mov	r2, r0
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	1ad3      	subs	r3, r2, r3
 8001940:	2b02      	cmp	r3, #2
 8001942:	d901      	bls.n	8001948 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001944:	2303      	movs	r3, #3
 8001946:	e25b      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001948:	4b65      	ldr	r3, [pc, #404]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001950:	2b00      	cmp	r3, #0
 8001952:	d0f0      	beq.n	8001936 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001954:	4b62      	ldr	r3, [pc, #392]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	691b      	ldr	r3, [r3, #16]
 8001960:	061b      	lsls	r3, r3, #24
 8001962:	495f      	ldr	r1, [pc, #380]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 8001964:	4313      	orrs	r3, r2
 8001966:	604b      	str	r3, [r1, #4]
 8001968:	e018      	b.n	800199c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800196a:	4b5d      	ldr	r3, [pc, #372]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a5c      	ldr	r2, [pc, #368]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 8001970:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001974:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001976:	f7ff fabd 	bl	8000ef4 <HAL_GetTick>
 800197a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800197c:	e008      	b.n	8001990 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800197e:	f7ff fab9 	bl	8000ef4 <HAL_GetTick>
 8001982:	4602      	mov	r2, r0
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	1ad3      	subs	r3, r2, r3
 8001988:	2b02      	cmp	r3, #2
 800198a:	d901      	bls.n	8001990 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800198c:	2303      	movs	r3, #3
 800198e:	e237      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001990:	4b53      	ldr	r3, [pc, #332]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001998:	2b00      	cmp	r3, #0
 800199a:	d1f0      	bne.n	800197e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f003 0308 	and.w	r3, r3, #8
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d03c      	beq.n	8001a22 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	695b      	ldr	r3, [r3, #20]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d01c      	beq.n	80019ea <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019b0:	4b4b      	ldr	r3, [pc, #300]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 80019b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019b6:	4a4a      	ldr	r2, [pc, #296]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 80019b8:	f043 0301 	orr.w	r3, r3, #1
 80019bc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019c0:	f7ff fa98 	bl	8000ef4 <HAL_GetTick>
 80019c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80019c6:	e008      	b.n	80019da <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019c8:	f7ff fa94 	bl	8000ef4 <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	2b02      	cmp	r3, #2
 80019d4:	d901      	bls.n	80019da <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e212      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80019da:	4b41      	ldr	r3, [pc, #260]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 80019dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019e0:	f003 0302 	and.w	r3, r3, #2
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d0ef      	beq.n	80019c8 <HAL_RCC_OscConfig+0x3ec>
 80019e8:	e01b      	b.n	8001a22 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019ea:	4b3d      	ldr	r3, [pc, #244]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 80019ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019f0:	4a3b      	ldr	r2, [pc, #236]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 80019f2:	f023 0301 	bic.w	r3, r3, #1
 80019f6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019fa:	f7ff fa7b 	bl	8000ef4 <HAL_GetTick>
 80019fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001a00:	e008      	b.n	8001a14 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a02:	f7ff fa77 	bl	8000ef4 <HAL_GetTick>
 8001a06:	4602      	mov	r2, r0
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d901      	bls.n	8001a14 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001a10:	2303      	movs	r3, #3
 8001a12:	e1f5      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001a14:	4b32      	ldr	r3, [pc, #200]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 8001a16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001a1a:	f003 0302 	and.w	r3, r3, #2
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d1ef      	bne.n	8001a02 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 0304 	and.w	r3, r3, #4
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	f000 80a6 	beq.w	8001b7c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a30:	2300      	movs	r3, #0
 8001a32:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001a34:	4b2a      	ldr	r3, [pc, #168]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 8001a36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d10d      	bne.n	8001a5c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a40:	4b27      	ldr	r3, [pc, #156]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 8001a42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a44:	4a26      	ldr	r2, [pc, #152]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 8001a46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a4c:	4b24      	ldr	r3, [pc, #144]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 8001a4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a54:	60bb      	str	r3, [r7, #8]
 8001a56:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a58:	2301      	movs	r3, #1
 8001a5a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a5c:	4b21      	ldr	r3, [pc, #132]	@ (8001ae4 <HAL_RCC_OscConfig+0x508>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d118      	bne.n	8001a9a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a68:	4b1e      	ldr	r3, [pc, #120]	@ (8001ae4 <HAL_RCC_OscConfig+0x508>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a1d      	ldr	r2, [pc, #116]	@ (8001ae4 <HAL_RCC_OscConfig+0x508>)
 8001a6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a72:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a74:	f7ff fa3e 	bl	8000ef4 <HAL_GetTick>
 8001a78:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a7a:	e008      	b.n	8001a8e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a7c:	f7ff fa3a 	bl	8000ef4 <HAL_GetTick>
 8001a80:	4602      	mov	r2, r0
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	2b02      	cmp	r3, #2
 8001a88:	d901      	bls.n	8001a8e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001a8a:	2303      	movs	r3, #3
 8001a8c:	e1b8      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a8e:	4b15      	ldr	r3, [pc, #84]	@ (8001ae4 <HAL_RCC_OscConfig+0x508>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d0f0      	beq.n	8001a7c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d108      	bne.n	8001ab4 <HAL_RCC_OscConfig+0x4d8>
 8001aa2:	4b0f      	ldr	r3, [pc, #60]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 8001aa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001aa8:	4a0d      	ldr	r2, [pc, #52]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 8001aaa:	f043 0301 	orr.w	r3, r3, #1
 8001aae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ab2:	e029      	b.n	8001b08 <HAL_RCC_OscConfig+0x52c>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	2b05      	cmp	r3, #5
 8001aba:	d115      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x50c>
 8001abc:	4b08      	ldr	r3, [pc, #32]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 8001abe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ac2:	4a07      	ldr	r2, [pc, #28]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 8001ac4:	f043 0304 	orr.w	r3, r3, #4
 8001ac8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001acc:	4b04      	ldr	r3, [pc, #16]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 8001ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ad2:	4a03      	ldr	r2, [pc, #12]	@ (8001ae0 <HAL_RCC_OscConfig+0x504>)
 8001ad4:	f043 0301 	orr.w	r3, r3, #1
 8001ad8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001adc:	e014      	b.n	8001b08 <HAL_RCC_OscConfig+0x52c>
 8001ade:	bf00      	nop
 8001ae0:	40021000 	.word	0x40021000
 8001ae4:	40007000 	.word	0x40007000
 8001ae8:	4b9d      	ldr	r3, [pc, #628]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001aee:	4a9c      	ldr	r2, [pc, #624]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001af0:	f023 0301 	bic.w	r3, r3, #1
 8001af4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001af8:	4b99      	ldr	r3, [pc, #612]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001afe:	4a98      	ldr	r2, [pc, #608]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001b00:	f023 0304 	bic.w	r3, r3, #4
 8001b04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d016      	beq.n	8001b3e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b10:	f7ff f9f0 	bl	8000ef4 <HAL_GetTick>
 8001b14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b16:	e00a      	b.n	8001b2e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b18:	f7ff f9ec 	bl	8000ef4 <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d901      	bls.n	8001b2e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e168      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b2e:	4b8c      	ldr	r3, [pc, #560]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001b30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b34:	f003 0302 	and.w	r3, r3, #2
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d0ed      	beq.n	8001b18 <HAL_RCC_OscConfig+0x53c>
 8001b3c:	e015      	b.n	8001b6a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b3e:	f7ff f9d9 	bl	8000ef4 <HAL_GetTick>
 8001b42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b44:	e00a      	b.n	8001b5c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b46:	f7ff f9d5 	bl	8000ef4 <HAL_GetTick>
 8001b4a:	4602      	mov	r2, r0
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	1ad3      	subs	r3, r2, r3
 8001b50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d901      	bls.n	8001b5c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001b58:	2303      	movs	r3, #3
 8001b5a:	e151      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b5c:	4b80      	ldr	r3, [pc, #512]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001b5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b62:	f003 0302 	and.w	r3, r3, #2
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d1ed      	bne.n	8001b46 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b6a:	7ffb      	ldrb	r3, [r7, #31]
 8001b6c:	2b01      	cmp	r3, #1
 8001b6e:	d105      	bne.n	8001b7c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b70:	4b7b      	ldr	r3, [pc, #492]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001b72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b74:	4a7a      	ldr	r2, [pc, #488]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001b76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b7a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f003 0320 	and.w	r3, r3, #32
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d03c      	beq.n	8001c02 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d01c      	beq.n	8001bca <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001b90:	4b73      	ldr	r3, [pc, #460]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001b92:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b96:	4a72      	ldr	r2, [pc, #456]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001b98:	f043 0301 	orr.w	r3, r3, #1
 8001b9c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ba0:	f7ff f9a8 	bl	8000ef4 <HAL_GetTick>
 8001ba4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001ba6:	e008      	b.n	8001bba <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ba8:	f7ff f9a4 	bl	8000ef4 <HAL_GetTick>
 8001bac:	4602      	mov	r2, r0
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	1ad3      	subs	r3, r2, r3
 8001bb2:	2b02      	cmp	r3, #2
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e122      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001bba:	4b69      	ldr	r3, [pc, #420]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001bbc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001bc0:	f003 0302 	and.w	r3, r3, #2
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d0ef      	beq.n	8001ba8 <HAL_RCC_OscConfig+0x5cc>
 8001bc8:	e01b      	b.n	8001c02 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001bca:	4b65      	ldr	r3, [pc, #404]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001bcc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001bd0:	4a63      	ldr	r2, [pc, #396]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001bd2:	f023 0301 	bic.w	r3, r3, #1
 8001bd6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bda:	f7ff f98b 	bl	8000ef4 <HAL_GetTick>
 8001bde:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001be0:	e008      	b.n	8001bf4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001be2:	f7ff f987 	bl	8000ef4 <HAL_GetTick>
 8001be6:	4602      	mov	r2, r0
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	1ad3      	subs	r3, r2, r3
 8001bec:	2b02      	cmp	r3, #2
 8001bee:	d901      	bls.n	8001bf4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	e105      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001bf4:	4b5a      	ldr	r3, [pc, #360]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001bf6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001bfa:	f003 0302 	and.w	r3, r3, #2
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d1ef      	bne.n	8001be2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	f000 80f9 	beq.w	8001dfe <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c10:	2b02      	cmp	r3, #2
 8001c12:	f040 80cf 	bne.w	8001db4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001c16:	4b52      	ldr	r3, [pc, #328]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	f003 0203 	and.w	r2, r3, #3
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c26:	429a      	cmp	r2, r3
 8001c28:	d12c      	bne.n	8001c84 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001c2a:	697b      	ldr	r3, [r7, #20]
 8001c2c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c34:	3b01      	subs	r3, #1
 8001c36:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d123      	bne.n	8001c84 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c46:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d11b      	bne.n	8001c84 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c56:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d113      	bne.n	8001c84 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c5c:	697b      	ldr	r3, [r7, #20]
 8001c5e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c66:	085b      	lsrs	r3, r3, #1
 8001c68:	3b01      	subs	r3, #1
 8001c6a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d109      	bne.n	8001c84 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c7a:	085b      	lsrs	r3, r3, #1
 8001c7c:	3b01      	subs	r3, #1
 8001c7e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d071      	beq.n	8001d68 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c84:	69bb      	ldr	r3, [r7, #24]
 8001c86:	2b0c      	cmp	r3, #12
 8001c88:	d068      	beq.n	8001d5c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001c8a:	4b35      	ldr	r3, [pc, #212]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d105      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001c96:	4b32      	ldr	r3, [pc, #200]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e0ac      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001ca6:	4b2e      	ldr	r3, [pc, #184]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a2d      	ldr	r2, [pc, #180]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001cac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001cb0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001cb2:	f7ff f91f 	bl	8000ef4 <HAL_GetTick>
 8001cb6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cb8:	e008      	b.n	8001ccc <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cba:	f7ff f91b 	bl	8000ef4 <HAL_GetTick>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	1ad3      	subs	r3, r2, r3
 8001cc4:	2b02      	cmp	r3, #2
 8001cc6:	d901      	bls.n	8001ccc <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8001cc8:	2303      	movs	r3, #3
 8001cca:	e099      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ccc:	4b24      	ldr	r3, [pc, #144]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d1f0      	bne.n	8001cba <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cd8:	4b21      	ldr	r3, [pc, #132]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001cda:	68da      	ldr	r2, [r3, #12]
 8001cdc:	4b21      	ldr	r3, [pc, #132]	@ (8001d64 <HAL_RCC_OscConfig+0x788>)
 8001cde:	4013      	ands	r3, r2
 8001ce0:	687a      	ldr	r2, [r7, #4]
 8001ce2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001ce4:	687a      	ldr	r2, [r7, #4]
 8001ce6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001ce8:	3a01      	subs	r2, #1
 8001cea:	0112      	lsls	r2, r2, #4
 8001cec:	4311      	orrs	r1, r2
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001cf2:	0212      	lsls	r2, r2, #8
 8001cf4:	4311      	orrs	r1, r2
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001cfa:	0852      	lsrs	r2, r2, #1
 8001cfc:	3a01      	subs	r2, #1
 8001cfe:	0552      	lsls	r2, r2, #21
 8001d00:	4311      	orrs	r1, r2
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001d06:	0852      	lsrs	r2, r2, #1
 8001d08:	3a01      	subs	r2, #1
 8001d0a:	0652      	lsls	r2, r2, #25
 8001d0c:	4311      	orrs	r1, r2
 8001d0e:	687a      	ldr	r2, [r7, #4]
 8001d10:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001d12:	06d2      	lsls	r2, r2, #27
 8001d14:	430a      	orrs	r2, r1
 8001d16:	4912      	ldr	r1, [pc, #72]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001d18:	4313      	orrs	r3, r2
 8001d1a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001d1c:	4b10      	ldr	r3, [pc, #64]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a0f      	ldr	r2, [pc, #60]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001d22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d26:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001d28:	4b0d      	ldr	r3, [pc, #52]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	4a0c      	ldr	r2, [pc, #48]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001d2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d32:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001d34:	f7ff f8de 	bl	8000ef4 <HAL_GetTick>
 8001d38:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d3a:	e008      	b.n	8001d4e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d3c:	f7ff f8da 	bl	8000ef4 <HAL_GetTick>
 8001d40:	4602      	mov	r2, r0
 8001d42:	693b      	ldr	r3, [r7, #16]
 8001d44:	1ad3      	subs	r3, r2, r3
 8001d46:	2b02      	cmp	r3, #2
 8001d48:	d901      	bls.n	8001d4e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8001d4a:	2303      	movs	r3, #3
 8001d4c:	e058      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d4e:	4b04      	ldr	r3, [pc, #16]	@ (8001d60 <HAL_RCC_OscConfig+0x784>)
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d0f0      	beq.n	8001d3c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001d5a:	e050      	b.n	8001dfe <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	e04f      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
 8001d60:	40021000 	.word	0x40021000
 8001d64:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d68:	4b27      	ldr	r3, [pc, #156]	@ (8001e08 <HAL_RCC_OscConfig+0x82c>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d144      	bne.n	8001dfe <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001d74:	4b24      	ldr	r3, [pc, #144]	@ (8001e08 <HAL_RCC_OscConfig+0x82c>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a23      	ldr	r2, [pc, #140]	@ (8001e08 <HAL_RCC_OscConfig+0x82c>)
 8001d7a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d7e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001d80:	4b21      	ldr	r3, [pc, #132]	@ (8001e08 <HAL_RCC_OscConfig+0x82c>)
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	4a20      	ldr	r2, [pc, #128]	@ (8001e08 <HAL_RCC_OscConfig+0x82c>)
 8001d86:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001d8a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001d8c:	f7ff f8b2 	bl	8000ef4 <HAL_GetTick>
 8001d90:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d92:	e008      	b.n	8001da6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d94:	f7ff f8ae 	bl	8000ef4 <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	693b      	ldr	r3, [r7, #16]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	2b02      	cmp	r3, #2
 8001da0:	d901      	bls.n	8001da6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8001da2:	2303      	movs	r3, #3
 8001da4:	e02c      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001da6:	4b18      	ldr	r3, [pc, #96]	@ (8001e08 <HAL_RCC_OscConfig+0x82c>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d0f0      	beq.n	8001d94 <HAL_RCC_OscConfig+0x7b8>
 8001db2:	e024      	b.n	8001dfe <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001db4:	69bb      	ldr	r3, [r7, #24]
 8001db6:	2b0c      	cmp	r3, #12
 8001db8:	d01f      	beq.n	8001dfa <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dba:	4b13      	ldr	r3, [pc, #76]	@ (8001e08 <HAL_RCC_OscConfig+0x82c>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a12      	ldr	r2, [pc, #72]	@ (8001e08 <HAL_RCC_OscConfig+0x82c>)
 8001dc0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001dc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dc6:	f7ff f895 	bl	8000ef4 <HAL_GetTick>
 8001dca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001dcc:	e008      	b.n	8001de0 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dce:	f7ff f891 	bl	8000ef4 <HAL_GetTick>
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	1ad3      	subs	r3, r2, r3
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	d901      	bls.n	8001de0 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8001ddc:	2303      	movs	r3, #3
 8001dde:	e00f      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001de0:	4b09      	ldr	r3, [pc, #36]	@ (8001e08 <HAL_RCC_OscConfig+0x82c>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d1f0      	bne.n	8001dce <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001dec:	4b06      	ldr	r3, [pc, #24]	@ (8001e08 <HAL_RCC_OscConfig+0x82c>)
 8001dee:	68da      	ldr	r2, [r3, #12]
 8001df0:	4905      	ldr	r1, [pc, #20]	@ (8001e08 <HAL_RCC_OscConfig+0x82c>)
 8001df2:	4b06      	ldr	r3, [pc, #24]	@ (8001e0c <HAL_RCC_OscConfig+0x830>)
 8001df4:	4013      	ands	r3, r2
 8001df6:	60cb      	str	r3, [r1, #12]
 8001df8:	e001      	b.n	8001dfe <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	e000      	b.n	8001e00 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8001dfe:	2300      	movs	r3, #0
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3720      	adds	r7, #32
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	feeefffc 	.word	0xfeeefffc

08001e10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b086      	sub	sp, #24
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d101      	bne.n	8001e28 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	e11d      	b.n	8002064 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e28:	4b90      	ldr	r3, [pc, #576]	@ (800206c <HAL_RCC_ClockConfig+0x25c>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f003 030f 	and.w	r3, r3, #15
 8001e30:	683a      	ldr	r2, [r7, #0]
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d910      	bls.n	8001e58 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e36:	4b8d      	ldr	r3, [pc, #564]	@ (800206c <HAL_RCC_ClockConfig+0x25c>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f023 020f 	bic.w	r2, r3, #15
 8001e3e:	498b      	ldr	r1, [pc, #556]	@ (800206c <HAL_RCC_ClockConfig+0x25c>)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	4313      	orrs	r3, r2
 8001e44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e46:	4b89      	ldr	r3, [pc, #548]	@ (800206c <HAL_RCC_ClockConfig+0x25c>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f003 030f 	and.w	r3, r3, #15
 8001e4e:	683a      	ldr	r2, [r7, #0]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d001      	beq.n	8001e58 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001e54:	2301      	movs	r3, #1
 8001e56:	e105      	b.n	8002064 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f003 0302 	and.w	r3, r3, #2
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d010      	beq.n	8001e86 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	689a      	ldr	r2, [r3, #8]
 8001e68:	4b81      	ldr	r3, [pc, #516]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8001e6a:	689b      	ldr	r3, [r3, #8]
 8001e6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d908      	bls.n	8001e86 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e74:	4b7e      	ldr	r3, [pc, #504]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	497b      	ldr	r1, [pc, #492]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8001e82:	4313      	orrs	r3, r2
 8001e84:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0301 	and.w	r3, r3, #1
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d079      	beq.n	8001f86 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	2b03      	cmp	r3, #3
 8001e98:	d11e      	bne.n	8001ed8 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001e9a:	4b75      	ldr	r3, [pc, #468]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d101      	bne.n	8001eaa <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e0dc      	b.n	8002064 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8001eaa:	f000 fa09 	bl	80022c0 <RCC_GetSysClockFreqFromPLLSource>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	4a70      	ldr	r2, [pc, #448]	@ (8002074 <HAL_RCC_ClockConfig+0x264>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d946      	bls.n	8001f44 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001eb6:	4b6e      	ldr	r3, [pc, #440]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8001eb8:	689b      	ldr	r3, [r3, #8]
 8001eba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d140      	bne.n	8001f44 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001ec2:	4b6b      	ldr	r3, [pc, #428]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8001ec4:	689b      	ldr	r3, [r3, #8]
 8001ec6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001eca:	4a69      	ldr	r2, [pc, #420]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8001ecc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ed0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001ed2:	2380      	movs	r3, #128	@ 0x80
 8001ed4:	617b      	str	r3, [r7, #20]
 8001ed6:	e035      	b.n	8001f44 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	2b02      	cmp	r3, #2
 8001ede:	d107      	bne.n	8001ef0 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ee0:	4b63      	ldr	r3, [pc, #396]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d115      	bne.n	8001f18 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e0b9      	b.n	8002064 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d107      	bne.n	8001f08 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001ef8:	4b5d      	ldr	r3, [pc, #372]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f003 0302 	and.w	r3, r3, #2
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d109      	bne.n	8001f18 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e0ad      	b.n	8002064 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001f08:	4b59      	ldr	r3, [pc, #356]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d101      	bne.n	8001f18 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e0a5      	b.n	8002064 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8001f18:	f000 f8b4 	bl	8002084 <HAL_RCC_GetSysClockFreq>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	4a55      	ldr	r2, [pc, #340]	@ (8002074 <HAL_RCC_ClockConfig+0x264>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d90f      	bls.n	8001f44 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001f24:	4b52      	ldr	r3, [pc, #328]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d109      	bne.n	8001f44 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001f30:	4b4f      	ldr	r3, [pc, #316]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8001f32:	689b      	ldr	r3, [r3, #8]
 8001f34:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001f38:	4a4d      	ldr	r2, [pc, #308]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8001f3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f3e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001f40:	2380      	movs	r3, #128	@ 0x80
 8001f42:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001f44:	4b4a      	ldr	r3, [pc, #296]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	f023 0203 	bic.w	r2, r3, #3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	4947      	ldr	r1, [pc, #284]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8001f52:	4313      	orrs	r3, r2
 8001f54:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f56:	f7fe ffcd 	bl	8000ef4 <HAL_GetTick>
 8001f5a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f5c:	e00a      	b.n	8001f74 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f5e:	f7fe ffc9 	bl	8000ef4 <HAL_GetTick>
 8001f62:	4602      	mov	r2, r0
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d901      	bls.n	8001f74 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e077      	b.n	8002064 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f74:	4b3e      	ldr	r3, [pc, #248]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	f003 020c 	and.w	r2, r3, #12
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d1eb      	bne.n	8001f5e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	2b80      	cmp	r3, #128	@ 0x80
 8001f8a:	d105      	bne.n	8001f98 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001f8c:	4b38      	ldr	r3, [pc, #224]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	4a37      	ldr	r2, [pc, #220]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8001f92:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001f96:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 0302 	and.w	r3, r3, #2
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d010      	beq.n	8001fc6 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	689a      	ldr	r2, [r3, #8]
 8001fa8:	4b31      	ldr	r3, [pc, #196]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8001faa:	689b      	ldr	r3, [r3, #8]
 8001fac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001fb0:	429a      	cmp	r2, r3
 8001fb2:	d208      	bcs.n	8001fc6 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fb4:	4b2e      	ldr	r3, [pc, #184]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	492b      	ldr	r1, [pc, #172]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001fc6:	4b29      	ldr	r3, [pc, #164]	@ (800206c <HAL_RCC_ClockConfig+0x25c>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 030f 	and.w	r3, r3, #15
 8001fce:	683a      	ldr	r2, [r7, #0]
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d210      	bcs.n	8001ff6 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fd4:	4b25      	ldr	r3, [pc, #148]	@ (800206c <HAL_RCC_ClockConfig+0x25c>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f023 020f 	bic.w	r2, r3, #15
 8001fdc:	4923      	ldr	r1, [pc, #140]	@ (800206c <HAL_RCC_ClockConfig+0x25c>)
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fe4:	4b21      	ldr	r3, [pc, #132]	@ (800206c <HAL_RCC_ClockConfig+0x25c>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f003 030f 	and.w	r3, r3, #15
 8001fec:	683a      	ldr	r2, [r7, #0]
 8001fee:	429a      	cmp	r2, r3
 8001ff0:	d001      	beq.n	8001ff6 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e036      	b.n	8002064 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 0304 	and.w	r3, r3, #4
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d008      	beq.n	8002014 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002002:	4b1b      	ldr	r3, [pc, #108]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	68db      	ldr	r3, [r3, #12]
 800200e:	4918      	ldr	r1, [pc, #96]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8002010:	4313      	orrs	r3, r2
 8002012:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f003 0308 	and.w	r3, r3, #8
 800201c:	2b00      	cmp	r3, #0
 800201e:	d009      	beq.n	8002034 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002020:	4b13      	ldr	r3, [pc, #76]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8002022:	689b      	ldr	r3, [r3, #8]
 8002024:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	691b      	ldr	r3, [r3, #16]
 800202c:	00db      	lsls	r3, r3, #3
 800202e:	4910      	ldr	r1, [pc, #64]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 8002030:	4313      	orrs	r3, r2
 8002032:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002034:	f000 f826 	bl	8002084 <HAL_RCC_GetSysClockFreq>
 8002038:	4602      	mov	r2, r0
 800203a:	4b0d      	ldr	r3, [pc, #52]	@ (8002070 <HAL_RCC_ClockConfig+0x260>)
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	091b      	lsrs	r3, r3, #4
 8002040:	f003 030f 	and.w	r3, r3, #15
 8002044:	490c      	ldr	r1, [pc, #48]	@ (8002078 <HAL_RCC_ClockConfig+0x268>)
 8002046:	5ccb      	ldrb	r3, [r1, r3]
 8002048:	f003 031f 	and.w	r3, r3, #31
 800204c:	fa22 f303 	lsr.w	r3, r2, r3
 8002050:	4a0a      	ldr	r2, [pc, #40]	@ (800207c <HAL_RCC_ClockConfig+0x26c>)
 8002052:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002054:	4b0a      	ldr	r3, [pc, #40]	@ (8002080 <HAL_RCC_ClockConfig+0x270>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4618      	mov	r0, r3
 800205a:	f7fe fefb 	bl	8000e54 <HAL_InitTick>
 800205e:	4603      	mov	r3, r0
 8002060:	73fb      	strb	r3, [r7, #15]

  return status;
 8002062:	7bfb      	ldrb	r3, [r7, #15]
}
 8002064:	4618      	mov	r0, r3
 8002066:	3718      	adds	r7, #24
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	40022000 	.word	0x40022000
 8002070:	40021000 	.word	0x40021000
 8002074:	04c4b400 	.word	0x04c4b400
 8002078:	0800630c 	.word	0x0800630c
 800207c:	20000000 	.word	0x20000000
 8002080:	20000004 	.word	0x20000004

08002084 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002084:	b480      	push	{r7}
 8002086:	b089      	sub	sp, #36	@ 0x24
 8002088:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800208a:	2300      	movs	r3, #0
 800208c:	61fb      	str	r3, [r7, #28]
 800208e:	2300      	movs	r3, #0
 8002090:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002092:	4b3e      	ldr	r3, [pc, #248]	@ (800218c <HAL_RCC_GetSysClockFreq+0x108>)
 8002094:	689b      	ldr	r3, [r3, #8]
 8002096:	f003 030c 	and.w	r3, r3, #12
 800209a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800209c:	4b3b      	ldr	r3, [pc, #236]	@ (800218c <HAL_RCC_GetSysClockFreq+0x108>)
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	f003 0303 	and.w	r3, r3, #3
 80020a4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80020a6:	693b      	ldr	r3, [r7, #16]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d005      	beq.n	80020b8 <HAL_RCC_GetSysClockFreq+0x34>
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	2b0c      	cmp	r3, #12
 80020b0:	d121      	bne.n	80020f6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	d11e      	bne.n	80020f6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80020b8:	4b34      	ldr	r3, [pc, #208]	@ (800218c <HAL_RCC_GetSysClockFreq+0x108>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0308 	and.w	r3, r3, #8
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d107      	bne.n	80020d4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80020c4:	4b31      	ldr	r3, [pc, #196]	@ (800218c <HAL_RCC_GetSysClockFreq+0x108>)
 80020c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020ca:	0a1b      	lsrs	r3, r3, #8
 80020cc:	f003 030f 	and.w	r3, r3, #15
 80020d0:	61fb      	str	r3, [r7, #28]
 80020d2:	e005      	b.n	80020e0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80020d4:	4b2d      	ldr	r3, [pc, #180]	@ (800218c <HAL_RCC_GetSysClockFreq+0x108>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	091b      	lsrs	r3, r3, #4
 80020da:	f003 030f 	and.w	r3, r3, #15
 80020de:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80020e0:	4a2b      	ldr	r2, [pc, #172]	@ (8002190 <HAL_RCC_GetSysClockFreq+0x10c>)
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020e8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d10d      	bne.n	800210c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80020f0:	69fb      	ldr	r3, [r7, #28]
 80020f2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80020f4:	e00a      	b.n	800210c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80020f6:	693b      	ldr	r3, [r7, #16]
 80020f8:	2b04      	cmp	r3, #4
 80020fa:	d102      	bne.n	8002102 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80020fc:	4b25      	ldr	r3, [pc, #148]	@ (8002194 <HAL_RCC_GetSysClockFreq+0x110>)
 80020fe:	61bb      	str	r3, [r7, #24]
 8002100:	e004      	b.n	800210c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	2b08      	cmp	r3, #8
 8002106:	d101      	bne.n	800210c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002108:	4b23      	ldr	r3, [pc, #140]	@ (8002198 <HAL_RCC_GetSysClockFreq+0x114>)
 800210a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	2b0c      	cmp	r3, #12
 8002110:	d134      	bne.n	800217c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002112:	4b1e      	ldr	r3, [pc, #120]	@ (800218c <HAL_RCC_GetSysClockFreq+0x108>)
 8002114:	68db      	ldr	r3, [r3, #12]
 8002116:	f003 0303 	and.w	r3, r3, #3
 800211a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	2b02      	cmp	r3, #2
 8002120:	d003      	beq.n	800212a <HAL_RCC_GetSysClockFreq+0xa6>
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	2b03      	cmp	r3, #3
 8002126:	d003      	beq.n	8002130 <HAL_RCC_GetSysClockFreq+0xac>
 8002128:	e005      	b.n	8002136 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800212a:	4b1a      	ldr	r3, [pc, #104]	@ (8002194 <HAL_RCC_GetSysClockFreq+0x110>)
 800212c:	617b      	str	r3, [r7, #20]
      break;
 800212e:	e005      	b.n	800213c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002130:	4b19      	ldr	r3, [pc, #100]	@ (8002198 <HAL_RCC_GetSysClockFreq+0x114>)
 8002132:	617b      	str	r3, [r7, #20]
      break;
 8002134:	e002      	b.n	800213c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	617b      	str	r3, [r7, #20]
      break;
 800213a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800213c:	4b13      	ldr	r3, [pc, #76]	@ (800218c <HAL_RCC_GetSysClockFreq+0x108>)
 800213e:	68db      	ldr	r3, [r3, #12]
 8002140:	091b      	lsrs	r3, r3, #4
 8002142:	f003 030f 	and.w	r3, r3, #15
 8002146:	3301      	adds	r3, #1
 8002148:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800214a:	4b10      	ldr	r3, [pc, #64]	@ (800218c <HAL_RCC_GetSysClockFreq+0x108>)
 800214c:	68db      	ldr	r3, [r3, #12]
 800214e:	0a1b      	lsrs	r3, r3, #8
 8002150:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002154:	697a      	ldr	r2, [r7, #20]
 8002156:	fb03 f202 	mul.w	r2, r3, r2
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002160:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002162:	4b0a      	ldr	r3, [pc, #40]	@ (800218c <HAL_RCC_GetSysClockFreq+0x108>)
 8002164:	68db      	ldr	r3, [r3, #12]
 8002166:	0e5b      	lsrs	r3, r3, #25
 8002168:	f003 0303 	and.w	r3, r3, #3
 800216c:	3301      	adds	r3, #1
 800216e:	005b      	lsls	r3, r3, #1
 8002170:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002172:	697a      	ldr	r2, [r7, #20]
 8002174:	683b      	ldr	r3, [r7, #0]
 8002176:	fbb2 f3f3 	udiv	r3, r2, r3
 800217a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800217c:	69bb      	ldr	r3, [r7, #24]
}
 800217e:	4618      	mov	r0, r3
 8002180:	3724      	adds	r7, #36	@ 0x24
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	40021000 	.word	0x40021000
 8002190:	08006324 	.word	0x08006324
 8002194:	00f42400 	.word	0x00f42400
 8002198:	007a1200 	.word	0x007a1200

0800219c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021a0:	4b03      	ldr	r3, [pc, #12]	@ (80021b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80021a2:	681b      	ldr	r3, [r3, #0]
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	20000000 	.word	0x20000000

080021b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80021b8:	f7ff fff0 	bl	800219c <HAL_RCC_GetHCLKFreq>
 80021bc:	4602      	mov	r2, r0
 80021be:	4b06      	ldr	r3, [pc, #24]	@ (80021d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	0a1b      	lsrs	r3, r3, #8
 80021c4:	f003 0307 	and.w	r3, r3, #7
 80021c8:	4904      	ldr	r1, [pc, #16]	@ (80021dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80021ca:	5ccb      	ldrb	r3, [r1, r3]
 80021cc:	f003 031f 	and.w	r3, r3, #31
 80021d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	40021000 	.word	0x40021000
 80021dc:	0800631c 	.word	0x0800631c

080021e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80021e4:	f7ff ffda 	bl	800219c <HAL_RCC_GetHCLKFreq>
 80021e8:	4602      	mov	r2, r0
 80021ea:	4b06      	ldr	r3, [pc, #24]	@ (8002204 <HAL_RCC_GetPCLK2Freq+0x24>)
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	0adb      	lsrs	r3, r3, #11
 80021f0:	f003 0307 	and.w	r3, r3, #7
 80021f4:	4904      	ldr	r1, [pc, #16]	@ (8002208 <HAL_RCC_GetPCLK2Freq+0x28>)
 80021f6:	5ccb      	ldrb	r3, [r1, r3]
 80021f8:	f003 031f 	and.w	r3, r3, #31
 80021fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002200:	4618      	mov	r0, r3
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40021000 	.word	0x40021000
 8002208:	0800631c 	.word	0x0800631c

0800220c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b086      	sub	sp, #24
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002214:	2300      	movs	r3, #0
 8002216:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002218:	4b27      	ldr	r3, [pc, #156]	@ (80022b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800221a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800221c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002220:	2b00      	cmp	r3, #0
 8002222:	d003      	beq.n	800222c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002224:	f7ff f916 	bl	8001454 <HAL_PWREx_GetVoltageRange>
 8002228:	6178      	str	r0, [r7, #20]
 800222a:	e014      	b.n	8002256 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800222c:	4b22      	ldr	r3, [pc, #136]	@ (80022b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800222e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002230:	4a21      	ldr	r2, [pc, #132]	@ (80022b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002232:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002236:	6593      	str	r3, [r2, #88]	@ 0x58
 8002238:	4b1f      	ldr	r3, [pc, #124]	@ (80022b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800223a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800223c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002240:	60fb      	str	r3, [r7, #12]
 8002242:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002244:	f7ff f906 	bl	8001454 <HAL_PWREx_GetVoltageRange>
 8002248:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800224a:	4b1b      	ldr	r3, [pc, #108]	@ (80022b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800224c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800224e:	4a1a      	ldr	r2, [pc, #104]	@ (80022b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002250:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002254:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800225c:	d10b      	bne.n	8002276 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2b80      	cmp	r3, #128	@ 0x80
 8002262:	d913      	bls.n	800228c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2ba0      	cmp	r3, #160	@ 0xa0
 8002268:	d902      	bls.n	8002270 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800226a:	2302      	movs	r3, #2
 800226c:	613b      	str	r3, [r7, #16]
 800226e:	e00d      	b.n	800228c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002270:	2301      	movs	r3, #1
 8002272:	613b      	str	r3, [r7, #16]
 8002274:	e00a      	b.n	800228c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2b7f      	cmp	r3, #127	@ 0x7f
 800227a:	d902      	bls.n	8002282 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800227c:	2302      	movs	r3, #2
 800227e:	613b      	str	r3, [r7, #16]
 8002280:	e004      	b.n	800228c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2b70      	cmp	r3, #112	@ 0x70
 8002286:	d101      	bne.n	800228c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002288:	2301      	movs	r3, #1
 800228a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800228c:	4b0b      	ldr	r3, [pc, #44]	@ (80022bc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f023 020f 	bic.w	r2, r3, #15
 8002294:	4909      	ldr	r1, [pc, #36]	@ (80022bc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8002296:	693b      	ldr	r3, [r7, #16]
 8002298:	4313      	orrs	r3, r2
 800229a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800229c:	4b07      	ldr	r3, [pc, #28]	@ (80022bc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 030f 	and.w	r3, r3, #15
 80022a4:	693a      	ldr	r2, [r7, #16]
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d001      	beq.n	80022ae <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80022aa:	2301      	movs	r3, #1
 80022ac:	e000      	b.n	80022b0 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80022ae:	2300      	movs	r3, #0
}
 80022b0:	4618      	mov	r0, r3
 80022b2:	3718      	adds	r7, #24
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	40021000 	.word	0x40021000
 80022bc:	40022000 	.word	0x40022000

080022c0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b087      	sub	sp, #28
 80022c4:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80022c6:	4b2d      	ldr	r3, [pc, #180]	@ (800237c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80022c8:	68db      	ldr	r3, [r3, #12]
 80022ca:	f003 0303 	and.w	r3, r3, #3
 80022ce:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2b03      	cmp	r3, #3
 80022d4:	d00b      	beq.n	80022ee <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2b03      	cmp	r3, #3
 80022da:	d825      	bhi.n	8002328 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d008      	beq.n	80022f4 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d11f      	bne.n	8002328 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80022e8:	4b25      	ldr	r3, [pc, #148]	@ (8002380 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80022ea:	613b      	str	r3, [r7, #16]
    break;
 80022ec:	e01f      	b.n	800232e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80022ee:	4b25      	ldr	r3, [pc, #148]	@ (8002384 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80022f0:	613b      	str	r3, [r7, #16]
    break;
 80022f2:	e01c      	b.n	800232e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80022f4:	4b21      	ldr	r3, [pc, #132]	@ (800237c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f003 0308 	and.w	r3, r3, #8
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d107      	bne.n	8002310 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002300:	4b1e      	ldr	r3, [pc, #120]	@ (800237c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002302:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002306:	0a1b      	lsrs	r3, r3, #8
 8002308:	f003 030f 	and.w	r3, r3, #15
 800230c:	617b      	str	r3, [r7, #20]
 800230e:	e005      	b.n	800231c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002310:	4b1a      	ldr	r3, [pc, #104]	@ (800237c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	091b      	lsrs	r3, r3, #4
 8002316:	f003 030f 	and.w	r3, r3, #15
 800231a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800231c:	4a1a      	ldr	r2, [pc, #104]	@ (8002388 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002324:	613b      	str	r3, [r7, #16]
    break;
 8002326:	e002      	b.n	800232e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8002328:	2300      	movs	r3, #0
 800232a:	613b      	str	r3, [r7, #16]
    break;
 800232c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800232e:	4b13      	ldr	r3, [pc, #76]	@ (800237c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	091b      	lsrs	r3, r3, #4
 8002334:	f003 030f 	and.w	r3, r3, #15
 8002338:	3301      	adds	r3, #1
 800233a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800233c:	4b0f      	ldr	r3, [pc, #60]	@ (800237c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800233e:	68db      	ldr	r3, [r3, #12]
 8002340:	0a1b      	lsrs	r3, r3, #8
 8002342:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002346:	693a      	ldr	r2, [r7, #16]
 8002348:	fb03 f202 	mul.w	r2, r3, r2
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002352:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002354:	4b09      	ldr	r3, [pc, #36]	@ (800237c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	0e5b      	lsrs	r3, r3, #25
 800235a:	f003 0303 	and.w	r3, r3, #3
 800235e:	3301      	adds	r3, #1
 8002360:	005b      	lsls	r3, r3, #1
 8002362:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8002364:	693a      	ldr	r2, [r7, #16]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	fbb2 f3f3 	udiv	r3, r2, r3
 800236c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800236e:	683b      	ldr	r3, [r7, #0]
}
 8002370:	4618      	mov	r0, r3
 8002372:	371c      	adds	r7, #28
 8002374:	46bd      	mov	sp, r7
 8002376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237a:	4770      	bx	lr
 800237c:	40021000 	.word	0x40021000
 8002380:	00f42400 	.word	0x00f42400
 8002384:	007a1200 	.word	0x007a1200
 8002388:	08006324 	.word	0x08006324

0800238c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b086      	sub	sp, #24
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002394:	2300      	movs	r3, #0
 8002396:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002398:	2300      	movs	r3, #0
 800239a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d040      	beq.n	800242a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80023ac:	2b80      	cmp	r3, #128	@ 0x80
 80023ae:	d02a      	beq.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80023b0:	2b80      	cmp	r3, #128	@ 0x80
 80023b2:	d825      	bhi.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80023b4:	2b60      	cmp	r3, #96	@ 0x60
 80023b6:	d026      	beq.n	8002406 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80023b8:	2b60      	cmp	r3, #96	@ 0x60
 80023ba:	d821      	bhi.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80023bc:	2b40      	cmp	r3, #64	@ 0x40
 80023be:	d006      	beq.n	80023ce <HAL_RCCEx_PeriphCLKConfig+0x42>
 80023c0:	2b40      	cmp	r3, #64	@ 0x40
 80023c2:	d81d      	bhi.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d009      	beq.n	80023dc <HAL_RCCEx_PeriphCLKConfig+0x50>
 80023c8:	2b20      	cmp	r3, #32
 80023ca:	d010      	beq.n	80023ee <HAL_RCCEx_PeriphCLKConfig+0x62>
 80023cc:	e018      	b.n	8002400 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80023ce:	4b89      	ldr	r3, [pc, #548]	@ (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80023d0:	68db      	ldr	r3, [r3, #12]
 80023d2:	4a88      	ldr	r2, [pc, #544]	@ (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80023d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023d8:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80023da:	e015      	b.n	8002408 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	3304      	adds	r3, #4
 80023e0:	2100      	movs	r1, #0
 80023e2:	4618      	mov	r0, r3
 80023e4:	f000 fb02 	bl	80029ec <RCCEx_PLLSAI1_Config>
 80023e8:	4603      	mov	r3, r0
 80023ea:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80023ec:	e00c      	b.n	8002408 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	3320      	adds	r3, #32
 80023f2:	2100      	movs	r1, #0
 80023f4:	4618      	mov	r0, r3
 80023f6:	f000 fbed 	bl	8002bd4 <RCCEx_PLLSAI2_Config>
 80023fa:	4603      	mov	r3, r0
 80023fc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80023fe:	e003      	b.n	8002408 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002400:	2301      	movs	r3, #1
 8002402:	74fb      	strb	r3, [r7, #19]
      break;
 8002404:	e000      	b.n	8002408 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8002406:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002408:	7cfb      	ldrb	r3, [r7, #19]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d10b      	bne.n	8002426 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800240e:	4b79      	ldr	r3, [pc, #484]	@ (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002410:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002414:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800241c:	4975      	ldr	r1, [pc, #468]	@ (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800241e:	4313      	orrs	r3, r2
 8002420:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8002424:	e001      	b.n	800242a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002426:	7cfb      	ldrb	r3, [r7, #19]
 8002428:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d047      	beq.n	80024c6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800243a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800243e:	d030      	beq.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002440:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002444:	d82a      	bhi.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002446:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800244a:	d02a      	beq.n	80024a2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800244c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002450:	d824      	bhi.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002452:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002456:	d008      	beq.n	800246a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8002458:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800245c:	d81e      	bhi.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x110>
 800245e:	2b00      	cmp	r3, #0
 8002460:	d00a      	beq.n	8002478 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8002462:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002466:	d010      	beq.n	800248a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8002468:	e018      	b.n	800249c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800246a:	4b62      	ldr	r3, [pc, #392]	@ (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800246c:	68db      	ldr	r3, [r3, #12]
 800246e:	4a61      	ldr	r2, [pc, #388]	@ (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002470:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002474:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002476:	e015      	b.n	80024a4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	3304      	adds	r3, #4
 800247c:	2100      	movs	r1, #0
 800247e:	4618      	mov	r0, r3
 8002480:	f000 fab4 	bl	80029ec <RCCEx_PLLSAI1_Config>
 8002484:	4603      	mov	r3, r0
 8002486:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002488:	e00c      	b.n	80024a4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	3320      	adds	r3, #32
 800248e:	2100      	movs	r1, #0
 8002490:	4618      	mov	r0, r3
 8002492:	f000 fb9f 	bl	8002bd4 <RCCEx_PLLSAI2_Config>
 8002496:	4603      	mov	r3, r0
 8002498:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800249a:	e003      	b.n	80024a4 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	74fb      	strb	r3, [r7, #19]
      break;
 80024a0:	e000      	b.n	80024a4 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80024a2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80024a4:	7cfb      	ldrb	r3, [r7, #19]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d10b      	bne.n	80024c2 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80024aa:	4b52      	ldr	r3, [pc, #328]	@ (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80024ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80024b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024b8:	494e      	ldr	r1, [pc, #312]	@ (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80024ba:	4313      	orrs	r3, r2
 80024bc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80024c0:	e001      	b.n	80024c6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80024c2:	7cfb      	ldrb	r3, [r7, #19]
 80024c4:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	f000 809f 	beq.w	8002612 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024d4:	2300      	movs	r3, #0
 80024d6:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80024d8:	4b46      	ldr	r3, [pc, #280]	@ (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80024da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d101      	bne.n	80024e8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80024e4:	2301      	movs	r3, #1
 80024e6:	e000      	b.n	80024ea <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80024e8:	2300      	movs	r3, #0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d00d      	beq.n	800250a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024ee:	4b41      	ldr	r3, [pc, #260]	@ (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80024f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024f2:	4a40      	ldr	r2, [pc, #256]	@ (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80024f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80024fa:	4b3e      	ldr	r3, [pc, #248]	@ (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80024fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002502:	60bb      	str	r3, [r7, #8]
 8002504:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002506:	2301      	movs	r3, #1
 8002508:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800250a:	4b3b      	ldr	r3, [pc, #236]	@ (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4a3a      	ldr	r2, [pc, #232]	@ (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002510:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002514:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002516:	f7fe fced 	bl	8000ef4 <HAL_GetTick>
 800251a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800251c:	e009      	b.n	8002532 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800251e:	f7fe fce9 	bl	8000ef4 <HAL_GetTick>
 8002522:	4602      	mov	r2, r0
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	1ad3      	subs	r3, r2, r3
 8002528:	2b02      	cmp	r3, #2
 800252a:	d902      	bls.n	8002532 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 800252c:	2303      	movs	r3, #3
 800252e:	74fb      	strb	r3, [r7, #19]
        break;
 8002530:	e005      	b.n	800253e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002532:	4b31      	ldr	r3, [pc, #196]	@ (80025f8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800253a:	2b00      	cmp	r3, #0
 800253c:	d0ef      	beq.n	800251e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800253e:	7cfb      	ldrb	r3, [r7, #19]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d15b      	bne.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002544:	4b2b      	ldr	r3, [pc, #172]	@ (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002546:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800254a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800254e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d01f      	beq.n	8002596 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800255c:	697a      	ldr	r2, [r7, #20]
 800255e:	429a      	cmp	r2, r3
 8002560:	d019      	beq.n	8002596 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002562:	4b24      	ldr	r3, [pc, #144]	@ (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002564:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002568:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800256c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800256e:	4b21      	ldr	r3, [pc, #132]	@ (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002570:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002574:	4a1f      	ldr	r2, [pc, #124]	@ (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002576:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800257a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800257e:	4b1d      	ldr	r3, [pc, #116]	@ (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002580:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002584:	4a1b      	ldr	r2, [pc, #108]	@ (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002586:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800258a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800258e:	4a19      	ldr	r2, [pc, #100]	@ (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	f003 0301 	and.w	r3, r3, #1
 800259c:	2b00      	cmp	r3, #0
 800259e:	d016      	beq.n	80025ce <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a0:	f7fe fca8 	bl	8000ef4 <HAL_GetTick>
 80025a4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025a6:	e00b      	b.n	80025c0 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025a8:	f7fe fca4 	bl	8000ef4 <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025b6:	4293      	cmp	r3, r2
 80025b8:	d902      	bls.n	80025c0 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80025ba:	2303      	movs	r3, #3
 80025bc:	74fb      	strb	r3, [r7, #19]
            break;
 80025be:	e006      	b.n	80025ce <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025c0:	4b0c      	ldr	r3, [pc, #48]	@ (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80025c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025c6:	f003 0302 	and.w	r3, r3, #2
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d0ec      	beq.n	80025a8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80025ce:	7cfb      	ldrb	r3, [r7, #19]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d10c      	bne.n	80025ee <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80025d4:	4b07      	ldr	r3, [pc, #28]	@ (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80025d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025da:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025e4:	4903      	ldr	r1, [pc, #12]	@ (80025f4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80025e6:	4313      	orrs	r3, r2
 80025e8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80025ec:	e008      	b.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80025ee:	7cfb      	ldrb	r3, [r7, #19]
 80025f0:	74bb      	strb	r3, [r7, #18]
 80025f2:	e005      	b.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80025f4:	40021000 	.word	0x40021000
 80025f8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80025fc:	7cfb      	ldrb	r3, [r7, #19]
 80025fe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002600:	7c7b      	ldrb	r3, [r7, #17]
 8002602:	2b01      	cmp	r3, #1
 8002604:	d105      	bne.n	8002612 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002606:	4ba0      	ldr	r3, [pc, #640]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002608:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800260a:	4a9f      	ldr	r2, [pc, #636]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800260c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002610:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0301 	and.w	r3, r3, #1
 800261a:	2b00      	cmp	r3, #0
 800261c:	d00a      	beq.n	8002634 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800261e:	4b9a      	ldr	r3, [pc, #616]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002620:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002624:	f023 0203 	bic.w	r2, r3, #3
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800262c:	4996      	ldr	r1, [pc, #600]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800262e:	4313      	orrs	r3, r2
 8002630:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0302 	and.w	r3, r3, #2
 800263c:	2b00      	cmp	r3, #0
 800263e:	d00a      	beq.n	8002656 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002640:	4b91      	ldr	r3, [pc, #580]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002642:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002646:	f023 020c 	bic.w	r2, r3, #12
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800264e:	498e      	ldr	r1, [pc, #568]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002650:	4313      	orrs	r3, r2
 8002652:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 0304 	and.w	r3, r3, #4
 800265e:	2b00      	cmp	r3, #0
 8002660:	d00a      	beq.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002662:	4b89      	ldr	r3, [pc, #548]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002664:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002668:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002670:	4985      	ldr	r1, [pc, #532]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002672:	4313      	orrs	r3, r2
 8002674:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0308 	and.w	r3, r3, #8
 8002680:	2b00      	cmp	r3, #0
 8002682:	d00a      	beq.n	800269a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002684:	4b80      	ldr	r3, [pc, #512]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800268a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002692:	497d      	ldr	r1, [pc, #500]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002694:	4313      	orrs	r3, r2
 8002696:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f003 0310 	and.w	r3, r3, #16
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d00a      	beq.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80026a6:	4b78      	ldr	r3, [pc, #480]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80026a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026ac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026b4:	4974      	ldr	r1, [pc, #464]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80026b6:	4313      	orrs	r3, r2
 80026b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 0320 	and.w	r3, r3, #32
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d00a      	beq.n	80026de <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80026c8:	4b6f      	ldr	r3, [pc, #444]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80026ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026ce:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80026d6:	496c      	ldr	r1, [pc, #432]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80026d8:	4313      	orrs	r3, r2
 80026da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d00a      	beq.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80026ea:	4b67      	ldr	r3, [pc, #412]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80026ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026f0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80026f8:	4963      	ldr	r1, [pc, #396]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80026fa:	4313      	orrs	r3, r2
 80026fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002708:	2b00      	cmp	r3, #0
 800270a:	d00a      	beq.n	8002722 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800270c:	4b5e      	ldr	r3, [pc, #376]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800270e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002712:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800271a:	495b      	ldr	r1, [pc, #364]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800271c:	4313      	orrs	r3, r2
 800271e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800272a:	2b00      	cmp	r3, #0
 800272c:	d00a      	beq.n	8002744 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800272e:	4b56      	ldr	r3, [pc, #344]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002730:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002734:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800273c:	4952      	ldr	r1, [pc, #328]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800273e:	4313      	orrs	r3, r2
 8002740:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800274c:	2b00      	cmp	r3, #0
 800274e:	d00a      	beq.n	8002766 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002750:	4b4d      	ldr	r3, [pc, #308]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002752:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002756:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800275e:	494a      	ldr	r1, [pc, #296]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002760:	4313      	orrs	r3, r2
 8002762:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800276e:	2b00      	cmp	r3, #0
 8002770:	d00a      	beq.n	8002788 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002772:	4b45      	ldr	r3, [pc, #276]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002774:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002778:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002780:	4941      	ldr	r1, [pc, #260]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002782:	4313      	orrs	r3, r2
 8002784:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002790:	2b00      	cmp	r3, #0
 8002792:	d00a      	beq.n	80027aa <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002794:	4b3c      	ldr	r3, [pc, #240]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002796:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800279a:	f023 0203 	bic.w	r2, r3, #3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027a2:	4939      	ldr	r1, [pc, #228]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80027a4:	4313      	orrs	r3, r2
 80027a6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d028      	beq.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80027b6:	4b34      	ldr	r3, [pc, #208]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80027b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027bc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027c4:	4930      	ldr	r1, [pc, #192]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80027c6:	4313      	orrs	r3, r2
 80027c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80027d4:	d106      	bne.n	80027e4 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027d6:	4b2c      	ldr	r3, [pc, #176]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	4a2b      	ldr	r2, [pc, #172]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80027dc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80027e0:	60d3      	str	r3, [r2, #12]
 80027e2:	e011      	b.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027e8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80027ec:	d10c      	bne.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	3304      	adds	r3, #4
 80027f2:	2101      	movs	r1, #1
 80027f4:	4618      	mov	r0, r3
 80027f6:	f000 f8f9 	bl	80029ec <RCCEx_PLLSAI1_Config>
 80027fa:	4603      	mov	r3, r0
 80027fc:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80027fe:	7cfb      	ldrb	r3, [r7, #19]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8002804:	7cfb      	ldrb	r3, [r7, #19]
 8002806:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002810:	2b00      	cmp	r3, #0
 8002812:	d04d      	beq.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002818:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800281c:	d108      	bne.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800281e:	4b1a      	ldr	r3, [pc, #104]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002820:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002824:	4a18      	ldr	r2, [pc, #96]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002826:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800282a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800282e:	e012      	b.n	8002856 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8002830:	4b15      	ldr	r3, [pc, #84]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002832:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002836:	4a14      	ldr	r2, [pc, #80]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002838:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800283c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8002840:	4b11      	ldr	r3, [pc, #68]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002842:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002846:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800284e:	490e      	ldr	r1, [pc, #56]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002850:	4313      	orrs	r3, r2
 8002852:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800285a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800285e:	d106      	bne.n	800286e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002860:	4b09      	ldr	r3, [pc, #36]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002862:	68db      	ldr	r3, [r3, #12]
 8002864:	4a08      	ldr	r2, [pc, #32]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002866:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800286a:	60d3      	str	r3, [r2, #12]
 800286c:	e020      	b.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002872:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002876:	d109      	bne.n	800288c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002878:	4b03      	ldr	r3, [pc, #12]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	4a02      	ldr	r2, [pc, #8]	@ (8002888 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800287e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002882:	60d3      	str	r3, [r2, #12]
 8002884:	e014      	b.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8002886:	bf00      	nop
 8002888:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002890:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002894:	d10c      	bne.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	3304      	adds	r3, #4
 800289a:	2101      	movs	r1, #1
 800289c:	4618      	mov	r0, r3
 800289e:	f000 f8a5 	bl	80029ec <RCCEx_PLLSAI1_Config>
 80028a2:	4603      	mov	r3, r0
 80028a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80028a6:	7cfb      	ldrb	r3, [r7, #19]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d001      	beq.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80028ac:	7cfb      	ldrb	r3, [r7, #19]
 80028ae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d028      	beq.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80028bc:	4b4a      	ldr	r3, [pc, #296]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80028be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80028ca:	4947      	ldr	r1, [pc, #284]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80028cc:	4313      	orrs	r3, r2
 80028ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80028d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80028da:	d106      	bne.n	80028ea <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80028dc:	4b42      	ldr	r3, [pc, #264]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80028de:	68db      	ldr	r3, [r3, #12]
 80028e0:	4a41      	ldr	r2, [pc, #260]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80028e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80028e6:	60d3      	str	r3, [r2, #12]
 80028e8:	e011      	b.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80028ee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80028f2:	d10c      	bne.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	3304      	adds	r3, #4
 80028f8:	2101      	movs	r1, #1
 80028fa:	4618      	mov	r0, r3
 80028fc:	f000 f876 	bl	80029ec <RCCEx_PLLSAI1_Config>
 8002900:	4603      	mov	r3, r0
 8002902:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002904:	7cfb      	ldrb	r3, [r7, #19]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800290a:	7cfb      	ldrb	r3, [r7, #19]
 800290c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d01e      	beq.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800291a:	4b33      	ldr	r3, [pc, #204]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800291c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002920:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800292a:	492f      	ldr	r1, [pc, #188]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800292c:	4313      	orrs	r3, r2
 800292e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002938:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800293c:	d10c      	bne.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	3304      	adds	r3, #4
 8002942:	2102      	movs	r1, #2
 8002944:	4618      	mov	r0, r3
 8002946:	f000 f851 	bl	80029ec <RCCEx_PLLSAI1_Config>
 800294a:	4603      	mov	r3, r0
 800294c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800294e:	7cfb      	ldrb	r3, [r7, #19]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d001      	beq.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8002954:	7cfb      	ldrb	r3, [r7, #19]
 8002956:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002960:	2b00      	cmp	r3, #0
 8002962:	d00b      	beq.n	800297c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002964:	4b20      	ldr	r3, [pc, #128]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002966:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800296a:	f023 0204 	bic.w	r2, r3, #4
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002974:	491c      	ldr	r1, [pc, #112]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002976:	4313      	orrs	r3, r2
 8002978:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d00b      	beq.n	80029a0 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002988:	4b17      	ldr	r3, [pc, #92]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800298a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800298e:	f023 0218 	bic.w	r2, r3, #24
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002998:	4913      	ldr	r1, [pc, #76]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800299a:	4313      	orrs	r3, r2
 800299c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d017      	beq.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80029ac:	4b0e      	ldr	r3, [pc, #56]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80029ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80029b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80029bc:	490a      	ldr	r1, [pc, #40]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80029be:	4313      	orrs	r3, r2
 80029c0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80029ca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80029ce:	d105      	bne.n	80029dc <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80029d0:	4b05      	ldr	r3, [pc, #20]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80029d2:	68db      	ldr	r3, [r3, #12]
 80029d4:	4a04      	ldr	r2, [pc, #16]	@ (80029e8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80029d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80029da:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80029dc:	7cbb      	ldrb	r3, [r7, #18]
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3718      	adds	r7, #24
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	40021000 	.word	0x40021000

080029ec <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b084      	sub	sp, #16
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
 80029f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80029f6:	2300      	movs	r3, #0
 80029f8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80029fa:	4b72      	ldr	r3, [pc, #456]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80029fc:	68db      	ldr	r3, [r3, #12]
 80029fe:	f003 0303 	and.w	r3, r3, #3
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d00e      	beq.n	8002a24 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002a06:	4b6f      	ldr	r3, [pc, #444]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	f003 0203 	and.w	r2, r3, #3
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	429a      	cmp	r2, r3
 8002a14:	d103      	bne.n	8002a1e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
       ||
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d142      	bne.n	8002aa4 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	73fb      	strb	r3, [r7, #15]
 8002a22:	e03f      	b.n	8002aa4 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2b03      	cmp	r3, #3
 8002a2a:	d018      	beq.n	8002a5e <RCCEx_PLLSAI1_Config+0x72>
 8002a2c:	2b03      	cmp	r3, #3
 8002a2e:	d825      	bhi.n	8002a7c <RCCEx_PLLSAI1_Config+0x90>
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d002      	beq.n	8002a3a <RCCEx_PLLSAI1_Config+0x4e>
 8002a34:	2b02      	cmp	r3, #2
 8002a36:	d009      	beq.n	8002a4c <RCCEx_PLLSAI1_Config+0x60>
 8002a38:	e020      	b.n	8002a7c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002a3a:	4b62      	ldr	r3, [pc, #392]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0302 	and.w	r3, r3, #2
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d11d      	bne.n	8002a82 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a4a:	e01a      	b.n	8002a82 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002a4c:	4b5d      	ldr	r3, [pc, #372]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d116      	bne.n	8002a86 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a5c:	e013      	b.n	8002a86 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002a5e:	4b59      	ldr	r3, [pc, #356]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d10f      	bne.n	8002a8a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002a6a:	4b56      	ldr	r3, [pc, #344]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d109      	bne.n	8002a8a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002a7a:	e006      	b.n	8002a8a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	73fb      	strb	r3, [r7, #15]
      break;
 8002a80:	e004      	b.n	8002a8c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8002a82:	bf00      	nop
 8002a84:	e002      	b.n	8002a8c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8002a86:	bf00      	nop
 8002a88:	e000      	b.n	8002a8c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8002a8a:	bf00      	nop
    }

    if(status == HAL_OK)
 8002a8c:	7bfb      	ldrb	r3, [r7, #15]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d108      	bne.n	8002aa4 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8002a92:	4b4c      	ldr	r3, [pc, #304]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002a94:	68db      	ldr	r3, [r3, #12]
 8002a96:	f023 0203 	bic.w	r2, r3, #3
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4949      	ldr	r1, [pc, #292]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8002aa4:	7bfb      	ldrb	r3, [r7, #15]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	f040 8086 	bne.w	8002bb8 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002aac:	4b45      	ldr	r3, [pc, #276]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a44      	ldr	r2, [pc, #272]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002ab2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002ab6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ab8:	f7fe fa1c 	bl	8000ef4 <HAL_GetTick>
 8002abc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002abe:	e009      	b.n	8002ad4 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002ac0:	f7fe fa18 	bl	8000ef4 <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d902      	bls.n	8002ad4 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	73fb      	strb	r3, [r7, #15]
        break;
 8002ad2:	e005      	b.n	8002ae0 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002ad4:	4b3b      	ldr	r3, [pc, #236]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d1ef      	bne.n	8002ac0 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8002ae0:	7bfb      	ldrb	r3, [r7, #15]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d168      	bne.n	8002bb8 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d113      	bne.n	8002b14 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002aec:	4b35      	ldr	r3, [pc, #212]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002aee:	691a      	ldr	r2, [r3, #16]
 8002af0:	4b35      	ldr	r3, [pc, #212]	@ (8002bc8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002af2:	4013      	ands	r3, r2
 8002af4:	687a      	ldr	r2, [r7, #4]
 8002af6:	6892      	ldr	r2, [r2, #8]
 8002af8:	0211      	lsls	r1, r2, #8
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	68d2      	ldr	r2, [r2, #12]
 8002afe:	06d2      	lsls	r2, r2, #27
 8002b00:	4311      	orrs	r1, r2
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	6852      	ldr	r2, [r2, #4]
 8002b06:	3a01      	subs	r2, #1
 8002b08:	0112      	lsls	r2, r2, #4
 8002b0a:	430a      	orrs	r2, r1
 8002b0c:	492d      	ldr	r1, [pc, #180]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	610b      	str	r3, [r1, #16]
 8002b12:	e02d      	b.n	8002b70 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	2b01      	cmp	r3, #1
 8002b18:	d115      	bne.n	8002b46 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b1a:	4b2a      	ldr	r3, [pc, #168]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002b1c:	691a      	ldr	r2, [r3, #16]
 8002b1e:	4b2b      	ldr	r3, [pc, #172]	@ (8002bcc <RCCEx_PLLSAI1_Config+0x1e0>)
 8002b20:	4013      	ands	r3, r2
 8002b22:	687a      	ldr	r2, [r7, #4]
 8002b24:	6892      	ldr	r2, [r2, #8]
 8002b26:	0211      	lsls	r1, r2, #8
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	6912      	ldr	r2, [r2, #16]
 8002b2c:	0852      	lsrs	r2, r2, #1
 8002b2e:	3a01      	subs	r2, #1
 8002b30:	0552      	lsls	r2, r2, #21
 8002b32:	4311      	orrs	r1, r2
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	6852      	ldr	r2, [r2, #4]
 8002b38:	3a01      	subs	r2, #1
 8002b3a:	0112      	lsls	r2, r2, #4
 8002b3c:	430a      	orrs	r2, r1
 8002b3e:	4921      	ldr	r1, [pc, #132]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002b40:	4313      	orrs	r3, r2
 8002b42:	610b      	str	r3, [r1, #16]
 8002b44:	e014      	b.n	8002b70 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b46:	4b1f      	ldr	r3, [pc, #124]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002b48:	691a      	ldr	r2, [r3, #16]
 8002b4a:	4b21      	ldr	r3, [pc, #132]	@ (8002bd0 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	687a      	ldr	r2, [r7, #4]
 8002b50:	6892      	ldr	r2, [r2, #8]
 8002b52:	0211      	lsls	r1, r2, #8
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	6952      	ldr	r2, [r2, #20]
 8002b58:	0852      	lsrs	r2, r2, #1
 8002b5a:	3a01      	subs	r2, #1
 8002b5c:	0652      	lsls	r2, r2, #25
 8002b5e:	4311      	orrs	r1, r2
 8002b60:	687a      	ldr	r2, [r7, #4]
 8002b62:	6852      	ldr	r2, [r2, #4]
 8002b64:	3a01      	subs	r2, #1
 8002b66:	0112      	lsls	r2, r2, #4
 8002b68:	430a      	orrs	r2, r1
 8002b6a:	4916      	ldr	r1, [pc, #88]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002b70:	4b14      	ldr	r3, [pc, #80]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a13      	ldr	r2, [pc, #76]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002b76:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002b7a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b7c:	f7fe f9ba 	bl	8000ef4 <HAL_GetTick>
 8002b80:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002b82:	e009      	b.n	8002b98 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002b84:	f7fe f9b6 	bl	8000ef4 <HAL_GetTick>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	1ad3      	subs	r3, r2, r3
 8002b8e:	2b02      	cmp	r3, #2
 8002b90:	d902      	bls.n	8002b98 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8002b92:	2303      	movs	r3, #3
 8002b94:	73fb      	strb	r3, [r7, #15]
          break;
 8002b96:	e005      	b.n	8002ba4 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002b98:	4b0a      	ldr	r3, [pc, #40]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d0ef      	beq.n	8002b84 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8002ba4:	7bfb      	ldrb	r3, [r7, #15]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d106      	bne.n	8002bb8 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002baa:	4b06      	ldr	r3, [pc, #24]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002bac:	691a      	ldr	r2, [r3, #16]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	699b      	ldr	r3, [r3, #24]
 8002bb2:	4904      	ldr	r1, [pc, #16]	@ (8002bc4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002bb4:	4313      	orrs	r3, r2
 8002bb6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002bb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bba:	4618      	mov	r0, r3
 8002bbc:	3710      	adds	r7, #16
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	40021000 	.word	0x40021000
 8002bc8:	07ff800f 	.word	0x07ff800f
 8002bcc:	ff9f800f 	.word	0xff9f800f
 8002bd0:	f9ff800f 	.word	0xf9ff800f

08002bd4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002bde:	2300      	movs	r3, #0
 8002be0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002be2:	4b72      	ldr	r3, [pc, #456]	@ (8002dac <RCCEx_PLLSAI2_Config+0x1d8>)
 8002be4:	68db      	ldr	r3, [r3, #12]
 8002be6:	f003 0303 	and.w	r3, r3, #3
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d00e      	beq.n	8002c0c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002bee:	4b6f      	ldr	r3, [pc, #444]	@ (8002dac <RCCEx_PLLSAI2_Config+0x1d8>)
 8002bf0:	68db      	ldr	r3, [r3, #12]
 8002bf2:	f003 0203 	and.w	r2, r3, #3
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d103      	bne.n	8002c06 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
       ||
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d142      	bne.n	8002c8c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	73fb      	strb	r3, [r7, #15]
 8002c0a:	e03f      	b.n	8002c8c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	2b03      	cmp	r3, #3
 8002c12:	d018      	beq.n	8002c46 <RCCEx_PLLSAI2_Config+0x72>
 8002c14:	2b03      	cmp	r3, #3
 8002c16:	d825      	bhi.n	8002c64 <RCCEx_PLLSAI2_Config+0x90>
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d002      	beq.n	8002c22 <RCCEx_PLLSAI2_Config+0x4e>
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	d009      	beq.n	8002c34 <RCCEx_PLLSAI2_Config+0x60>
 8002c20:	e020      	b.n	8002c64 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002c22:	4b62      	ldr	r3, [pc, #392]	@ (8002dac <RCCEx_PLLSAI2_Config+0x1d8>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0302 	and.w	r3, r3, #2
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d11d      	bne.n	8002c6a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c32:	e01a      	b.n	8002c6a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002c34:	4b5d      	ldr	r3, [pc, #372]	@ (8002dac <RCCEx_PLLSAI2_Config+0x1d8>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d116      	bne.n	8002c6e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c44:	e013      	b.n	8002c6e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002c46:	4b59      	ldr	r3, [pc, #356]	@ (8002dac <RCCEx_PLLSAI2_Config+0x1d8>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d10f      	bne.n	8002c72 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002c52:	4b56      	ldr	r3, [pc, #344]	@ (8002dac <RCCEx_PLLSAI2_Config+0x1d8>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d109      	bne.n	8002c72 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002c62:	e006      	b.n	8002c72 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	73fb      	strb	r3, [r7, #15]
      break;
 8002c68:	e004      	b.n	8002c74 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8002c6a:	bf00      	nop
 8002c6c:	e002      	b.n	8002c74 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8002c6e:	bf00      	nop
 8002c70:	e000      	b.n	8002c74 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8002c72:	bf00      	nop
    }

    if(status == HAL_OK)
 8002c74:	7bfb      	ldrb	r3, [r7, #15]
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d108      	bne.n	8002c8c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8002c7a:	4b4c      	ldr	r3, [pc, #304]	@ (8002dac <RCCEx_PLLSAI2_Config+0x1d8>)
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	f023 0203 	bic.w	r2, r3, #3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4949      	ldr	r1, [pc, #292]	@ (8002dac <RCCEx_PLLSAI2_Config+0x1d8>)
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8002c8c:	7bfb      	ldrb	r3, [r7, #15]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	f040 8086 	bne.w	8002da0 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002c94:	4b45      	ldr	r3, [pc, #276]	@ (8002dac <RCCEx_PLLSAI2_Config+0x1d8>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4a44      	ldr	r2, [pc, #272]	@ (8002dac <RCCEx_PLLSAI2_Config+0x1d8>)
 8002c9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c9e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ca0:	f7fe f928 	bl	8000ef4 <HAL_GetTick>
 8002ca4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002ca6:	e009      	b.n	8002cbc <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002ca8:	f7fe f924 	bl	8000ef4 <HAL_GetTick>
 8002cac:	4602      	mov	r2, r0
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	1ad3      	subs	r3, r2, r3
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d902      	bls.n	8002cbc <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8002cb6:	2303      	movs	r3, #3
 8002cb8:	73fb      	strb	r3, [r7, #15]
        break;
 8002cba:	e005      	b.n	8002cc8 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002cbc:	4b3b      	ldr	r3, [pc, #236]	@ (8002dac <RCCEx_PLLSAI2_Config+0x1d8>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d1ef      	bne.n	8002ca8 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8002cc8:	7bfb      	ldrb	r3, [r7, #15]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d168      	bne.n	8002da0 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d113      	bne.n	8002cfc <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002cd4:	4b35      	ldr	r3, [pc, #212]	@ (8002dac <RCCEx_PLLSAI2_Config+0x1d8>)
 8002cd6:	695a      	ldr	r2, [r3, #20]
 8002cd8:	4b35      	ldr	r3, [pc, #212]	@ (8002db0 <RCCEx_PLLSAI2_Config+0x1dc>)
 8002cda:	4013      	ands	r3, r2
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	6892      	ldr	r2, [r2, #8]
 8002ce0:	0211      	lsls	r1, r2, #8
 8002ce2:	687a      	ldr	r2, [r7, #4]
 8002ce4:	68d2      	ldr	r2, [r2, #12]
 8002ce6:	06d2      	lsls	r2, r2, #27
 8002ce8:	4311      	orrs	r1, r2
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	6852      	ldr	r2, [r2, #4]
 8002cee:	3a01      	subs	r2, #1
 8002cf0:	0112      	lsls	r2, r2, #4
 8002cf2:	430a      	orrs	r2, r1
 8002cf4:	492d      	ldr	r1, [pc, #180]	@ (8002dac <RCCEx_PLLSAI2_Config+0x1d8>)
 8002cf6:	4313      	orrs	r3, r2
 8002cf8:	614b      	str	r3, [r1, #20]
 8002cfa:	e02d      	b.n	8002d58 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8002cfc:	683b      	ldr	r3, [r7, #0]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d115      	bne.n	8002d2e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002d02:	4b2a      	ldr	r3, [pc, #168]	@ (8002dac <RCCEx_PLLSAI2_Config+0x1d8>)
 8002d04:	695a      	ldr	r2, [r3, #20]
 8002d06:	4b2b      	ldr	r3, [pc, #172]	@ (8002db4 <RCCEx_PLLSAI2_Config+0x1e0>)
 8002d08:	4013      	ands	r3, r2
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	6892      	ldr	r2, [r2, #8]
 8002d0e:	0211      	lsls	r1, r2, #8
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	6912      	ldr	r2, [r2, #16]
 8002d14:	0852      	lsrs	r2, r2, #1
 8002d16:	3a01      	subs	r2, #1
 8002d18:	0552      	lsls	r2, r2, #21
 8002d1a:	4311      	orrs	r1, r2
 8002d1c:	687a      	ldr	r2, [r7, #4]
 8002d1e:	6852      	ldr	r2, [r2, #4]
 8002d20:	3a01      	subs	r2, #1
 8002d22:	0112      	lsls	r2, r2, #4
 8002d24:	430a      	orrs	r2, r1
 8002d26:	4921      	ldr	r1, [pc, #132]	@ (8002dac <RCCEx_PLLSAI2_Config+0x1d8>)
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	614b      	str	r3, [r1, #20]
 8002d2c:	e014      	b.n	8002d58 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002d2e:	4b1f      	ldr	r3, [pc, #124]	@ (8002dac <RCCEx_PLLSAI2_Config+0x1d8>)
 8002d30:	695a      	ldr	r2, [r3, #20]
 8002d32:	4b21      	ldr	r3, [pc, #132]	@ (8002db8 <RCCEx_PLLSAI2_Config+0x1e4>)
 8002d34:	4013      	ands	r3, r2
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	6892      	ldr	r2, [r2, #8]
 8002d3a:	0211      	lsls	r1, r2, #8
 8002d3c:	687a      	ldr	r2, [r7, #4]
 8002d3e:	6952      	ldr	r2, [r2, #20]
 8002d40:	0852      	lsrs	r2, r2, #1
 8002d42:	3a01      	subs	r2, #1
 8002d44:	0652      	lsls	r2, r2, #25
 8002d46:	4311      	orrs	r1, r2
 8002d48:	687a      	ldr	r2, [r7, #4]
 8002d4a:	6852      	ldr	r2, [r2, #4]
 8002d4c:	3a01      	subs	r2, #1
 8002d4e:	0112      	lsls	r2, r2, #4
 8002d50:	430a      	orrs	r2, r1
 8002d52:	4916      	ldr	r1, [pc, #88]	@ (8002dac <RCCEx_PLLSAI2_Config+0x1d8>)
 8002d54:	4313      	orrs	r3, r2
 8002d56:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002d58:	4b14      	ldr	r3, [pc, #80]	@ (8002dac <RCCEx_PLLSAI2_Config+0x1d8>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a13      	ldr	r2, [pc, #76]	@ (8002dac <RCCEx_PLLSAI2_Config+0x1d8>)
 8002d5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d62:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d64:	f7fe f8c6 	bl	8000ef4 <HAL_GetTick>
 8002d68:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002d6a:	e009      	b.n	8002d80 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002d6c:	f7fe f8c2 	bl	8000ef4 <HAL_GetTick>
 8002d70:	4602      	mov	r2, r0
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d902      	bls.n	8002d80 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8002d7a:	2303      	movs	r3, #3
 8002d7c:	73fb      	strb	r3, [r7, #15]
          break;
 8002d7e:	e005      	b.n	8002d8c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002d80:	4b0a      	ldr	r3, [pc, #40]	@ (8002dac <RCCEx_PLLSAI2_Config+0x1d8>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d0ef      	beq.n	8002d6c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8002d8c:	7bfb      	ldrb	r3, [r7, #15]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d106      	bne.n	8002da0 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002d92:	4b06      	ldr	r3, [pc, #24]	@ (8002dac <RCCEx_PLLSAI2_Config+0x1d8>)
 8002d94:	695a      	ldr	r2, [r3, #20]
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	699b      	ldr	r3, [r3, #24]
 8002d9a:	4904      	ldr	r1, [pc, #16]	@ (8002dac <RCCEx_PLLSAI2_Config+0x1d8>)
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002da0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3710      	adds	r7, #16
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	40021000 	.word	0x40021000
 8002db0:	07ff800f 	.word	0x07ff800f
 8002db4:	ff9f800f 	.word	0xff9f800f
 8002db8:	f9ff800f 	.word	0xf9ff800f

08002dbc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	b082      	sub	sp, #8
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d101      	bne.n	8002dce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e049      	b.n	8002e62 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d106      	bne.n	8002de8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f7fd fe7e 	bl	8000ae4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2202      	movs	r2, #2
 8002dec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	3304      	adds	r3, #4
 8002df8:	4619      	mov	r1, r3
 8002dfa:	4610      	mov	r0, r2
 8002dfc:	f001 f830 	bl	8003e60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2201      	movs	r2, #1
 8002e04:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2201      	movs	r2, #1
 8002e24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2201      	movs	r2, #1
 8002e34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002e60:	2300      	movs	r3, #0
}
 8002e62:	4618      	mov	r0, r3
 8002e64:	3708      	adds	r7, #8
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}

08002e6a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002e6a:	b580      	push	{r7, lr}
 8002e6c:	b082      	sub	sp, #8
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d101      	bne.n	8002e7c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e049      	b.n	8002f10 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d106      	bne.n	8002e96 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f000 f841 	bl	8002f18 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2202      	movs	r2, #2
 8002e9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	3304      	adds	r3, #4
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	4610      	mov	r0, r2
 8002eaa:	f000 ffd9 	bl	8003e60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2201      	movs	r2, #1
 8002eba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2201      	movs	r2, #1
 8002eca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2201      	movs	r2, #1
 8002ed2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2201      	movs	r2, #1
 8002eda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2201      	movs	r2, #1
 8002f02:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2201      	movs	r2, #1
 8002f0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002f0e:	2300      	movs	r3, #0
}
 8002f10:	4618      	mov	r0, r3
 8002f12:	3708      	adds	r7, #8
 8002f14:	46bd      	mov	sp, r7
 8002f16:	bd80      	pop	{r7, pc}

08002f18 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002f20:	bf00      	nop
 8002f22:	370c      	adds	r7, #12
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr

08002f2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d109      	bne.n	8002f50 <HAL_TIM_PWM_Start+0x24>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	bf14      	ite	ne
 8002f48:	2301      	movne	r3, #1
 8002f4a:	2300      	moveq	r3, #0
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	e03c      	b.n	8002fca <HAL_TIM_PWM_Start+0x9e>
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	2b04      	cmp	r3, #4
 8002f54:	d109      	bne.n	8002f6a <HAL_TIM_PWM_Start+0x3e>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	bf14      	ite	ne
 8002f62:	2301      	movne	r3, #1
 8002f64:	2300      	moveq	r3, #0
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	e02f      	b.n	8002fca <HAL_TIM_PWM_Start+0x9e>
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	2b08      	cmp	r3, #8
 8002f6e:	d109      	bne.n	8002f84 <HAL_TIM_PWM_Start+0x58>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	bf14      	ite	ne
 8002f7c:	2301      	movne	r3, #1
 8002f7e:	2300      	moveq	r3, #0
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	e022      	b.n	8002fca <HAL_TIM_PWM_Start+0x9e>
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	2b0c      	cmp	r3, #12
 8002f88:	d109      	bne.n	8002f9e <HAL_TIM_PWM_Start+0x72>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	bf14      	ite	ne
 8002f96:	2301      	movne	r3, #1
 8002f98:	2300      	moveq	r3, #0
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	e015      	b.n	8002fca <HAL_TIM_PWM_Start+0x9e>
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	2b10      	cmp	r3, #16
 8002fa2:	d109      	bne.n	8002fb8 <HAL_TIM_PWM_Start+0x8c>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	bf14      	ite	ne
 8002fb0:	2301      	movne	r3, #1
 8002fb2:	2300      	moveq	r3, #0
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	e008      	b.n	8002fca <HAL_TIM_PWM_Start+0x9e>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	bf14      	ite	ne
 8002fc4:	2301      	movne	r3, #1
 8002fc6:	2300      	moveq	r3, #0
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d001      	beq.n	8002fd2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e09c      	b.n	800310c <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d104      	bne.n	8002fe2 <HAL_TIM_PWM_Start+0xb6>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2202      	movs	r2, #2
 8002fdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002fe0:	e023      	b.n	800302a <HAL_TIM_PWM_Start+0xfe>
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	2b04      	cmp	r3, #4
 8002fe6:	d104      	bne.n	8002ff2 <HAL_TIM_PWM_Start+0xc6>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2202      	movs	r2, #2
 8002fec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002ff0:	e01b      	b.n	800302a <HAL_TIM_PWM_Start+0xfe>
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	2b08      	cmp	r3, #8
 8002ff6:	d104      	bne.n	8003002 <HAL_TIM_PWM_Start+0xd6>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003000:	e013      	b.n	800302a <HAL_TIM_PWM_Start+0xfe>
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	2b0c      	cmp	r3, #12
 8003006:	d104      	bne.n	8003012 <HAL_TIM_PWM_Start+0xe6>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2202      	movs	r2, #2
 800300c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003010:	e00b      	b.n	800302a <HAL_TIM_PWM_Start+0xfe>
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	2b10      	cmp	r3, #16
 8003016:	d104      	bne.n	8003022 <HAL_TIM_PWM_Start+0xf6>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2202      	movs	r2, #2
 800301c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003020:	e003      	b.n	800302a <HAL_TIM_PWM_Start+0xfe>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2202      	movs	r2, #2
 8003026:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	2201      	movs	r2, #1
 8003030:	6839      	ldr	r1, [r7, #0]
 8003032:	4618      	mov	r0, r3
 8003034:	f001 fce2 	bl	80049fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a35      	ldr	r2, [pc, #212]	@ (8003114 <HAL_TIM_PWM_Start+0x1e8>)
 800303e:	4293      	cmp	r3, r2
 8003040:	d013      	beq.n	800306a <HAL_TIM_PWM_Start+0x13e>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a34      	ldr	r2, [pc, #208]	@ (8003118 <HAL_TIM_PWM_Start+0x1ec>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d00e      	beq.n	800306a <HAL_TIM_PWM_Start+0x13e>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	4a32      	ldr	r2, [pc, #200]	@ (800311c <HAL_TIM_PWM_Start+0x1f0>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d009      	beq.n	800306a <HAL_TIM_PWM_Start+0x13e>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a31      	ldr	r2, [pc, #196]	@ (8003120 <HAL_TIM_PWM_Start+0x1f4>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d004      	beq.n	800306a <HAL_TIM_PWM_Start+0x13e>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a2f      	ldr	r2, [pc, #188]	@ (8003124 <HAL_TIM_PWM_Start+0x1f8>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d101      	bne.n	800306e <HAL_TIM_PWM_Start+0x142>
 800306a:	2301      	movs	r3, #1
 800306c:	e000      	b.n	8003070 <HAL_TIM_PWM_Start+0x144>
 800306e:	2300      	movs	r3, #0
 8003070:	2b00      	cmp	r3, #0
 8003072:	d007      	beq.n	8003084 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003082:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a22      	ldr	r2, [pc, #136]	@ (8003114 <HAL_TIM_PWM_Start+0x1e8>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d01d      	beq.n	80030ca <HAL_TIM_PWM_Start+0x19e>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003096:	d018      	beq.n	80030ca <HAL_TIM_PWM_Start+0x19e>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	4a22      	ldr	r2, [pc, #136]	@ (8003128 <HAL_TIM_PWM_Start+0x1fc>)
 800309e:	4293      	cmp	r3, r2
 80030a0:	d013      	beq.n	80030ca <HAL_TIM_PWM_Start+0x19e>
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4a21      	ldr	r2, [pc, #132]	@ (800312c <HAL_TIM_PWM_Start+0x200>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d00e      	beq.n	80030ca <HAL_TIM_PWM_Start+0x19e>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a1f      	ldr	r2, [pc, #124]	@ (8003130 <HAL_TIM_PWM_Start+0x204>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d009      	beq.n	80030ca <HAL_TIM_PWM_Start+0x19e>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	4a17      	ldr	r2, [pc, #92]	@ (8003118 <HAL_TIM_PWM_Start+0x1ec>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d004      	beq.n	80030ca <HAL_TIM_PWM_Start+0x19e>
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a15      	ldr	r2, [pc, #84]	@ (800311c <HAL_TIM_PWM_Start+0x1f0>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d115      	bne.n	80030f6 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	689a      	ldr	r2, [r3, #8]
 80030d0:	4b18      	ldr	r3, [pc, #96]	@ (8003134 <HAL_TIM_PWM_Start+0x208>)
 80030d2:	4013      	ands	r3, r2
 80030d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2b06      	cmp	r3, #6
 80030da:	d015      	beq.n	8003108 <HAL_TIM_PWM_Start+0x1dc>
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80030e2:	d011      	beq.n	8003108 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f042 0201 	orr.w	r2, r2, #1
 80030f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030f4:	e008      	b.n	8003108 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f042 0201 	orr.w	r2, r2, #1
 8003104:	601a      	str	r2, [r3, #0]
 8003106:	e000      	b.n	800310a <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003108:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800310a:	2300      	movs	r3, #0
}
 800310c:	4618      	mov	r0, r3
 800310e:	3710      	adds	r7, #16
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}
 8003114:	40012c00 	.word	0x40012c00
 8003118:	40013400 	.word	0x40013400
 800311c:	40014000 	.word	0x40014000
 8003120:	40014400 	.word	0x40014400
 8003124:	40014800 	.word	0x40014800
 8003128:	40000400 	.word	0x40000400
 800312c:	40000800 	.word	0x40000800
 8003130:	40000c00 	.word	0x40000c00
 8003134:	00010007 	.word	0x00010007

08003138 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d101      	bne.n	800314a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e049      	b.n	80031de <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003150:	b2db      	uxtb	r3, r3
 8003152:	2b00      	cmp	r3, #0
 8003154:	d106      	bne.n	8003164 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f000 f841 	bl	80031e6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2202      	movs	r2, #2
 8003168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	3304      	adds	r3, #4
 8003174:	4619      	mov	r1, r3
 8003176:	4610      	mov	r0, r2
 8003178:	f000 fe72 	bl	8003e60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2201      	movs	r2, #1
 8003190:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2201      	movs	r2, #1
 80031a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2201      	movs	r2, #1
 80031b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2201      	movs	r2, #1
 80031b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2201      	movs	r2, #1
 80031c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2201      	movs	r2, #1
 80031c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	2201      	movs	r2, #1
 80031d0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80031dc:	2300      	movs	r3, #0
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3708      	adds	r7, #8
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80031e6:	b480      	push	{r7}
 80031e8:	b083      	sub	sp, #12
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80031ee:	bf00      	nop
 80031f0:	370c      	adds	r7, #12
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr
	...

080031fc <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d104      	bne.n	8003216 <HAL_TIM_IC_Start+0x1a>
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003212:	b2db      	uxtb	r3, r3
 8003214:	e023      	b.n	800325e <HAL_TIM_IC_Start+0x62>
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	2b04      	cmp	r3, #4
 800321a:	d104      	bne.n	8003226 <HAL_TIM_IC_Start+0x2a>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003222:	b2db      	uxtb	r3, r3
 8003224:	e01b      	b.n	800325e <HAL_TIM_IC_Start+0x62>
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	2b08      	cmp	r3, #8
 800322a:	d104      	bne.n	8003236 <HAL_TIM_IC_Start+0x3a>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003232:	b2db      	uxtb	r3, r3
 8003234:	e013      	b.n	800325e <HAL_TIM_IC_Start+0x62>
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	2b0c      	cmp	r3, #12
 800323a:	d104      	bne.n	8003246 <HAL_TIM_IC_Start+0x4a>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003242:	b2db      	uxtb	r3, r3
 8003244:	e00b      	b.n	800325e <HAL_TIM_IC_Start+0x62>
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	2b10      	cmp	r3, #16
 800324a:	d104      	bne.n	8003256 <HAL_TIM_IC_Start+0x5a>
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003252:	b2db      	uxtb	r3, r3
 8003254:	e003      	b.n	800325e <HAL_TIM_IC_Start+0x62>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800325c:	b2db      	uxtb	r3, r3
 800325e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d104      	bne.n	8003270 <HAL_TIM_IC_Start+0x74>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800326c:	b2db      	uxtb	r3, r3
 800326e:	e013      	b.n	8003298 <HAL_TIM_IC_Start+0x9c>
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	2b04      	cmp	r3, #4
 8003274:	d104      	bne.n	8003280 <HAL_TIM_IC_Start+0x84>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800327c:	b2db      	uxtb	r3, r3
 800327e:	e00b      	b.n	8003298 <HAL_TIM_IC_Start+0x9c>
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	2b08      	cmp	r3, #8
 8003284:	d104      	bne.n	8003290 <HAL_TIM_IC_Start+0x94>
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800328c:	b2db      	uxtb	r3, r3
 800328e:	e003      	b.n	8003298 <HAL_TIM_IC_Start+0x9c>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8003296:	b2db      	uxtb	r3, r3
 8003298:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800329a:	7bfb      	ldrb	r3, [r7, #15]
 800329c:	2b01      	cmp	r3, #1
 800329e:	d102      	bne.n	80032a6 <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80032a0:	7bbb      	ldrb	r3, [r7, #14]
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d001      	beq.n	80032aa <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 80032a6:	2301      	movs	r3, #1
 80032a8:	e092      	b.n	80033d0 <HAL_TIM_IC_Start+0x1d4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d104      	bne.n	80032ba <HAL_TIM_IC_Start+0xbe>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2202      	movs	r2, #2
 80032b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80032b8:	e023      	b.n	8003302 <HAL_TIM_IC_Start+0x106>
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	2b04      	cmp	r3, #4
 80032be:	d104      	bne.n	80032ca <HAL_TIM_IC_Start+0xce>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2202      	movs	r2, #2
 80032c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80032c8:	e01b      	b.n	8003302 <HAL_TIM_IC_Start+0x106>
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	2b08      	cmp	r3, #8
 80032ce:	d104      	bne.n	80032da <HAL_TIM_IC_Start+0xde>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2202      	movs	r2, #2
 80032d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80032d8:	e013      	b.n	8003302 <HAL_TIM_IC_Start+0x106>
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	2b0c      	cmp	r3, #12
 80032de:	d104      	bne.n	80032ea <HAL_TIM_IC_Start+0xee>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2202      	movs	r2, #2
 80032e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80032e8:	e00b      	b.n	8003302 <HAL_TIM_IC_Start+0x106>
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	2b10      	cmp	r3, #16
 80032ee:	d104      	bne.n	80032fa <HAL_TIM_IC_Start+0xfe>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2202      	movs	r2, #2
 80032f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80032f8:	e003      	b.n	8003302 <HAL_TIM_IC_Start+0x106>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2202      	movs	r2, #2
 80032fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d104      	bne.n	8003312 <HAL_TIM_IC_Start+0x116>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2202      	movs	r2, #2
 800330c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003310:	e013      	b.n	800333a <HAL_TIM_IC_Start+0x13e>
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	2b04      	cmp	r3, #4
 8003316:	d104      	bne.n	8003322 <HAL_TIM_IC_Start+0x126>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2202      	movs	r2, #2
 800331c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003320:	e00b      	b.n	800333a <HAL_TIM_IC_Start+0x13e>
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	2b08      	cmp	r3, #8
 8003326:	d104      	bne.n	8003332 <HAL_TIM_IC_Start+0x136>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2202      	movs	r2, #2
 800332c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003330:	e003      	b.n	800333a <HAL_TIM_IC_Start+0x13e>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2202      	movs	r2, #2
 8003336:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	2201      	movs	r2, #1
 8003340:	6839      	ldr	r1, [r7, #0]
 8003342:	4618      	mov	r0, r3
 8003344:	f001 fb5a 	bl	80049fc <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a22      	ldr	r2, [pc, #136]	@ (80033d8 <HAL_TIM_IC_Start+0x1dc>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d01d      	beq.n	800338e <HAL_TIM_IC_Start+0x192>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800335a:	d018      	beq.n	800338e <HAL_TIM_IC_Start+0x192>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a1e      	ldr	r2, [pc, #120]	@ (80033dc <HAL_TIM_IC_Start+0x1e0>)
 8003362:	4293      	cmp	r3, r2
 8003364:	d013      	beq.n	800338e <HAL_TIM_IC_Start+0x192>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a1d      	ldr	r2, [pc, #116]	@ (80033e0 <HAL_TIM_IC_Start+0x1e4>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d00e      	beq.n	800338e <HAL_TIM_IC_Start+0x192>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a1b      	ldr	r2, [pc, #108]	@ (80033e4 <HAL_TIM_IC_Start+0x1e8>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d009      	beq.n	800338e <HAL_TIM_IC_Start+0x192>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a1a      	ldr	r2, [pc, #104]	@ (80033e8 <HAL_TIM_IC_Start+0x1ec>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d004      	beq.n	800338e <HAL_TIM_IC_Start+0x192>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a18      	ldr	r2, [pc, #96]	@ (80033ec <HAL_TIM_IC_Start+0x1f0>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d115      	bne.n	80033ba <HAL_TIM_IC_Start+0x1be>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	689a      	ldr	r2, [r3, #8]
 8003394:	4b16      	ldr	r3, [pc, #88]	@ (80033f0 <HAL_TIM_IC_Start+0x1f4>)
 8003396:	4013      	ands	r3, r2
 8003398:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	2b06      	cmp	r3, #6
 800339e:	d015      	beq.n	80033cc <HAL_TIM_IC_Start+0x1d0>
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033a6:	d011      	beq.n	80033cc <HAL_TIM_IC_Start+0x1d0>
    {
      __HAL_TIM_ENABLE(htim);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f042 0201 	orr.w	r2, r2, #1
 80033b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033b8:	e008      	b.n	80033cc <HAL_TIM_IC_Start+0x1d0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f042 0201 	orr.w	r2, r2, #1
 80033c8:	601a      	str	r2, [r3, #0]
 80033ca:	e000      	b.n	80033ce <HAL_TIM_IC_Start+0x1d2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033cc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80033ce:	2300      	movs	r3, #0
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	3710      	adds	r7, #16
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	40012c00 	.word	0x40012c00
 80033dc:	40000400 	.word	0x40000400
 80033e0:	40000800 	.word	0x40000800
 80033e4:	40000c00 	.word	0x40000c00
 80033e8:	40013400 	.word	0x40013400
 80033ec:	40014000 	.word	0x40014000
 80033f0:	00010007 	.word	0x00010007

080033f4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	b084      	sub	sp, #16
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
 80033fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033fe:	2300      	movs	r3, #0
 8003400:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d104      	bne.n	8003412 <HAL_TIM_IC_Start_IT+0x1e>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800340e:	b2db      	uxtb	r3, r3
 8003410:	e023      	b.n	800345a <HAL_TIM_IC_Start_IT+0x66>
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	2b04      	cmp	r3, #4
 8003416:	d104      	bne.n	8003422 <HAL_TIM_IC_Start_IT+0x2e>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800341e:	b2db      	uxtb	r3, r3
 8003420:	e01b      	b.n	800345a <HAL_TIM_IC_Start_IT+0x66>
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	2b08      	cmp	r3, #8
 8003426:	d104      	bne.n	8003432 <HAL_TIM_IC_Start_IT+0x3e>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800342e:	b2db      	uxtb	r3, r3
 8003430:	e013      	b.n	800345a <HAL_TIM_IC_Start_IT+0x66>
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	2b0c      	cmp	r3, #12
 8003436:	d104      	bne.n	8003442 <HAL_TIM_IC_Start_IT+0x4e>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800343e:	b2db      	uxtb	r3, r3
 8003440:	e00b      	b.n	800345a <HAL_TIM_IC_Start_IT+0x66>
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	2b10      	cmp	r3, #16
 8003446:	d104      	bne.n	8003452 <HAL_TIM_IC_Start_IT+0x5e>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800344e:	b2db      	uxtb	r3, r3
 8003450:	e003      	b.n	800345a <HAL_TIM_IC_Start_IT+0x66>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003458:	b2db      	uxtb	r3, r3
 800345a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d104      	bne.n	800346c <HAL_TIM_IC_Start_IT+0x78>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003468:	b2db      	uxtb	r3, r3
 800346a:	e013      	b.n	8003494 <HAL_TIM_IC_Start_IT+0xa0>
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	2b04      	cmp	r3, #4
 8003470:	d104      	bne.n	800347c <HAL_TIM_IC_Start_IT+0x88>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003478:	b2db      	uxtb	r3, r3
 800347a:	e00b      	b.n	8003494 <HAL_TIM_IC_Start_IT+0xa0>
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	2b08      	cmp	r3, #8
 8003480:	d104      	bne.n	800348c <HAL_TIM_IC_Start_IT+0x98>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8003488:	b2db      	uxtb	r3, r3
 800348a:	e003      	b.n	8003494 <HAL_TIM_IC_Start_IT+0xa0>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8003492:	b2db      	uxtb	r3, r3
 8003494:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003496:	7bbb      	ldrb	r3, [r7, #14]
 8003498:	2b01      	cmp	r3, #1
 800349a:	d102      	bne.n	80034a2 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800349c:	7b7b      	ldrb	r3, [r7, #13]
 800349e:	2b01      	cmp	r3, #1
 80034a0:	d001      	beq.n	80034a6 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 80034a2:	2301      	movs	r3, #1
 80034a4:	e0dd      	b.n	8003662 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d104      	bne.n	80034b6 <HAL_TIM_IC_Start_IT+0xc2>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2202      	movs	r2, #2
 80034b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80034b4:	e023      	b.n	80034fe <HAL_TIM_IC_Start_IT+0x10a>
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	2b04      	cmp	r3, #4
 80034ba:	d104      	bne.n	80034c6 <HAL_TIM_IC_Start_IT+0xd2>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2202      	movs	r2, #2
 80034c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80034c4:	e01b      	b.n	80034fe <HAL_TIM_IC_Start_IT+0x10a>
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	2b08      	cmp	r3, #8
 80034ca:	d104      	bne.n	80034d6 <HAL_TIM_IC_Start_IT+0xe2>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2202      	movs	r2, #2
 80034d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80034d4:	e013      	b.n	80034fe <HAL_TIM_IC_Start_IT+0x10a>
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	2b0c      	cmp	r3, #12
 80034da:	d104      	bne.n	80034e6 <HAL_TIM_IC_Start_IT+0xf2>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2202      	movs	r2, #2
 80034e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80034e4:	e00b      	b.n	80034fe <HAL_TIM_IC_Start_IT+0x10a>
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	2b10      	cmp	r3, #16
 80034ea:	d104      	bne.n	80034f6 <HAL_TIM_IC_Start_IT+0x102>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2202      	movs	r2, #2
 80034f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80034f4:	e003      	b.n	80034fe <HAL_TIM_IC_Start_IT+0x10a>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2202      	movs	r2, #2
 80034fa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d104      	bne.n	800350e <HAL_TIM_IC_Start_IT+0x11a>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	2202      	movs	r2, #2
 8003508:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800350c:	e013      	b.n	8003536 <HAL_TIM_IC_Start_IT+0x142>
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	2b04      	cmp	r3, #4
 8003512:	d104      	bne.n	800351e <HAL_TIM_IC_Start_IT+0x12a>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2202      	movs	r2, #2
 8003518:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800351c:	e00b      	b.n	8003536 <HAL_TIM_IC_Start_IT+0x142>
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	2b08      	cmp	r3, #8
 8003522:	d104      	bne.n	800352e <HAL_TIM_IC_Start_IT+0x13a>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2202      	movs	r2, #2
 8003528:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800352c:	e003      	b.n	8003536 <HAL_TIM_IC_Start_IT+0x142>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2202      	movs	r2, #2
 8003532:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	2b0c      	cmp	r3, #12
 800353a:	d841      	bhi.n	80035c0 <HAL_TIM_IC_Start_IT+0x1cc>
 800353c:	a201      	add	r2, pc, #4	@ (adr r2, 8003544 <HAL_TIM_IC_Start_IT+0x150>)
 800353e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003542:	bf00      	nop
 8003544:	08003579 	.word	0x08003579
 8003548:	080035c1 	.word	0x080035c1
 800354c:	080035c1 	.word	0x080035c1
 8003550:	080035c1 	.word	0x080035c1
 8003554:	0800358b 	.word	0x0800358b
 8003558:	080035c1 	.word	0x080035c1
 800355c:	080035c1 	.word	0x080035c1
 8003560:	080035c1 	.word	0x080035c1
 8003564:	0800359d 	.word	0x0800359d
 8003568:	080035c1 	.word	0x080035c1
 800356c:	080035c1 	.word	0x080035c1
 8003570:	080035c1 	.word	0x080035c1
 8003574:	080035af 	.word	0x080035af
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	68da      	ldr	r2, [r3, #12]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f042 0202 	orr.w	r2, r2, #2
 8003586:	60da      	str	r2, [r3, #12]
      break;
 8003588:	e01d      	b.n	80035c6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	68da      	ldr	r2, [r3, #12]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f042 0204 	orr.w	r2, r2, #4
 8003598:	60da      	str	r2, [r3, #12]
      break;
 800359a:	e014      	b.n	80035c6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68da      	ldr	r2, [r3, #12]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f042 0208 	orr.w	r2, r2, #8
 80035aa:	60da      	str	r2, [r3, #12]
      break;
 80035ac:	e00b      	b.n	80035c6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	68da      	ldr	r2, [r3, #12]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f042 0210 	orr.w	r2, r2, #16
 80035bc:	60da      	str	r2, [r3, #12]
      break;
 80035be:	e002      	b.n	80035c6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	73fb      	strb	r3, [r7, #15]
      break;
 80035c4:	bf00      	nop
  }

  if (status == HAL_OK)
 80035c6:	7bfb      	ldrb	r3, [r7, #15]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d149      	bne.n	8003660 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	2201      	movs	r2, #1
 80035d2:	6839      	ldr	r1, [r7, #0]
 80035d4:	4618      	mov	r0, r3
 80035d6:	f001 fa11 	bl	80049fc <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a23      	ldr	r2, [pc, #140]	@ (800366c <HAL_TIM_IC_Start_IT+0x278>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d01d      	beq.n	8003620 <HAL_TIM_IC_Start_IT+0x22c>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035ec:	d018      	beq.n	8003620 <HAL_TIM_IC_Start_IT+0x22c>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	4a1f      	ldr	r2, [pc, #124]	@ (8003670 <HAL_TIM_IC_Start_IT+0x27c>)
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d013      	beq.n	8003620 <HAL_TIM_IC_Start_IT+0x22c>
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4a1d      	ldr	r2, [pc, #116]	@ (8003674 <HAL_TIM_IC_Start_IT+0x280>)
 80035fe:	4293      	cmp	r3, r2
 8003600:	d00e      	beq.n	8003620 <HAL_TIM_IC_Start_IT+0x22c>
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4a1c      	ldr	r2, [pc, #112]	@ (8003678 <HAL_TIM_IC_Start_IT+0x284>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d009      	beq.n	8003620 <HAL_TIM_IC_Start_IT+0x22c>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a1a      	ldr	r2, [pc, #104]	@ (800367c <HAL_TIM_IC_Start_IT+0x288>)
 8003612:	4293      	cmp	r3, r2
 8003614:	d004      	beq.n	8003620 <HAL_TIM_IC_Start_IT+0x22c>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a19      	ldr	r2, [pc, #100]	@ (8003680 <HAL_TIM_IC_Start_IT+0x28c>)
 800361c:	4293      	cmp	r3, r2
 800361e:	d115      	bne.n	800364c <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	689a      	ldr	r2, [r3, #8]
 8003626:	4b17      	ldr	r3, [pc, #92]	@ (8003684 <HAL_TIM_IC_Start_IT+0x290>)
 8003628:	4013      	ands	r3, r2
 800362a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	2b06      	cmp	r3, #6
 8003630:	d015      	beq.n	800365e <HAL_TIM_IC_Start_IT+0x26a>
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003638:	d011      	beq.n	800365e <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f042 0201 	orr.w	r2, r2, #1
 8003648:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800364a:	e008      	b.n	800365e <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f042 0201 	orr.w	r2, r2, #1
 800365a:	601a      	str	r2, [r3, #0]
 800365c:	e000      	b.n	8003660 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800365e:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8003660:	7bfb      	ldrb	r3, [r7, #15]
}
 8003662:	4618      	mov	r0, r3
 8003664:	3710      	adds	r7, #16
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop
 800366c:	40012c00 	.word	0x40012c00
 8003670:	40000400 	.word	0x40000400
 8003674:	40000800 	.word	0x40000800
 8003678:	40000c00 	.word	0x40000c00
 800367c:	40013400 	.word	0x40013400
 8003680:	40014000 	.word	0x40014000
 8003684:	00010007 	.word	0x00010007

08003688 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b084      	sub	sp, #16
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	68db      	ldr	r3, [r3, #12]
 8003696:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	691b      	ldr	r3, [r3, #16]
 800369e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	f003 0302 	and.w	r3, r3, #2
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d020      	beq.n	80036ec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	f003 0302 	and.w	r3, r3, #2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d01b      	beq.n	80036ec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f06f 0202 	mvn.w	r2, #2
 80036bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2201      	movs	r2, #1
 80036c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	699b      	ldr	r3, [r3, #24]
 80036ca:	f003 0303 	and.w	r3, r3, #3
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d003      	beq.n	80036da <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	f7fd f9b6 	bl	8000a44 <HAL_TIM_IC_CaptureCallback>
 80036d8:	e005      	b.n	80036e6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	f000 fba1 	bl	8003e22 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	f000 fba8 	bl	8003e36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2200      	movs	r2, #0
 80036ea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	f003 0304 	and.w	r3, r3, #4
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d020      	beq.n	8003738 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	f003 0304 	and.w	r3, r3, #4
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d01b      	beq.n	8003738 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f06f 0204 	mvn.w	r2, #4
 8003708:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2202      	movs	r2, #2
 800370e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	699b      	ldr	r3, [r3, #24]
 8003716:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800371a:	2b00      	cmp	r3, #0
 800371c:	d003      	beq.n	8003726 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800371e:	6878      	ldr	r0, [r7, #4]
 8003720:	f7fd f990 	bl	8000a44 <HAL_TIM_IC_CaptureCallback>
 8003724:	e005      	b.n	8003732 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003726:	6878      	ldr	r0, [r7, #4]
 8003728:	f000 fb7b 	bl	8003e22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800372c:	6878      	ldr	r0, [r7, #4]
 800372e:	f000 fb82 	bl	8003e36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2200      	movs	r2, #0
 8003736:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	f003 0308 	and.w	r3, r3, #8
 800373e:	2b00      	cmp	r3, #0
 8003740:	d020      	beq.n	8003784 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	f003 0308 	and.w	r3, r3, #8
 8003748:	2b00      	cmp	r3, #0
 800374a:	d01b      	beq.n	8003784 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f06f 0208 	mvn.w	r2, #8
 8003754:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2204      	movs	r2, #4
 800375a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	69db      	ldr	r3, [r3, #28]
 8003762:	f003 0303 	and.w	r3, r3, #3
 8003766:	2b00      	cmp	r3, #0
 8003768:	d003      	beq.n	8003772 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800376a:	6878      	ldr	r0, [r7, #4]
 800376c:	f7fd f96a 	bl	8000a44 <HAL_TIM_IC_CaptureCallback>
 8003770:	e005      	b.n	800377e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003772:	6878      	ldr	r0, [r7, #4]
 8003774:	f000 fb55 	bl	8003e22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f000 fb5c 	bl	8003e36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2200      	movs	r2, #0
 8003782:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	f003 0310 	and.w	r3, r3, #16
 800378a:	2b00      	cmp	r3, #0
 800378c:	d020      	beq.n	80037d0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	f003 0310 	and.w	r3, r3, #16
 8003794:	2b00      	cmp	r3, #0
 8003796:	d01b      	beq.n	80037d0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f06f 0210 	mvn.w	r2, #16
 80037a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2208      	movs	r2, #8
 80037a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	69db      	ldr	r3, [r3, #28]
 80037ae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d003      	beq.n	80037be <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f7fd f944 	bl	8000a44 <HAL_TIM_IC_CaptureCallback>
 80037bc:	e005      	b.n	80037ca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f000 fb2f 	bl	8003e22 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f000 fb36 	bl	8003e36 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	2200      	movs	r2, #0
 80037ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80037d0:	68bb      	ldr	r3, [r7, #8]
 80037d2:	f003 0301 	and.w	r3, r3, #1
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d00c      	beq.n	80037f4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	f003 0301 	and.w	r3, r3, #1
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d007      	beq.n	80037f4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f06f 0201 	mvn.w	r2, #1
 80037ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80037ee:	6878      	ldr	r0, [r7, #4]
 80037f0:	f000 fb0d 	bl	8003e0e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d104      	bne.n	8003808 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003804:	2b00      	cmp	r3, #0
 8003806:	d00c      	beq.n	8003822 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800380e:	2b00      	cmp	r3, #0
 8003810:	d007      	beq.n	8003822 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800381a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800381c:	6878      	ldr	r0, [r7, #4]
 800381e:	f001 f9a5 	bl	8004b6c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003828:	2b00      	cmp	r3, #0
 800382a:	d00c      	beq.n	8003846 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003832:	2b00      	cmp	r3, #0
 8003834:	d007      	beq.n	8003846 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800383e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f001 f99d 	bl	8004b80 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003846:	68bb      	ldr	r3, [r7, #8]
 8003848:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800384c:	2b00      	cmp	r3, #0
 800384e:	d00c      	beq.n	800386a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003856:	2b00      	cmp	r3, #0
 8003858:	d007      	beq.n	800386a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003862:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f000 faf0 	bl	8003e4a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	f003 0320 	and.w	r3, r3, #32
 8003870:	2b00      	cmp	r3, #0
 8003872:	d00c      	beq.n	800388e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f003 0320 	and.w	r3, r3, #32
 800387a:	2b00      	cmp	r3, #0
 800387c:	d007      	beq.n	800388e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f06f 0220 	mvn.w	r2, #32
 8003886:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003888:	6878      	ldr	r0, [r7, #4]
 800388a:	f001 f965 	bl	8004b58 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800388e:	bf00      	nop
 8003890:	3710      	adds	r7, #16
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}

08003896 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003896:	b580      	push	{r7, lr}
 8003898:	b086      	sub	sp, #24
 800389a:	af00      	add	r7, sp, #0
 800389c:	60f8      	str	r0, [r7, #12]
 800389e:	60b9      	str	r1, [r7, #8]
 80038a0:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038a2:	2300      	movs	r3, #0
 80038a4:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d101      	bne.n	80038b4 <HAL_TIM_IC_ConfigChannel+0x1e>
 80038b0:	2302      	movs	r3, #2
 80038b2:	e088      	b.n	80039c6 <HAL_TIM_IC_ConfigChannel+0x130>
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d11b      	bne.n	80038fa <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80038c6:	68bb      	ldr	r3, [r7, #8]
 80038c8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80038d2:	f000 fed5 	bl	8004680 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	699a      	ldr	r2, [r3, #24]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 020c 	bic.w	r2, r2, #12
 80038e4:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	6999      	ldr	r1, [r3, #24]
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	689a      	ldr	r2, [r3, #8]
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	430a      	orrs	r2, r1
 80038f6:	619a      	str	r2, [r3, #24]
 80038f8:	e060      	b.n	80039bc <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2b04      	cmp	r3, #4
 80038fe:	d11c      	bne.n	800393a <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8003910:	f000 ff53 	bl	80047ba <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	699a      	ldr	r2, [r3, #24]
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8003922:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	6999      	ldr	r1, [r3, #24]
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	021a      	lsls	r2, r3, #8
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	430a      	orrs	r2, r1
 8003936:	619a      	str	r2, [r3, #24]
 8003938:	e040      	b.n	80039bc <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2b08      	cmp	r3, #8
 800393e:	d11b      	bne.n	8003978 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003944:	68bb      	ldr	r3, [r7, #8]
 8003946:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8003950:	f000 ffa0 	bl	8004894 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	69da      	ldr	r2, [r3, #28]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f022 020c 	bic.w	r2, r2, #12
 8003962:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	69d9      	ldr	r1, [r3, #28]
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	689a      	ldr	r2, [r3, #8]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	430a      	orrs	r2, r1
 8003974:	61da      	str	r2, [r3, #28]
 8003976:	e021      	b.n	80039bc <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2b0c      	cmp	r3, #12
 800397c:	d11c      	bne.n	80039b8 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8003986:	68bb      	ldr	r3, [r7, #8]
 8003988:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800398a:	68bb      	ldr	r3, [r7, #8]
 800398c:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800398e:	f000 ffbd 	bl	800490c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	69da      	ldr	r2, [r3, #28]
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80039a0:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	69d9      	ldr	r1, [r3, #28]
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	021a      	lsls	r2, r3, #8
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	430a      	orrs	r2, r1
 80039b4:	61da      	str	r2, [r3, #28]
 80039b6:	e001      	b.n	80039bc <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80039b8:	2301      	movs	r3, #1
 80039ba:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2200      	movs	r2, #0
 80039c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80039c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	3718      	adds	r7, #24
 80039ca:	46bd      	mov	sp, r7
 80039cc:	bd80      	pop	{r7, pc}
	...

080039d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b086      	sub	sp, #24
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039dc:	2300      	movs	r3, #0
 80039de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d101      	bne.n	80039ee <HAL_TIM_PWM_ConfigChannel+0x1e>
 80039ea:	2302      	movs	r3, #2
 80039ec:	e0ff      	b.n	8003bee <HAL_TIM_PWM_ConfigChannel+0x21e>
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2201      	movs	r2, #1
 80039f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2b14      	cmp	r3, #20
 80039fa:	f200 80f0 	bhi.w	8003bde <HAL_TIM_PWM_ConfigChannel+0x20e>
 80039fe:	a201      	add	r2, pc, #4	@ (adr r2, 8003a04 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003a00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a04:	08003a59 	.word	0x08003a59
 8003a08:	08003bdf 	.word	0x08003bdf
 8003a0c:	08003bdf 	.word	0x08003bdf
 8003a10:	08003bdf 	.word	0x08003bdf
 8003a14:	08003a99 	.word	0x08003a99
 8003a18:	08003bdf 	.word	0x08003bdf
 8003a1c:	08003bdf 	.word	0x08003bdf
 8003a20:	08003bdf 	.word	0x08003bdf
 8003a24:	08003adb 	.word	0x08003adb
 8003a28:	08003bdf 	.word	0x08003bdf
 8003a2c:	08003bdf 	.word	0x08003bdf
 8003a30:	08003bdf 	.word	0x08003bdf
 8003a34:	08003b1b 	.word	0x08003b1b
 8003a38:	08003bdf 	.word	0x08003bdf
 8003a3c:	08003bdf 	.word	0x08003bdf
 8003a40:	08003bdf 	.word	0x08003bdf
 8003a44:	08003b5d 	.word	0x08003b5d
 8003a48:	08003bdf 	.word	0x08003bdf
 8003a4c:	08003bdf 	.word	0x08003bdf
 8003a50:	08003bdf 	.word	0x08003bdf
 8003a54:	08003b9d 	.word	0x08003b9d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	68b9      	ldr	r1, [r7, #8]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f000 faa4 	bl	8003fac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	699a      	ldr	r2, [r3, #24]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f042 0208 	orr.w	r2, r2, #8
 8003a72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	699a      	ldr	r2, [r3, #24]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f022 0204 	bic.w	r2, r2, #4
 8003a82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	6999      	ldr	r1, [r3, #24]
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	691a      	ldr	r2, [r3, #16]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	430a      	orrs	r2, r1
 8003a94:	619a      	str	r2, [r3, #24]
      break;
 8003a96:	e0a5      	b.n	8003be4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	68b9      	ldr	r1, [r7, #8]
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f000 fb14 	bl	80040cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	699a      	ldr	r2, [r3, #24]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ab2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	699a      	ldr	r2, [r3, #24]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ac2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	6999      	ldr	r1, [r3, #24]
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	691b      	ldr	r3, [r3, #16]
 8003ace:	021a      	lsls	r2, r3, #8
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	430a      	orrs	r2, r1
 8003ad6:	619a      	str	r2, [r3, #24]
      break;
 8003ad8:	e084      	b.n	8003be4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	68b9      	ldr	r1, [r7, #8]
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f000 fb7d 	bl	80041e0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	69da      	ldr	r2, [r3, #28]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f042 0208 	orr.w	r2, r2, #8
 8003af4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	69da      	ldr	r2, [r3, #28]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f022 0204 	bic.w	r2, r2, #4
 8003b04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	69d9      	ldr	r1, [r3, #28]
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	691a      	ldr	r2, [r3, #16]
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	430a      	orrs	r2, r1
 8003b16:	61da      	str	r2, [r3, #28]
      break;
 8003b18:	e064      	b.n	8003be4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	68b9      	ldr	r1, [r7, #8]
 8003b20:	4618      	mov	r0, r3
 8003b22:	f000 fbe5 	bl	80042f0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	69da      	ldr	r2, [r3, #28]
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	69da      	ldr	r2, [r3, #28]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	69d9      	ldr	r1, [r3, #28]
 8003b4c:	68bb      	ldr	r3, [r7, #8]
 8003b4e:	691b      	ldr	r3, [r3, #16]
 8003b50:	021a      	lsls	r2, r3, #8
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	430a      	orrs	r2, r1
 8003b58:	61da      	str	r2, [r3, #28]
      break;
 8003b5a:	e043      	b.n	8003be4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	68b9      	ldr	r1, [r7, #8]
 8003b62:	4618      	mov	r0, r3
 8003b64:	f000 fc2e 	bl	80043c4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f042 0208 	orr.w	r2, r2, #8
 8003b76:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f022 0204 	bic.w	r2, r2, #4
 8003b86:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003b8e:	68bb      	ldr	r3, [r7, #8]
 8003b90:	691a      	ldr	r2, [r3, #16]
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	430a      	orrs	r2, r1
 8003b98:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003b9a:	e023      	b.n	8003be4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	68b9      	ldr	r1, [r7, #8]
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	f000 fc72 	bl	800448c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003bb6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003bc6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003bce:	68bb      	ldr	r3, [r7, #8]
 8003bd0:	691b      	ldr	r3, [r3, #16]
 8003bd2:	021a      	lsls	r2, r3, #8
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	430a      	orrs	r2, r1
 8003bda:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003bdc:	e002      	b.n	8003be4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	75fb      	strb	r3, [r7, #23]
      break;
 8003be2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003bec:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3718      	adds	r7, #24
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop

08003bf8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c02:	2300      	movs	r3, #0
 8003c04:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	d101      	bne.n	8003c14 <HAL_TIM_ConfigClockSource+0x1c>
 8003c10:	2302      	movs	r3, #2
 8003c12:	e0b6      	b.n	8003d82 <HAL_TIM_ConfigClockSource+0x18a>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2202      	movs	r2, #2
 8003c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c32:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003c36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003c3e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	68ba      	ldr	r2, [r7, #8]
 8003c46:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c50:	d03e      	beq.n	8003cd0 <HAL_TIM_ConfigClockSource+0xd8>
 8003c52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c56:	f200 8087 	bhi.w	8003d68 <HAL_TIM_ConfigClockSource+0x170>
 8003c5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c5e:	f000 8086 	beq.w	8003d6e <HAL_TIM_ConfigClockSource+0x176>
 8003c62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c66:	d87f      	bhi.n	8003d68 <HAL_TIM_ConfigClockSource+0x170>
 8003c68:	2b70      	cmp	r3, #112	@ 0x70
 8003c6a:	d01a      	beq.n	8003ca2 <HAL_TIM_ConfigClockSource+0xaa>
 8003c6c:	2b70      	cmp	r3, #112	@ 0x70
 8003c6e:	d87b      	bhi.n	8003d68 <HAL_TIM_ConfigClockSource+0x170>
 8003c70:	2b60      	cmp	r3, #96	@ 0x60
 8003c72:	d050      	beq.n	8003d16 <HAL_TIM_ConfigClockSource+0x11e>
 8003c74:	2b60      	cmp	r3, #96	@ 0x60
 8003c76:	d877      	bhi.n	8003d68 <HAL_TIM_ConfigClockSource+0x170>
 8003c78:	2b50      	cmp	r3, #80	@ 0x50
 8003c7a:	d03c      	beq.n	8003cf6 <HAL_TIM_ConfigClockSource+0xfe>
 8003c7c:	2b50      	cmp	r3, #80	@ 0x50
 8003c7e:	d873      	bhi.n	8003d68 <HAL_TIM_ConfigClockSource+0x170>
 8003c80:	2b40      	cmp	r3, #64	@ 0x40
 8003c82:	d058      	beq.n	8003d36 <HAL_TIM_ConfigClockSource+0x13e>
 8003c84:	2b40      	cmp	r3, #64	@ 0x40
 8003c86:	d86f      	bhi.n	8003d68 <HAL_TIM_ConfigClockSource+0x170>
 8003c88:	2b30      	cmp	r3, #48	@ 0x30
 8003c8a:	d064      	beq.n	8003d56 <HAL_TIM_ConfigClockSource+0x15e>
 8003c8c:	2b30      	cmp	r3, #48	@ 0x30
 8003c8e:	d86b      	bhi.n	8003d68 <HAL_TIM_ConfigClockSource+0x170>
 8003c90:	2b20      	cmp	r3, #32
 8003c92:	d060      	beq.n	8003d56 <HAL_TIM_ConfigClockSource+0x15e>
 8003c94:	2b20      	cmp	r3, #32
 8003c96:	d867      	bhi.n	8003d68 <HAL_TIM_ConfigClockSource+0x170>
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d05c      	beq.n	8003d56 <HAL_TIM_ConfigClockSource+0x15e>
 8003c9c:	2b10      	cmp	r3, #16
 8003c9e:	d05a      	beq.n	8003d56 <HAL_TIM_ConfigClockSource+0x15e>
 8003ca0:	e062      	b.n	8003d68 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003cb2:	f000 fe83 	bl	80049bc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003cc4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	68ba      	ldr	r2, [r7, #8]
 8003ccc:	609a      	str	r2, [r3, #8]
      break;
 8003cce:	e04f      	b.n	8003d70 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003cd4:	683b      	ldr	r3, [r7, #0]
 8003cd6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003ce0:	f000 fe6c 	bl	80049bc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	689a      	ldr	r2, [r3, #8]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003cf2:	609a      	str	r2, [r3, #8]
      break;
 8003cf4:	e03c      	b.n	8003d70 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d02:	461a      	mov	r2, r3
 8003d04:	f000 fd2a 	bl	800475c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	2150      	movs	r1, #80	@ 0x50
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f000 fe39 	bl	8004986 <TIM_ITRx_SetConfig>
      break;
 8003d14:	e02c      	b.n	8003d70 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d22:	461a      	mov	r2, r3
 8003d24:	f000 fd86 	bl	8004834 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	2160      	movs	r1, #96	@ 0x60
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f000 fe29 	bl	8004986 <TIM_ITRx_SetConfig>
      break;
 8003d34:	e01c      	b.n	8003d70 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d3a:	683b      	ldr	r3, [r7, #0]
 8003d3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d42:	461a      	mov	r2, r3
 8003d44:	f000 fd0a 	bl	800475c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	2140      	movs	r1, #64	@ 0x40
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f000 fe19 	bl	8004986 <TIM_ITRx_SetConfig>
      break;
 8003d54:	e00c      	b.n	8003d70 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4619      	mov	r1, r3
 8003d60:	4610      	mov	r0, r2
 8003d62:	f000 fe10 	bl	8004986 <TIM_ITRx_SetConfig>
      break;
 8003d66:	e003      	b.n	8003d70 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	73fb      	strb	r3, [r7, #15]
      break;
 8003d6c:	e000      	b.n	8003d70 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003d6e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003d80:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3710      	adds	r7, #16
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}

08003d8a <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003d8a:	b580      	push	{r7, lr}
 8003d8c:	b082      	sub	sp, #8
 8003d8e:	af00      	add	r7, sp, #0
 8003d90:	6078      	str	r0, [r7, #4]
 8003d92:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d9a:	2b01      	cmp	r3, #1
 8003d9c:	d101      	bne.n	8003da2 <HAL_TIM_SlaveConfigSynchro+0x18>
 8003d9e:	2302      	movs	r3, #2
 8003da0:	e031      	b.n	8003e06 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2201      	movs	r2, #1
 8003da6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2202      	movs	r2, #2
 8003dae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8003db2:	6839      	ldr	r1, [r7, #0]
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	f000 fbcf 	bl	8004558 <TIM_SlaveTimer_SetConfig>
 8003dba:	4603      	mov	r3, r0
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d009      	beq.n	8003dd4 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e018      	b.n	8003e06 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	68da      	ldr	r2, [r3, #12]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003de2:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	68da      	ldr	r2, [r3, #12]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003df2:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2201      	movs	r2, #1
 8003df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003e04:	2300      	movs	r3, #0
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	3708      	adds	r7, #8
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}

08003e0e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e0e:	b480      	push	{r7}
 8003e10:	b083      	sub	sp, #12
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003e16:	bf00      	nop
 8003e18:	370c      	adds	r7, #12
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr

08003e22 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e22:	b480      	push	{r7}
 8003e24:	b083      	sub	sp, #12
 8003e26:	af00      	add	r7, sp, #0
 8003e28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e2a:	bf00      	nop
 8003e2c:	370c      	adds	r7, #12
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr

08003e36 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e36:	b480      	push	{r7}
 8003e38:	b083      	sub	sp, #12
 8003e3a:	af00      	add	r7, sp, #0
 8003e3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e3e:	bf00      	nop
 8003e40:	370c      	adds	r7, #12
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr

08003e4a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e4a:	b480      	push	{r7}
 8003e4c:	b083      	sub	sp, #12
 8003e4e:	af00      	add	r7, sp, #0
 8003e50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e52:	bf00      	nop
 8003e54:	370c      	adds	r7, #12
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr
	...

08003e60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b085      	sub	sp, #20
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
 8003e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	4a46      	ldr	r2, [pc, #280]	@ (8003f8c <TIM_Base_SetConfig+0x12c>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d013      	beq.n	8003ea0 <TIM_Base_SetConfig+0x40>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e7e:	d00f      	beq.n	8003ea0 <TIM_Base_SetConfig+0x40>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	4a43      	ldr	r2, [pc, #268]	@ (8003f90 <TIM_Base_SetConfig+0x130>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d00b      	beq.n	8003ea0 <TIM_Base_SetConfig+0x40>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	4a42      	ldr	r2, [pc, #264]	@ (8003f94 <TIM_Base_SetConfig+0x134>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d007      	beq.n	8003ea0 <TIM_Base_SetConfig+0x40>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	4a41      	ldr	r2, [pc, #260]	@ (8003f98 <TIM_Base_SetConfig+0x138>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d003      	beq.n	8003ea0 <TIM_Base_SetConfig+0x40>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	4a40      	ldr	r2, [pc, #256]	@ (8003f9c <TIM_Base_SetConfig+0x13c>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d108      	bne.n	8003eb2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ea6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	685b      	ldr	r3, [r3, #4]
 8003eac:	68fa      	ldr	r2, [r7, #12]
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	4a35      	ldr	r2, [pc, #212]	@ (8003f8c <TIM_Base_SetConfig+0x12c>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d01f      	beq.n	8003efa <TIM_Base_SetConfig+0x9a>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ec0:	d01b      	beq.n	8003efa <TIM_Base_SetConfig+0x9a>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	4a32      	ldr	r2, [pc, #200]	@ (8003f90 <TIM_Base_SetConfig+0x130>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d017      	beq.n	8003efa <TIM_Base_SetConfig+0x9a>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	4a31      	ldr	r2, [pc, #196]	@ (8003f94 <TIM_Base_SetConfig+0x134>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d013      	beq.n	8003efa <TIM_Base_SetConfig+0x9a>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	4a30      	ldr	r2, [pc, #192]	@ (8003f98 <TIM_Base_SetConfig+0x138>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d00f      	beq.n	8003efa <TIM_Base_SetConfig+0x9a>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4a2f      	ldr	r2, [pc, #188]	@ (8003f9c <TIM_Base_SetConfig+0x13c>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d00b      	beq.n	8003efa <TIM_Base_SetConfig+0x9a>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a2e      	ldr	r2, [pc, #184]	@ (8003fa0 <TIM_Base_SetConfig+0x140>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d007      	beq.n	8003efa <TIM_Base_SetConfig+0x9a>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a2d      	ldr	r2, [pc, #180]	@ (8003fa4 <TIM_Base_SetConfig+0x144>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d003      	beq.n	8003efa <TIM_Base_SetConfig+0x9a>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a2c      	ldr	r2, [pc, #176]	@ (8003fa8 <TIM_Base_SetConfig+0x148>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d108      	bne.n	8003f0c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f00:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	68fa      	ldr	r2, [r7, #12]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	695b      	ldr	r3, [r3, #20]
 8003f16:	4313      	orrs	r3, r2
 8003f18:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	68fa      	ldr	r2, [r7, #12]
 8003f1e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	689a      	ldr	r2, [r3, #8]
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	4a16      	ldr	r2, [pc, #88]	@ (8003f8c <TIM_Base_SetConfig+0x12c>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d00f      	beq.n	8003f58 <TIM_Base_SetConfig+0xf8>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a18      	ldr	r2, [pc, #96]	@ (8003f9c <TIM_Base_SetConfig+0x13c>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d00b      	beq.n	8003f58 <TIM_Base_SetConfig+0xf8>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	4a17      	ldr	r2, [pc, #92]	@ (8003fa0 <TIM_Base_SetConfig+0x140>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d007      	beq.n	8003f58 <TIM_Base_SetConfig+0xf8>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a16      	ldr	r2, [pc, #88]	@ (8003fa4 <TIM_Base_SetConfig+0x144>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d003      	beq.n	8003f58 <TIM_Base_SetConfig+0xf8>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a15      	ldr	r2, [pc, #84]	@ (8003fa8 <TIM_Base_SetConfig+0x148>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d103      	bne.n	8003f60 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	691a      	ldr	r2, [r3, #16]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	691b      	ldr	r3, [r3, #16]
 8003f6a:	f003 0301 	and.w	r3, r3, #1
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d105      	bne.n	8003f7e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	691b      	ldr	r3, [r3, #16]
 8003f76:	f023 0201 	bic.w	r2, r3, #1
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	611a      	str	r2, [r3, #16]
  }
}
 8003f7e:	bf00      	nop
 8003f80:	3714      	adds	r7, #20
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr
 8003f8a:	bf00      	nop
 8003f8c:	40012c00 	.word	0x40012c00
 8003f90:	40000400 	.word	0x40000400
 8003f94:	40000800 	.word	0x40000800
 8003f98:	40000c00 	.word	0x40000c00
 8003f9c:	40013400 	.word	0x40013400
 8003fa0:	40014000 	.word	0x40014000
 8003fa4:	40014400 	.word	0x40014400
 8003fa8:	40014800 	.word	0x40014800

08003fac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b087      	sub	sp, #28
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6a1b      	ldr	r3, [r3, #32]
 8003fba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6a1b      	ldr	r3, [r3, #32]
 8003fc0:	f023 0201 	bic.w	r2, r3, #1
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	699b      	ldr	r3, [r3, #24]
 8003fd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f023 0303 	bic.w	r3, r3, #3
 8003fe6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	68fa      	ldr	r2, [r7, #12]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	f023 0302 	bic.w	r3, r3, #2
 8003ff8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	697a      	ldr	r2, [r7, #20]
 8004000:	4313      	orrs	r3, r2
 8004002:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	4a2c      	ldr	r2, [pc, #176]	@ (80040b8 <TIM_OC1_SetConfig+0x10c>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d00f      	beq.n	800402c <TIM_OC1_SetConfig+0x80>
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	4a2b      	ldr	r2, [pc, #172]	@ (80040bc <TIM_OC1_SetConfig+0x110>)
 8004010:	4293      	cmp	r3, r2
 8004012:	d00b      	beq.n	800402c <TIM_OC1_SetConfig+0x80>
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4a2a      	ldr	r2, [pc, #168]	@ (80040c0 <TIM_OC1_SetConfig+0x114>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d007      	beq.n	800402c <TIM_OC1_SetConfig+0x80>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	4a29      	ldr	r2, [pc, #164]	@ (80040c4 <TIM_OC1_SetConfig+0x118>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d003      	beq.n	800402c <TIM_OC1_SetConfig+0x80>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a28      	ldr	r2, [pc, #160]	@ (80040c8 <TIM_OC1_SetConfig+0x11c>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d10c      	bne.n	8004046 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	f023 0308 	bic.w	r3, r3, #8
 8004032:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	68db      	ldr	r3, [r3, #12]
 8004038:	697a      	ldr	r2, [r7, #20]
 800403a:	4313      	orrs	r3, r2
 800403c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	f023 0304 	bic.w	r3, r3, #4
 8004044:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4a1b      	ldr	r2, [pc, #108]	@ (80040b8 <TIM_OC1_SetConfig+0x10c>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d00f      	beq.n	800406e <TIM_OC1_SetConfig+0xc2>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	4a1a      	ldr	r2, [pc, #104]	@ (80040bc <TIM_OC1_SetConfig+0x110>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d00b      	beq.n	800406e <TIM_OC1_SetConfig+0xc2>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4a19      	ldr	r2, [pc, #100]	@ (80040c0 <TIM_OC1_SetConfig+0x114>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d007      	beq.n	800406e <TIM_OC1_SetConfig+0xc2>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a18      	ldr	r2, [pc, #96]	@ (80040c4 <TIM_OC1_SetConfig+0x118>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d003      	beq.n	800406e <TIM_OC1_SetConfig+0xc2>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	4a17      	ldr	r2, [pc, #92]	@ (80040c8 <TIM_OC1_SetConfig+0x11c>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d111      	bne.n	8004092 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004074:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800407c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	693a      	ldr	r2, [r7, #16]
 8004084:	4313      	orrs	r3, r2
 8004086:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	699b      	ldr	r3, [r3, #24]
 800408c:	693a      	ldr	r2, [r7, #16]
 800408e:	4313      	orrs	r3, r2
 8004090:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	693a      	ldr	r2, [r7, #16]
 8004096:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	68fa      	ldr	r2, [r7, #12]
 800409c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	685a      	ldr	r2, [r3, #4]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	697a      	ldr	r2, [r7, #20]
 80040aa:	621a      	str	r2, [r3, #32]
}
 80040ac:	bf00      	nop
 80040ae:	371c      	adds	r7, #28
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr
 80040b8:	40012c00 	.word	0x40012c00
 80040bc:	40013400 	.word	0x40013400
 80040c0:	40014000 	.word	0x40014000
 80040c4:	40014400 	.word	0x40014400
 80040c8:	40014800 	.word	0x40014800

080040cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b087      	sub	sp, #28
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
 80040d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a1b      	ldr	r3, [r3, #32]
 80040da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a1b      	ldr	r3, [r3, #32]
 80040e0:	f023 0210 	bic.w	r2, r3, #16
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	699b      	ldr	r3, [r3, #24]
 80040f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80040fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004106:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	021b      	lsls	r3, r3, #8
 800410e:	68fa      	ldr	r2, [r7, #12]
 8004110:	4313      	orrs	r3, r2
 8004112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	f023 0320 	bic.w	r3, r3, #32
 800411a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	011b      	lsls	r3, r3, #4
 8004122:	697a      	ldr	r2, [r7, #20]
 8004124:	4313      	orrs	r3, r2
 8004126:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	4a28      	ldr	r2, [pc, #160]	@ (80041cc <TIM_OC2_SetConfig+0x100>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d003      	beq.n	8004138 <TIM_OC2_SetConfig+0x6c>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	4a27      	ldr	r2, [pc, #156]	@ (80041d0 <TIM_OC2_SetConfig+0x104>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d10d      	bne.n	8004154 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800413e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	68db      	ldr	r3, [r3, #12]
 8004144:	011b      	lsls	r3, r3, #4
 8004146:	697a      	ldr	r2, [r7, #20]
 8004148:	4313      	orrs	r3, r2
 800414a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004152:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	4a1d      	ldr	r2, [pc, #116]	@ (80041cc <TIM_OC2_SetConfig+0x100>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d00f      	beq.n	800417c <TIM_OC2_SetConfig+0xb0>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	4a1c      	ldr	r2, [pc, #112]	@ (80041d0 <TIM_OC2_SetConfig+0x104>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d00b      	beq.n	800417c <TIM_OC2_SetConfig+0xb0>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	4a1b      	ldr	r2, [pc, #108]	@ (80041d4 <TIM_OC2_SetConfig+0x108>)
 8004168:	4293      	cmp	r3, r2
 800416a:	d007      	beq.n	800417c <TIM_OC2_SetConfig+0xb0>
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	4a1a      	ldr	r2, [pc, #104]	@ (80041d8 <TIM_OC2_SetConfig+0x10c>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d003      	beq.n	800417c <TIM_OC2_SetConfig+0xb0>
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	4a19      	ldr	r2, [pc, #100]	@ (80041dc <TIM_OC2_SetConfig+0x110>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d113      	bne.n	80041a4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004182:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800418a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	695b      	ldr	r3, [r3, #20]
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	693a      	ldr	r2, [r7, #16]
 8004194:	4313      	orrs	r3, r2
 8004196:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	699b      	ldr	r3, [r3, #24]
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	693a      	ldr	r2, [r7, #16]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	693a      	ldr	r2, [r7, #16]
 80041a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	68fa      	ldr	r2, [r7, #12]
 80041ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	685a      	ldr	r2, [r3, #4]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	697a      	ldr	r2, [r7, #20]
 80041bc:	621a      	str	r2, [r3, #32]
}
 80041be:	bf00      	nop
 80041c0:	371c      	adds	r7, #28
 80041c2:	46bd      	mov	sp, r7
 80041c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c8:	4770      	bx	lr
 80041ca:	bf00      	nop
 80041cc:	40012c00 	.word	0x40012c00
 80041d0:	40013400 	.word	0x40013400
 80041d4:	40014000 	.word	0x40014000
 80041d8:	40014400 	.word	0x40014400
 80041dc:	40014800 	.word	0x40014800

080041e0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b087      	sub	sp, #28
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a1b      	ldr	r3, [r3, #32]
 80041ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6a1b      	ldr	r3, [r3, #32]
 80041f4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	69db      	ldr	r3, [r3, #28]
 8004206:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800420e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004212:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f023 0303 	bic.w	r3, r3, #3
 800421a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	68fa      	ldr	r2, [r7, #12]
 8004222:	4313      	orrs	r3, r2
 8004224:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800422c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	689b      	ldr	r3, [r3, #8]
 8004232:	021b      	lsls	r3, r3, #8
 8004234:	697a      	ldr	r2, [r7, #20]
 8004236:	4313      	orrs	r3, r2
 8004238:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a27      	ldr	r2, [pc, #156]	@ (80042dc <TIM_OC3_SetConfig+0xfc>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d003      	beq.n	800424a <TIM_OC3_SetConfig+0x6a>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a26      	ldr	r2, [pc, #152]	@ (80042e0 <TIM_OC3_SetConfig+0x100>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d10d      	bne.n	8004266 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004250:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	68db      	ldr	r3, [r3, #12]
 8004256:	021b      	lsls	r3, r3, #8
 8004258:	697a      	ldr	r2, [r7, #20]
 800425a:	4313      	orrs	r3, r2
 800425c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800425e:	697b      	ldr	r3, [r7, #20]
 8004260:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004264:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	4a1c      	ldr	r2, [pc, #112]	@ (80042dc <TIM_OC3_SetConfig+0xfc>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d00f      	beq.n	800428e <TIM_OC3_SetConfig+0xae>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	4a1b      	ldr	r2, [pc, #108]	@ (80042e0 <TIM_OC3_SetConfig+0x100>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d00b      	beq.n	800428e <TIM_OC3_SetConfig+0xae>
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	4a1a      	ldr	r2, [pc, #104]	@ (80042e4 <TIM_OC3_SetConfig+0x104>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d007      	beq.n	800428e <TIM_OC3_SetConfig+0xae>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	4a19      	ldr	r2, [pc, #100]	@ (80042e8 <TIM_OC3_SetConfig+0x108>)
 8004282:	4293      	cmp	r3, r2
 8004284:	d003      	beq.n	800428e <TIM_OC3_SetConfig+0xae>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	4a18      	ldr	r2, [pc, #96]	@ (80042ec <TIM_OC3_SetConfig+0x10c>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d113      	bne.n	80042b6 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004294:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800429c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	011b      	lsls	r3, r3, #4
 80042a4:	693a      	ldr	r2, [r7, #16]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	699b      	ldr	r3, [r3, #24]
 80042ae:	011b      	lsls	r3, r3, #4
 80042b0:	693a      	ldr	r2, [r7, #16]
 80042b2:	4313      	orrs	r3, r2
 80042b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	693a      	ldr	r2, [r7, #16]
 80042ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	68fa      	ldr	r2, [r7, #12]
 80042c0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	685a      	ldr	r2, [r3, #4]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	697a      	ldr	r2, [r7, #20]
 80042ce:	621a      	str	r2, [r3, #32]
}
 80042d0:	bf00      	nop
 80042d2:	371c      	adds	r7, #28
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr
 80042dc:	40012c00 	.word	0x40012c00
 80042e0:	40013400 	.word	0x40013400
 80042e4:	40014000 	.word	0x40014000
 80042e8:	40014400 	.word	0x40014400
 80042ec:	40014800 	.word	0x40014800

080042f0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80042f0:	b480      	push	{r7}
 80042f2:	b087      	sub	sp, #28
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]
 80042f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6a1b      	ldr	r3, [r3, #32]
 80042fe:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6a1b      	ldr	r3, [r3, #32]
 8004304:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	685b      	ldr	r3, [r3, #4]
 8004310:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	69db      	ldr	r3, [r3, #28]
 8004316:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800431e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004322:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800432a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	021b      	lsls	r3, r3, #8
 8004332:	68fa      	ldr	r2, [r7, #12]
 8004334:	4313      	orrs	r3, r2
 8004336:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800433e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	031b      	lsls	r3, r3, #12
 8004346:	693a      	ldr	r2, [r7, #16]
 8004348:	4313      	orrs	r3, r2
 800434a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	4a18      	ldr	r2, [pc, #96]	@ (80043b0 <TIM_OC4_SetConfig+0xc0>)
 8004350:	4293      	cmp	r3, r2
 8004352:	d00f      	beq.n	8004374 <TIM_OC4_SetConfig+0x84>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	4a17      	ldr	r2, [pc, #92]	@ (80043b4 <TIM_OC4_SetConfig+0xc4>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d00b      	beq.n	8004374 <TIM_OC4_SetConfig+0x84>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	4a16      	ldr	r2, [pc, #88]	@ (80043b8 <TIM_OC4_SetConfig+0xc8>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d007      	beq.n	8004374 <TIM_OC4_SetConfig+0x84>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	4a15      	ldr	r2, [pc, #84]	@ (80043bc <TIM_OC4_SetConfig+0xcc>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d003      	beq.n	8004374 <TIM_OC4_SetConfig+0x84>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	4a14      	ldr	r2, [pc, #80]	@ (80043c0 <TIM_OC4_SetConfig+0xd0>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d109      	bne.n	8004388 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800437a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	695b      	ldr	r3, [r3, #20]
 8004380:	019b      	lsls	r3, r3, #6
 8004382:	697a      	ldr	r2, [r7, #20]
 8004384:	4313      	orrs	r3, r2
 8004386:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	697a      	ldr	r2, [r7, #20]
 800438c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	68fa      	ldr	r2, [r7, #12]
 8004392:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	685a      	ldr	r2, [r3, #4]
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	693a      	ldr	r2, [r7, #16]
 80043a0:	621a      	str	r2, [r3, #32]
}
 80043a2:	bf00      	nop
 80043a4:	371c      	adds	r7, #28
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr
 80043ae:	bf00      	nop
 80043b0:	40012c00 	.word	0x40012c00
 80043b4:	40013400 	.word	0x40013400
 80043b8:	40014000 	.word	0x40014000
 80043bc:	40014400 	.word	0x40014400
 80043c0:	40014800 	.word	0x40014800

080043c4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b087      	sub	sp, #28
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 80043cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6a1b      	ldr	r3, [r3, #32]
 80043d2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6a1b      	ldr	r3, [r3, #32]
 80043d8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	685b      	ldr	r3, [r3, #4]
 80043e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	68fa      	ldr	r2, [r7, #12]
 80043fe:	4313      	orrs	r3, r2
 8004400:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004408:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	689b      	ldr	r3, [r3, #8]
 800440e:	041b      	lsls	r3, r3, #16
 8004410:	693a      	ldr	r2, [r7, #16]
 8004412:	4313      	orrs	r3, r2
 8004414:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	4a17      	ldr	r2, [pc, #92]	@ (8004478 <TIM_OC5_SetConfig+0xb4>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d00f      	beq.n	800443e <TIM_OC5_SetConfig+0x7a>
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	4a16      	ldr	r2, [pc, #88]	@ (800447c <TIM_OC5_SetConfig+0xb8>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d00b      	beq.n	800443e <TIM_OC5_SetConfig+0x7a>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	4a15      	ldr	r2, [pc, #84]	@ (8004480 <TIM_OC5_SetConfig+0xbc>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d007      	beq.n	800443e <TIM_OC5_SetConfig+0x7a>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	4a14      	ldr	r2, [pc, #80]	@ (8004484 <TIM_OC5_SetConfig+0xc0>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d003      	beq.n	800443e <TIM_OC5_SetConfig+0x7a>
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	4a13      	ldr	r2, [pc, #76]	@ (8004488 <TIM_OC5_SetConfig+0xc4>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d109      	bne.n	8004452 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004444:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	695b      	ldr	r3, [r3, #20]
 800444a:	021b      	lsls	r3, r3, #8
 800444c:	697a      	ldr	r2, [r7, #20]
 800444e:	4313      	orrs	r3, r2
 8004450:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	697a      	ldr	r2, [r7, #20]
 8004456:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	68fa      	ldr	r2, [r7, #12]
 800445c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	685a      	ldr	r2, [r3, #4]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	693a      	ldr	r2, [r7, #16]
 800446a:	621a      	str	r2, [r3, #32]
}
 800446c:	bf00      	nop
 800446e:	371c      	adds	r7, #28
 8004470:	46bd      	mov	sp, r7
 8004472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004476:	4770      	bx	lr
 8004478:	40012c00 	.word	0x40012c00
 800447c:	40013400 	.word	0x40013400
 8004480:	40014000 	.word	0x40014000
 8004484:	40014400 	.word	0x40014400
 8004488:	40014800 	.word	0x40014800

0800448c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800448c:	b480      	push	{r7}
 800448e:	b087      	sub	sp, #28
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a1b      	ldr	r3, [r3, #32]
 800449a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6a1b      	ldr	r3, [r3, #32]
 80044a0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80044ba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	021b      	lsls	r3, r3, #8
 80044c6:	68fa      	ldr	r2, [r7, #12]
 80044c8:	4313      	orrs	r3, r2
 80044ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80044d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	689b      	ldr	r3, [r3, #8]
 80044d8:	051b      	lsls	r3, r3, #20
 80044da:	693a      	ldr	r2, [r7, #16]
 80044dc:	4313      	orrs	r3, r2
 80044de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	4a18      	ldr	r2, [pc, #96]	@ (8004544 <TIM_OC6_SetConfig+0xb8>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d00f      	beq.n	8004508 <TIM_OC6_SetConfig+0x7c>
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	4a17      	ldr	r2, [pc, #92]	@ (8004548 <TIM_OC6_SetConfig+0xbc>)
 80044ec:	4293      	cmp	r3, r2
 80044ee:	d00b      	beq.n	8004508 <TIM_OC6_SetConfig+0x7c>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	4a16      	ldr	r2, [pc, #88]	@ (800454c <TIM_OC6_SetConfig+0xc0>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d007      	beq.n	8004508 <TIM_OC6_SetConfig+0x7c>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	4a15      	ldr	r2, [pc, #84]	@ (8004550 <TIM_OC6_SetConfig+0xc4>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d003      	beq.n	8004508 <TIM_OC6_SetConfig+0x7c>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	4a14      	ldr	r2, [pc, #80]	@ (8004554 <TIM_OC6_SetConfig+0xc8>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d109      	bne.n	800451c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800450e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	695b      	ldr	r3, [r3, #20]
 8004514:	029b      	lsls	r3, r3, #10
 8004516:	697a      	ldr	r2, [r7, #20]
 8004518:	4313      	orrs	r3, r2
 800451a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	697a      	ldr	r2, [r7, #20]
 8004520:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	68fa      	ldr	r2, [r7, #12]
 8004526:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	685a      	ldr	r2, [r3, #4]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	693a      	ldr	r2, [r7, #16]
 8004534:	621a      	str	r2, [r3, #32]
}
 8004536:	bf00      	nop
 8004538:	371c      	adds	r7, #28
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr
 8004542:	bf00      	nop
 8004544:	40012c00 	.word	0x40012c00
 8004548:	40013400 	.word	0x40013400
 800454c:	40014000 	.word	0x40014000
 8004550:	40014400 	.word	0x40014400
 8004554:	40014800 	.word	0x40014800

08004558 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b086      	sub	sp, #24
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004562:	2300      	movs	r3, #0
 8004564:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800456e:	693b      	ldr	r3, [r7, #16]
 8004570:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004574:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	693a      	ldr	r2, [r7, #16]
 800457c:	4313      	orrs	r3, r2
 800457e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004586:	f023 0307 	bic.w	r3, r3, #7
 800458a:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	693a      	ldr	r2, [r7, #16]
 8004592:	4313      	orrs	r3, r2
 8004594:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	693a      	ldr	r2, [r7, #16]
 800459c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	2b70      	cmp	r3, #112	@ 0x70
 80045a4:	d01a      	beq.n	80045dc <TIM_SlaveTimer_SetConfig+0x84>
 80045a6:	2b70      	cmp	r3, #112	@ 0x70
 80045a8:	d860      	bhi.n	800466c <TIM_SlaveTimer_SetConfig+0x114>
 80045aa:	2b60      	cmp	r3, #96	@ 0x60
 80045ac:	d054      	beq.n	8004658 <TIM_SlaveTimer_SetConfig+0x100>
 80045ae:	2b60      	cmp	r3, #96	@ 0x60
 80045b0:	d85c      	bhi.n	800466c <TIM_SlaveTimer_SetConfig+0x114>
 80045b2:	2b50      	cmp	r3, #80	@ 0x50
 80045b4:	d046      	beq.n	8004644 <TIM_SlaveTimer_SetConfig+0xec>
 80045b6:	2b50      	cmp	r3, #80	@ 0x50
 80045b8:	d858      	bhi.n	800466c <TIM_SlaveTimer_SetConfig+0x114>
 80045ba:	2b40      	cmp	r3, #64	@ 0x40
 80045bc:	d019      	beq.n	80045f2 <TIM_SlaveTimer_SetConfig+0x9a>
 80045be:	2b40      	cmp	r3, #64	@ 0x40
 80045c0:	d854      	bhi.n	800466c <TIM_SlaveTimer_SetConfig+0x114>
 80045c2:	2b30      	cmp	r3, #48	@ 0x30
 80045c4:	d055      	beq.n	8004672 <TIM_SlaveTimer_SetConfig+0x11a>
 80045c6:	2b30      	cmp	r3, #48	@ 0x30
 80045c8:	d850      	bhi.n	800466c <TIM_SlaveTimer_SetConfig+0x114>
 80045ca:	2b20      	cmp	r3, #32
 80045cc:	d051      	beq.n	8004672 <TIM_SlaveTimer_SetConfig+0x11a>
 80045ce:	2b20      	cmp	r3, #32
 80045d0:	d84c      	bhi.n	800466c <TIM_SlaveTimer_SetConfig+0x114>
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d04d      	beq.n	8004672 <TIM_SlaveTimer_SetConfig+0x11a>
 80045d6:	2b10      	cmp	r3, #16
 80045d8:	d04b      	beq.n	8004672 <TIM_SlaveTimer_SetConfig+0x11a>
 80045da:	e047      	b.n	800466c <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80045ec:	f000 f9e6 	bl	80049bc <TIM_ETR_SetConfig>
      break;
 80045f0:	e040      	b.n	8004674 <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	2b05      	cmp	r3, #5
 80045f8:	d101      	bne.n	80045fe <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e03b      	b.n	8004676 <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	6a1b      	ldr	r3, [r3, #32]
 8004604:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	6a1a      	ldr	r2, [r3, #32]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f022 0201 	bic.w	r2, r2, #1
 8004614:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	699b      	ldr	r3, [r3, #24]
 800461c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004624:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	691b      	ldr	r3, [r3, #16]
 800462a:	011b      	lsls	r3, r3, #4
 800462c:	68ba      	ldr	r2, [r7, #8]
 800462e:	4313      	orrs	r3, r2
 8004630:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	68ba      	ldr	r2, [r7, #8]
 8004638:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	68fa      	ldr	r2, [r7, #12]
 8004640:	621a      	str	r2, [r3, #32]
      break;
 8004642:	e017      	b.n	8004674 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004650:	461a      	mov	r2, r3
 8004652:	f000 f883 	bl	800475c <TIM_TI1_ConfigInputStage>
      break;
 8004656:	e00d      	b.n	8004674 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004664:	461a      	mov	r2, r3
 8004666:	f000 f8e5 	bl	8004834 <TIM_TI2_ConfigInputStage>
      break;
 800466a:	e003      	b.n	8004674 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	75fb      	strb	r3, [r7, #23]
      break;
 8004670:	e000      	b.n	8004674 <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 8004672:	bf00      	nop
  }

  return status;
 8004674:	7dfb      	ldrb	r3, [r7, #23]
}
 8004676:	4618      	mov	r0, r3
 8004678:	3718      	adds	r7, #24
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
	...

08004680 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004680:	b480      	push	{r7}
 8004682:	b087      	sub	sp, #28
 8004684:	af00      	add	r7, sp, #0
 8004686:	60f8      	str	r0, [r7, #12]
 8004688:	60b9      	str	r1, [r7, #8]
 800468a:	607a      	str	r2, [r7, #4]
 800468c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	6a1b      	ldr	r3, [r3, #32]
 8004692:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	6a1b      	ldr	r3, [r3, #32]
 8004698:	f023 0201 	bic.w	r2, r3, #1
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	699b      	ldr	r3, [r3, #24]
 80046a4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	4a26      	ldr	r2, [pc, #152]	@ (8004744 <TIM_TI1_SetConfig+0xc4>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d017      	beq.n	80046de <TIM_TI1_SetConfig+0x5e>
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046b4:	d013      	beq.n	80046de <TIM_TI1_SetConfig+0x5e>
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	4a23      	ldr	r2, [pc, #140]	@ (8004748 <TIM_TI1_SetConfig+0xc8>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d00f      	beq.n	80046de <TIM_TI1_SetConfig+0x5e>
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	4a22      	ldr	r2, [pc, #136]	@ (800474c <TIM_TI1_SetConfig+0xcc>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d00b      	beq.n	80046de <TIM_TI1_SetConfig+0x5e>
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	4a21      	ldr	r2, [pc, #132]	@ (8004750 <TIM_TI1_SetConfig+0xd0>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d007      	beq.n	80046de <TIM_TI1_SetConfig+0x5e>
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	4a20      	ldr	r2, [pc, #128]	@ (8004754 <TIM_TI1_SetConfig+0xd4>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d003      	beq.n	80046de <TIM_TI1_SetConfig+0x5e>
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	4a1f      	ldr	r2, [pc, #124]	@ (8004758 <TIM_TI1_SetConfig+0xd8>)
 80046da:	4293      	cmp	r3, r2
 80046dc:	d101      	bne.n	80046e2 <TIM_TI1_SetConfig+0x62>
 80046de:	2301      	movs	r3, #1
 80046e0:	e000      	b.n	80046e4 <TIM_TI1_SetConfig+0x64>
 80046e2:	2300      	movs	r3, #0
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d008      	beq.n	80046fa <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	f023 0303 	bic.w	r3, r3, #3
 80046ee:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80046f0:	697a      	ldr	r2, [r7, #20]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	617b      	str	r3, [r7, #20]
 80046f8:	e003      	b.n	8004702 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	f043 0301 	orr.w	r3, r3, #1
 8004700:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004708:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	011b      	lsls	r3, r3, #4
 800470e:	b2db      	uxtb	r3, r3
 8004710:	697a      	ldr	r2, [r7, #20]
 8004712:	4313      	orrs	r3, r2
 8004714:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	f023 030a 	bic.w	r3, r3, #10
 800471c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	f003 030a 	and.w	r3, r3, #10
 8004724:	693a      	ldr	r2, [r7, #16]
 8004726:	4313      	orrs	r3, r2
 8004728:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	697a      	ldr	r2, [r7, #20]
 800472e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	693a      	ldr	r2, [r7, #16]
 8004734:	621a      	str	r2, [r3, #32]
}
 8004736:	bf00      	nop
 8004738:	371c      	adds	r7, #28
 800473a:	46bd      	mov	sp, r7
 800473c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004740:	4770      	bx	lr
 8004742:	bf00      	nop
 8004744:	40012c00 	.word	0x40012c00
 8004748:	40000400 	.word	0x40000400
 800474c:	40000800 	.word	0x40000800
 8004750:	40000c00 	.word	0x40000c00
 8004754:	40013400 	.word	0x40013400
 8004758:	40014000 	.word	0x40014000

0800475c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800475c:	b480      	push	{r7}
 800475e:	b087      	sub	sp, #28
 8004760:	af00      	add	r7, sp, #0
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	60b9      	str	r1, [r7, #8]
 8004766:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6a1b      	ldr	r3, [r3, #32]
 800476c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	6a1b      	ldr	r3, [r3, #32]
 8004772:	f023 0201 	bic.w	r2, r3, #1
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004786:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	011b      	lsls	r3, r3, #4
 800478c:	693a      	ldr	r2, [r7, #16]
 800478e:	4313      	orrs	r3, r2
 8004790:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	f023 030a 	bic.w	r3, r3, #10
 8004798:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800479a:	697a      	ldr	r2, [r7, #20]
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	4313      	orrs	r3, r2
 80047a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	693a      	ldr	r2, [r7, #16]
 80047a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	697a      	ldr	r2, [r7, #20]
 80047ac:	621a      	str	r2, [r3, #32]
}
 80047ae:	bf00      	nop
 80047b0:	371c      	adds	r7, #28
 80047b2:	46bd      	mov	sp, r7
 80047b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b8:	4770      	bx	lr

080047ba <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80047ba:	b480      	push	{r7}
 80047bc:	b087      	sub	sp, #28
 80047be:	af00      	add	r7, sp, #0
 80047c0:	60f8      	str	r0, [r7, #12]
 80047c2:	60b9      	str	r1, [r7, #8]
 80047c4:	607a      	str	r2, [r7, #4]
 80047c6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6a1b      	ldr	r3, [r3, #32]
 80047cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	6a1b      	ldr	r3, [r3, #32]
 80047d2:	f023 0210 	bic.w	r2, r3, #16
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	699b      	ldr	r3, [r3, #24]
 80047de:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	021b      	lsls	r3, r3, #8
 80047ec:	693a      	ldr	r2, [r7, #16]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80047f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	031b      	lsls	r3, r3, #12
 80047fe:	b29b      	uxth	r3, r3
 8004800:	693a      	ldr	r2, [r7, #16]
 8004802:	4313      	orrs	r3, r2
 8004804:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800480c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	011b      	lsls	r3, r3, #4
 8004812:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004816:	697a      	ldr	r2, [r7, #20]
 8004818:	4313      	orrs	r3, r2
 800481a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	693a      	ldr	r2, [r7, #16]
 8004820:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	697a      	ldr	r2, [r7, #20]
 8004826:	621a      	str	r2, [r3, #32]
}
 8004828:	bf00      	nop
 800482a:	371c      	adds	r7, #28
 800482c:	46bd      	mov	sp, r7
 800482e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004832:	4770      	bx	lr

08004834 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004834:	b480      	push	{r7}
 8004836:	b087      	sub	sp, #28
 8004838:	af00      	add	r7, sp, #0
 800483a:	60f8      	str	r0, [r7, #12]
 800483c:	60b9      	str	r1, [r7, #8]
 800483e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	6a1b      	ldr	r3, [r3, #32]
 8004844:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	6a1b      	ldr	r3, [r3, #32]
 800484a:	f023 0210 	bic.w	r2, r3, #16
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	699b      	ldr	r3, [r3, #24]
 8004856:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800485e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	031b      	lsls	r3, r3, #12
 8004864:	693a      	ldr	r2, [r7, #16]
 8004866:	4313      	orrs	r3, r2
 8004868:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004870:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	011b      	lsls	r3, r3, #4
 8004876:	697a      	ldr	r2, [r7, #20]
 8004878:	4313      	orrs	r3, r2
 800487a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	697a      	ldr	r2, [r7, #20]
 8004886:	621a      	str	r2, [r3, #32]
}
 8004888:	bf00      	nop
 800488a:	371c      	adds	r7, #28
 800488c:	46bd      	mov	sp, r7
 800488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004892:	4770      	bx	lr

08004894 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004894:	b480      	push	{r7}
 8004896:	b087      	sub	sp, #28
 8004898:	af00      	add	r7, sp, #0
 800489a:	60f8      	str	r0, [r7, #12]
 800489c:	60b9      	str	r1, [r7, #8]
 800489e:	607a      	str	r2, [r7, #4]
 80048a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	6a1b      	ldr	r3, [r3, #32]
 80048a6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6a1b      	ldr	r3, [r3, #32]
 80048ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	69db      	ldr	r3, [r3, #28]
 80048b8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80048ba:	693b      	ldr	r3, [r7, #16]
 80048bc:	f023 0303 	bic.w	r3, r3, #3
 80048c0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80048c2:	693a      	ldr	r2, [r7, #16]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80048d0:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	011b      	lsls	r3, r3, #4
 80048d6:	b2db      	uxtb	r3, r3
 80048d8:	693a      	ldr	r2, [r7, #16]
 80048da:	4313      	orrs	r3, r2
 80048dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80048e4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	021b      	lsls	r3, r3, #8
 80048ea:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80048ee:	697a      	ldr	r2, [r7, #20]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	693a      	ldr	r2, [r7, #16]
 80048f8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	697a      	ldr	r2, [r7, #20]
 80048fe:	621a      	str	r2, [r3, #32]
}
 8004900:	bf00      	nop
 8004902:	371c      	adds	r7, #28
 8004904:	46bd      	mov	sp, r7
 8004906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490a:	4770      	bx	lr

0800490c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800490c:	b480      	push	{r7}
 800490e:	b087      	sub	sp, #28
 8004910:	af00      	add	r7, sp, #0
 8004912:	60f8      	str	r0, [r7, #12]
 8004914:	60b9      	str	r1, [r7, #8]
 8004916:	607a      	str	r2, [r7, #4]
 8004918:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6a1b      	ldr	r3, [r3, #32]
 800491e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6a1b      	ldr	r3, [r3, #32]
 8004924:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	69db      	ldr	r3, [r3, #28]
 8004930:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004938:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	021b      	lsls	r3, r3, #8
 800493e:	693a      	ldr	r2, [r7, #16]
 8004940:	4313      	orrs	r3, r2
 8004942:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800494a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	031b      	lsls	r3, r3, #12
 8004950:	b29b      	uxth	r3, r3
 8004952:	693a      	ldr	r2, [r7, #16]
 8004954:	4313      	orrs	r3, r2
 8004956:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800495e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	031b      	lsls	r3, r3, #12
 8004964:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8004968:	697a      	ldr	r2, [r7, #20]
 800496a:	4313      	orrs	r3, r2
 800496c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	693a      	ldr	r2, [r7, #16]
 8004972:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	697a      	ldr	r2, [r7, #20]
 8004978:	621a      	str	r2, [r3, #32]
}
 800497a:	bf00      	nop
 800497c:	371c      	adds	r7, #28
 800497e:	46bd      	mov	sp, r7
 8004980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004984:	4770      	bx	lr

08004986 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004986:	b480      	push	{r7}
 8004988:	b085      	sub	sp, #20
 800498a:	af00      	add	r7, sp, #0
 800498c:	6078      	str	r0, [r7, #4]
 800498e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800499c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800499e:	683a      	ldr	r2, [r7, #0]
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	4313      	orrs	r3, r2
 80049a4:	f043 0307 	orr.w	r3, r3, #7
 80049a8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	68fa      	ldr	r2, [r7, #12]
 80049ae:	609a      	str	r2, [r3, #8]
}
 80049b0:	bf00      	nop
 80049b2:	3714      	adds	r7, #20
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr

080049bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80049bc:	b480      	push	{r7}
 80049be:	b087      	sub	sp, #28
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	60f8      	str	r0, [r7, #12]
 80049c4:	60b9      	str	r1, [r7, #8]
 80049c6:	607a      	str	r2, [r7, #4]
 80049c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80049d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	021a      	lsls	r2, r3, #8
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	431a      	orrs	r2, r3
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	4313      	orrs	r3, r2
 80049e4:	697a      	ldr	r2, [r7, #20]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	697a      	ldr	r2, [r7, #20]
 80049ee:	609a      	str	r2, [r3, #8]
}
 80049f0:	bf00      	nop
 80049f2:	371c      	adds	r7, #28
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b087      	sub	sp, #28
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	60f8      	str	r0, [r7, #12]
 8004a04:	60b9      	str	r1, [r7, #8]
 8004a06:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	f003 031f 	and.w	r3, r3, #31
 8004a0e:	2201      	movs	r2, #1
 8004a10:	fa02 f303 	lsl.w	r3, r2, r3
 8004a14:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6a1a      	ldr	r2, [r3, #32]
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	43db      	mvns	r3, r3
 8004a1e:	401a      	ands	r2, r3
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	6a1a      	ldr	r2, [r3, #32]
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	f003 031f 	and.w	r3, r3, #31
 8004a2e:	6879      	ldr	r1, [r7, #4]
 8004a30:	fa01 f303 	lsl.w	r3, r1, r3
 8004a34:	431a      	orrs	r2, r3
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	621a      	str	r2, [r3, #32]
}
 8004a3a:	bf00      	nop
 8004a3c:	371c      	adds	r7, #28
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a44:	4770      	bx	lr
	...

08004a48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b085      	sub	sp, #20
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d101      	bne.n	8004a60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a5c:	2302      	movs	r3, #2
 8004a5e:	e068      	b.n	8004b32 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2201      	movs	r2, #1
 8004a64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2202      	movs	r2, #2
 8004a6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	685b      	ldr	r3, [r3, #4]
 8004a76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a2e      	ldr	r2, [pc, #184]	@ (8004b40 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d004      	beq.n	8004a94 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a2d      	ldr	r2, [pc, #180]	@ (8004b44 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d108      	bne.n	8004aa6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004a9a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	685b      	ldr	r3, [r3, #4]
 8004aa0:	68fa      	ldr	r2, [r7, #12]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004aac:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	68fa      	ldr	r2, [r7, #12]
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	68fa      	ldr	r2, [r7, #12]
 8004abe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a1e      	ldr	r2, [pc, #120]	@ (8004b40 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d01d      	beq.n	8004b06 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ad2:	d018      	beq.n	8004b06 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a1b      	ldr	r2, [pc, #108]	@ (8004b48 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d013      	beq.n	8004b06 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	4a1a      	ldr	r2, [pc, #104]	@ (8004b4c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d00e      	beq.n	8004b06 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a18      	ldr	r2, [pc, #96]	@ (8004b50 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d009      	beq.n	8004b06 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a13      	ldr	r2, [pc, #76]	@ (8004b44 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d004      	beq.n	8004b06 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a14      	ldr	r2, [pc, #80]	@ (8004b54 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d10c      	bne.n	8004b20 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004b0c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	68ba      	ldr	r2, [r7, #8]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	68ba      	ldr	r2, [r7, #8]
 8004b1e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2201      	movs	r2, #1
 8004b24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004b30:	2300      	movs	r3, #0
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3714      	adds	r7, #20
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr
 8004b3e:	bf00      	nop
 8004b40:	40012c00 	.word	0x40012c00
 8004b44:	40013400 	.word	0x40013400
 8004b48:	40000400 	.word	0x40000400
 8004b4c:	40000800 	.word	0x40000800
 8004b50:	40000c00 	.word	0x40000c00
 8004b54:	40014000 	.word	0x40014000

08004b58 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b58:	b480      	push	{r7}
 8004b5a:	b083      	sub	sp, #12
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b60:	bf00      	nop
 8004b62:	370c      	adds	r7, #12
 8004b64:	46bd      	mov	sp, r7
 8004b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6a:	4770      	bx	lr

08004b6c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b74:	bf00      	nop
 8004b76:	370c      	adds	r7, #12
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr

08004b80 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004b80:	b480      	push	{r7}
 8004b82:	b083      	sub	sp, #12
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004b88:	bf00      	nop
 8004b8a:	370c      	adds	r7, #12
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b92:	4770      	bx	lr

08004b94 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b082      	sub	sp, #8
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d101      	bne.n	8004ba6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	e042      	b.n	8004c2c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d106      	bne.n	8004bbe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004bb8:	6878      	ldr	r0, [r7, #4]
 8004bba:	f7fc f829 	bl	8000c10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2224      	movs	r2, #36	@ 0x24
 8004bc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f022 0201 	bic.w	r2, r2, #1
 8004bd4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d002      	beq.n	8004be4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f000 fbb2 	bl	8005348 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	f000 f8b3 	bl	8004d50 <UART_SetConfig>
 8004bea:	4603      	mov	r3, r0
 8004bec:	2b01      	cmp	r3, #1
 8004bee:	d101      	bne.n	8004bf4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e01b      	b.n	8004c2c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	685a      	ldr	r2, [r3, #4]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004c02:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	689a      	ldr	r2, [r3, #8]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004c12:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f042 0201 	orr.w	r2, r2, #1
 8004c22:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f000 fc31 	bl	800548c <UART_CheckIdleState>
 8004c2a:	4603      	mov	r3, r0
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3708      	adds	r7, #8
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}

08004c34 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b08a      	sub	sp, #40	@ 0x28
 8004c38:	af02      	add	r7, sp, #8
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	603b      	str	r3, [r7, #0]
 8004c40:	4613      	mov	r3, r2
 8004c42:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c4a:	2b20      	cmp	r3, #32
 8004c4c:	d17b      	bne.n	8004d46 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d002      	beq.n	8004c5a <HAL_UART_Transmit+0x26>
 8004c54:	88fb      	ldrh	r3, [r7, #6]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d101      	bne.n	8004c5e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	e074      	b.n	8004d48 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2200      	movs	r2, #0
 8004c62:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2221      	movs	r2, #33	@ 0x21
 8004c6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c6e:	f7fc f941 	bl	8000ef4 <HAL_GetTick>
 8004c72:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	88fa      	ldrh	r2, [r7, #6]
 8004c78:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	88fa      	ldrh	r2, [r7, #6]
 8004c80:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c8c:	d108      	bne.n	8004ca0 <HAL_UART_Transmit+0x6c>
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	691b      	ldr	r3, [r3, #16]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d104      	bne.n	8004ca0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004c96:	2300      	movs	r3, #0
 8004c98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	61bb      	str	r3, [r7, #24]
 8004c9e:	e003      	b.n	8004ca8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004ca0:	68bb      	ldr	r3, [r7, #8]
 8004ca2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004ca8:	e030      	b.n	8004d0c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	9300      	str	r3, [sp, #0]
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	2180      	movs	r1, #128	@ 0x80
 8004cb4:	68f8      	ldr	r0, [r7, #12]
 8004cb6:	f000 fc93 	bl	80055e0 <UART_WaitOnFlagUntilTimeout>
 8004cba:	4603      	mov	r3, r0
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d005      	beq.n	8004ccc <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	2220      	movs	r2, #32
 8004cc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	e03d      	b.n	8004d48 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004ccc:	69fb      	ldr	r3, [r7, #28]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d10b      	bne.n	8004cea <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004cd2:	69bb      	ldr	r3, [r7, #24]
 8004cd4:	881a      	ldrh	r2, [r3, #0]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cde:	b292      	uxth	r2, r2
 8004ce0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004ce2:	69bb      	ldr	r3, [r7, #24]
 8004ce4:	3302      	adds	r3, #2
 8004ce6:	61bb      	str	r3, [r7, #24]
 8004ce8:	e007      	b.n	8004cfa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004cea:	69fb      	ldr	r3, [r7, #28]
 8004cec:	781a      	ldrb	r2, [r3, #0]
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004cf4:	69fb      	ldr	r3, [r7, #28]
 8004cf6:	3301      	adds	r3, #1
 8004cf8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004d00:	b29b      	uxth	r3, r3
 8004d02:	3b01      	subs	r3, #1
 8004d04:	b29a      	uxth	r2, r3
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d1c8      	bne.n	8004caa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	9300      	str	r3, [sp, #0]
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	2140      	movs	r1, #64	@ 0x40
 8004d22:	68f8      	ldr	r0, [r7, #12]
 8004d24:	f000 fc5c 	bl	80055e0 <UART_WaitOnFlagUntilTimeout>
 8004d28:	4603      	mov	r3, r0
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d005      	beq.n	8004d3a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	2220      	movs	r2, #32
 8004d32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004d36:	2303      	movs	r3, #3
 8004d38:	e006      	b.n	8004d48 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2220      	movs	r2, #32
 8004d3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004d42:	2300      	movs	r3, #0
 8004d44:	e000      	b.n	8004d48 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004d46:	2302      	movs	r3, #2
  }
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	3720      	adds	r7, #32
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}

08004d50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d54:	b08c      	sub	sp, #48	@ 0x30
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	689a      	ldr	r2, [r3, #8]
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	691b      	ldr	r3, [r3, #16]
 8004d68:	431a      	orrs	r2, r3
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	695b      	ldr	r3, [r3, #20]
 8004d6e:	431a      	orrs	r2, r3
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	69db      	ldr	r3, [r3, #28]
 8004d74:	4313      	orrs	r3, r2
 8004d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	4baa      	ldr	r3, [pc, #680]	@ (8005028 <UART_SetConfig+0x2d8>)
 8004d80:	4013      	ands	r3, r2
 8004d82:	697a      	ldr	r2, [r7, #20]
 8004d84:	6812      	ldr	r2, [r2, #0]
 8004d86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d88:	430b      	orrs	r3, r1
 8004d8a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d8c:	697b      	ldr	r3, [r7, #20]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	68da      	ldr	r2, [r3, #12]
 8004d9a:	697b      	ldr	r3, [r7, #20]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	430a      	orrs	r2, r1
 8004da0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004da2:	697b      	ldr	r3, [r7, #20]
 8004da4:	699b      	ldr	r3, [r3, #24]
 8004da6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a9f      	ldr	r2, [pc, #636]	@ (800502c <UART_SetConfig+0x2dc>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d004      	beq.n	8004dbc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	6a1b      	ldr	r3, [r3, #32]
 8004db6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004db8:	4313      	orrs	r3, r2
 8004dba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004dc6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004dca:	697a      	ldr	r2, [r7, #20]
 8004dcc:	6812      	ldr	r2, [r2, #0]
 8004dce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004dd0:	430b      	orrs	r3, r1
 8004dd2:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dda:	f023 010f 	bic.w	r1, r3, #15
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	430a      	orrs	r2, r1
 8004de8:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a90      	ldr	r2, [pc, #576]	@ (8005030 <UART_SetConfig+0x2e0>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d125      	bne.n	8004e40 <UART_SetConfig+0xf0>
 8004df4:	4b8f      	ldr	r3, [pc, #572]	@ (8005034 <UART_SetConfig+0x2e4>)
 8004df6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dfa:	f003 0303 	and.w	r3, r3, #3
 8004dfe:	2b03      	cmp	r3, #3
 8004e00:	d81a      	bhi.n	8004e38 <UART_SetConfig+0xe8>
 8004e02:	a201      	add	r2, pc, #4	@ (adr r2, 8004e08 <UART_SetConfig+0xb8>)
 8004e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e08:	08004e19 	.word	0x08004e19
 8004e0c:	08004e29 	.word	0x08004e29
 8004e10:	08004e21 	.word	0x08004e21
 8004e14:	08004e31 	.word	0x08004e31
 8004e18:	2301      	movs	r3, #1
 8004e1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e1e:	e116      	b.n	800504e <UART_SetConfig+0x2fe>
 8004e20:	2302      	movs	r3, #2
 8004e22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e26:	e112      	b.n	800504e <UART_SetConfig+0x2fe>
 8004e28:	2304      	movs	r3, #4
 8004e2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e2e:	e10e      	b.n	800504e <UART_SetConfig+0x2fe>
 8004e30:	2308      	movs	r3, #8
 8004e32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e36:	e10a      	b.n	800504e <UART_SetConfig+0x2fe>
 8004e38:	2310      	movs	r3, #16
 8004e3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e3e:	e106      	b.n	800504e <UART_SetConfig+0x2fe>
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a7c      	ldr	r2, [pc, #496]	@ (8005038 <UART_SetConfig+0x2e8>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d138      	bne.n	8004ebc <UART_SetConfig+0x16c>
 8004e4a:	4b7a      	ldr	r3, [pc, #488]	@ (8005034 <UART_SetConfig+0x2e4>)
 8004e4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e50:	f003 030c 	and.w	r3, r3, #12
 8004e54:	2b0c      	cmp	r3, #12
 8004e56:	d82d      	bhi.n	8004eb4 <UART_SetConfig+0x164>
 8004e58:	a201      	add	r2, pc, #4	@ (adr r2, 8004e60 <UART_SetConfig+0x110>)
 8004e5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e5e:	bf00      	nop
 8004e60:	08004e95 	.word	0x08004e95
 8004e64:	08004eb5 	.word	0x08004eb5
 8004e68:	08004eb5 	.word	0x08004eb5
 8004e6c:	08004eb5 	.word	0x08004eb5
 8004e70:	08004ea5 	.word	0x08004ea5
 8004e74:	08004eb5 	.word	0x08004eb5
 8004e78:	08004eb5 	.word	0x08004eb5
 8004e7c:	08004eb5 	.word	0x08004eb5
 8004e80:	08004e9d 	.word	0x08004e9d
 8004e84:	08004eb5 	.word	0x08004eb5
 8004e88:	08004eb5 	.word	0x08004eb5
 8004e8c:	08004eb5 	.word	0x08004eb5
 8004e90:	08004ead 	.word	0x08004ead
 8004e94:	2300      	movs	r3, #0
 8004e96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004e9a:	e0d8      	b.n	800504e <UART_SetConfig+0x2fe>
 8004e9c:	2302      	movs	r3, #2
 8004e9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ea2:	e0d4      	b.n	800504e <UART_SetConfig+0x2fe>
 8004ea4:	2304      	movs	r3, #4
 8004ea6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004eaa:	e0d0      	b.n	800504e <UART_SetConfig+0x2fe>
 8004eac:	2308      	movs	r3, #8
 8004eae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004eb2:	e0cc      	b.n	800504e <UART_SetConfig+0x2fe>
 8004eb4:	2310      	movs	r3, #16
 8004eb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004eba:	e0c8      	b.n	800504e <UART_SetConfig+0x2fe>
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a5e      	ldr	r2, [pc, #376]	@ (800503c <UART_SetConfig+0x2ec>)
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d125      	bne.n	8004f12 <UART_SetConfig+0x1c2>
 8004ec6:	4b5b      	ldr	r3, [pc, #364]	@ (8005034 <UART_SetConfig+0x2e4>)
 8004ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ecc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004ed0:	2b30      	cmp	r3, #48	@ 0x30
 8004ed2:	d016      	beq.n	8004f02 <UART_SetConfig+0x1b2>
 8004ed4:	2b30      	cmp	r3, #48	@ 0x30
 8004ed6:	d818      	bhi.n	8004f0a <UART_SetConfig+0x1ba>
 8004ed8:	2b20      	cmp	r3, #32
 8004eda:	d00a      	beq.n	8004ef2 <UART_SetConfig+0x1a2>
 8004edc:	2b20      	cmp	r3, #32
 8004ede:	d814      	bhi.n	8004f0a <UART_SetConfig+0x1ba>
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d002      	beq.n	8004eea <UART_SetConfig+0x19a>
 8004ee4:	2b10      	cmp	r3, #16
 8004ee6:	d008      	beq.n	8004efa <UART_SetConfig+0x1aa>
 8004ee8:	e00f      	b.n	8004f0a <UART_SetConfig+0x1ba>
 8004eea:	2300      	movs	r3, #0
 8004eec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ef0:	e0ad      	b.n	800504e <UART_SetConfig+0x2fe>
 8004ef2:	2302      	movs	r3, #2
 8004ef4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ef8:	e0a9      	b.n	800504e <UART_SetConfig+0x2fe>
 8004efa:	2304      	movs	r3, #4
 8004efc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f00:	e0a5      	b.n	800504e <UART_SetConfig+0x2fe>
 8004f02:	2308      	movs	r3, #8
 8004f04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f08:	e0a1      	b.n	800504e <UART_SetConfig+0x2fe>
 8004f0a:	2310      	movs	r3, #16
 8004f0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f10:	e09d      	b.n	800504e <UART_SetConfig+0x2fe>
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	4a4a      	ldr	r2, [pc, #296]	@ (8005040 <UART_SetConfig+0x2f0>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d125      	bne.n	8004f68 <UART_SetConfig+0x218>
 8004f1c:	4b45      	ldr	r3, [pc, #276]	@ (8005034 <UART_SetConfig+0x2e4>)
 8004f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f22:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004f26:	2bc0      	cmp	r3, #192	@ 0xc0
 8004f28:	d016      	beq.n	8004f58 <UART_SetConfig+0x208>
 8004f2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004f2c:	d818      	bhi.n	8004f60 <UART_SetConfig+0x210>
 8004f2e:	2b80      	cmp	r3, #128	@ 0x80
 8004f30:	d00a      	beq.n	8004f48 <UART_SetConfig+0x1f8>
 8004f32:	2b80      	cmp	r3, #128	@ 0x80
 8004f34:	d814      	bhi.n	8004f60 <UART_SetConfig+0x210>
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d002      	beq.n	8004f40 <UART_SetConfig+0x1f0>
 8004f3a:	2b40      	cmp	r3, #64	@ 0x40
 8004f3c:	d008      	beq.n	8004f50 <UART_SetConfig+0x200>
 8004f3e:	e00f      	b.n	8004f60 <UART_SetConfig+0x210>
 8004f40:	2300      	movs	r3, #0
 8004f42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f46:	e082      	b.n	800504e <UART_SetConfig+0x2fe>
 8004f48:	2302      	movs	r3, #2
 8004f4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f4e:	e07e      	b.n	800504e <UART_SetConfig+0x2fe>
 8004f50:	2304      	movs	r3, #4
 8004f52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f56:	e07a      	b.n	800504e <UART_SetConfig+0x2fe>
 8004f58:	2308      	movs	r3, #8
 8004f5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f5e:	e076      	b.n	800504e <UART_SetConfig+0x2fe>
 8004f60:	2310      	movs	r3, #16
 8004f62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004f66:	e072      	b.n	800504e <UART_SetConfig+0x2fe>
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a35      	ldr	r2, [pc, #212]	@ (8005044 <UART_SetConfig+0x2f4>)
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d12a      	bne.n	8004fc8 <UART_SetConfig+0x278>
 8004f72:	4b30      	ldr	r3, [pc, #192]	@ (8005034 <UART_SetConfig+0x2e4>)
 8004f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f78:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f7c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f80:	d01a      	beq.n	8004fb8 <UART_SetConfig+0x268>
 8004f82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f86:	d81b      	bhi.n	8004fc0 <UART_SetConfig+0x270>
 8004f88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f8c:	d00c      	beq.n	8004fa8 <UART_SetConfig+0x258>
 8004f8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f92:	d815      	bhi.n	8004fc0 <UART_SetConfig+0x270>
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d003      	beq.n	8004fa0 <UART_SetConfig+0x250>
 8004f98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f9c:	d008      	beq.n	8004fb0 <UART_SetConfig+0x260>
 8004f9e:	e00f      	b.n	8004fc0 <UART_SetConfig+0x270>
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fa6:	e052      	b.n	800504e <UART_SetConfig+0x2fe>
 8004fa8:	2302      	movs	r3, #2
 8004faa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fae:	e04e      	b.n	800504e <UART_SetConfig+0x2fe>
 8004fb0:	2304      	movs	r3, #4
 8004fb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fb6:	e04a      	b.n	800504e <UART_SetConfig+0x2fe>
 8004fb8:	2308      	movs	r3, #8
 8004fba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fbe:	e046      	b.n	800504e <UART_SetConfig+0x2fe>
 8004fc0:	2310      	movs	r3, #16
 8004fc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004fc6:	e042      	b.n	800504e <UART_SetConfig+0x2fe>
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a17      	ldr	r2, [pc, #92]	@ (800502c <UART_SetConfig+0x2dc>)
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d13a      	bne.n	8005048 <UART_SetConfig+0x2f8>
 8004fd2:	4b18      	ldr	r3, [pc, #96]	@ (8005034 <UART_SetConfig+0x2e4>)
 8004fd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fd8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004fdc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004fe0:	d01a      	beq.n	8005018 <UART_SetConfig+0x2c8>
 8004fe2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004fe6:	d81b      	bhi.n	8005020 <UART_SetConfig+0x2d0>
 8004fe8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004fec:	d00c      	beq.n	8005008 <UART_SetConfig+0x2b8>
 8004fee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ff2:	d815      	bhi.n	8005020 <UART_SetConfig+0x2d0>
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d003      	beq.n	8005000 <UART_SetConfig+0x2b0>
 8004ff8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ffc:	d008      	beq.n	8005010 <UART_SetConfig+0x2c0>
 8004ffe:	e00f      	b.n	8005020 <UART_SetConfig+0x2d0>
 8005000:	2300      	movs	r3, #0
 8005002:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005006:	e022      	b.n	800504e <UART_SetConfig+0x2fe>
 8005008:	2302      	movs	r3, #2
 800500a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800500e:	e01e      	b.n	800504e <UART_SetConfig+0x2fe>
 8005010:	2304      	movs	r3, #4
 8005012:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005016:	e01a      	b.n	800504e <UART_SetConfig+0x2fe>
 8005018:	2308      	movs	r3, #8
 800501a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800501e:	e016      	b.n	800504e <UART_SetConfig+0x2fe>
 8005020:	2310      	movs	r3, #16
 8005022:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005026:	e012      	b.n	800504e <UART_SetConfig+0x2fe>
 8005028:	cfff69f3 	.word	0xcfff69f3
 800502c:	40008000 	.word	0x40008000
 8005030:	40013800 	.word	0x40013800
 8005034:	40021000 	.word	0x40021000
 8005038:	40004400 	.word	0x40004400
 800503c:	40004800 	.word	0x40004800
 8005040:	40004c00 	.word	0x40004c00
 8005044:	40005000 	.word	0x40005000
 8005048:	2310      	movs	r3, #16
 800504a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	4aae      	ldr	r2, [pc, #696]	@ (800530c <UART_SetConfig+0x5bc>)
 8005054:	4293      	cmp	r3, r2
 8005056:	f040 8097 	bne.w	8005188 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800505a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800505e:	2b08      	cmp	r3, #8
 8005060:	d823      	bhi.n	80050aa <UART_SetConfig+0x35a>
 8005062:	a201      	add	r2, pc, #4	@ (adr r2, 8005068 <UART_SetConfig+0x318>)
 8005064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005068:	0800508d 	.word	0x0800508d
 800506c:	080050ab 	.word	0x080050ab
 8005070:	08005095 	.word	0x08005095
 8005074:	080050ab 	.word	0x080050ab
 8005078:	0800509b 	.word	0x0800509b
 800507c:	080050ab 	.word	0x080050ab
 8005080:	080050ab 	.word	0x080050ab
 8005084:	080050ab 	.word	0x080050ab
 8005088:	080050a3 	.word	0x080050a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800508c:	f7fd f892 	bl	80021b4 <HAL_RCC_GetPCLK1Freq>
 8005090:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005092:	e010      	b.n	80050b6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005094:	4b9e      	ldr	r3, [pc, #632]	@ (8005310 <UART_SetConfig+0x5c0>)
 8005096:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005098:	e00d      	b.n	80050b6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800509a:	f7fc fff3 	bl	8002084 <HAL_RCC_GetSysClockFreq>
 800509e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80050a0:	e009      	b.n	80050b6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80050a8:	e005      	b.n	80050b6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80050aa:	2300      	movs	r3, #0
 80050ac:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80050ae:	2301      	movs	r3, #1
 80050b0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80050b4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80050b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	f000 8130 	beq.w	800531e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c2:	4a94      	ldr	r2, [pc, #592]	@ (8005314 <UART_SetConfig+0x5c4>)
 80050c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80050c8:	461a      	mov	r2, r3
 80050ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050cc:	fbb3 f3f2 	udiv	r3, r3, r2
 80050d0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	685a      	ldr	r2, [r3, #4]
 80050d6:	4613      	mov	r3, r2
 80050d8:	005b      	lsls	r3, r3, #1
 80050da:	4413      	add	r3, r2
 80050dc:	69ba      	ldr	r2, [r7, #24]
 80050de:	429a      	cmp	r2, r3
 80050e0:	d305      	bcc.n	80050ee <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80050e8:	69ba      	ldr	r2, [r7, #24]
 80050ea:	429a      	cmp	r2, r3
 80050ec:	d903      	bls.n	80050f6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80050f4:	e113      	b.n	800531e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80050f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f8:	2200      	movs	r2, #0
 80050fa:	60bb      	str	r3, [r7, #8]
 80050fc:	60fa      	str	r2, [r7, #12]
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005102:	4a84      	ldr	r2, [pc, #528]	@ (8005314 <UART_SetConfig+0x5c4>)
 8005104:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005108:	b29b      	uxth	r3, r3
 800510a:	2200      	movs	r2, #0
 800510c:	603b      	str	r3, [r7, #0]
 800510e:	607a      	str	r2, [r7, #4]
 8005110:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005114:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005118:	f7fb f8ca 	bl	80002b0 <__aeabi_uldivmod>
 800511c:	4602      	mov	r2, r0
 800511e:	460b      	mov	r3, r1
 8005120:	4610      	mov	r0, r2
 8005122:	4619      	mov	r1, r3
 8005124:	f04f 0200 	mov.w	r2, #0
 8005128:	f04f 0300 	mov.w	r3, #0
 800512c:	020b      	lsls	r3, r1, #8
 800512e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005132:	0202      	lsls	r2, r0, #8
 8005134:	6979      	ldr	r1, [r7, #20]
 8005136:	6849      	ldr	r1, [r1, #4]
 8005138:	0849      	lsrs	r1, r1, #1
 800513a:	2000      	movs	r0, #0
 800513c:	460c      	mov	r4, r1
 800513e:	4605      	mov	r5, r0
 8005140:	eb12 0804 	adds.w	r8, r2, r4
 8005144:	eb43 0905 	adc.w	r9, r3, r5
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	469a      	mov	sl, r3
 8005150:	4693      	mov	fp, r2
 8005152:	4652      	mov	r2, sl
 8005154:	465b      	mov	r3, fp
 8005156:	4640      	mov	r0, r8
 8005158:	4649      	mov	r1, r9
 800515a:	f7fb f8a9 	bl	80002b0 <__aeabi_uldivmod>
 800515e:	4602      	mov	r2, r0
 8005160:	460b      	mov	r3, r1
 8005162:	4613      	mov	r3, r2
 8005164:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005166:	6a3b      	ldr	r3, [r7, #32]
 8005168:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800516c:	d308      	bcc.n	8005180 <UART_SetConfig+0x430>
 800516e:	6a3b      	ldr	r3, [r7, #32]
 8005170:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005174:	d204      	bcs.n	8005180 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	6a3a      	ldr	r2, [r7, #32]
 800517c:	60da      	str	r2, [r3, #12]
 800517e:	e0ce      	b.n	800531e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005180:	2301      	movs	r3, #1
 8005182:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005186:	e0ca      	b.n	800531e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	69db      	ldr	r3, [r3, #28]
 800518c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005190:	d166      	bne.n	8005260 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005192:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005196:	2b08      	cmp	r3, #8
 8005198:	d827      	bhi.n	80051ea <UART_SetConfig+0x49a>
 800519a:	a201      	add	r2, pc, #4	@ (adr r2, 80051a0 <UART_SetConfig+0x450>)
 800519c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051a0:	080051c5 	.word	0x080051c5
 80051a4:	080051cd 	.word	0x080051cd
 80051a8:	080051d5 	.word	0x080051d5
 80051ac:	080051eb 	.word	0x080051eb
 80051b0:	080051db 	.word	0x080051db
 80051b4:	080051eb 	.word	0x080051eb
 80051b8:	080051eb 	.word	0x080051eb
 80051bc:	080051eb 	.word	0x080051eb
 80051c0:	080051e3 	.word	0x080051e3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051c4:	f7fc fff6 	bl	80021b4 <HAL_RCC_GetPCLK1Freq>
 80051c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051ca:	e014      	b.n	80051f6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051cc:	f7fd f808 	bl	80021e0 <HAL_RCC_GetPCLK2Freq>
 80051d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051d2:	e010      	b.n	80051f6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051d4:	4b4e      	ldr	r3, [pc, #312]	@ (8005310 <UART_SetConfig+0x5c0>)
 80051d6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80051d8:	e00d      	b.n	80051f6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051da:	f7fc ff53 	bl	8002084 <HAL_RCC_GetSysClockFreq>
 80051de:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80051e0:	e009      	b.n	80051f6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80051e8:	e005      	b.n	80051f6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80051ea:	2300      	movs	r3, #0
 80051ec:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80051f4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80051f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	f000 8090 	beq.w	800531e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80051fe:	697b      	ldr	r3, [r7, #20]
 8005200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005202:	4a44      	ldr	r2, [pc, #272]	@ (8005314 <UART_SetConfig+0x5c4>)
 8005204:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005208:	461a      	mov	r2, r3
 800520a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800520c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005210:	005a      	lsls	r2, r3, #1
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	685b      	ldr	r3, [r3, #4]
 8005216:	085b      	lsrs	r3, r3, #1
 8005218:	441a      	add	r2, r3
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005222:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005224:	6a3b      	ldr	r3, [r7, #32]
 8005226:	2b0f      	cmp	r3, #15
 8005228:	d916      	bls.n	8005258 <UART_SetConfig+0x508>
 800522a:	6a3b      	ldr	r3, [r7, #32]
 800522c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005230:	d212      	bcs.n	8005258 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005232:	6a3b      	ldr	r3, [r7, #32]
 8005234:	b29b      	uxth	r3, r3
 8005236:	f023 030f 	bic.w	r3, r3, #15
 800523a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800523c:	6a3b      	ldr	r3, [r7, #32]
 800523e:	085b      	lsrs	r3, r3, #1
 8005240:	b29b      	uxth	r3, r3
 8005242:	f003 0307 	and.w	r3, r3, #7
 8005246:	b29a      	uxth	r2, r3
 8005248:	8bfb      	ldrh	r3, [r7, #30]
 800524a:	4313      	orrs	r3, r2
 800524c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	8bfa      	ldrh	r2, [r7, #30]
 8005254:	60da      	str	r2, [r3, #12]
 8005256:	e062      	b.n	800531e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005258:	2301      	movs	r3, #1
 800525a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800525e:	e05e      	b.n	800531e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005260:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005264:	2b08      	cmp	r3, #8
 8005266:	d828      	bhi.n	80052ba <UART_SetConfig+0x56a>
 8005268:	a201      	add	r2, pc, #4	@ (adr r2, 8005270 <UART_SetConfig+0x520>)
 800526a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800526e:	bf00      	nop
 8005270:	08005295 	.word	0x08005295
 8005274:	0800529d 	.word	0x0800529d
 8005278:	080052a5 	.word	0x080052a5
 800527c:	080052bb 	.word	0x080052bb
 8005280:	080052ab 	.word	0x080052ab
 8005284:	080052bb 	.word	0x080052bb
 8005288:	080052bb 	.word	0x080052bb
 800528c:	080052bb 	.word	0x080052bb
 8005290:	080052b3 	.word	0x080052b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005294:	f7fc ff8e 	bl	80021b4 <HAL_RCC_GetPCLK1Freq>
 8005298:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800529a:	e014      	b.n	80052c6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800529c:	f7fc ffa0 	bl	80021e0 <HAL_RCC_GetPCLK2Freq>
 80052a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80052a2:	e010      	b.n	80052c6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80052a4:	4b1a      	ldr	r3, [pc, #104]	@ (8005310 <UART_SetConfig+0x5c0>)
 80052a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80052a8:	e00d      	b.n	80052c6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80052aa:	f7fc feeb 	bl	8002084 <HAL_RCC_GetSysClockFreq>
 80052ae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80052b0:	e009      	b.n	80052c6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80052b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80052b8:	e005      	b.n	80052c6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80052ba:	2300      	movs	r3, #0
 80052bc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80052be:	2301      	movs	r3, #1
 80052c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80052c4:	bf00      	nop
    }

    if (pclk != 0U)
 80052c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d028      	beq.n	800531e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052d0:	4a10      	ldr	r2, [pc, #64]	@ (8005314 <UART_SetConfig+0x5c4>)
 80052d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052d6:	461a      	mov	r2, r3
 80052d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052da:	fbb3 f2f2 	udiv	r2, r3, r2
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	085b      	lsrs	r3, r3, #1
 80052e4:	441a      	add	r2, r3
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ee:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052f0:	6a3b      	ldr	r3, [r7, #32]
 80052f2:	2b0f      	cmp	r3, #15
 80052f4:	d910      	bls.n	8005318 <UART_SetConfig+0x5c8>
 80052f6:	6a3b      	ldr	r3, [r7, #32]
 80052f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052fc:	d20c      	bcs.n	8005318 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80052fe:	6a3b      	ldr	r3, [r7, #32]
 8005300:	b29a      	uxth	r2, r3
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	60da      	str	r2, [r3, #12]
 8005308:	e009      	b.n	800531e <UART_SetConfig+0x5ce>
 800530a:	bf00      	nop
 800530c:	40008000 	.word	0x40008000
 8005310:	00f42400 	.word	0x00f42400
 8005314:	08006354 	.word	0x08006354
      }
      else
      {
        ret = HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	2201      	movs	r2, #1
 8005322:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	2201      	movs	r2, #1
 800532a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800532e:	697b      	ldr	r3, [r7, #20]
 8005330:	2200      	movs	r2, #0
 8005332:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	2200      	movs	r2, #0
 8005338:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800533a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800533e:	4618      	mov	r0, r3
 8005340:	3730      	adds	r7, #48	@ 0x30
 8005342:	46bd      	mov	sp, r7
 8005344:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005348 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005348:	b480      	push	{r7}
 800534a:	b083      	sub	sp, #12
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005354:	f003 0308 	and.w	r3, r3, #8
 8005358:	2b00      	cmp	r3, #0
 800535a:	d00a      	beq.n	8005372 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	430a      	orrs	r2, r1
 8005370:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005376:	f003 0301 	and.w	r3, r3, #1
 800537a:	2b00      	cmp	r3, #0
 800537c:	d00a      	beq.n	8005394 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	430a      	orrs	r2, r1
 8005392:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005398:	f003 0302 	and.w	r3, r3, #2
 800539c:	2b00      	cmp	r3, #0
 800539e:	d00a      	beq.n	80053b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	430a      	orrs	r2, r1
 80053b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053ba:	f003 0304 	and.w	r3, r3, #4
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d00a      	beq.n	80053d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	430a      	orrs	r2, r1
 80053d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053dc:	f003 0310 	and.w	r3, r3, #16
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d00a      	beq.n	80053fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	430a      	orrs	r2, r1
 80053f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053fe:	f003 0320 	and.w	r3, r3, #32
 8005402:	2b00      	cmp	r3, #0
 8005404:	d00a      	beq.n	800541c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	689b      	ldr	r3, [r3, #8]
 800540c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	430a      	orrs	r2, r1
 800541a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005420:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005424:	2b00      	cmp	r3, #0
 8005426:	d01a      	beq.n	800545e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	430a      	orrs	r2, r1
 800543c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005442:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005446:	d10a      	bne.n	800545e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	430a      	orrs	r2, r1
 800545c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005466:	2b00      	cmp	r3, #0
 8005468:	d00a      	beq.n	8005480 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	430a      	orrs	r2, r1
 800547e:	605a      	str	r2, [r3, #4]
  }
}
 8005480:	bf00      	nop
 8005482:	370c      	adds	r7, #12
 8005484:	46bd      	mov	sp, r7
 8005486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800548a:	4770      	bx	lr

0800548c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	b098      	sub	sp, #96	@ 0x60
 8005490:	af02      	add	r7, sp, #8
 8005492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800549c:	f7fb fd2a 	bl	8000ef4 <HAL_GetTick>
 80054a0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f003 0308 	and.w	r3, r3, #8
 80054ac:	2b08      	cmp	r3, #8
 80054ae:	d12f      	bne.n	8005510 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80054b4:	9300      	str	r3, [sp, #0]
 80054b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054b8:	2200      	movs	r2, #0
 80054ba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80054be:	6878      	ldr	r0, [r7, #4]
 80054c0:	f000 f88e 	bl	80055e0 <UART_WaitOnFlagUntilTimeout>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d022      	beq.n	8005510 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054d2:	e853 3f00 	ldrex	r3, [r3]
 80054d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80054d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054de:	653b      	str	r3, [r7, #80]	@ 0x50
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	461a      	mov	r2, r3
 80054e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80054e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80054ea:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80054ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054f0:	e841 2300 	strex	r3, r2, [r1]
 80054f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80054f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d1e6      	bne.n	80054ca <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2220      	movs	r2, #32
 8005500:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2200      	movs	r2, #0
 8005508:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800550c:	2303      	movs	r3, #3
 800550e:	e063      	b.n	80055d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f003 0304 	and.w	r3, r3, #4
 800551a:	2b04      	cmp	r3, #4
 800551c:	d149      	bne.n	80055b2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800551e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005522:	9300      	str	r3, [sp, #0]
 8005524:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005526:	2200      	movs	r2, #0
 8005528:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800552c:	6878      	ldr	r0, [r7, #4]
 800552e:	f000 f857 	bl	80055e0 <UART_WaitOnFlagUntilTimeout>
 8005532:	4603      	mov	r3, r0
 8005534:	2b00      	cmp	r3, #0
 8005536:	d03c      	beq.n	80055b2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800553e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005540:	e853 3f00 	ldrex	r3, [r3]
 8005544:	623b      	str	r3, [r7, #32]
   return(result);
 8005546:	6a3b      	ldr	r3, [r7, #32]
 8005548:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800554c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	461a      	mov	r2, r3
 8005554:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005556:	633b      	str	r3, [r7, #48]	@ 0x30
 8005558:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800555a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800555c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800555e:	e841 2300 	strex	r3, r2, [r1]
 8005562:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005566:	2b00      	cmp	r3, #0
 8005568:	d1e6      	bne.n	8005538 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	3308      	adds	r3, #8
 8005570:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	e853 3f00 	ldrex	r3, [r3]
 8005578:	60fb      	str	r3, [r7, #12]
   return(result);
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	f023 0301 	bic.w	r3, r3, #1
 8005580:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	3308      	adds	r3, #8
 8005588:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800558a:	61fa      	str	r2, [r7, #28]
 800558c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800558e:	69b9      	ldr	r1, [r7, #24]
 8005590:	69fa      	ldr	r2, [r7, #28]
 8005592:	e841 2300 	strex	r3, r2, [r1]
 8005596:	617b      	str	r3, [r7, #20]
   return(result);
 8005598:	697b      	ldr	r3, [r7, #20]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d1e5      	bne.n	800556a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2220      	movs	r2, #32
 80055a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2200      	movs	r2, #0
 80055aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055ae:	2303      	movs	r3, #3
 80055b0:	e012      	b.n	80055d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2220      	movs	r2, #32
 80055b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2220      	movs	r2, #32
 80055be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2200      	movs	r2, #0
 80055cc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80055d6:	2300      	movs	r3, #0
}
 80055d8:	4618      	mov	r0, r3
 80055da:	3758      	adds	r7, #88	@ 0x58
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}

080055e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b084      	sub	sp, #16
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	60f8      	str	r0, [r7, #12]
 80055e8:	60b9      	str	r1, [r7, #8]
 80055ea:	603b      	str	r3, [r7, #0]
 80055ec:	4613      	mov	r3, r2
 80055ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055f0:	e04f      	b.n	8005692 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055f2:	69bb      	ldr	r3, [r7, #24]
 80055f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80055f8:	d04b      	beq.n	8005692 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055fa:	f7fb fc7b 	bl	8000ef4 <HAL_GetTick>
 80055fe:	4602      	mov	r2, r0
 8005600:	683b      	ldr	r3, [r7, #0]
 8005602:	1ad3      	subs	r3, r2, r3
 8005604:	69ba      	ldr	r2, [r7, #24]
 8005606:	429a      	cmp	r2, r3
 8005608:	d302      	bcc.n	8005610 <UART_WaitOnFlagUntilTimeout+0x30>
 800560a:	69bb      	ldr	r3, [r7, #24]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d101      	bne.n	8005614 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005610:	2303      	movs	r3, #3
 8005612:	e04e      	b.n	80056b2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f003 0304 	and.w	r3, r3, #4
 800561e:	2b00      	cmp	r3, #0
 8005620:	d037      	beq.n	8005692 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	2b80      	cmp	r3, #128	@ 0x80
 8005626:	d034      	beq.n	8005692 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	2b40      	cmp	r3, #64	@ 0x40
 800562c:	d031      	beq.n	8005692 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	69db      	ldr	r3, [r3, #28]
 8005634:	f003 0308 	and.w	r3, r3, #8
 8005638:	2b08      	cmp	r3, #8
 800563a:	d110      	bne.n	800565e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	2208      	movs	r2, #8
 8005642:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005644:	68f8      	ldr	r0, [r7, #12]
 8005646:	f000 f838 	bl	80056ba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2208      	movs	r2, #8
 800564e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2200      	movs	r2, #0
 8005656:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e029      	b.n	80056b2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	69db      	ldr	r3, [r3, #28]
 8005664:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005668:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800566c:	d111      	bne.n	8005692 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005676:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005678:	68f8      	ldr	r0, [r7, #12]
 800567a:	f000 f81e 	bl	80056ba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2220      	movs	r2, #32
 8005682:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	2200      	movs	r2, #0
 800568a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800568e:	2303      	movs	r3, #3
 8005690:	e00f      	b.n	80056b2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	69da      	ldr	r2, [r3, #28]
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	4013      	ands	r3, r2
 800569c:	68ba      	ldr	r2, [r7, #8]
 800569e:	429a      	cmp	r2, r3
 80056a0:	bf0c      	ite	eq
 80056a2:	2301      	moveq	r3, #1
 80056a4:	2300      	movne	r3, #0
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	461a      	mov	r2, r3
 80056aa:	79fb      	ldrb	r3, [r7, #7]
 80056ac:	429a      	cmp	r2, r3
 80056ae:	d0a0      	beq.n	80055f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80056b0:	2300      	movs	r3, #0
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3710      	adds	r7, #16
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}

080056ba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80056ba:	b480      	push	{r7}
 80056bc:	b095      	sub	sp, #84	@ 0x54
 80056be:	af00      	add	r7, sp, #0
 80056c0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056ca:	e853 3f00 	ldrex	r3, [r3]
 80056ce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80056d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056d2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80056d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	461a      	mov	r2, r3
 80056de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80056e2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056e4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80056e6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80056e8:	e841 2300 	strex	r3, r2, [r1]
 80056ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80056ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d1e6      	bne.n	80056c2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	3308      	adds	r3, #8
 80056fa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056fc:	6a3b      	ldr	r3, [r7, #32]
 80056fe:	e853 3f00 	ldrex	r3, [r3]
 8005702:	61fb      	str	r3, [r7, #28]
   return(result);
 8005704:	69fb      	ldr	r3, [r7, #28]
 8005706:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800570a:	f023 0301 	bic.w	r3, r3, #1
 800570e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	3308      	adds	r3, #8
 8005716:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005718:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800571a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800571c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800571e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005720:	e841 2300 	strex	r3, r2, [r1]
 8005724:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005728:	2b00      	cmp	r3, #0
 800572a:	d1e3      	bne.n	80056f4 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005730:	2b01      	cmp	r3, #1
 8005732:	d118      	bne.n	8005766 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	e853 3f00 	ldrex	r3, [r3]
 8005740:	60bb      	str	r3, [r7, #8]
   return(result);
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	f023 0310 	bic.w	r3, r3, #16
 8005748:	647b      	str	r3, [r7, #68]	@ 0x44
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	461a      	mov	r2, r3
 8005750:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005752:	61bb      	str	r3, [r7, #24]
 8005754:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005756:	6979      	ldr	r1, [r7, #20]
 8005758:	69ba      	ldr	r2, [r7, #24]
 800575a:	e841 2300 	strex	r3, r2, [r1]
 800575e:	613b      	str	r3, [r7, #16]
   return(result);
 8005760:	693b      	ldr	r3, [r7, #16]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d1e6      	bne.n	8005734 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2220      	movs	r2, #32
 800576a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2200      	movs	r2, #0
 8005772:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2200      	movs	r2, #0
 8005778:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800577a:	bf00      	nop
 800577c:	3754      	adds	r7, #84	@ 0x54
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr

08005786 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005786:	b480      	push	{r7}
 8005788:	b085      	sub	sp, #20
 800578a:	af00      	add	r7, sp, #0
 800578c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005794:	2b01      	cmp	r3, #1
 8005796:	d101      	bne.n	800579c <HAL_UARTEx_DisableFifoMode+0x16>
 8005798:	2302      	movs	r3, #2
 800579a:	e027      	b.n	80057ec <HAL_UARTEx_DisableFifoMode+0x66>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2201      	movs	r2, #1
 80057a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2224      	movs	r2, #36	@ 0x24
 80057a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f022 0201 	bic.w	r2, r2, #1
 80057c2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80057ca:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2200      	movs	r2, #0
 80057d0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	68fa      	ldr	r2, [r7, #12]
 80057d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2220      	movs	r2, #32
 80057de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2200      	movs	r2, #0
 80057e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80057ea:	2300      	movs	r3, #0
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	3714      	adds	r7, #20
 80057f0:	46bd      	mov	sp, r7
 80057f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f6:	4770      	bx	lr

080057f8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b084      	sub	sp, #16
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
 8005800:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005808:	2b01      	cmp	r3, #1
 800580a:	d101      	bne.n	8005810 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800580c:	2302      	movs	r3, #2
 800580e:	e02d      	b.n	800586c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2224      	movs	r2, #36	@ 0x24
 800581c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	681a      	ldr	r2, [r3, #0]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f022 0201 	bic.w	r2, r2, #1
 8005836:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	683a      	ldr	r2, [r7, #0]
 8005848:	430a      	orrs	r2, r1
 800584a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f000 f84f 	bl	80058f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2220      	movs	r2, #32
 800585e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2200      	movs	r2, #0
 8005866:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800586a:	2300      	movs	r3, #0
}
 800586c:	4618      	mov	r0, r3
 800586e:	3710      	adds	r7, #16
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}

08005874 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005874:	b580      	push	{r7, lr}
 8005876:	b084      	sub	sp, #16
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005884:	2b01      	cmp	r3, #1
 8005886:	d101      	bne.n	800588c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005888:	2302      	movs	r3, #2
 800588a:	e02d      	b.n	80058e8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2224      	movs	r2, #36	@ 0x24
 8005898:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	681a      	ldr	r2, [r3, #0]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f022 0201 	bic.w	r2, r2, #1
 80058b2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	683a      	ldr	r2, [r7, #0]
 80058c4:	430a      	orrs	r2, r1
 80058c6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80058c8:	6878      	ldr	r0, [r7, #4]
 80058ca:	f000 f811 	bl	80058f0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	68fa      	ldr	r2, [r7, #12]
 80058d4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2220      	movs	r2, #32
 80058da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2200      	movs	r2, #0
 80058e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80058e6:	2300      	movs	r3, #0
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3710      	adds	r7, #16
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}

080058f0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b085      	sub	sp, #20
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d108      	bne.n	8005912 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2201      	movs	r2, #1
 8005904:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2201      	movs	r2, #1
 800590c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005910:	e031      	b.n	8005976 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005912:	2308      	movs	r3, #8
 8005914:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005916:	2308      	movs	r3, #8
 8005918:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	0e5b      	lsrs	r3, r3, #25
 8005922:	b2db      	uxtb	r3, r3
 8005924:	f003 0307 	and.w	r3, r3, #7
 8005928:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	689b      	ldr	r3, [r3, #8]
 8005930:	0f5b      	lsrs	r3, r3, #29
 8005932:	b2db      	uxtb	r3, r3
 8005934:	f003 0307 	and.w	r3, r3, #7
 8005938:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800593a:	7bbb      	ldrb	r3, [r7, #14]
 800593c:	7b3a      	ldrb	r2, [r7, #12]
 800593e:	4911      	ldr	r1, [pc, #68]	@ (8005984 <UARTEx_SetNbDataToProcess+0x94>)
 8005940:	5c8a      	ldrb	r2, [r1, r2]
 8005942:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005946:	7b3a      	ldrb	r2, [r7, #12]
 8005948:	490f      	ldr	r1, [pc, #60]	@ (8005988 <UARTEx_SetNbDataToProcess+0x98>)
 800594a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800594c:	fb93 f3f2 	sdiv	r3, r3, r2
 8005950:	b29a      	uxth	r2, r3
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005958:	7bfb      	ldrb	r3, [r7, #15]
 800595a:	7b7a      	ldrb	r2, [r7, #13]
 800595c:	4909      	ldr	r1, [pc, #36]	@ (8005984 <UARTEx_SetNbDataToProcess+0x94>)
 800595e:	5c8a      	ldrb	r2, [r1, r2]
 8005960:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005964:	7b7a      	ldrb	r2, [r7, #13]
 8005966:	4908      	ldr	r1, [pc, #32]	@ (8005988 <UARTEx_SetNbDataToProcess+0x98>)
 8005968:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800596a:	fb93 f3f2 	sdiv	r3, r3, r2
 800596e:	b29a      	uxth	r2, r3
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005976:	bf00      	nop
 8005978:	3714      	adds	r7, #20
 800597a:	46bd      	mov	sp, r7
 800597c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005980:	4770      	bx	lr
 8005982:	bf00      	nop
 8005984:	0800636c 	.word	0x0800636c
 8005988:	08006374 	.word	0x08006374

0800598c <siprintf>:
 800598c:	b40e      	push	{r1, r2, r3}
 800598e:	b510      	push	{r4, lr}
 8005990:	b09d      	sub	sp, #116	@ 0x74
 8005992:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005994:	9002      	str	r0, [sp, #8]
 8005996:	9006      	str	r0, [sp, #24]
 8005998:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800599c:	480a      	ldr	r0, [pc, #40]	@ (80059c8 <siprintf+0x3c>)
 800599e:	9107      	str	r1, [sp, #28]
 80059a0:	9104      	str	r1, [sp, #16]
 80059a2:	490a      	ldr	r1, [pc, #40]	@ (80059cc <siprintf+0x40>)
 80059a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80059a8:	9105      	str	r1, [sp, #20]
 80059aa:	2400      	movs	r4, #0
 80059ac:	a902      	add	r1, sp, #8
 80059ae:	6800      	ldr	r0, [r0, #0]
 80059b0:	9301      	str	r3, [sp, #4]
 80059b2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80059b4:	f000 f994 	bl	8005ce0 <_svfiprintf_r>
 80059b8:	9b02      	ldr	r3, [sp, #8]
 80059ba:	701c      	strb	r4, [r3, #0]
 80059bc:	b01d      	add	sp, #116	@ 0x74
 80059be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059c2:	b003      	add	sp, #12
 80059c4:	4770      	bx	lr
 80059c6:	bf00      	nop
 80059c8:	2000000c 	.word	0x2000000c
 80059cc:	ffff0208 	.word	0xffff0208

080059d0 <memset>:
 80059d0:	4402      	add	r2, r0
 80059d2:	4603      	mov	r3, r0
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d100      	bne.n	80059da <memset+0xa>
 80059d8:	4770      	bx	lr
 80059da:	f803 1b01 	strb.w	r1, [r3], #1
 80059de:	e7f9      	b.n	80059d4 <memset+0x4>

080059e0 <__errno>:
 80059e0:	4b01      	ldr	r3, [pc, #4]	@ (80059e8 <__errno+0x8>)
 80059e2:	6818      	ldr	r0, [r3, #0]
 80059e4:	4770      	bx	lr
 80059e6:	bf00      	nop
 80059e8:	2000000c 	.word	0x2000000c

080059ec <__libc_init_array>:
 80059ec:	b570      	push	{r4, r5, r6, lr}
 80059ee:	4d0d      	ldr	r5, [pc, #52]	@ (8005a24 <__libc_init_array+0x38>)
 80059f0:	4c0d      	ldr	r4, [pc, #52]	@ (8005a28 <__libc_init_array+0x3c>)
 80059f2:	1b64      	subs	r4, r4, r5
 80059f4:	10a4      	asrs	r4, r4, #2
 80059f6:	2600      	movs	r6, #0
 80059f8:	42a6      	cmp	r6, r4
 80059fa:	d109      	bne.n	8005a10 <__libc_init_array+0x24>
 80059fc:	4d0b      	ldr	r5, [pc, #44]	@ (8005a2c <__libc_init_array+0x40>)
 80059fe:	4c0c      	ldr	r4, [pc, #48]	@ (8005a30 <__libc_init_array+0x44>)
 8005a00:	f000 fc64 	bl	80062cc <_init>
 8005a04:	1b64      	subs	r4, r4, r5
 8005a06:	10a4      	asrs	r4, r4, #2
 8005a08:	2600      	movs	r6, #0
 8005a0a:	42a6      	cmp	r6, r4
 8005a0c:	d105      	bne.n	8005a1a <__libc_init_array+0x2e>
 8005a0e:	bd70      	pop	{r4, r5, r6, pc}
 8005a10:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a14:	4798      	blx	r3
 8005a16:	3601      	adds	r6, #1
 8005a18:	e7ee      	b.n	80059f8 <__libc_init_array+0xc>
 8005a1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a1e:	4798      	blx	r3
 8005a20:	3601      	adds	r6, #1
 8005a22:	e7f2      	b.n	8005a0a <__libc_init_array+0x1e>
 8005a24:	080063b8 	.word	0x080063b8
 8005a28:	080063b8 	.word	0x080063b8
 8005a2c:	080063b8 	.word	0x080063b8
 8005a30:	080063bc 	.word	0x080063bc

08005a34 <__retarget_lock_acquire_recursive>:
 8005a34:	4770      	bx	lr

08005a36 <__retarget_lock_release_recursive>:
 8005a36:	4770      	bx	lr

08005a38 <_free_r>:
 8005a38:	b538      	push	{r3, r4, r5, lr}
 8005a3a:	4605      	mov	r5, r0
 8005a3c:	2900      	cmp	r1, #0
 8005a3e:	d041      	beq.n	8005ac4 <_free_r+0x8c>
 8005a40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a44:	1f0c      	subs	r4, r1, #4
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	bfb8      	it	lt
 8005a4a:	18e4      	addlt	r4, r4, r3
 8005a4c:	f000 f8e0 	bl	8005c10 <__malloc_lock>
 8005a50:	4a1d      	ldr	r2, [pc, #116]	@ (8005ac8 <_free_r+0x90>)
 8005a52:	6813      	ldr	r3, [r2, #0]
 8005a54:	b933      	cbnz	r3, 8005a64 <_free_r+0x2c>
 8005a56:	6063      	str	r3, [r4, #4]
 8005a58:	6014      	str	r4, [r2, #0]
 8005a5a:	4628      	mov	r0, r5
 8005a5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a60:	f000 b8dc 	b.w	8005c1c <__malloc_unlock>
 8005a64:	42a3      	cmp	r3, r4
 8005a66:	d908      	bls.n	8005a7a <_free_r+0x42>
 8005a68:	6820      	ldr	r0, [r4, #0]
 8005a6a:	1821      	adds	r1, r4, r0
 8005a6c:	428b      	cmp	r3, r1
 8005a6e:	bf01      	itttt	eq
 8005a70:	6819      	ldreq	r1, [r3, #0]
 8005a72:	685b      	ldreq	r3, [r3, #4]
 8005a74:	1809      	addeq	r1, r1, r0
 8005a76:	6021      	streq	r1, [r4, #0]
 8005a78:	e7ed      	b.n	8005a56 <_free_r+0x1e>
 8005a7a:	461a      	mov	r2, r3
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	b10b      	cbz	r3, 8005a84 <_free_r+0x4c>
 8005a80:	42a3      	cmp	r3, r4
 8005a82:	d9fa      	bls.n	8005a7a <_free_r+0x42>
 8005a84:	6811      	ldr	r1, [r2, #0]
 8005a86:	1850      	adds	r0, r2, r1
 8005a88:	42a0      	cmp	r0, r4
 8005a8a:	d10b      	bne.n	8005aa4 <_free_r+0x6c>
 8005a8c:	6820      	ldr	r0, [r4, #0]
 8005a8e:	4401      	add	r1, r0
 8005a90:	1850      	adds	r0, r2, r1
 8005a92:	4283      	cmp	r3, r0
 8005a94:	6011      	str	r1, [r2, #0]
 8005a96:	d1e0      	bne.n	8005a5a <_free_r+0x22>
 8005a98:	6818      	ldr	r0, [r3, #0]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	6053      	str	r3, [r2, #4]
 8005a9e:	4408      	add	r0, r1
 8005aa0:	6010      	str	r0, [r2, #0]
 8005aa2:	e7da      	b.n	8005a5a <_free_r+0x22>
 8005aa4:	d902      	bls.n	8005aac <_free_r+0x74>
 8005aa6:	230c      	movs	r3, #12
 8005aa8:	602b      	str	r3, [r5, #0]
 8005aaa:	e7d6      	b.n	8005a5a <_free_r+0x22>
 8005aac:	6820      	ldr	r0, [r4, #0]
 8005aae:	1821      	adds	r1, r4, r0
 8005ab0:	428b      	cmp	r3, r1
 8005ab2:	bf04      	itt	eq
 8005ab4:	6819      	ldreq	r1, [r3, #0]
 8005ab6:	685b      	ldreq	r3, [r3, #4]
 8005ab8:	6063      	str	r3, [r4, #4]
 8005aba:	bf04      	itt	eq
 8005abc:	1809      	addeq	r1, r1, r0
 8005abe:	6021      	streq	r1, [r4, #0]
 8005ac0:	6054      	str	r4, [r2, #4]
 8005ac2:	e7ca      	b.n	8005a5a <_free_r+0x22>
 8005ac4:	bd38      	pop	{r3, r4, r5, pc}
 8005ac6:	bf00      	nop
 8005ac8:	20000338 	.word	0x20000338

08005acc <sbrk_aligned>:
 8005acc:	b570      	push	{r4, r5, r6, lr}
 8005ace:	4e0f      	ldr	r6, [pc, #60]	@ (8005b0c <sbrk_aligned+0x40>)
 8005ad0:	460c      	mov	r4, r1
 8005ad2:	6831      	ldr	r1, [r6, #0]
 8005ad4:	4605      	mov	r5, r0
 8005ad6:	b911      	cbnz	r1, 8005ade <sbrk_aligned+0x12>
 8005ad8:	f000 fba4 	bl	8006224 <_sbrk_r>
 8005adc:	6030      	str	r0, [r6, #0]
 8005ade:	4621      	mov	r1, r4
 8005ae0:	4628      	mov	r0, r5
 8005ae2:	f000 fb9f 	bl	8006224 <_sbrk_r>
 8005ae6:	1c43      	adds	r3, r0, #1
 8005ae8:	d103      	bne.n	8005af2 <sbrk_aligned+0x26>
 8005aea:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005aee:	4620      	mov	r0, r4
 8005af0:	bd70      	pop	{r4, r5, r6, pc}
 8005af2:	1cc4      	adds	r4, r0, #3
 8005af4:	f024 0403 	bic.w	r4, r4, #3
 8005af8:	42a0      	cmp	r0, r4
 8005afa:	d0f8      	beq.n	8005aee <sbrk_aligned+0x22>
 8005afc:	1a21      	subs	r1, r4, r0
 8005afe:	4628      	mov	r0, r5
 8005b00:	f000 fb90 	bl	8006224 <_sbrk_r>
 8005b04:	3001      	adds	r0, #1
 8005b06:	d1f2      	bne.n	8005aee <sbrk_aligned+0x22>
 8005b08:	e7ef      	b.n	8005aea <sbrk_aligned+0x1e>
 8005b0a:	bf00      	nop
 8005b0c:	20000334 	.word	0x20000334

08005b10 <_malloc_r>:
 8005b10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b14:	1ccd      	adds	r5, r1, #3
 8005b16:	f025 0503 	bic.w	r5, r5, #3
 8005b1a:	3508      	adds	r5, #8
 8005b1c:	2d0c      	cmp	r5, #12
 8005b1e:	bf38      	it	cc
 8005b20:	250c      	movcc	r5, #12
 8005b22:	2d00      	cmp	r5, #0
 8005b24:	4606      	mov	r6, r0
 8005b26:	db01      	blt.n	8005b2c <_malloc_r+0x1c>
 8005b28:	42a9      	cmp	r1, r5
 8005b2a:	d904      	bls.n	8005b36 <_malloc_r+0x26>
 8005b2c:	230c      	movs	r3, #12
 8005b2e:	6033      	str	r3, [r6, #0]
 8005b30:	2000      	movs	r0, #0
 8005b32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005c0c <_malloc_r+0xfc>
 8005b3a:	f000 f869 	bl	8005c10 <__malloc_lock>
 8005b3e:	f8d8 3000 	ldr.w	r3, [r8]
 8005b42:	461c      	mov	r4, r3
 8005b44:	bb44      	cbnz	r4, 8005b98 <_malloc_r+0x88>
 8005b46:	4629      	mov	r1, r5
 8005b48:	4630      	mov	r0, r6
 8005b4a:	f7ff ffbf 	bl	8005acc <sbrk_aligned>
 8005b4e:	1c43      	adds	r3, r0, #1
 8005b50:	4604      	mov	r4, r0
 8005b52:	d158      	bne.n	8005c06 <_malloc_r+0xf6>
 8005b54:	f8d8 4000 	ldr.w	r4, [r8]
 8005b58:	4627      	mov	r7, r4
 8005b5a:	2f00      	cmp	r7, #0
 8005b5c:	d143      	bne.n	8005be6 <_malloc_r+0xd6>
 8005b5e:	2c00      	cmp	r4, #0
 8005b60:	d04b      	beq.n	8005bfa <_malloc_r+0xea>
 8005b62:	6823      	ldr	r3, [r4, #0]
 8005b64:	4639      	mov	r1, r7
 8005b66:	4630      	mov	r0, r6
 8005b68:	eb04 0903 	add.w	r9, r4, r3
 8005b6c:	f000 fb5a 	bl	8006224 <_sbrk_r>
 8005b70:	4581      	cmp	r9, r0
 8005b72:	d142      	bne.n	8005bfa <_malloc_r+0xea>
 8005b74:	6821      	ldr	r1, [r4, #0]
 8005b76:	1a6d      	subs	r5, r5, r1
 8005b78:	4629      	mov	r1, r5
 8005b7a:	4630      	mov	r0, r6
 8005b7c:	f7ff ffa6 	bl	8005acc <sbrk_aligned>
 8005b80:	3001      	adds	r0, #1
 8005b82:	d03a      	beq.n	8005bfa <_malloc_r+0xea>
 8005b84:	6823      	ldr	r3, [r4, #0]
 8005b86:	442b      	add	r3, r5
 8005b88:	6023      	str	r3, [r4, #0]
 8005b8a:	f8d8 3000 	ldr.w	r3, [r8]
 8005b8e:	685a      	ldr	r2, [r3, #4]
 8005b90:	bb62      	cbnz	r2, 8005bec <_malloc_r+0xdc>
 8005b92:	f8c8 7000 	str.w	r7, [r8]
 8005b96:	e00f      	b.n	8005bb8 <_malloc_r+0xa8>
 8005b98:	6822      	ldr	r2, [r4, #0]
 8005b9a:	1b52      	subs	r2, r2, r5
 8005b9c:	d420      	bmi.n	8005be0 <_malloc_r+0xd0>
 8005b9e:	2a0b      	cmp	r2, #11
 8005ba0:	d917      	bls.n	8005bd2 <_malloc_r+0xc2>
 8005ba2:	1961      	adds	r1, r4, r5
 8005ba4:	42a3      	cmp	r3, r4
 8005ba6:	6025      	str	r5, [r4, #0]
 8005ba8:	bf18      	it	ne
 8005baa:	6059      	strne	r1, [r3, #4]
 8005bac:	6863      	ldr	r3, [r4, #4]
 8005bae:	bf08      	it	eq
 8005bb0:	f8c8 1000 	streq.w	r1, [r8]
 8005bb4:	5162      	str	r2, [r4, r5]
 8005bb6:	604b      	str	r3, [r1, #4]
 8005bb8:	4630      	mov	r0, r6
 8005bba:	f000 f82f 	bl	8005c1c <__malloc_unlock>
 8005bbe:	f104 000b 	add.w	r0, r4, #11
 8005bc2:	1d23      	adds	r3, r4, #4
 8005bc4:	f020 0007 	bic.w	r0, r0, #7
 8005bc8:	1ac2      	subs	r2, r0, r3
 8005bca:	bf1c      	itt	ne
 8005bcc:	1a1b      	subne	r3, r3, r0
 8005bce:	50a3      	strne	r3, [r4, r2]
 8005bd0:	e7af      	b.n	8005b32 <_malloc_r+0x22>
 8005bd2:	6862      	ldr	r2, [r4, #4]
 8005bd4:	42a3      	cmp	r3, r4
 8005bd6:	bf0c      	ite	eq
 8005bd8:	f8c8 2000 	streq.w	r2, [r8]
 8005bdc:	605a      	strne	r2, [r3, #4]
 8005bde:	e7eb      	b.n	8005bb8 <_malloc_r+0xa8>
 8005be0:	4623      	mov	r3, r4
 8005be2:	6864      	ldr	r4, [r4, #4]
 8005be4:	e7ae      	b.n	8005b44 <_malloc_r+0x34>
 8005be6:	463c      	mov	r4, r7
 8005be8:	687f      	ldr	r7, [r7, #4]
 8005bea:	e7b6      	b.n	8005b5a <_malloc_r+0x4a>
 8005bec:	461a      	mov	r2, r3
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	42a3      	cmp	r3, r4
 8005bf2:	d1fb      	bne.n	8005bec <_malloc_r+0xdc>
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	6053      	str	r3, [r2, #4]
 8005bf8:	e7de      	b.n	8005bb8 <_malloc_r+0xa8>
 8005bfa:	230c      	movs	r3, #12
 8005bfc:	6033      	str	r3, [r6, #0]
 8005bfe:	4630      	mov	r0, r6
 8005c00:	f000 f80c 	bl	8005c1c <__malloc_unlock>
 8005c04:	e794      	b.n	8005b30 <_malloc_r+0x20>
 8005c06:	6005      	str	r5, [r0, #0]
 8005c08:	e7d6      	b.n	8005bb8 <_malloc_r+0xa8>
 8005c0a:	bf00      	nop
 8005c0c:	20000338 	.word	0x20000338

08005c10 <__malloc_lock>:
 8005c10:	4801      	ldr	r0, [pc, #4]	@ (8005c18 <__malloc_lock+0x8>)
 8005c12:	f7ff bf0f 	b.w	8005a34 <__retarget_lock_acquire_recursive>
 8005c16:	bf00      	nop
 8005c18:	20000330 	.word	0x20000330

08005c1c <__malloc_unlock>:
 8005c1c:	4801      	ldr	r0, [pc, #4]	@ (8005c24 <__malloc_unlock+0x8>)
 8005c1e:	f7ff bf0a 	b.w	8005a36 <__retarget_lock_release_recursive>
 8005c22:	bf00      	nop
 8005c24:	20000330 	.word	0x20000330

08005c28 <__ssputs_r>:
 8005c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c2c:	688e      	ldr	r6, [r1, #8]
 8005c2e:	461f      	mov	r7, r3
 8005c30:	42be      	cmp	r6, r7
 8005c32:	680b      	ldr	r3, [r1, #0]
 8005c34:	4682      	mov	sl, r0
 8005c36:	460c      	mov	r4, r1
 8005c38:	4690      	mov	r8, r2
 8005c3a:	d82d      	bhi.n	8005c98 <__ssputs_r+0x70>
 8005c3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005c40:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005c44:	d026      	beq.n	8005c94 <__ssputs_r+0x6c>
 8005c46:	6965      	ldr	r5, [r4, #20]
 8005c48:	6909      	ldr	r1, [r1, #16]
 8005c4a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005c4e:	eba3 0901 	sub.w	r9, r3, r1
 8005c52:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005c56:	1c7b      	adds	r3, r7, #1
 8005c58:	444b      	add	r3, r9
 8005c5a:	106d      	asrs	r5, r5, #1
 8005c5c:	429d      	cmp	r5, r3
 8005c5e:	bf38      	it	cc
 8005c60:	461d      	movcc	r5, r3
 8005c62:	0553      	lsls	r3, r2, #21
 8005c64:	d527      	bpl.n	8005cb6 <__ssputs_r+0x8e>
 8005c66:	4629      	mov	r1, r5
 8005c68:	f7ff ff52 	bl	8005b10 <_malloc_r>
 8005c6c:	4606      	mov	r6, r0
 8005c6e:	b360      	cbz	r0, 8005cca <__ssputs_r+0xa2>
 8005c70:	6921      	ldr	r1, [r4, #16]
 8005c72:	464a      	mov	r2, r9
 8005c74:	f000 fae6 	bl	8006244 <memcpy>
 8005c78:	89a3      	ldrh	r3, [r4, #12]
 8005c7a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005c7e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c82:	81a3      	strh	r3, [r4, #12]
 8005c84:	6126      	str	r6, [r4, #16]
 8005c86:	6165      	str	r5, [r4, #20]
 8005c88:	444e      	add	r6, r9
 8005c8a:	eba5 0509 	sub.w	r5, r5, r9
 8005c8e:	6026      	str	r6, [r4, #0]
 8005c90:	60a5      	str	r5, [r4, #8]
 8005c92:	463e      	mov	r6, r7
 8005c94:	42be      	cmp	r6, r7
 8005c96:	d900      	bls.n	8005c9a <__ssputs_r+0x72>
 8005c98:	463e      	mov	r6, r7
 8005c9a:	6820      	ldr	r0, [r4, #0]
 8005c9c:	4632      	mov	r2, r6
 8005c9e:	4641      	mov	r1, r8
 8005ca0:	f000 faa6 	bl	80061f0 <memmove>
 8005ca4:	68a3      	ldr	r3, [r4, #8]
 8005ca6:	1b9b      	subs	r3, r3, r6
 8005ca8:	60a3      	str	r3, [r4, #8]
 8005caa:	6823      	ldr	r3, [r4, #0]
 8005cac:	4433      	add	r3, r6
 8005cae:	6023      	str	r3, [r4, #0]
 8005cb0:	2000      	movs	r0, #0
 8005cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cb6:	462a      	mov	r2, r5
 8005cb8:	f000 fad2 	bl	8006260 <_realloc_r>
 8005cbc:	4606      	mov	r6, r0
 8005cbe:	2800      	cmp	r0, #0
 8005cc0:	d1e0      	bne.n	8005c84 <__ssputs_r+0x5c>
 8005cc2:	6921      	ldr	r1, [r4, #16]
 8005cc4:	4650      	mov	r0, sl
 8005cc6:	f7ff feb7 	bl	8005a38 <_free_r>
 8005cca:	230c      	movs	r3, #12
 8005ccc:	f8ca 3000 	str.w	r3, [sl]
 8005cd0:	89a3      	ldrh	r3, [r4, #12]
 8005cd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005cd6:	81a3      	strh	r3, [r4, #12]
 8005cd8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005cdc:	e7e9      	b.n	8005cb2 <__ssputs_r+0x8a>
	...

08005ce0 <_svfiprintf_r>:
 8005ce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ce4:	4698      	mov	r8, r3
 8005ce6:	898b      	ldrh	r3, [r1, #12]
 8005ce8:	061b      	lsls	r3, r3, #24
 8005cea:	b09d      	sub	sp, #116	@ 0x74
 8005cec:	4607      	mov	r7, r0
 8005cee:	460d      	mov	r5, r1
 8005cf0:	4614      	mov	r4, r2
 8005cf2:	d510      	bpl.n	8005d16 <_svfiprintf_r+0x36>
 8005cf4:	690b      	ldr	r3, [r1, #16]
 8005cf6:	b973      	cbnz	r3, 8005d16 <_svfiprintf_r+0x36>
 8005cf8:	2140      	movs	r1, #64	@ 0x40
 8005cfa:	f7ff ff09 	bl	8005b10 <_malloc_r>
 8005cfe:	6028      	str	r0, [r5, #0]
 8005d00:	6128      	str	r0, [r5, #16]
 8005d02:	b930      	cbnz	r0, 8005d12 <_svfiprintf_r+0x32>
 8005d04:	230c      	movs	r3, #12
 8005d06:	603b      	str	r3, [r7, #0]
 8005d08:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005d0c:	b01d      	add	sp, #116	@ 0x74
 8005d0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d12:	2340      	movs	r3, #64	@ 0x40
 8005d14:	616b      	str	r3, [r5, #20]
 8005d16:	2300      	movs	r3, #0
 8005d18:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d1a:	2320      	movs	r3, #32
 8005d1c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005d20:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d24:	2330      	movs	r3, #48	@ 0x30
 8005d26:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005ec4 <_svfiprintf_r+0x1e4>
 8005d2a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005d2e:	f04f 0901 	mov.w	r9, #1
 8005d32:	4623      	mov	r3, r4
 8005d34:	469a      	mov	sl, r3
 8005d36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d3a:	b10a      	cbz	r2, 8005d40 <_svfiprintf_r+0x60>
 8005d3c:	2a25      	cmp	r2, #37	@ 0x25
 8005d3e:	d1f9      	bne.n	8005d34 <_svfiprintf_r+0x54>
 8005d40:	ebba 0b04 	subs.w	fp, sl, r4
 8005d44:	d00b      	beq.n	8005d5e <_svfiprintf_r+0x7e>
 8005d46:	465b      	mov	r3, fp
 8005d48:	4622      	mov	r2, r4
 8005d4a:	4629      	mov	r1, r5
 8005d4c:	4638      	mov	r0, r7
 8005d4e:	f7ff ff6b 	bl	8005c28 <__ssputs_r>
 8005d52:	3001      	adds	r0, #1
 8005d54:	f000 80a7 	beq.w	8005ea6 <_svfiprintf_r+0x1c6>
 8005d58:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d5a:	445a      	add	r2, fp
 8005d5c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005d5e:	f89a 3000 	ldrb.w	r3, [sl]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	f000 809f 	beq.w	8005ea6 <_svfiprintf_r+0x1c6>
 8005d68:	2300      	movs	r3, #0
 8005d6a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005d6e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d72:	f10a 0a01 	add.w	sl, sl, #1
 8005d76:	9304      	str	r3, [sp, #16]
 8005d78:	9307      	str	r3, [sp, #28]
 8005d7a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005d7e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005d80:	4654      	mov	r4, sl
 8005d82:	2205      	movs	r2, #5
 8005d84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d88:	484e      	ldr	r0, [pc, #312]	@ (8005ec4 <_svfiprintf_r+0x1e4>)
 8005d8a:	f7fa fa41 	bl	8000210 <memchr>
 8005d8e:	9a04      	ldr	r2, [sp, #16]
 8005d90:	b9d8      	cbnz	r0, 8005dca <_svfiprintf_r+0xea>
 8005d92:	06d0      	lsls	r0, r2, #27
 8005d94:	bf44      	itt	mi
 8005d96:	2320      	movmi	r3, #32
 8005d98:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005d9c:	0711      	lsls	r1, r2, #28
 8005d9e:	bf44      	itt	mi
 8005da0:	232b      	movmi	r3, #43	@ 0x2b
 8005da2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005da6:	f89a 3000 	ldrb.w	r3, [sl]
 8005daa:	2b2a      	cmp	r3, #42	@ 0x2a
 8005dac:	d015      	beq.n	8005dda <_svfiprintf_r+0xfa>
 8005dae:	9a07      	ldr	r2, [sp, #28]
 8005db0:	4654      	mov	r4, sl
 8005db2:	2000      	movs	r0, #0
 8005db4:	f04f 0c0a 	mov.w	ip, #10
 8005db8:	4621      	mov	r1, r4
 8005dba:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005dbe:	3b30      	subs	r3, #48	@ 0x30
 8005dc0:	2b09      	cmp	r3, #9
 8005dc2:	d94b      	bls.n	8005e5c <_svfiprintf_r+0x17c>
 8005dc4:	b1b0      	cbz	r0, 8005df4 <_svfiprintf_r+0x114>
 8005dc6:	9207      	str	r2, [sp, #28]
 8005dc8:	e014      	b.n	8005df4 <_svfiprintf_r+0x114>
 8005dca:	eba0 0308 	sub.w	r3, r0, r8
 8005dce:	fa09 f303 	lsl.w	r3, r9, r3
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	9304      	str	r3, [sp, #16]
 8005dd6:	46a2      	mov	sl, r4
 8005dd8:	e7d2      	b.n	8005d80 <_svfiprintf_r+0xa0>
 8005dda:	9b03      	ldr	r3, [sp, #12]
 8005ddc:	1d19      	adds	r1, r3, #4
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	9103      	str	r1, [sp, #12]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	bfbb      	ittet	lt
 8005de6:	425b      	neglt	r3, r3
 8005de8:	f042 0202 	orrlt.w	r2, r2, #2
 8005dec:	9307      	strge	r3, [sp, #28]
 8005dee:	9307      	strlt	r3, [sp, #28]
 8005df0:	bfb8      	it	lt
 8005df2:	9204      	strlt	r2, [sp, #16]
 8005df4:	7823      	ldrb	r3, [r4, #0]
 8005df6:	2b2e      	cmp	r3, #46	@ 0x2e
 8005df8:	d10a      	bne.n	8005e10 <_svfiprintf_r+0x130>
 8005dfa:	7863      	ldrb	r3, [r4, #1]
 8005dfc:	2b2a      	cmp	r3, #42	@ 0x2a
 8005dfe:	d132      	bne.n	8005e66 <_svfiprintf_r+0x186>
 8005e00:	9b03      	ldr	r3, [sp, #12]
 8005e02:	1d1a      	adds	r2, r3, #4
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	9203      	str	r2, [sp, #12]
 8005e08:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005e0c:	3402      	adds	r4, #2
 8005e0e:	9305      	str	r3, [sp, #20]
 8005e10:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005ed4 <_svfiprintf_r+0x1f4>
 8005e14:	7821      	ldrb	r1, [r4, #0]
 8005e16:	2203      	movs	r2, #3
 8005e18:	4650      	mov	r0, sl
 8005e1a:	f7fa f9f9 	bl	8000210 <memchr>
 8005e1e:	b138      	cbz	r0, 8005e30 <_svfiprintf_r+0x150>
 8005e20:	9b04      	ldr	r3, [sp, #16]
 8005e22:	eba0 000a 	sub.w	r0, r0, sl
 8005e26:	2240      	movs	r2, #64	@ 0x40
 8005e28:	4082      	lsls	r2, r0
 8005e2a:	4313      	orrs	r3, r2
 8005e2c:	3401      	adds	r4, #1
 8005e2e:	9304      	str	r3, [sp, #16]
 8005e30:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e34:	4824      	ldr	r0, [pc, #144]	@ (8005ec8 <_svfiprintf_r+0x1e8>)
 8005e36:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005e3a:	2206      	movs	r2, #6
 8005e3c:	f7fa f9e8 	bl	8000210 <memchr>
 8005e40:	2800      	cmp	r0, #0
 8005e42:	d036      	beq.n	8005eb2 <_svfiprintf_r+0x1d2>
 8005e44:	4b21      	ldr	r3, [pc, #132]	@ (8005ecc <_svfiprintf_r+0x1ec>)
 8005e46:	bb1b      	cbnz	r3, 8005e90 <_svfiprintf_r+0x1b0>
 8005e48:	9b03      	ldr	r3, [sp, #12]
 8005e4a:	3307      	adds	r3, #7
 8005e4c:	f023 0307 	bic.w	r3, r3, #7
 8005e50:	3308      	adds	r3, #8
 8005e52:	9303      	str	r3, [sp, #12]
 8005e54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e56:	4433      	add	r3, r6
 8005e58:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e5a:	e76a      	b.n	8005d32 <_svfiprintf_r+0x52>
 8005e5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e60:	460c      	mov	r4, r1
 8005e62:	2001      	movs	r0, #1
 8005e64:	e7a8      	b.n	8005db8 <_svfiprintf_r+0xd8>
 8005e66:	2300      	movs	r3, #0
 8005e68:	3401      	adds	r4, #1
 8005e6a:	9305      	str	r3, [sp, #20]
 8005e6c:	4619      	mov	r1, r3
 8005e6e:	f04f 0c0a 	mov.w	ip, #10
 8005e72:	4620      	mov	r0, r4
 8005e74:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e78:	3a30      	subs	r2, #48	@ 0x30
 8005e7a:	2a09      	cmp	r2, #9
 8005e7c:	d903      	bls.n	8005e86 <_svfiprintf_r+0x1a6>
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d0c6      	beq.n	8005e10 <_svfiprintf_r+0x130>
 8005e82:	9105      	str	r1, [sp, #20]
 8005e84:	e7c4      	b.n	8005e10 <_svfiprintf_r+0x130>
 8005e86:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e8a:	4604      	mov	r4, r0
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	e7f0      	b.n	8005e72 <_svfiprintf_r+0x192>
 8005e90:	ab03      	add	r3, sp, #12
 8005e92:	9300      	str	r3, [sp, #0]
 8005e94:	462a      	mov	r2, r5
 8005e96:	4b0e      	ldr	r3, [pc, #56]	@ (8005ed0 <_svfiprintf_r+0x1f0>)
 8005e98:	a904      	add	r1, sp, #16
 8005e9a:	4638      	mov	r0, r7
 8005e9c:	f3af 8000 	nop.w
 8005ea0:	1c42      	adds	r2, r0, #1
 8005ea2:	4606      	mov	r6, r0
 8005ea4:	d1d6      	bne.n	8005e54 <_svfiprintf_r+0x174>
 8005ea6:	89ab      	ldrh	r3, [r5, #12]
 8005ea8:	065b      	lsls	r3, r3, #25
 8005eaa:	f53f af2d 	bmi.w	8005d08 <_svfiprintf_r+0x28>
 8005eae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005eb0:	e72c      	b.n	8005d0c <_svfiprintf_r+0x2c>
 8005eb2:	ab03      	add	r3, sp, #12
 8005eb4:	9300      	str	r3, [sp, #0]
 8005eb6:	462a      	mov	r2, r5
 8005eb8:	4b05      	ldr	r3, [pc, #20]	@ (8005ed0 <_svfiprintf_r+0x1f0>)
 8005eba:	a904      	add	r1, sp, #16
 8005ebc:	4638      	mov	r0, r7
 8005ebe:	f000 f879 	bl	8005fb4 <_printf_i>
 8005ec2:	e7ed      	b.n	8005ea0 <_svfiprintf_r+0x1c0>
 8005ec4:	0800637c 	.word	0x0800637c
 8005ec8:	08006386 	.word	0x08006386
 8005ecc:	00000000 	.word	0x00000000
 8005ed0:	08005c29 	.word	0x08005c29
 8005ed4:	08006382 	.word	0x08006382

08005ed8 <_printf_common>:
 8005ed8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005edc:	4616      	mov	r6, r2
 8005ede:	4698      	mov	r8, r3
 8005ee0:	688a      	ldr	r2, [r1, #8]
 8005ee2:	690b      	ldr	r3, [r1, #16]
 8005ee4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	bfb8      	it	lt
 8005eec:	4613      	movlt	r3, r2
 8005eee:	6033      	str	r3, [r6, #0]
 8005ef0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005ef4:	4607      	mov	r7, r0
 8005ef6:	460c      	mov	r4, r1
 8005ef8:	b10a      	cbz	r2, 8005efe <_printf_common+0x26>
 8005efa:	3301      	adds	r3, #1
 8005efc:	6033      	str	r3, [r6, #0]
 8005efe:	6823      	ldr	r3, [r4, #0]
 8005f00:	0699      	lsls	r1, r3, #26
 8005f02:	bf42      	ittt	mi
 8005f04:	6833      	ldrmi	r3, [r6, #0]
 8005f06:	3302      	addmi	r3, #2
 8005f08:	6033      	strmi	r3, [r6, #0]
 8005f0a:	6825      	ldr	r5, [r4, #0]
 8005f0c:	f015 0506 	ands.w	r5, r5, #6
 8005f10:	d106      	bne.n	8005f20 <_printf_common+0x48>
 8005f12:	f104 0a19 	add.w	sl, r4, #25
 8005f16:	68e3      	ldr	r3, [r4, #12]
 8005f18:	6832      	ldr	r2, [r6, #0]
 8005f1a:	1a9b      	subs	r3, r3, r2
 8005f1c:	42ab      	cmp	r3, r5
 8005f1e:	dc26      	bgt.n	8005f6e <_printf_common+0x96>
 8005f20:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005f24:	6822      	ldr	r2, [r4, #0]
 8005f26:	3b00      	subs	r3, #0
 8005f28:	bf18      	it	ne
 8005f2a:	2301      	movne	r3, #1
 8005f2c:	0692      	lsls	r2, r2, #26
 8005f2e:	d42b      	bmi.n	8005f88 <_printf_common+0xb0>
 8005f30:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005f34:	4641      	mov	r1, r8
 8005f36:	4638      	mov	r0, r7
 8005f38:	47c8      	blx	r9
 8005f3a:	3001      	adds	r0, #1
 8005f3c:	d01e      	beq.n	8005f7c <_printf_common+0xa4>
 8005f3e:	6823      	ldr	r3, [r4, #0]
 8005f40:	6922      	ldr	r2, [r4, #16]
 8005f42:	f003 0306 	and.w	r3, r3, #6
 8005f46:	2b04      	cmp	r3, #4
 8005f48:	bf02      	ittt	eq
 8005f4a:	68e5      	ldreq	r5, [r4, #12]
 8005f4c:	6833      	ldreq	r3, [r6, #0]
 8005f4e:	1aed      	subeq	r5, r5, r3
 8005f50:	68a3      	ldr	r3, [r4, #8]
 8005f52:	bf0c      	ite	eq
 8005f54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f58:	2500      	movne	r5, #0
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	bfc4      	itt	gt
 8005f5e:	1a9b      	subgt	r3, r3, r2
 8005f60:	18ed      	addgt	r5, r5, r3
 8005f62:	2600      	movs	r6, #0
 8005f64:	341a      	adds	r4, #26
 8005f66:	42b5      	cmp	r5, r6
 8005f68:	d11a      	bne.n	8005fa0 <_printf_common+0xc8>
 8005f6a:	2000      	movs	r0, #0
 8005f6c:	e008      	b.n	8005f80 <_printf_common+0xa8>
 8005f6e:	2301      	movs	r3, #1
 8005f70:	4652      	mov	r2, sl
 8005f72:	4641      	mov	r1, r8
 8005f74:	4638      	mov	r0, r7
 8005f76:	47c8      	blx	r9
 8005f78:	3001      	adds	r0, #1
 8005f7a:	d103      	bne.n	8005f84 <_printf_common+0xac>
 8005f7c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f84:	3501      	adds	r5, #1
 8005f86:	e7c6      	b.n	8005f16 <_printf_common+0x3e>
 8005f88:	18e1      	adds	r1, r4, r3
 8005f8a:	1c5a      	adds	r2, r3, #1
 8005f8c:	2030      	movs	r0, #48	@ 0x30
 8005f8e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005f92:	4422      	add	r2, r4
 8005f94:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005f98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005f9c:	3302      	adds	r3, #2
 8005f9e:	e7c7      	b.n	8005f30 <_printf_common+0x58>
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	4622      	mov	r2, r4
 8005fa4:	4641      	mov	r1, r8
 8005fa6:	4638      	mov	r0, r7
 8005fa8:	47c8      	blx	r9
 8005faa:	3001      	adds	r0, #1
 8005fac:	d0e6      	beq.n	8005f7c <_printf_common+0xa4>
 8005fae:	3601      	adds	r6, #1
 8005fb0:	e7d9      	b.n	8005f66 <_printf_common+0x8e>
	...

08005fb4 <_printf_i>:
 8005fb4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005fb8:	7e0f      	ldrb	r7, [r1, #24]
 8005fba:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005fbc:	2f78      	cmp	r7, #120	@ 0x78
 8005fbe:	4691      	mov	r9, r2
 8005fc0:	4680      	mov	r8, r0
 8005fc2:	460c      	mov	r4, r1
 8005fc4:	469a      	mov	sl, r3
 8005fc6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005fca:	d807      	bhi.n	8005fdc <_printf_i+0x28>
 8005fcc:	2f62      	cmp	r7, #98	@ 0x62
 8005fce:	d80a      	bhi.n	8005fe6 <_printf_i+0x32>
 8005fd0:	2f00      	cmp	r7, #0
 8005fd2:	f000 80d1 	beq.w	8006178 <_printf_i+0x1c4>
 8005fd6:	2f58      	cmp	r7, #88	@ 0x58
 8005fd8:	f000 80b8 	beq.w	800614c <_printf_i+0x198>
 8005fdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005fe0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005fe4:	e03a      	b.n	800605c <_printf_i+0xa8>
 8005fe6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005fea:	2b15      	cmp	r3, #21
 8005fec:	d8f6      	bhi.n	8005fdc <_printf_i+0x28>
 8005fee:	a101      	add	r1, pc, #4	@ (adr r1, 8005ff4 <_printf_i+0x40>)
 8005ff0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005ff4:	0800604d 	.word	0x0800604d
 8005ff8:	08006061 	.word	0x08006061
 8005ffc:	08005fdd 	.word	0x08005fdd
 8006000:	08005fdd 	.word	0x08005fdd
 8006004:	08005fdd 	.word	0x08005fdd
 8006008:	08005fdd 	.word	0x08005fdd
 800600c:	08006061 	.word	0x08006061
 8006010:	08005fdd 	.word	0x08005fdd
 8006014:	08005fdd 	.word	0x08005fdd
 8006018:	08005fdd 	.word	0x08005fdd
 800601c:	08005fdd 	.word	0x08005fdd
 8006020:	0800615f 	.word	0x0800615f
 8006024:	0800608b 	.word	0x0800608b
 8006028:	08006119 	.word	0x08006119
 800602c:	08005fdd 	.word	0x08005fdd
 8006030:	08005fdd 	.word	0x08005fdd
 8006034:	08006181 	.word	0x08006181
 8006038:	08005fdd 	.word	0x08005fdd
 800603c:	0800608b 	.word	0x0800608b
 8006040:	08005fdd 	.word	0x08005fdd
 8006044:	08005fdd 	.word	0x08005fdd
 8006048:	08006121 	.word	0x08006121
 800604c:	6833      	ldr	r3, [r6, #0]
 800604e:	1d1a      	adds	r2, r3, #4
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	6032      	str	r2, [r6, #0]
 8006054:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006058:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800605c:	2301      	movs	r3, #1
 800605e:	e09c      	b.n	800619a <_printf_i+0x1e6>
 8006060:	6833      	ldr	r3, [r6, #0]
 8006062:	6820      	ldr	r0, [r4, #0]
 8006064:	1d19      	adds	r1, r3, #4
 8006066:	6031      	str	r1, [r6, #0]
 8006068:	0606      	lsls	r6, r0, #24
 800606a:	d501      	bpl.n	8006070 <_printf_i+0xbc>
 800606c:	681d      	ldr	r5, [r3, #0]
 800606e:	e003      	b.n	8006078 <_printf_i+0xc4>
 8006070:	0645      	lsls	r5, r0, #25
 8006072:	d5fb      	bpl.n	800606c <_printf_i+0xb8>
 8006074:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006078:	2d00      	cmp	r5, #0
 800607a:	da03      	bge.n	8006084 <_printf_i+0xd0>
 800607c:	232d      	movs	r3, #45	@ 0x2d
 800607e:	426d      	negs	r5, r5
 8006080:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006084:	4858      	ldr	r0, [pc, #352]	@ (80061e8 <_printf_i+0x234>)
 8006086:	230a      	movs	r3, #10
 8006088:	e011      	b.n	80060ae <_printf_i+0xfa>
 800608a:	6821      	ldr	r1, [r4, #0]
 800608c:	6833      	ldr	r3, [r6, #0]
 800608e:	0608      	lsls	r0, r1, #24
 8006090:	f853 5b04 	ldr.w	r5, [r3], #4
 8006094:	d402      	bmi.n	800609c <_printf_i+0xe8>
 8006096:	0649      	lsls	r1, r1, #25
 8006098:	bf48      	it	mi
 800609a:	b2ad      	uxthmi	r5, r5
 800609c:	2f6f      	cmp	r7, #111	@ 0x6f
 800609e:	4852      	ldr	r0, [pc, #328]	@ (80061e8 <_printf_i+0x234>)
 80060a0:	6033      	str	r3, [r6, #0]
 80060a2:	bf14      	ite	ne
 80060a4:	230a      	movne	r3, #10
 80060a6:	2308      	moveq	r3, #8
 80060a8:	2100      	movs	r1, #0
 80060aa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80060ae:	6866      	ldr	r6, [r4, #4]
 80060b0:	60a6      	str	r6, [r4, #8]
 80060b2:	2e00      	cmp	r6, #0
 80060b4:	db05      	blt.n	80060c2 <_printf_i+0x10e>
 80060b6:	6821      	ldr	r1, [r4, #0]
 80060b8:	432e      	orrs	r6, r5
 80060ba:	f021 0104 	bic.w	r1, r1, #4
 80060be:	6021      	str	r1, [r4, #0]
 80060c0:	d04b      	beq.n	800615a <_printf_i+0x1a6>
 80060c2:	4616      	mov	r6, r2
 80060c4:	fbb5 f1f3 	udiv	r1, r5, r3
 80060c8:	fb03 5711 	mls	r7, r3, r1, r5
 80060cc:	5dc7      	ldrb	r7, [r0, r7]
 80060ce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80060d2:	462f      	mov	r7, r5
 80060d4:	42bb      	cmp	r3, r7
 80060d6:	460d      	mov	r5, r1
 80060d8:	d9f4      	bls.n	80060c4 <_printf_i+0x110>
 80060da:	2b08      	cmp	r3, #8
 80060dc:	d10b      	bne.n	80060f6 <_printf_i+0x142>
 80060de:	6823      	ldr	r3, [r4, #0]
 80060e0:	07df      	lsls	r7, r3, #31
 80060e2:	d508      	bpl.n	80060f6 <_printf_i+0x142>
 80060e4:	6923      	ldr	r3, [r4, #16]
 80060e6:	6861      	ldr	r1, [r4, #4]
 80060e8:	4299      	cmp	r1, r3
 80060ea:	bfde      	ittt	le
 80060ec:	2330      	movle	r3, #48	@ 0x30
 80060ee:	f806 3c01 	strble.w	r3, [r6, #-1]
 80060f2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80060f6:	1b92      	subs	r2, r2, r6
 80060f8:	6122      	str	r2, [r4, #16]
 80060fa:	f8cd a000 	str.w	sl, [sp]
 80060fe:	464b      	mov	r3, r9
 8006100:	aa03      	add	r2, sp, #12
 8006102:	4621      	mov	r1, r4
 8006104:	4640      	mov	r0, r8
 8006106:	f7ff fee7 	bl	8005ed8 <_printf_common>
 800610a:	3001      	adds	r0, #1
 800610c:	d14a      	bne.n	80061a4 <_printf_i+0x1f0>
 800610e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006112:	b004      	add	sp, #16
 8006114:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006118:	6823      	ldr	r3, [r4, #0]
 800611a:	f043 0320 	orr.w	r3, r3, #32
 800611e:	6023      	str	r3, [r4, #0]
 8006120:	4832      	ldr	r0, [pc, #200]	@ (80061ec <_printf_i+0x238>)
 8006122:	2778      	movs	r7, #120	@ 0x78
 8006124:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006128:	6823      	ldr	r3, [r4, #0]
 800612a:	6831      	ldr	r1, [r6, #0]
 800612c:	061f      	lsls	r7, r3, #24
 800612e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006132:	d402      	bmi.n	800613a <_printf_i+0x186>
 8006134:	065f      	lsls	r7, r3, #25
 8006136:	bf48      	it	mi
 8006138:	b2ad      	uxthmi	r5, r5
 800613a:	6031      	str	r1, [r6, #0]
 800613c:	07d9      	lsls	r1, r3, #31
 800613e:	bf44      	itt	mi
 8006140:	f043 0320 	orrmi.w	r3, r3, #32
 8006144:	6023      	strmi	r3, [r4, #0]
 8006146:	b11d      	cbz	r5, 8006150 <_printf_i+0x19c>
 8006148:	2310      	movs	r3, #16
 800614a:	e7ad      	b.n	80060a8 <_printf_i+0xf4>
 800614c:	4826      	ldr	r0, [pc, #152]	@ (80061e8 <_printf_i+0x234>)
 800614e:	e7e9      	b.n	8006124 <_printf_i+0x170>
 8006150:	6823      	ldr	r3, [r4, #0]
 8006152:	f023 0320 	bic.w	r3, r3, #32
 8006156:	6023      	str	r3, [r4, #0]
 8006158:	e7f6      	b.n	8006148 <_printf_i+0x194>
 800615a:	4616      	mov	r6, r2
 800615c:	e7bd      	b.n	80060da <_printf_i+0x126>
 800615e:	6833      	ldr	r3, [r6, #0]
 8006160:	6825      	ldr	r5, [r4, #0]
 8006162:	6961      	ldr	r1, [r4, #20]
 8006164:	1d18      	adds	r0, r3, #4
 8006166:	6030      	str	r0, [r6, #0]
 8006168:	062e      	lsls	r6, r5, #24
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	d501      	bpl.n	8006172 <_printf_i+0x1be>
 800616e:	6019      	str	r1, [r3, #0]
 8006170:	e002      	b.n	8006178 <_printf_i+0x1c4>
 8006172:	0668      	lsls	r0, r5, #25
 8006174:	d5fb      	bpl.n	800616e <_printf_i+0x1ba>
 8006176:	8019      	strh	r1, [r3, #0]
 8006178:	2300      	movs	r3, #0
 800617a:	6123      	str	r3, [r4, #16]
 800617c:	4616      	mov	r6, r2
 800617e:	e7bc      	b.n	80060fa <_printf_i+0x146>
 8006180:	6833      	ldr	r3, [r6, #0]
 8006182:	1d1a      	adds	r2, r3, #4
 8006184:	6032      	str	r2, [r6, #0]
 8006186:	681e      	ldr	r6, [r3, #0]
 8006188:	6862      	ldr	r2, [r4, #4]
 800618a:	2100      	movs	r1, #0
 800618c:	4630      	mov	r0, r6
 800618e:	f7fa f83f 	bl	8000210 <memchr>
 8006192:	b108      	cbz	r0, 8006198 <_printf_i+0x1e4>
 8006194:	1b80      	subs	r0, r0, r6
 8006196:	6060      	str	r0, [r4, #4]
 8006198:	6863      	ldr	r3, [r4, #4]
 800619a:	6123      	str	r3, [r4, #16]
 800619c:	2300      	movs	r3, #0
 800619e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061a2:	e7aa      	b.n	80060fa <_printf_i+0x146>
 80061a4:	6923      	ldr	r3, [r4, #16]
 80061a6:	4632      	mov	r2, r6
 80061a8:	4649      	mov	r1, r9
 80061aa:	4640      	mov	r0, r8
 80061ac:	47d0      	blx	sl
 80061ae:	3001      	adds	r0, #1
 80061b0:	d0ad      	beq.n	800610e <_printf_i+0x15a>
 80061b2:	6823      	ldr	r3, [r4, #0]
 80061b4:	079b      	lsls	r3, r3, #30
 80061b6:	d413      	bmi.n	80061e0 <_printf_i+0x22c>
 80061b8:	68e0      	ldr	r0, [r4, #12]
 80061ba:	9b03      	ldr	r3, [sp, #12]
 80061bc:	4298      	cmp	r0, r3
 80061be:	bfb8      	it	lt
 80061c0:	4618      	movlt	r0, r3
 80061c2:	e7a6      	b.n	8006112 <_printf_i+0x15e>
 80061c4:	2301      	movs	r3, #1
 80061c6:	4632      	mov	r2, r6
 80061c8:	4649      	mov	r1, r9
 80061ca:	4640      	mov	r0, r8
 80061cc:	47d0      	blx	sl
 80061ce:	3001      	adds	r0, #1
 80061d0:	d09d      	beq.n	800610e <_printf_i+0x15a>
 80061d2:	3501      	adds	r5, #1
 80061d4:	68e3      	ldr	r3, [r4, #12]
 80061d6:	9903      	ldr	r1, [sp, #12]
 80061d8:	1a5b      	subs	r3, r3, r1
 80061da:	42ab      	cmp	r3, r5
 80061dc:	dcf2      	bgt.n	80061c4 <_printf_i+0x210>
 80061de:	e7eb      	b.n	80061b8 <_printf_i+0x204>
 80061e0:	2500      	movs	r5, #0
 80061e2:	f104 0619 	add.w	r6, r4, #25
 80061e6:	e7f5      	b.n	80061d4 <_printf_i+0x220>
 80061e8:	0800638d 	.word	0x0800638d
 80061ec:	0800639e 	.word	0x0800639e

080061f0 <memmove>:
 80061f0:	4288      	cmp	r0, r1
 80061f2:	b510      	push	{r4, lr}
 80061f4:	eb01 0402 	add.w	r4, r1, r2
 80061f8:	d902      	bls.n	8006200 <memmove+0x10>
 80061fa:	4284      	cmp	r4, r0
 80061fc:	4623      	mov	r3, r4
 80061fe:	d807      	bhi.n	8006210 <memmove+0x20>
 8006200:	1e43      	subs	r3, r0, #1
 8006202:	42a1      	cmp	r1, r4
 8006204:	d008      	beq.n	8006218 <memmove+0x28>
 8006206:	f811 2b01 	ldrb.w	r2, [r1], #1
 800620a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800620e:	e7f8      	b.n	8006202 <memmove+0x12>
 8006210:	4402      	add	r2, r0
 8006212:	4601      	mov	r1, r0
 8006214:	428a      	cmp	r2, r1
 8006216:	d100      	bne.n	800621a <memmove+0x2a>
 8006218:	bd10      	pop	{r4, pc}
 800621a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800621e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006222:	e7f7      	b.n	8006214 <memmove+0x24>

08006224 <_sbrk_r>:
 8006224:	b538      	push	{r3, r4, r5, lr}
 8006226:	4d06      	ldr	r5, [pc, #24]	@ (8006240 <_sbrk_r+0x1c>)
 8006228:	2300      	movs	r3, #0
 800622a:	4604      	mov	r4, r0
 800622c:	4608      	mov	r0, r1
 800622e:	602b      	str	r3, [r5, #0]
 8006230:	f7fa fd86 	bl	8000d40 <_sbrk>
 8006234:	1c43      	adds	r3, r0, #1
 8006236:	d102      	bne.n	800623e <_sbrk_r+0x1a>
 8006238:	682b      	ldr	r3, [r5, #0]
 800623a:	b103      	cbz	r3, 800623e <_sbrk_r+0x1a>
 800623c:	6023      	str	r3, [r4, #0]
 800623e:	bd38      	pop	{r3, r4, r5, pc}
 8006240:	2000032c 	.word	0x2000032c

08006244 <memcpy>:
 8006244:	440a      	add	r2, r1
 8006246:	4291      	cmp	r1, r2
 8006248:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800624c:	d100      	bne.n	8006250 <memcpy+0xc>
 800624e:	4770      	bx	lr
 8006250:	b510      	push	{r4, lr}
 8006252:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006256:	f803 4f01 	strb.w	r4, [r3, #1]!
 800625a:	4291      	cmp	r1, r2
 800625c:	d1f9      	bne.n	8006252 <memcpy+0xe>
 800625e:	bd10      	pop	{r4, pc}

08006260 <_realloc_r>:
 8006260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006264:	4607      	mov	r7, r0
 8006266:	4614      	mov	r4, r2
 8006268:	460d      	mov	r5, r1
 800626a:	b921      	cbnz	r1, 8006276 <_realloc_r+0x16>
 800626c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006270:	4611      	mov	r1, r2
 8006272:	f7ff bc4d 	b.w	8005b10 <_malloc_r>
 8006276:	b92a      	cbnz	r2, 8006284 <_realloc_r+0x24>
 8006278:	f7ff fbde 	bl	8005a38 <_free_r>
 800627c:	4625      	mov	r5, r4
 800627e:	4628      	mov	r0, r5
 8006280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006284:	f000 f81a 	bl	80062bc <_malloc_usable_size_r>
 8006288:	4284      	cmp	r4, r0
 800628a:	4606      	mov	r6, r0
 800628c:	d802      	bhi.n	8006294 <_realloc_r+0x34>
 800628e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006292:	d8f4      	bhi.n	800627e <_realloc_r+0x1e>
 8006294:	4621      	mov	r1, r4
 8006296:	4638      	mov	r0, r7
 8006298:	f7ff fc3a 	bl	8005b10 <_malloc_r>
 800629c:	4680      	mov	r8, r0
 800629e:	b908      	cbnz	r0, 80062a4 <_realloc_r+0x44>
 80062a0:	4645      	mov	r5, r8
 80062a2:	e7ec      	b.n	800627e <_realloc_r+0x1e>
 80062a4:	42b4      	cmp	r4, r6
 80062a6:	4622      	mov	r2, r4
 80062a8:	4629      	mov	r1, r5
 80062aa:	bf28      	it	cs
 80062ac:	4632      	movcs	r2, r6
 80062ae:	f7ff ffc9 	bl	8006244 <memcpy>
 80062b2:	4629      	mov	r1, r5
 80062b4:	4638      	mov	r0, r7
 80062b6:	f7ff fbbf 	bl	8005a38 <_free_r>
 80062ba:	e7f1      	b.n	80062a0 <_realloc_r+0x40>

080062bc <_malloc_usable_size_r>:
 80062bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062c0:	1f18      	subs	r0, r3, #4
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	bfbc      	itt	lt
 80062c6:	580b      	ldrlt	r3, [r1, r0]
 80062c8:	18c0      	addlt	r0, r0, r3
 80062ca:	4770      	bx	lr

080062cc <_init>:
 80062cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062ce:	bf00      	nop
 80062d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062d2:	bc08      	pop	{r3}
 80062d4:	469e      	mov	lr, r3
 80062d6:	4770      	bx	lr

080062d8 <_fini>:
 80062d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062da:	bf00      	nop
 80062dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062de:	bc08      	pop	{r3}
 80062e0:	469e      	mov	lr, r3
 80062e2:	4770      	bx	lr
