/*
 * Copyright (c) 2018 Viking Electronics, Inc.
 *  All rights reserved
 *
 */
/dts-v1/;

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include "imx6dl.dtsi"
/ {
	model = "Viking Electronics X-35";
	compatible = "fsl,imx6dl";
};

/ {
	chosen {
		stdout-path = &uart1;
	};

	memory: memory {
		reg = <0x10000000 0x40000000>;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_2p5v: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

		reg_3p3v: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_1p8v: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "1P8V";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};
	};

	sound {
		compatible = "fsl,imx-sgtl5000",
			     "fsl,imx-audio-sgtl5000";
		model = "audio-sgtl5000";
		ssi-controller = <&ssi1>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT";
		mux-int-port = <1>;
		mux-ext-port = <3>;
	};

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audio>;
	status = "okay";
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
	phy-reset-gpios = <&gpio1 26 GPIO_ACTIVE_HIGH>;
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	status = "okay";

	codec: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
		reg = <0x0a>;
		clocks = <&clks 201>;
		VDDA-supply = <&reg_1p8v>;
		VDDIO-supply = <&reg_1p8v>;
		VDDD-supply = <&reg_1p8v>;
	};
};

&i2c2 {
	clock-frequency = <100000>;
	status = "okay";
	
	ov5648_mipi: ov5648_mipi@3c {
		compatible = "ovti,ov564x_mipi";
		reg = <0x3c>;
		clocks = <&clks 200>;
		clock-names = "csi_mclk";
		DOVDD-supply = <&reg_1p8v>;
		AVDD-supply = <&reg_2p5v>;
		DVDD-supply = <&reg_1p8v>;
		pwn-gpios = <&gpio5 31 1>;
		rst-gpios = <&gpio6 1 0>;
		ipu_id = <0>;
		csi_id = <0>;
		mclk = <24000000>;
		mclk_source = <0>;
	};

	pca9554: pca9554@25 {
		compatible = "nxp,pca9554";
		gpio-controller;
		#gpio-cells = <2>;
		#interrupt-cells = <2>;
		reg = <0x25>;
	};
};

&i2c3 {
	clock-frequency = <100000>;
	status = "okay";
};




&mipi_csi {
	ipu_id = <0>;
	csi_id = <0>;
	v_channel = <0>;
	lanes = <2>;
	status = "okay";
};

&ssi1 {
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc1>;
	cd-gpios = <&gpio3 9 GPIO_ACTIVE_LOW>;
	status = "okay";
};

&wdog1 {
	status = "okay";
};


&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;

	x-35 {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				/* BALL T1 JE1_33 1.8v PIC Reset */
				MX6QDL_PAD_GPIO_2__GPIO1_IO02	0x80000000
				/* BALL T3 JX2_67 3.3v Orange LED */
				MX6QDL_PAD_GPIO_6__GPIO1_IO06	0x80000000
				/* BALL R5 JX2_65 3.3v Green LED */
				MX6QDL_PAD_GPIO_8__GPIO1_IO08	0x80000000
				/* Camera */
				/* BALL L1 JE1_44 1.8v Power Down */
				MX6QDL_PAD_CSI0_DAT13__GPIO5_IO31 0x0000b0b0
				/* BALL M5 JE1_48 1.8v Reset */
				MX6QDL_PAD_CSI0_DAT15__GPIO6_IO01 0x0000b0b0
				/* BALL F21 JE1_45 1.8v SCL */
				MX6QDL_PAD_EIM_D17__I2C3_SCL 	0x4001b8b1
				/* BALL D24 JE1_47 1.8v SDA
				MX6QDL_PAD_EIM_D18__I2C3_SDA	0x4001b8b1
				/* BALL R7 JX2_69 1.8v Clock */
				MX6QDL_PAD_GPIO_3__CCM_CLKO2	0x000000b0
				/* GPIO */
				/* CSI MUX PADS */
				/* BALL P3 JE1_28 1.8v Out */
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20 0x80000000
				/* BALL N6 JE1_30 1.8v In */
				MX6QDL_PAD_CSI0_DAT8__GPIO5_IO26 0x80000000
				/* BALL N5 JE1_32 1.8v In */
				MX6QDL_PAD_CSI0_DAT9__GPIO5_IO27 0x80000000
				/* BALL M2 JE1_42 1.8v In */
				MX6QDL_PAD_CSI0_DAT12__GPIO5_IO30 0x80000000
				/* BALL M4 JE1_34 1.8v Out */
				MX6QDL_PAD_CSI0_DAT14__GPIO6_IO00 0x80000000
				/* BALL P1 JE1_25 1.8v In */
				MX6QDL_PAD_CSI0_PIXCLK__GPIO5_IO18 0x80000000
				/* BALL N2 JE1_26 1.8v In */
				MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21 0x80000000
				/* DISP MUX PADS */
				/* BALL P24 JX1_54 3.3v Out */
				MX6QDL_PAD_DISP0_DAT0__GPIO4_IO21  0x0001b0b0
				/* BALL P22 JX1_52 3.3v In */
				MX6QDL_PAD_DISP0_DAT1__GPIO4_IO22  0x0001b0b0
				/* BALL P23 JX1_50 3.3v Out */
				MX6QDL_PAD_DISP0_DAT2__GPIO4_IO23  0x0001b0b0
				/* BALL P21 JX1_48 3.3v In */
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24  0x0001b0b0
				/* BALL P20 JX1_46 3.3v Out */
				MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25  0x0001b0b0
				/* BALL R35 JX1_44 3.3v In */
				MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26  0x0001b0b0
				/* BALL R23 JX1_42 3.3v Out */
				MX6QDL_PAD_DISP0_DAT6__GPIO4_IO27  0x0001b0b0
				/* BALL R24 JX1_40 3.3v In */
				MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28  0x0001b0b0
				/* BALL R22 JX1_38 3.3v Out */
				MX6QDL_PAD_DISP0_DAT8__GPIO4_IO29  0x0001b0b0
				/* BALL T25 JX1_36 3.3v In */
				MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30  0x0001b0b0
				/* BALL R21 JX1_34 3.3v Out */
				MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31 0x0001b0b0
				/* BALL T23 JX1_32 3.3v In */
				MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05 0x0001b0b0
				/* BALL T24 JX1_30 3.3v Out */
				MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06 0x0001b0b0
				/* BALL R20 JX1_28 3.3v In */
				MX6QDL_PAD_DISP0_DAT13__GPIO5_IO07 0x0001b0b0
				/* BALL U25 JX1_26 3.3v Out */
				MX6QDL_PAD_DISP0_DAT14__GPIO5_IO08 0x0001b0b0
				/* BALL T22 JX1_24 3.3v In */
				MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09 0x0001b0b0
				/* BALL T21 JX1_22 3.3v Out */
				MX6QDL_PAD_DISP0_DAT16__GPIO5_IO10 0x0001b0b0
				/* BALL U24 JX1_20 3.3v In */
				MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11 0x0001b0b0
				/* BALL V25 JX1_18 3.3v Out */
				MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12 0x0001b0b0
				/* BALL U23 JX1_16 3.3v In */
				MX6QDL_PAD_DISP0_DAT19__GPIO5_IO13 0x0001b0b0
				/* BALL U22 JX1_14 3.3v Out */
				MX6QDL_PAD_DISP0_DAT20__GPIO5_IO14 0x0001b0b0
				/* BALL T20 JX1_12 3.3v In */
				MX6QDL_PAD_DISP0_DAT21__GPIO5_IO15 0x0001b0b0
				/* BALL V24 JX1_10 3.3v Out */
				MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16 0x0001b0b0
				/* BALL W24 JX1_8 3.3v In */
				MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17 0x0001b0b0
				/* EIM MUX PADS */
				/* BALL H19 JX2_40 1.8v In */
				MX6QDL_PAD_EIM_A25__GPIO5_IO02	0x0001b0b0
				/* BALL H24 JE1_55 1.8v Out */
				MX6QDL_PAD_EIM_CS0__GPIO2_IO23	0x0001b0b0
				/* BALL J23 JE1_57 1.8v In */
				MX6QDL_PAD_EIM_CS1__GPIO2_IO24	0x0001b0b0
				/* BALL K22 JE1_51 1.8v Out */
				MX6QDL_PAD_EIM_LBA__GPIO2_IO27	0x0001b0b0
				/* BALL J24 JE1_59 1.8v Out */
				MX6QDL_PAD_EIM_OE__GPIO2_IO25	0x0001b0b0
				/* BALL K20 JE1_53 1.8v In */
				MX6QDL_PAD_EIM_RW__GPIO2_IO26	0x0001b0b0
				/* GPIO MUX PADS */
				/* BALL T2 JE1_35 1.8v In */	
				MX6QDL_PAD_GPIO_9__GPIO1_IO09	0x80000000
				/* BALL P5 JX2_52 3.3v In */
				MX6QDL_PAD_GPIO_19__GPIO4_IO05	0x80000000
				/* KEY MUX PADS */
				/* BALL W6 JX2_19 3.3v In */
				MX6QDL_PAD_KEY_COL2__GPIO4_IO10 0x0001b0b0
				/* BALL U5 JX2_13 3.3v Out */
				MX6QDL_PAD_KEY_COL3__GPIO4_IO12 0x0001b0b0
				/* BALL T6 JX2_25 3.3v In */
				MX6QDL_PAD_KEY_COL4__GPIO4_IO14 0x0001b0b0
				/* BALL W4 JX2_21 3.3v Out */
				MX6QDL_PAD_KEY_ROW2__GPIO4_IO11 0x0001b0b0
				/* BALL T7 JX2_15 3.3v In */
				MX6QDL_PAD_KEY_ROW3__GPIO4_IO13 0x0001b0b0
				/* BALL V5 JX2_27 3.3v Out */
				MX6QDL_PAD_KEY_ROW4__GPIO4_IO15 0x0001b0b0
				/* SD4 MUX PADS */
				/* BALL D18 JX1_4 3.3v In */
				MX6QDL_PAD_SD4_DAT0__GPIO2_IO08 0x80000000
				/* BALL B19 JE1_37 1.8v & JX1_6 3.3v Out */
				MX6QDL_PAD_SD4_DAT1__GPIO2_IO09	0x80000000
				/* BALL F17 JE1_39 1.8v In */
				MX6QDL_PAD_SD4_DAT2__GPIO2_IO10	0x80000000
			>;
		};

		pinctrl_audio: audiogrp {
			fsl,pins = <
				/* BALL N1 JE1_52 1.8v TxC */
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC	0x000130b0
				/* BALL P2 JE1_56 1.8v TxD */
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD  0x000110b0
				/* BALL N4 JE1_54 1.8v TxFS */
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS	0x000130b0
				/* BALL N3 JE1_50 1.8v RxD */
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD	0x000130b0
				/* BALL P4 JE1_24 1.8v Clock */
				MX6QDL_PAD_CSI0_MCLK__CCM_CLKO1	0x0001b0b0
				/* BALL H20 JE1_41 1.8v SCL */
				MX6QDL_PAD_EIM_D21__I2C1_SCL	0x4001b8b1
				/* BALL G23 JE1_43 1.8v SDA */
				MX6QDL_PAD_EIM_D28__I2C1_SDA	0x4001b8b1
			>;
		};
				
		pinctrl_enet: enetgrp {
			fsl,pins = <
				/* BALL V20 JX1_33 3.3v RGMII_MDC */
				MX6QDL_PAD_ENET_MDC__ENET_MDC	0x0001b0b0
				/* BALL V23 JX1_35 3.3v RGMII MDIO */
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO	0x0001b0b0
				/* BALL W22 JX1_37 3.3v RGMII Phy Reset */
				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26 0x0001f0b1
				/* BALL V21 JX1_39 3.3v RGMII Tx Enable */
				MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN 0x0001b0b0
				/* BALL V22 JX1_41 3.3v RGMII Ref Clock */
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x1b0b0
				/* BALL B25 JX1_61 1.5v RGMII Rx Clock */
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC	0x0001b0b0
				/* BALL D22 JX1_45 1.5v RGMII Rx Control */
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
				/* BALL C24 JX1_63 1.5v RGMII Rx Data 0 */
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0	0x0001b0b0
				/* BALL B23 JX1_65 1.5v RGMII Rx Data 1 */
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1	0x0001b0b0
				/* BALL B24 JX1_67 1.5v RGMII Rx Data 2 */
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2	0x0001b0b0
				/* BALL D23 JX1_69 1.5v RGMII Rx Data 3 */
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3	0x0001b0b0
				/* BALL D21 JX1_49 1.5v RGMII Tx Clock */
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC	0x0001b0b0
				/* BALL C23 JX1_43 1.5v RGMII Tx Control */
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
				/* BALL C22 JX1_51 1.5v RGMII Tx Data 0 */
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0	0x0001b0b0
				/* BALL F20 JX1_53 1.5v RGMII Tx Data 1 */
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1	0x0001b0b0
				/* BALL E21 JX1_55 1.5v RGMII Tx Data 2 */
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2	0x0001b0b0
				/* BALL A24 JX1_57 1.5v RGMII Tx Data 3 */
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3	0x0001b0b0
			>;
		};

		pinctrl_pwm2:pwm2grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__PWM2_OUT 	0x0001b0b1
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				/* BALL M3 JE1_22 1.8v */
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA 0x0001b0b1
				/* BALL M1 JE1_27 1.8v */
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA 0x0001b0b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				/* BALL D25 JE1_65 1.8v */
				MX6QDL_PAD_EIM_D23__UART3_CTS_B	0x0001b0b1
				/* BALL	F22 JE1_46 1.8v */
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA 0x0001b0b1
				/* BALL G22 JE1_61 1.8v */
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA 0x0001b0b1
				/* BALL H21 JE1_63 1.8v */
				MX6QDL_PAD_EIM_D31__UART3_RTS_B 0x0001b0b1
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				/* BALL M21 JE1_60 1.8v Card Detect */
				MX6QDL_PAD_EIM_DA9__GPIO3_IO09	0x80000000
				/* BALL D20 JE1_58 1.8v Clock */
				MX6QDL_PAD_SD1_CLK__SD1_CLK 	0x00017071
				/* BALL B21 JE1_62 1.8v Command */
				MX6QDL_PAD_SD1_CMD__SD1_CMD	0x00017071
				/* BALL A21 JE1_66 1.8v Data 0 */
				MX6QDL_PAD_SD1_DAT0__SD1_DATA0	0x00017071
				/* BALL C20 JE1_70 1.8v Data 1 */
				MX6QDL_PAD_SD1_DAT1__SD1_DATA1	0x00017071
				/* BALL E19 JE1_64 1.8v Data 2 */
				MX6QDL_PAD_SD1_DAT2__SD1_DATA2	0x00017071
				/* BALL F18 JE1_68 1.8v Data 3 */
				MX6QDL_PAD_SD1_DAT3__SD1_DATA3	0x00017071
			>;
		};
	};
};
