mips_core
mem_module
wb_mux
pc_gen_ctl_reg_clr_cls
ext
mips_dvc
alu_muxb
r1_reg_clr_cls
r32_reg_clr_cls
ext_ctl_reg_clr_cls
mips_sys
muldiv_ff
fwd_mux
infile_dmem_ctl_reg
reg_array
ctl_FSM
or32
add32
pc
rf_stage
alu
mem_dout_ctl
pc_gen
shifter_tak
alu_muxa
exec_stage
mips_alu
b_d_save
mips_sys/inst_i_mips_core
ctl_FSM/always_4/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
mips_dvc/always_6
ctl_FSM/input_irq
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1
ctl_FSM/reg_pc_prectl
ext/input_ctl
pipelinedregs/input_ext_ctl_i
r32_reg_clr_cls/reg_r32_o
reg_array/always_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_4/if_1/if_1
decode_pipe/wire_BUS2072
ext_ctl_reg_clr_cls/input_cls
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
ctl_FSM/always_6/block_1/case_1/block_3/stmt_6
mips_sys/inst_imips_dvc
r32_reg_clr_cls/always_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
rf_stage/inst_rs_fwd_rs
mips_alu/input_a
exec_stage/inst_i_alu_muxa
ext_ctl_reg_clr_cls/input_ext_ctl_i
ext/always_1/case_1
ext/reg_res
reg_array/always_1/if_1
wb_mux/input_alu_i
ctl_FSM/reg_CurrState
ctl_FSM/always_5
rf_stage/wire_ext_o
ext_ctl_reg_clr_cls/reg_ext_ctl_o
r32_reg_clr_cls/always_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
rf_stage/input_irq_i
ext/wire_instr25_0
pc_gen/input_imm
reg_array/always_1/if_1/block_1
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1
decode_pipe/wire_pc_gen_ctl_o
rf_stage/wire_BUS1013
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
decode_pipe/wire_BUS2102
ctl_FSM/always_5/block_1/case_1/stmt_1
shifter_tak/always_1
exec_stage/inst_pc_nxt
ctl_FSM/always_6/block_1/case_1/block_1/stmt_6
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
alu_muxa/input_pc
exec_stage/wire_BUS2332
rf_stage/input_ext_ctl_i
ext_ctl_reg_clr_cls/always_1/if_1
pipelinedregs/inst_U4
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2
pc_gen/always_1/if_1/block_1/if_1
muldiv_ff/assign_2_res
mips_alu/inst_muldiv_ff
ctl_FSM/always_6/block_1/case_1
pc_gen_ctl_reg_clr_cls/input_pc_gen_ctl_i
pc_gen/always_1/if_1/block_1/if_1/block_2
pipelinedregs/wire_ext_ctl
ext_ctl_reg_clr_cls/always_1/if_1/if_1
mips_core/wire_BUS117
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/reg_id2ra_ctl_cls
mips_dvc/always_5/if_1
mips_core/inst_alu_pass0
rf_stage/input_wb_din_i
add32/always_1
pc/inst_pc_latch
rf_stage/inst_reg_bank
pc_gen/assign_1_br_addr
exec_stage/inst_add4
pc_gen_ctl_reg_clr_cls/always_1
alu_muxa/always_1/block_1/case_1/stmt_2
mips_core/wire_BUS422
ext_ctl_reg_clr_cls/input_clr
alu_muxb/always_1/case_1/stmt_1
wb_mux/always_1/if_1
mips_core/wire_BUS7231
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
pipelinedregs/wire_pc_gen_ctl_o
r1_reg_clr_cls/input_r1_i
ctl_FSM/always_6/block_1/case_1/block_1/stmt_2
mips_alu/wire_mul_div_c
pc/wire_lpause
ext/always_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1
ext/input_ins_i
pc_gen_ctl_reg_clr_cls/always_1/if_1
b_d_save/reg_dout
rf_stage/wire_rs_o
mips_dvc/always_6/stmt_1
mem_module/input_zZ_din
wb_mux/always_1/if_1/stmt_1
mips_alu/assign_1_c
mips_dvc/input_addr
mips_alu/wire_shift_c
r1_reg_clr_cls/reg_r1_o
mips_core/inst_alu_pass1
or32/always_1/stmt_1
add32/input_d_i
pc_gen/input_ctl
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1
pipelinedregs/input_id2ra_ctl_cls
wb_mux/always_1/if_1/stmt_2
ctl_FSM/always_4/if_1/if_1/stmt_1
mem_module/inst_dmem_ctl_post
ctl_FSM/always_6/block_1/case_1/block_8
reg_array/input_data
mips_core/inst_cop_data_or
mips_sys/wire_cop_addr
add32/reg_d_o
fwd_mux/reg_dout
alu_muxb/input_ext
mem_module/inst_i_mem_dout_ctl
mips_core/inst_cop_dout_reg
or32/input_b
mips_core/inst_rs_reg
pc/wire_pc_o
exec_stage/inst_i_alu_muxb
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_2
ext/always_1/case_1/stmt_1
reg_array/always_1/if_1/block_1/stmt_1
alu/input_b
or32/reg_c
pc_gen/always_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_2
fwd_mux/always_1
reg_array/wire_qa
ctl_FSM/always_5/block_1
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
rf_stage/inst_i_ext
mips_core/wire_cop_addr_o
mem_dout_ctl/always_1
ctl_FSM/reg_NextState
mem_module/inst_uu3
wb_mux/input_dmem_i
decode_pipe/input_id2ra_ctl_cls
mips_dvc/reg_cmd
mips_core/input_irq_i
mips_alu/inst_mips_alu
alu/always_1/block_1
alu_muxb/reg_b_o
mips_core/inst_ext_reg
pc/assign_1_pc_cls
mips_core/inst_wb_mux
ext/always_1/case_1/stmt_3
ctl_FSM/always_5/block_1/case_1
ext_ctl_reg_clr_cls/always_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_3
mips_core/wire_BUS22401
rf_stage/inst_i_pc_gen
ctl_FSM/always_6/block_1/case_1/block_3
mips_core/wire_BUS7780
infile_dmem_ctl_reg/always_1/block_1
pipelinedregs/input_pc_gen_ctl_i
mem_dout_ctl/always_1/case_1
mem_dout_ctl/reg_dout
mips_dvc/reg_irq_req_o
alu/always_1/block_1/case_1
mips_alu/inst_mips_shifter
alu_muxa/input_rs
mips_sys/wire_zz_pc_o
mips_core/inst_iRF_stage
b_d_save/always_1
exec_stage/input_rs_i
rf_stage/input_pc_i
ctl_FSM/always_5/block_1/case_1/block_1
pc_gen/always_1/if_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4
ext/always_1/case_1/stmt_4
mips_core/wire_BUS24839
shifter_tak/always_1/case_1/stmt_1
pc_gen_ctl_reg_clr_cls/input_cls
mips_core/wire_BUS9589
mips_dvc/always_5
wb_mux/reg_wb_o
alu/always_1/block_1/case_1/stmt_1
mips_core/wire_BUS27031
r1_reg_clr_cls/always_1/if_1/if_1/stmt_2
alu_muxa/always_1/block_1
exec_stage/wire_BUS468
alu_muxa/reg_a_o
b_d_save/always_1/if_1
mips_core/wire_zz_pc_o
pc_gen/input_s
rf_stage/wire_pc_next
mips_core/input_zz_din
mips_core/inst_iexec_stage
mips_alu/wire_alu_c
alu_muxa/always_1/block_1/case_1
exec_stage/wire_BUS476
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
mips_core/wire_BUS15471
ext/assign_1_instr25_0
pc/input_pc_i
ctl_FSM/always_5/block_1/case_1/block_2/if_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_1
mips_core/wire_BUS271
pc_gen/always_1/if_1/block_1/if_1/block_1
ctl_FSM/always_6/block_1/case_1/block_1
fwd_mux/always_1/case_1/stmt_3
mips_core/wire_NET1572
pc_gen_ctl_reg_clr_cls/reg_pc_gen_ctl_o
ctl_FSM/always_6/block_1/case_1/block_8/stmt_6
rf_stage/wire_BUS6061
mips_dvc/always_5/if_1/block_2
decode_pipe/wire_ext_ctl_o
pipelinedregs/inst_U8
mem_module/wire_dout
alu_muxb/always_1/case_1
mips_alu/wire_c
wb_mux/always_1
b_d_save/input_din
exec_stage/input_ext_i
mips_core/inst_new_pc
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
exec_stage/wire_alu_ur_o
r32_reg_clr_cls/input_r32_i
muldiv_ff/wire_res
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
reg_array/reg_r_data
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1
fwd_mux/input_din
mips_core/wire_BUS7219
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/stmt_1
pc_gen/wire_br_addr
mem_module/wire_dout_s
or32/always_1
add32/always_1/stmt_1
mem_dout_ctl/always_1/case_1/stmt_1
pc/wire_pc_cls
alu/input_a
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_1
mips_alu/input_b
alu/always_1
r32_reg_clr_cls/always_1/if_1/if_1
infile_dmem_ctl_reg/always_1
mips_core/wire_BUS7772
pc_gen/input_pause
mem_dout_ctl/input_din
rf_stage/wire_BUS2085
r1_reg_clr_cls/always_1
r1_reg_clr_cls/always_1/if_1
alu/reg_alu_out
mips_core/input_pause
mips_sys/wire_w_irq
r32_reg_clr_cls/always_1/if_1/if_1/stmt_1
exec_stage/input_pc_i
pc_gen/always_1/if_1
fwd_mux/always_1/case_1
pc_gen/input_pc
rf_stage/input_pc_gen_ctl
pc_gen_ctl_reg_clr_cls/input_clr
shifter_tak/always_1/case_1
decode_pipe/input_pause
r1_reg_clr_cls/always_1/if_1/if_1
alu_muxa/always_1
exec_stage/wire_BUS2446
rf_stage/inst_ins_reg
mips_core/wire_BUS7101
pc_gen/input_pc_prectl
rf_stage/wire_id2ra_ctl_cls_o
pc/input_pause
shifter_tak/reg_shift_out
alu_muxb/always_1
mips_sys/input_zz_din
b_d_save/always_1/if_1/stmt_1
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1
pc_gen/reg_pc_next
alu/always_1/block_1/case_1/stmt_3
alu_muxa/always_1/block_1/case_1/stmt_1
mips_dvc/always_5/if_1/block_2/if_1
ctl_FSM/always_4
exec_stage/inst_MIPS_alu
mips_core/inst_MEM_CTL
pc/inst_pause_latch
pc_gen_ctl_reg_clr_cls/always_1/if_1/if_1/cond
pipelinedregs/inst_U8/expr_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/cond
ctl_FSM/always_6/block_1/case_1/cond
ext/always_1/case_1/cond
pc_gen/always_1/if_1/block_1/if_1/block_2/case_1/cond
add32/always_1/stmt_1/expr_1
mips_alu/assign_1_c/expr_1/expr_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/block_1/if_1/stmt_2/expr_1
alu/always_1/block_1/case_1/stmt_3/expr_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
mips_dvc/always_6/stmt_1/expr_1
muldiv_ff/assign_2_res/expr_1
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/cond
pipelinedregs/inst_U4/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
muldiv_ff/assign_2_res/expr_1/expr_2
alu_muxa/always_1/block_1/case_1/stmt_1/expr_1/expr_2
or32/always_1/stmt_1/expr_1
mips_alu/assign_1_c/expr_1
pc_gen/always_1/if_1/block_1/if_1/block_1/case_1/stmt_4/expr_1
pc_gen/always_1/if_1/cond
pc_gen_ctl_reg_clr_cls/always_1/if_1/cond
rf_stage/wire_NET6658
rf_stage/inst_MAIN_FSM
ctl_FSM/reg_id2ra_ins_cls
ctl_FSM/always_6
ctl_FSM/always_6/block_1
pipelinedregs
pipelinedregs/input_pause
decode_pipe
decode_pipe/inst_idecoder
decode_pipe/inst_pipereg
mips_core/inst_decoder_pipe
r32_reg_clr_cls/input_cls
r32_reg_clr_cls/always_1/if_1/if_1/cond
mips_sys/constraint_zz_pc_o
