Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Fri Nov 25 23:17:31 2022
| Host              : amd running 64-bit Ubuntu 20.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file cksum_timing_summary_routed.rpt -pb cksum_timing_summary_routed.pb -rpx cksum_timing_summary_routed.rpx -warn_on_violation
| Design            : cksum
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                             Violations  
------  --------  ------------------------------------------------------  ----------  
XDCC-1  Warning   Scoped Clock constraint overwritten with the same name  1           
XDCC-7  Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (137)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (137)
--------------------------------
 There are 137 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.549       -4.484                     19                  437        0.049        0.000                      0                  437        0.553        0.000                       0                   324  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
SysClk_in           {0.000 5.000}        10.000          100.000         
  clk_450_clk_gen   {0.000 1.111}        2.222           450.000         
  clkfbout_clk_gen  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SysClk_in                                                                                                                                                             2.000        0.000                       0                     1  
  clk_450_clk_gen        -0.549       -4.484                     19                  437        0.049        0.000                      0                  437        0.553        0.000                       0                   320  
  clkfbout_clk_gen                                                                                                                                                    8.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_450_clk_gen                   
(none)                            clk_450_clk_gen  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SysClk_in
  To Clock:  SysClk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SysClk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SysClk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_450_clk_gen
  To Clock:  clk_450_clk_gen

Setup :           19  Failing Endpoints,  Worst Slack       -0.549ns,  Total Violation       -4.484ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.549ns  (required time - arrival time)
  Source:                 L3Chksum0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumPartial_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        2.532ns  (logic 1.224ns (48.341%)  route 1.308ns (51.659%))
  Logic Levels:           7  (CARRY8=4 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 1.479 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 0.649ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.597ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         2.161    -0.397    SysClk
    SLICE_X53Y122        FDRE                                         r  L3Chksum0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y122        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.282 r  L3Chksum0_reg[1]/Q
                         net (fo=7, routed)           0.245    -0.037    L3Chksum0[1]
    SLICE_X54Y116        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     0.034 r  L3ChksumPartial[15]_i_41/O
                         net (fo=1, routed)           0.188     0.222    L3ChksumPartial[15]_i_41_n_0
    SLICE_X54Y117        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.342     0.564 r  L3ChksumPartial_reg[15]_i_25/CO[7]
                         net (fo=1, routed)           0.027     0.591    L3ChksumPartial_reg[15]_i_25_n_0
    SLICE_X54Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     0.727 r  L3ChksumPartial_reg[18]_i_9/O[6]
                         net (fo=3, routed)           0.359     1.086    L3ChksumPartial_reg[18]_i_9_n_9
    SLICE_X54Y112        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.152     1.238 r  L3ChksumPartial[15]_i_18/O
                         net (fo=3, routed)           0.147     1.385    L3ChksumPartial[15]_i_18_n_0
    SLICE_X54Y112        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     1.517 r  L3ChksumPartial[15]_i_2/O
                         net (fo=1, routed)           0.274     1.791    L3ChksumPartial[15]_i_2_n_0
    SLICE_X56Y114        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.143     1.934 r  L3ChksumPartial_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.961    L3ChksumPartial_reg[15]_i_1_n_0
    SLICE_X56Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     2.094 r  L3ChksumPartial_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.041     2.135    L3ChksumPartial0[17]
    SLICE_X56Y115        FDRE                                         r  L3ChksumPartial_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.867     1.479    SysClk
    SLICE_X56Y115        FDRE                                         r  L3ChksumPartial_reg[17]/C
                         clock pessimism              0.104     1.583    
                         clock uncertainty           -0.056     1.527    
    SLICE_X56Y115        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     1.585    L3ChksumPartial_reg[17]
  -------------------------------------------------------------------
                         required time                          1.585    
                         arrival time                          -2.135    
  -------------------------------------------------------------------
                         slack                                 -0.549    

Slack (VIOLATED) :        -0.510ns  (required time - arrival time)
  Source:                 L3Chksum0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumPartial_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 1.190ns (47.715%)  route 1.304ns (52.285%))
  Logic Levels:           7  (CARRY8=4 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 1.479 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 0.649ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.597ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         2.161    -0.397    SysClk
    SLICE_X53Y122        FDRE                                         r  L3Chksum0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y122        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.282 r  L3Chksum0_reg[1]/Q
                         net (fo=7, routed)           0.245    -0.037    L3Chksum0[1]
    SLICE_X54Y116        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     0.034 r  L3ChksumPartial[15]_i_41/O
                         net (fo=1, routed)           0.188     0.222    L3ChksumPartial[15]_i_41_n_0
    SLICE_X54Y117        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.342     0.564 r  L3ChksumPartial_reg[15]_i_25/CO[7]
                         net (fo=1, routed)           0.027     0.591    L3ChksumPartial_reg[15]_i_25_n_0
    SLICE_X54Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     0.727 r  L3ChksumPartial_reg[18]_i_9/O[6]
                         net (fo=3, routed)           0.359     1.086    L3ChksumPartial_reg[18]_i_9_n_9
    SLICE_X54Y112        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.152     1.238 r  L3ChksumPartial[15]_i_18/O
                         net (fo=3, routed)           0.147     1.385    L3ChksumPartial[15]_i_18_n_0
    SLICE_X54Y112        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     1.517 r  L3ChksumPartial[15]_i_2/O
                         net (fo=1, routed)           0.274     1.791    L3ChksumPartial[15]_i_2_n_0
    SLICE_X56Y114        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.143     1.934 r  L3ChksumPartial_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.961    L3ChksumPartial_reg[15]_i_1_n_0
    SLICE_X56Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     2.060 r  L3ChksumPartial_reg[18]_i_1/O[0]
                         net (fo=1, routed)           0.037     2.097    L3ChksumPartial0[16]
    SLICE_X56Y115        FDRE                                         r  L3ChksumPartial_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.867     1.479    SysClk
    SLICE_X56Y115        FDRE                                         r  L3ChksumPartial_reg[16]/C
                         clock pessimism              0.104     1.583    
                         clock uncertainty           -0.056     1.527    
    SLICE_X56Y115        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     1.586    L3ChksumPartial_reg[16]
  -------------------------------------------------------------------
                         required time                          1.586    
                         arrival time                          -2.097    
  -------------------------------------------------------------------
                         slack                                 -0.510    

Slack (VIOLATED) :        -0.506ns  (required time - arrival time)
  Source:                 L3Chksum0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumPartial_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        2.490ns  (logic 1.180ns (47.390%)  route 1.310ns (52.610%))
  Logic Levels:           7  (CARRY8=4 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 1.479 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 0.649ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.597ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         2.161    -0.397    SysClk
    SLICE_X53Y122        FDRE                                         r  L3Chksum0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y122        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.282 r  L3Chksum0_reg[1]/Q
                         net (fo=7, routed)           0.245    -0.037    L3Chksum0[1]
    SLICE_X54Y116        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     0.034 r  L3ChksumPartial[15]_i_41/O
                         net (fo=1, routed)           0.188     0.222    L3ChksumPartial[15]_i_41_n_0
    SLICE_X54Y117        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.342     0.564 r  L3ChksumPartial_reg[15]_i_25/CO[7]
                         net (fo=1, routed)           0.027     0.591    L3ChksumPartial_reg[15]_i_25_n_0
    SLICE_X54Y118        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     0.727 r  L3ChksumPartial_reg[18]_i_9/O[6]
                         net (fo=3, routed)           0.359     1.086    L3ChksumPartial_reg[18]_i_9_n_9
    SLICE_X54Y112        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.152     1.238 r  L3ChksumPartial[15]_i_18/O
                         net (fo=3, routed)           0.147     1.385    L3ChksumPartial[15]_i_18_n_0
    SLICE_X54Y112        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.132     1.517 r  L3ChksumPartial[15]_i_2/O
                         net (fo=1, routed)           0.274     1.791    L3ChksumPartial[15]_i_2_n_0
    SLICE_X56Y114        CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.143     1.934 r  L3ChksumPartial_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.961    L3ChksumPartial_reg[15]_i_1_n_0
    SLICE_X56Y115        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.089     2.050 r  L3ChksumPartial_reg[18]_i_1/O[2]
                         net (fo=1, routed)           0.043     2.093    L3ChksumPartial0[18]
    SLICE_X56Y115        FDRE                                         r  L3ChksumPartial_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.867     1.479    SysClk
    SLICE_X56Y115        FDRE                                         r  L3ChksumPartial_reg[18]/C
                         clock pessimism              0.104     1.583    
                         clock uncertainty           -0.056     1.527    
    SLICE_X56Y115        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     1.586    L3ChksumPartial_reg[18]
  -------------------------------------------------------------------
                         required time                          1.586    
                         arrival time                          -2.093    
  -------------------------------------------------------------------
                         slack                                 -0.506    

Slack (VIOLATED) :        -0.344ns  (required time - arrival time)
  Source:                 L3Chksum4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumPartial_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 1.057ns (43.337%)  route 1.382ns (56.663%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.745ns = ( 1.477 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.108ns (routing 0.649ns, distribution 1.459ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.597ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         2.108    -0.450    SysClk
    SLICE_X57Y113        FDRE                                         r  L3Chksum4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.336 r  L3Chksum4_reg[1]/Q
                         net (fo=7, routed)           0.239    -0.097    L3Chksum4[1]
    SLICE_X57Y114        LUT3 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.093    -0.004 r  L3ChksumPartial[15]_i_56/O
                         net (fo=1, routed)           0.282     0.278    L3ChksumPartial[15]_i_56_n_0
    SLICE_X55Y114        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[7])
                                                      0.293     0.571 r  L3ChksumPartial_reg[15]_i_26/O[7]
                         net (fo=3, routed)           0.274     0.845    L3ChksumPartial_reg[15]_i_26_n_8
    SLICE_X54Y115        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.093     0.938 r  L3ChksumPartial[15]_i_27/O
                         net (fo=3, routed)           0.212     1.150    L3ChksumPartial[15]_i_27_n_0
    SLICE_X53Y115        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.132     1.282 r  L3ChksumPartial[15]_i_9/O
                         net (fo=1, routed)           0.334     1.616    L3ChksumPartial[15]_i_9_n_0
    SLICE_X56Y114        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[7])
                                                      0.332     1.948 r  L3ChksumPartial_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.041     1.989    L3ChksumPartial0[15]
    SLICE_X56Y114        FDRE                                         r  L3ChksumPartial_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.865     1.477    SysClk
    SLICE_X56Y114        FDRE                                         r  L3ChksumPartial_reg[15]/C
                         clock pessimism              0.163     1.640    
                         clock uncertainty           -0.056     1.584    
    SLICE_X56Y114        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     1.644    L3ChksumPartial_reg[15]
  -------------------------------------------------------------------
                         required time                          1.644    
                         arrival time                          -1.989    
  -------------------------------------------------------------------
                         slack                                 -0.344    

Slack (VIOLATED) :        -0.330ns  (required time - arrival time)
  Source:                 L3Chksum4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumPartial_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.045ns (43.111%)  route 1.379ns (56.889%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.745ns = ( 1.477 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.108ns (routing 0.649ns, distribution 1.459ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.597ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         2.108    -0.450    SysClk
    SLICE_X57Y113        FDRE                                         r  L3Chksum4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.336 r  L3Chksum4_reg[1]/Q
                         net (fo=7, routed)           0.239    -0.097    L3Chksum4[1]
    SLICE_X57Y114        LUT3 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.093    -0.004 r  L3ChksumPartial[15]_i_56/O
                         net (fo=1, routed)           0.282     0.278    L3ChksumPartial[15]_i_56_n_0
    SLICE_X55Y114        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[7])
                                                      0.293     0.571 r  L3ChksumPartial_reg[15]_i_26/O[7]
                         net (fo=3, routed)           0.274     0.845    L3ChksumPartial_reg[15]_i_26_n_8
    SLICE_X54Y115        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.093     0.938 r  L3ChksumPartial[15]_i_27/O
                         net (fo=3, routed)           0.212     1.150    L3ChksumPartial[15]_i_27_n_0
    SLICE_X53Y115        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.132     1.282 r  L3ChksumPartial[15]_i_9/O
                         net (fo=1, routed)           0.334     1.616    L3ChksumPartial[15]_i_9_n_0
    SLICE_X56Y114        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[5])
                                                      0.320     1.936 r  L3ChksumPartial_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.038     1.974    L3ChksumPartial0[13]
    SLICE_X56Y114        FDRE                                         r  L3ChksumPartial_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.865     1.477    SysClk
    SLICE_X56Y114        FDRE                                         r  L3ChksumPartial_reg[13]/C
                         clock pessimism              0.163     1.640    
                         clock uncertainty           -0.056     1.584    
    SLICE_X56Y114        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     1.643    L3ChksumPartial_reg[13]
  -------------------------------------------------------------------
                         required time                          1.643    
                         arrival time                          -1.974    
  -------------------------------------------------------------------
                         slack                                 -0.330    

Slack (VIOLATED) :        -0.293ns  (required time - arrival time)
  Source:                 L3Chksum4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumPartial_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        2.388ns  (logic 1.012ns (42.379%)  route 1.376ns (57.621%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.745ns = ( 1.477 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.108ns (routing 0.649ns, distribution 1.459ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.597ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         2.108    -0.450    SysClk
    SLICE_X57Y113        FDRE                                         r  L3Chksum4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.336 r  L3Chksum4_reg[1]/Q
                         net (fo=7, routed)           0.239    -0.097    L3Chksum4[1]
    SLICE_X57Y114        LUT3 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.093    -0.004 r  L3ChksumPartial[15]_i_56/O
                         net (fo=1, routed)           0.282     0.278    L3ChksumPartial[15]_i_56_n_0
    SLICE_X55Y114        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[7])
                                                      0.293     0.571 r  L3ChksumPartial_reg[15]_i_26/O[7]
                         net (fo=3, routed)           0.274     0.845    L3ChksumPartial_reg[15]_i_26_n_8
    SLICE_X54Y115        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.093     0.938 r  L3ChksumPartial[15]_i_27/O
                         net (fo=3, routed)           0.212     1.150    L3ChksumPartial[15]_i_27_n_0
    SLICE_X53Y115        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.132     1.282 r  L3ChksumPartial[15]_i_9/O
                         net (fo=1, routed)           0.334     1.616    L3ChksumPartial[15]_i_9_n_0
    SLICE_X56Y114        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[4])
                                                      0.287     1.903 r  L3ChksumPartial_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.035     1.938    L3ChksumPartial0[12]
    SLICE_X56Y114        FDRE                                         r  L3ChksumPartial_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.865     1.477    SysClk
    SLICE_X56Y114        FDRE                                         r  L3ChksumPartial_reg[12]/C
                         clock pessimism              0.163     1.640    
                         clock uncertainty           -0.056     1.584    
    SLICE_X56Y114        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     1.644    L3ChksumPartial_reg[12]
  -------------------------------------------------------------------
                         required time                          1.644    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                 -0.293    

Slack (VIOLATED) :        -0.292ns  (required time - arrival time)
  Source:                 L3Chksum4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumPartial_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 1.007ns (42.187%)  route 1.380ns (57.813%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.745ns = ( 1.477 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.108ns (routing 0.649ns, distribution 1.459ns)
  Clock Net Delay (Destination): 1.865ns (routing 0.597ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         2.108    -0.450    SysClk
    SLICE_X57Y113        FDRE                                         r  L3Chksum4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y113        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114    -0.336 r  L3Chksum4_reg[1]/Q
                         net (fo=7, routed)           0.239    -0.097    L3Chksum4[1]
    SLICE_X57Y114        LUT3 (Prop_E5LUT_SLICEM_I0_O)
                                                      0.093    -0.004 r  L3ChksumPartial[15]_i_56/O
                         net (fo=1, routed)           0.282     0.278    L3ChksumPartial[15]_i_56_n_0
    SLICE_X55Y114        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_O[7])
                                                      0.293     0.571 r  L3ChksumPartial_reg[15]_i_26/O[7]
                         net (fo=3, routed)           0.274     0.845    L3ChksumPartial_reg[15]_i_26_n_8
    SLICE_X54Y115        LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.093     0.938 r  L3ChksumPartial[15]_i_27/O
                         net (fo=3, routed)           0.212     1.150    L3ChksumPartial[15]_i_27_n_0
    SLICE_X53Y115        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.132     1.282 r  L3ChksumPartial[15]_i_9/O
                         net (fo=1, routed)           0.334     1.616    L3ChksumPartial[15]_i_9_n_0
    SLICE_X56Y114        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_O[6])
                                                      0.282     1.898 r  L3ChksumPartial_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.039     1.937    L3ChksumPartial0[14]
    SLICE_X56Y114        FDRE                                         r  L3ChksumPartial_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.865     1.477    SysClk
    SLICE_X56Y114        FDRE                                         r  L3ChksumPartial_reg[14]/C
                         clock pessimism              0.163     1.640    
                         clock uncertainty           -0.056     1.584    
    SLICE_X56Y114        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     1.644    L3ChksumPartial_reg[14]
  -------------------------------------------------------------------
                         required time                          1.644    
                         arrival time                          -1.937    
  -------------------------------------------------------------------
                         slack                                 -0.292    

Slack (VIOLATED) :        -0.279ns  (required time - arrival time)
  Source:                 L3Chksum0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumPartial_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 1.005ns (44.410%)  route 1.258ns (55.590%))
  Logic Levels:           6  (CARRY8=3 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 1.479 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 0.649ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.597ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         2.161    -0.397    SysClk
    SLICE_X53Y122        FDRE                                         r  L3Chksum0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y122        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.282 r  L3Chksum0_reg[1]/Q
                         net (fo=7, routed)           0.245    -0.037    L3Chksum0[1]
    SLICE_X54Y116        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     0.034 r  L3ChksumPartial[15]_i_41/O
                         net (fo=1, routed)           0.188     0.222    L3ChksumPartial[15]_i_41_n_0
    SLICE_X54Y117        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[4])
                                                      0.249     0.471 r  L3ChksumPartial_reg[15]_i_25/O[4]
                         net (fo=3, routed)           0.415     0.886    L3ChksumPartial_reg[15]_i_25_n_11
    SLICE_X57Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.135     1.021 r  L3ChksumPartial[7]_i_19/O
                         net (fo=3, routed)           0.070     1.091    L3ChksumPartial[7]_i_19_n_0
    SLICE_X57Y113        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     1.206 r  L3ChksumPartial[7]_i_4/O
                         net (fo=1, routed)           0.272     1.478    L3ChksumPartial[7]_i_4_n_0
    SLICE_X56Y113        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.182     1.660 r  L3ChksumPartial_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.687    L3ChksumPartial_reg[7]_i_1_n_0
    SLICE_X56Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     1.825 r  L3ChksumPartial_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.041     1.866    L3ChksumPartial0[11]
    SLICE_X56Y114        FDRE                                         r  L3ChksumPartial_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.867     1.479    SysClk
    SLICE_X56Y114        FDRE                                         r  L3ChksumPartial_reg[11]/C
                         clock pessimism              0.104     1.583    
                         clock uncertainty           -0.056     1.527    
    SLICE_X56Y114        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     1.586    L3ChksumPartial_reg[11]
  -------------------------------------------------------------------
                         required time                          1.586    
                         arrival time                          -1.866    
  -------------------------------------------------------------------
                         slack                                 -0.279    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 L3Chksum0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumPartial_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        2.258ns  (logic 1.000ns (44.287%)  route 1.258ns (55.713%))
  Logic Levels:           6  (CARRY8=3 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 1.479 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 0.649ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.597ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         2.161    -0.397    SysClk
    SLICE_X53Y122        FDRE                                         r  L3Chksum0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y122        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.282 r  L3Chksum0_reg[1]/Q
                         net (fo=7, routed)           0.245    -0.037    L3Chksum0[1]
    SLICE_X54Y116        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     0.034 r  L3ChksumPartial[15]_i_41/O
                         net (fo=1, routed)           0.188     0.222    L3ChksumPartial[15]_i_41_n_0
    SLICE_X54Y117        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[4])
                                                      0.249     0.471 r  L3ChksumPartial_reg[15]_i_25/O[4]
                         net (fo=3, routed)           0.415     0.886    L3ChksumPartial_reg[15]_i_25_n_11
    SLICE_X57Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.135     1.021 r  L3ChksumPartial[7]_i_19/O
                         net (fo=3, routed)           0.070     1.091    L3ChksumPartial[7]_i_19_n_0
    SLICE_X57Y113        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     1.206 r  L3ChksumPartial[7]_i_4/O
                         net (fo=1, routed)           0.272     1.478    L3ChksumPartial[7]_i_4_n_0
    SLICE_X56Y113        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.182     1.660 r  L3ChksumPartial_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.687    L3ChksumPartial_reg[7]_i_1_n_0
    SLICE_X56Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     1.820 r  L3ChksumPartial_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.041     1.861    L3ChksumPartial0[9]
    SLICE_X56Y114        FDRE                                         r  L3ChksumPartial_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.867     1.479    SysClk
    SLICE_X56Y114        FDRE                                         r  L3ChksumPartial_reg[9]/C
                         clock pessimism              0.104     1.583    
                         clock uncertainty           -0.056     1.527    
    SLICE_X56Y114        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     1.585    L3ChksumPartial_reg[9]
  -------------------------------------------------------------------
                         required time                          1.585    
                         arrival time                          -1.861    
  -------------------------------------------------------------------
                         slack                                 -0.275    

Slack (VIOLATED) :        -0.236ns  (required time - arrival time)
  Source:                 L3Chksum0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumPartial_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_450_clk_gen rise@2.222ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        2.220ns  (logic 0.966ns (43.514%)  route 1.254ns (56.486%))
  Logic Levels:           6  (CARRY8=3 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.743ns = ( 1.479 - 2.222 ) 
    Source Clock Delay      (SCD):    -0.397ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.161ns (routing 0.649ns, distribution 1.512ns)
  Clock Net Delay (Destination): 1.867ns (routing 0.597ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         2.161    -0.397    SysClk
    SLICE_X53Y122        FDRE                                         r  L3Chksum0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y122        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.282 r  L3Chksum0_reg[1]/Q
                         net (fo=7, routed)           0.245    -0.037    L3Chksum0[1]
    SLICE_X54Y116        LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.071     0.034 r  L3ChksumPartial[15]_i_41/O
                         net (fo=1, routed)           0.188     0.222    L3ChksumPartial[15]_i_41_n_0
    SLICE_X54Y117        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[4])
                                                      0.249     0.471 r  L3ChksumPartial_reg[15]_i_25/O[4]
                         net (fo=3, routed)           0.415     0.886    L3ChksumPartial_reg[15]_i_25_n_11
    SLICE_X57Y113        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.135     1.021 r  L3ChksumPartial[7]_i_19/O
                         net (fo=3, routed)           0.070     1.091    L3ChksumPartial[7]_i_19_n_0
    SLICE_X57Y113        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.115     1.206 r  L3ChksumPartial[7]_i_4/O
                         net (fo=1, routed)           0.272     1.478    L3ChksumPartial[7]_i_4_n_0
    SLICE_X56Y113        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.182     1.660 r  L3ChksumPartial_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.027     1.687    L3ChksumPartial_reg[7]_i_1_n_0
    SLICE_X56Y114        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.099     1.786 r  L3ChksumPartial_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.037     1.823    L3ChksumPartial0[8]
    SLICE_X56Y114        FDRE                                         r  L3ChksumPartial_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      2.222     2.222 r  
    AG12                                              0.000     2.222 r  SysClk_in (IN)
                         net (fo=0)                   0.000     2.222    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     2.735 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     2.794    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     2.826 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     3.604    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -0.835 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -0.463    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -0.388 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.867     1.479    SysClk
    SLICE_X56Y114        FDRE                                         r  L3ChksumPartial_reg[8]/C
                         clock pessimism              0.104     1.583    
                         clock uncertainty           -0.056     1.527    
    SLICE_X56Y114        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     1.586    L3ChksumPartial_reg[8]
  -------------------------------------------------------------------
                         required time                          1.586    
                         arrival time                          -1.823    
  -------------------------------------------------------------------
                         slack                                 -0.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 L3LaneEn_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3LaneEn_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.048ns (30.189%)  route 0.111ns (69.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      0.894ns (routing 0.278ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.309ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         0.894    -0.384    SysClk
    SLICE_X55Y128        FDRE                                         r  L3LaneEn_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y128        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048    -0.336 r  L3LaneEn_reg_reg[3]/Q
                         net (fo=2, routed)           0.111    -0.225    L3LaneEn_reg[3]
    SLICE_X55Y127        FDRE                                         r  L3LaneEn_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.067    -0.505    SysClk
    SLICE_X55Y127        FDRE                                         r  L3LaneEn_reg1_reg[3]/C
                         clock pessimism              0.175    -0.330    
    SLICE_X55Y127        FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.056    -0.274    L3LaneEn_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 L3LaneEn_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3LaneEn_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.048ns (28.235%)  route 0.122ns (71.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      0.894ns (routing 0.278ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.309ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         0.894    -0.384    SysClk
    SLICE_X55Y128        FDRE                                         r  L3LaneEn_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y128        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048    -0.336 r  L3LaneEn_reg_reg[6]/Q
                         net (fo=2, routed)           0.122    -0.214    L3LaneEn_reg[6]
    SLICE_X55Y127        FDRE                                         r  L3LaneEn_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.067    -0.505    SysClk
    SLICE_X55Y127        FDRE                                         r  L3LaneEn_reg1_reg[6]/C
                         clock pessimism              0.175    -0.330    
    SLICE_X55Y127        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056    -0.274    L3LaneEn_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 L3LaneEn_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3LaneEn_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.048ns (23.645%)  route 0.155ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.507ns
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      0.894ns (routing 0.278ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.309ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         0.894    -0.384    SysClk
    SLICE_X55Y128        FDRE                                         r  L3LaneEn_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y128        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048    -0.336 r  L3LaneEn_reg_reg[7]/Q
                         net (fo=2, routed)           0.155    -0.181    L3LaneEn_reg[7]
    SLICE_X55Y127        FDRE                                         r  L3LaneEn_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.065    -0.507    SysClk
    SLICE_X55Y127        FDRE                                         r  L3LaneEn_reg1_reg[7]/C
                         clock pessimism              0.175    -0.332    
    SLICE_X55Y127        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.056    -0.276    L3LaneEn_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 L3LaneEn_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3LaneEn_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.048ns (22.857%)  route 0.162ns (77.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.507ns
    Source Clock Delay      (SCD):    -0.384ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      0.894ns (routing 0.278ns, distribution 0.616ns)
  Clock Net Delay (Destination): 1.065ns (routing 0.309ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         0.894    -0.384    SysClk
    SLICE_X55Y128        FDRE                                         r  L3LaneEn_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y128        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.336 r  L3LaneEn_reg_reg[1]/Q
                         net (fo=2, routed)           0.162    -0.174    L3LaneEn_reg[1]
    SLICE_X55Y127        FDRE                                         r  L3LaneEn_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.065    -0.507    SysClk
    SLICE_X55Y127        FDRE                                         r  L3LaneEn_reg1_reg[1]/C
                         clock pessimism              0.175    -0.332    
    SLICE_X55Y127        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055    -0.277    L3LaneEn_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sop_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.048ns (24.615%)  route 0.147ns (75.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      0.900ns (routing 0.278ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.309ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         0.900    -0.378    SysClk
    SLICE_X55Y121        FDRE                                         r  sop_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.330 r  sop_reg1_reg/Q
                         net (fo=16, routed)          0.147    -0.183    sop_reg1
    SLICE_X54Y122        FDRE                                         r  L3Chksum1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.071    -0.501    SysClk
    SLICE_X54Y122        FDRE                                         r  L3Chksum1_reg[14]/C
                         clock pessimism              0.206    -0.295    
    SLICE_X54Y122        FDRE (Hold_DFF_SLICEL_C_R)
                                                      0.005    -0.290    L3Chksum1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sop_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.048ns (24.615%)  route 0.147ns (75.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      0.900ns (routing 0.278ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.309ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         0.900    -0.378    SysClk
    SLICE_X55Y121        FDRE                                         r  sop_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048    -0.330 r  sop_reg1_reg/Q
                         net (fo=16, routed)          0.147    -0.183    sop_reg1
    SLICE_X54Y122        FDRE                                         r  L3Chksum1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.071    -0.501    SysClk
    SLICE_X54Y122        FDRE                                         r  L3Chksum1_reg[8]/C
                         clock pessimism              0.206    -0.295    
    SLICE_X54Y122        FDRE (Hold_CFF_SLICEL_C_R)
                                                      0.005    -0.290    L3Chksum1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 cksum_valid_1_reg_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            cksum_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.204ns (94.444%)  route 0.012ns (5.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.162ns
  Clock Net Delay (Source):      0.900ns (routing 0.278ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.067ns (routing 0.309ns, distribution 0.758ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         0.900    -0.378    SysClk
    SLICE_X55Y127        SRL16E                                       r  cksum_valid_1_reg_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.204    -0.174 r  cksum_valid_1_reg_srl3/Q
                         net (fo=1, routed)           0.012    -0.162    cksum_valid_1_reg_srl3_n_0
    SLICE_X55Y127        FDRE                                         r  cksum_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.067    -0.505    SysClk
    SLICE_X55Y127        FDRE                                         r  cksum_valid_reg/C
                         clock pessimism              0.162    -0.343    
    SLICE_X55Y127        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056    -0.287    cksum_valid_reg
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sop_reg7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum7_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.049ns (21.973%)  route 0.174ns (78.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      0.900ns (routing 0.278ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.309ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         0.900    -0.378    SysClk
    SLICE_X55Y121        FDRE                                         r  sop_reg7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049    -0.329 r  sop_reg7_reg/Q
                         net (fo=16, routed)          0.174    -0.155    sop_reg7
    SLICE_X54Y121        FDRE                                         r  L3Chksum7_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.071    -0.501    SysClk
    SLICE_X54Y121        FDRE                                         r  L3Chksum7_reg[10]/C
                         clock pessimism              0.206    -0.295    
    SLICE_X54Y121        FDRE (Hold_BFF_SLICEL_C_R)
                                                      0.005    -0.290    L3Chksum7_reg[10]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sop_reg7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum7_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.049ns (21.973%)  route 0.174ns (78.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      0.900ns (routing 0.278ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.309ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         0.900    -0.378    SysClk
    SLICE_X55Y121        FDRE                                         r  sop_reg7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049    -0.329 r  sop_reg7_reg/Q
                         net (fo=16, routed)          0.174    -0.155    sop_reg7
    SLICE_X54Y121        FDRE                                         r  L3Chksum7_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.071    -0.501    SysClk
    SLICE_X54Y121        FDRE                                         r  L3Chksum7_reg[13]/C
                         clock pessimism              0.206    -0.295    
    SLICE_X54Y121        FDRE (Hold_DFF_SLICEL_C_R)
                                                      0.005    -0.290    L3Chksum7_reg[13]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sop_reg7_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3Chksum7_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_450_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_450_clk_gen rise@0.000ns - clk_450_clk_gen rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.049ns (21.973%)  route 0.174ns (78.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.501ns
    Source Clock Delay      (SCD):    -0.378ns
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Net Delay (Source):      0.900ns (routing 0.278ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.071ns (routing 0.309ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         0.900    -0.378    SysClk
    SLICE_X55Y121        FDRE                                         r  sop_reg7_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y121        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049    -0.329 r  sop_reg7_reg/Q
                         net (fo=16, routed)          0.174    -0.155    sop_reg7
    SLICE_X54Y121        FDRE                                         r  L3Chksum7_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.071    -0.501    SysClk
    SLICE_X54Y121        FDRE                                         r  L3Chksum7_reg[15]/C
                         clock pessimism              0.206    -0.295    
    SLICE_X54Y121        FDRE (Hold_CFF_SLICEL_C_R)
                                                      0.005    -0.290    L3Chksum7_reg[15]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_450_clk_gen
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCE/I            n/a            1.379         2.222       0.843      BUFGCE_X1Y0      clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     SRL16E/CLK          n/a            1.116         2.222       1.106      SLICE_X55Y127    cksum_valid_1_reg_srl3/CLK
Min Period        n/a     MMCME3_ADV/CLKOUT0  n/a            1.071         2.222       1.151      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X53Y116    L3Chksum0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X53Y121    L3Chksum0_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X55Y120    L3Chksum0_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X53Y119    L3Chksum0_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X57Y119    L3Chksum0_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X54Y122    L3Chksum0_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.550         2.222       1.672      SLICE_X54Y122    L3Chksum0_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.558         1.111       0.553      SLICE_X55Y127    cksum_valid_1_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.558         1.111       0.553      SLICE_X55Y127    cksum_valid_1_reg_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y116    L3Chksum0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y116    L3Chksum0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y121    L3Chksum0_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y121    L3Chksum0_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X55Y120    L3Chksum0_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X55Y120    L3Chksum0_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y119    L3Chksum0_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y119    L3Chksum0_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.558         1.111       0.553      SLICE_X55Y127    cksum_valid_1_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.558         1.111       0.553      SLICE_X55Y127    cksum_valid_1_reg_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y116    L3Chksum0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y116    L3Chksum0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y121    L3Chksum0_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y121    L3Chksum0_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X55Y120    L3Chksum0_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X55Y120    L3Chksum0_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y119    L3Chksum0_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         1.111       0.836      SLICE_X53Y119    L3Chksum0_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_inst/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCE/I             n/a            1.379         10.000      8.621      BUFGCE_X1Y1      clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME3_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKFBOUT
Min Period  n/a     MMCME3_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME3_ADV_X1Y0  clk_gen_inst/inst/mmcme3_adv_inst/CLKFBIN



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_450_clk_gen
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cksum_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            cksum_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.615ns  (logic 1.293ns (28.024%)  route 3.322ns (71.976%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.151ns (routing 0.649ns, distribution 1.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         2.151    -0.407    SysClk
    SLICE_X55Y127        FDRE                                         r  cksum_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y127        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115    -0.292 r  cksum_valid_reg/Q
                         net (fo=1, routed)           3.322     3.030    cksum_valid_OBUF
    AD10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.178     4.208 r  cksum_valid_OBUF_inst/O
                         net (fo=0)                   0.000     4.208    cksum_valid
    AD10                                                              r  cksum_valid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.617ns  (logic 1.340ns (37.053%)  route 2.277ns (62.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.087ns (routing 0.649ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         2.087    -0.471    SysClk
    SLICE_X51Y117        FDRE                                         r  L3ChksumFinal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.357 r  L3ChksumFinal_reg[10]/Q
                         net (fo=1, routed)           2.277     1.920    L3ChksumFinal_OBUF[10]
    AL10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.226     3.146 r  L3ChksumFinal_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.146    L3ChksumFinal[10]
    AL10                                                              r  L3ChksumFinal[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.532ns  (logic 1.320ns (37.370%)  route 2.212ns (62.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.085ns (routing 0.649ns, distribution 1.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         2.085    -0.473    SysClk
    SLICE_X49Y117        FDRE                                         r  L3ChksumFinal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.359 r  L3ChksumFinal_reg[13]/Q
                         net (fo=1, routed)           2.212     1.853    L3ChksumFinal_OBUF[13]
    AH8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.206     3.059 r  L3ChksumFinal_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.059    L3ChksumFinal[13]
    AH8                                                               r  L3ChksumFinal[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.519ns  (logic 1.350ns (38.366%)  route 2.169ns (61.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.087ns (routing 0.649ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         2.087    -0.471    SysClk
    SLICE_X51Y116        FDRE                                         r  L3ChksumFinal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.357 r  L3ChksumFinal_reg[1]/Q
                         net (fo=1, routed)           2.169     1.812    L3ChksumFinal_OBUF[1]
    AL8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.236     3.048 r  L3ChksumFinal_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.048    L3ChksumFinal[1]
    AL8                                                               r  L3ChksumFinal[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.513ns  (logic 1.345ns (38.278%)  route 2.168ns (61.722%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.067ns (routing 0.649ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         2.067    -0.491    SysClk
    SLICE_X49Y116        FDRE                                         r  L3ChksumFinal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117    -0.374 r  L3ChksumFinal_reg[0]/Q
                         net (fo=1, routed)           2.168     1.794    L3ChksumFinal_OBUF[0]
    AK8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.228     3.021 r  L3ChksumFinal_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.021    L3ChksumFinal[0]
    AK8                                                               r  L3ChksumFinal[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.496ns  (logic 1.340ns (38.327%)  route 2.156ns (61.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.082ns (routing 0.649ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         2.082    -0.476    SysClk
    SLICE_X51Y117        FDRE                                         r  L3ChksumFinal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    -0.362 r  L3ChksumFinal_reg[11]/Q
                         net (fo=1, routed)           2.156     1.794    L3ChksumFinal_OBUF[11]
    AM10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.226     3.020 r  L3ChksumFinal_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.020    L3ChksumFinal[11]
    AM10                                                              r  L3ChksumFinal[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.483ns  (logic 1.292ns (37.099%)  route 2.191ns (62.901%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.087ns (routing 0.649ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         2.087    -0.471    SysClk
    SLICE_X51Y117        FDRE                                         r  L3ChksumFinal_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114    -0.357 r  L3ChksumFinal_reg[15]/Q
                         net (fo=1, routed)           2.191     1.834    L3ChksumFinal_OBUF[15]
    AD8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.178     3.012 r  L3ChksumFinal_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.012    L3ChksumFinal[15]
    AD8                                                               r  L3ChksumFinal[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.469ns  (logic 1.356ns (39.093%)  route 2.113ns (60.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.080ns (routing 0.649ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         2.080    -0.478    SysClk
    SLICE_X49Y117        FDRE                                         r  L3ChksumFinal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114    -0.364 r  L3ChksumFinal_reg[9]/Q
                         net (fo=1, routed)           2.113     1.749    L3ChksumFinal_OBUF[9]
    AP9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.242     2.991 r  L3ChksumFinal_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.991    L3ChksumFinal[9]
    AP9                                                               r  L3ChksumFinal[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.458ns  (logic 1.342ns (38.802%)  route 2.116ns (61.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.087ns (routing 0.649ns, distribution 1.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         2.087    -0.471    SysClk
    SLICE_X51Y116        FDRE                                         r  L3ChksumFinal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113    -0.358 r  L3ChksumFinal_reg[3]/Q
                         net (fo=1, routed)           2.116     1.758    L3ChksumFinal_OBUF[3]
    AJ8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.229     2.986 r  L3ChksumFinal_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.986    L3ChksumFinal[3]
    AJ8                                                               r  L3ChksumFinal[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.458ns  (logic 1.312ns (37.937%)  route 2.146ns (62.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      2.085ns (routing 0.649ns, distribution 1.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.725     0.725 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.817    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.860 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.725    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.803    -3.078 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -2.641    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -2.558 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         2.085    -0.473    SysClk
    SLICE_X49Y117        FDRE                                         r  L3ChksumFinal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    -0.359 r  L3ChksumFinal_reg[12]/Q
                         net (fo=1, routed)           2.146     1.787    L3ChksumFinal_OBUF[12]
    AH9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.198     2.984 r  L3ChksumFinal_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.984    L3ChksumFinal[12]
    AH9                                                               r  L3ChksumFinal[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L3ChksumFinal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.513ns  (logic 0.623ns (41.176%)  route 0.890ns (58.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.852ns (routing 0.278ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         0.852    -0.426    SysClk
    SLICE_X49Y116        FDRE                                         r  L3ChksumFinal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048    -0.378 r  L3ChksumFinal_reg[6]/Q
                         net (fo=1, routed)           0.890     0.512    L3ChksumFinal_OBUF[6]
    AK10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.575     1.087 r  L3ChksumFinal_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.087    L3ChksumFinal[6]
    AK10                                                              r  L3ChksumFinal[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.539ns  (logic 0.650ns (42.234%)  route 0.889ns (57.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.852ns (routing 0.278ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         0.852    -0.426    SysClk
    SLICE_X49Y116        FDRE                                         r  L3ChksumFinal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048    -0.378 r  L3ChksumFinal_reg[5]/Q
                         net (fo=1, routed)           0.889     0.511    L3ChksumFinal_OBUF[5]
    AP8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.602     1.113 r  L3ChksumFinal_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.113    L3ChksumFinal[5]
    AP8                                                               r  L3ChksumFinal[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.563ns  (logic 0.624ns (39.928%)  route 0.939ns (60.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.852ns (routing 0.278ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         0.852    -0.426    SysClk
    SLICE_X49Y116        FDRE                                         r  L3ChksumFinal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.377 r  L3ChksumFinal_reg[7]/Q
                         net (fo=1, routed)           0.939     0.562    L3ChksumFinal_OBUF[7]
    AL9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.575     1.137 r  L3ChksumFinal_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.137    L3ChksumFinal[7]
    AL9                                                               r  L3ChksumFinal[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.558ns  (logic 0.624ns (40.044%)  route 0.934ns (59.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.859ns (routing 0.278ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         0.859    -0.419    SysClk
    SLICE_X51Y116        FDRE                                         r  L3ChksumFinal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.371 r  L3ChksumFinal_reg[2]/Q
                         net (fo=1, routed)           0.934     0.563    L3ChksumFinal_OBUF[2]
    AJ9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.576     1.138 r  L3ChksumFinal_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.138    L3ChksumFinal[2]
    AJ9                                                               r  L3ChksumFinal[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.569ns  (logic 0.576ns (36.718%)  route 0.993ns (63.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.858ns (routing 0.278ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         0.858    -0.420    SysClk
    SLICE_X49Y117        FDRE                                         r  L3ChksumFinal_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049    -0.371 r  L3ChksumFinal_reg[14]/Q
                         net (fo=1, routed)           0.993     0.622    L3ChksumFinal_OBUF[14]
    AD9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.527     1.149 r  L3ChksumFinal_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.149    L3ChksumFinal[14]
    AD9                                                               r  L3ChksumFinal[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.575ns  (logic 0.595ns (37.793%)  route 0.980ns (62.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.858ns (routing 0.278ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         0.858    -0.420    SysClk
    SLICE_X49Y117        FDRE                                         r  L3ChksumFinal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049    -0.371 r  L3ChksumFinal_reg[12]/Q
                         net (fo=1, routed)           0.980     0.609    L3ChksumFinal_OBUF[12]
    AH9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.546     1.155 r  L3ChksumFinal_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.155    L3ChksumFinal[12]
    AH9                                                               r  L3ChksumFinal[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.585ns  (logic 0.624ns (39.362%)  route 0.961ns (60.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.852ns (routing 0.278ns, distribution 0.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         0.852    -0.426    SysClk
    SLICE_X49Y116        FDRE                                         r  L3ChksumFinal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y116        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048    -0.378 r  L3ChksumFinal_reg[0]/Q
                         net (fo=1, routed)           0.961     0.583    L3ChksumFinal_OBUF[0]
    AK8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.576     1.159 r  L3ChksumFinal_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.159    L3ChksumFinal[0]
    AK8                                                               r  L3ChksumFinal[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.580ns  (logic 0.575ns (36.395%)  route 1.005ns (63.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.859ns (routing 0.278ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         0.859    -0.419    SysClk
    SLICE_X51Y117        FDRE                                         r  L3ChksumFinal_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y117        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048    -0.371 r  L3ChksumFinal_reg[15]/Q
                         net (fo=1, routed)           1.005     0.634    L3ChksumFinal_OBUF[15]
    AD8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.527     1.161 r  L3ChksumFinal_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.161    L3ChksumFinal[15]
    AD8                                                               r  L3ChksumFinal[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.583ns  (logic 0.642ns (40.540%)  route 0.941ns (59.460%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.858ns (routing 0.278ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         0.858    -0.420    SysClk
    SLICE_X49Y117        FDRE                                         r  L3ChksumFinal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049    -0.371 r  L3ChksumFinal_reg[8]/Q
                         net (fo=1, routed)           0.941     0.570    L3ChksumFinal_OBUF[8]
    AN9                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.593     1.162 r  L3ChksumFinal_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.162    L3ChksumFinal[8]
    AN9                                                               r  L3ChksumFinal[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L3ChksumFinal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            L3ChksumFinal[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.582ns  (logic 0.640ns (40.446%)  route 0.942ns (59.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Source):      0.859ns (routing 0.278ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.339     0.339 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.364    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.379 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.784    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.256    -1.472 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -1.305    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -1.278 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         0.859    -0.419    SysClk
    SLICE_X51Y116        FDRE                                         r  L3ChksumFinal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049    -0.370 r  L3ChksumFinal_reg[4]/Q
                         net (fo=1, routed)           0.942     0.572    L3ChksumFinal_OBUF[4]
    AN8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.591     1.162 r  L3ChksumFinal_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.162    L3ChksumFinal[4]
    AN8                                                               r  L3ChksumFinal[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_450_clk_gen

Max Delay           137 Endpoints
Min Delay           137 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L3PktData1[6]
                            (input port)
  Destination:            L3PktData1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.746ns  (logic 0.800ns (21.360%)  route 2.946ns (78.640%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.863ns (routing 0.597ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM12                                              0.000     0.000 r  L3PktData1[6] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[6]_inst/I
    AM12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.757     0.757 r  L3PktData1_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.849    L3PktData1_IBUF[6]_inst/OUT
    AM12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.892 r  L3PktData1_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.854     3.746    L3PktData1_IBUF[6]
    SLICE_X55Y109        FDRE                                         r  L3PktData1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.863    -0.747    SysClk
    SLICE_X55Y109        FDRE                                         r  L3PktData1_reg_reg[6]/C

Slack:                    inf
  Source:                 L3PktData1[2]
                            (input port)
  Destination:            L3PktData1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.743ns  (logic 0.786ns (21.006%)  route 2.957ns (78.994%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.866ns (routing 0.597ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AK13                                              0.000     0.000 r  L3PktData1[2] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[2]_inst/I
    AK13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.743     0.743 r  L3PktData1_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.835    L3PktData1_IBUF[2]_inst/OUT
    AK13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.878 r  L3PktData1_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.865     3.743    L3PktData1_IBUF[2]
    SLICE_X55Y119        FDRE                                         r  L3PktData1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.866    -0.744    SysClk
    SLICE_X55Y119        FDRE                                         r  L3PktData1_reg_reg[2]/C

Slack:                    inf
  Source:                 L3PktData1[11]
                            (input port)
  Destination:            L3PktData1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.719ns  (logic 0.804ns (21.626%)  route 2.915ns (78.374%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.866ns (routing 0.597ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP13                                              0.000     0.000 r  L3PktData1[11] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[11]_inst/I
    AP13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.761     0.761 r  L3PktData1_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.853    L3PktData1_IBUF[11]_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.896 r  L3PktData1_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.823     3.719    L3PktData1_IBUF[11]
    SLICE_X53Y114        FDRE                                         r  L3PktData1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.866    -0.744    SysClk
    SLICE_X53Y114        FDRE                                         r  L3PktData1_reg_reg[11]/C

Slack:                    inf
  Source:                 L3PktData1[8]
                            (input port)
  Destination:            L3PktData1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.684ns  (logic 0.789ns (21.406%)  route 2.895ns (78.594%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.866ns (routing 0.597ns, distribution 1.269ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AM11                                              0.000     0.000 r  L3PktData1[8] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[8]_inst/I
    AM11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.746     0.746 r  L3PktData1_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.838    L3PktData1_IBUF[8]_inst/OUT
    AM11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.881 r  L3PktData1_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.803     3.684    L3PktData1_IBUF[8]
    SLICE_X53Y114        FDRE                                         r  L3PktData1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.866    -0.744    SysClk
    SLICE_X53Y114        FDRE                                         r  L3PktData1_reg_reg[8]/C

Slack:                    inf
  Source:                 L3PktData1[13]
                            (input port)
  Destination:            L3PktData1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.641ns  (logic 0.804ns (22.081%)  route 2.837ns (77.919%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.880ns (routing 0.597ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP10                                              0.000     0.000 r  L3PktData1[13] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[13]_inst/I
    AP10                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.761     0.761 r  L3PktData1_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.853    L3PktData1_IBUF[13]_inst/OUT
    AP10                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.896 r  L3PktData1_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.745     3.641    L3PktData1_IBUF[13]
    SLICE_X52Y120        FDRE                                         r  L3PktData1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.880    -0.730    SysClk
    SLICE_X52Y120        FDRE                                         r  L3PktData1_reg_reg[13]/C

Slack:                    inf
  Source:                 L3PktData1[12]
                            (input port)
  Destination:            L3PktData1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.594ns  (logic 0.798ns (22.208%)  route 2.796ns (77.792%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.880ns (routing 0.597ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AP11                                              0.000     0.000 r  L3PktData1[12] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[12]_inst/I
    AP11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.755     0.755 r  L3PktData1_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.847    L3PktData1_IBUF[12]_inst/OUT
    AP11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.890 r  L3PktData1_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.704     3.594    L3PktData1_IBUF[12]
    SLICE_X52Y120        FDRE                                         r  L3PktData1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.880    -0.730    SysClk
    SLICE_X52Y120        FDRE                                         r  L3PktData1_reg_reg[12]/C

Slack:                    inf
  Source:                 L3PktData1[9]
                            (input port)
  Destination:            L3PktData1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.571ns  (logic 0.791ns (22.150%)  route 2.780ns (77.850%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.880ns (routing 0.597ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN11                                              0.000     0.000 r  L3PktData1[9] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[9]_inst/I
    AN11                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.748     0.748 r  L3PktData1_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.840    L3PktData1_IBUF[9]_inst/OUT
    AN11                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.883 r  L3PktData1_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.688     3.571    L3PktData1_IBUF[9]
    SLICE_X52Y120        FDRE                                         r  L3PktData1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.880    -0.730    SysClk
    SLICE_X52Y120        FDRE                                         r  L3PktData1_reg_reg[9]/C

Slack:                    inf
  Source:                 L3PktData1[10]
                            (input port)
  Destination:            L3PktData1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 0.800ns (22.414%)  route 2.769ns (77.586%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.880ns (routing 0.597ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN13                                              0.000     0.000 r  L3PktData1[10] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[10]_inst/I
    AN13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.757     0.757 r  L3PktData1_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.849    L3PktData1_IBUF[10]_inst/OUT
    AN13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.892 r  L3PktData1_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.677     3.569    L3PktData1_IBUF[10]
    SLICE_X52Y120        FDRE                                         r  L3PktData1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.880    -0.730    SysClk
    SLICE_X52Y120        FDRE                                         r  L3PktData1_reg_reg[10]/C

Slack:                    inf
  Source:                 L3PktData1[5]
                            (input port)
  Destination:            L3PktData1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.566ns  (logic 0.778ns (21.807%)  route 2.788ns (78.193%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.865ns (routing 0.597ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AL12                                              0.000     0.000 r  L3PktData1[5] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[5]_inst/I
    AL12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.735     0.735 r  L3PktData1_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.827    L3PktData1_IBUF[5]_inst/OUT
    AL12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.870 r  L3PktData1_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.696     3.566    L3PktData1_IBUF[5]
    SLICE_X54Y110        FDRE                                         r  L3PktData1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.865    -0.745    SysClk
    SLICE_X54Y110        FDRE                                         r  L3PktData1_reg_reg[5]/C

Slack:                    inf
  Source:                 L3PktData1[0]
                            (input port)
  Destination:            L3PktData1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.550ns  (logic 0.760ns (21.408%)  route 2.790ns (78.592%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.747ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.085ns
  Clock Net Delay (Destination): 1.863ns (routing 0.597ns, distribution 1.266ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE13                                              0.000     0.000 r  L3PktData1[0] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData1_IBUF[0]_inst/I
    AE13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.717     0.717 r  L3PktData1_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.809    L3PktData1_IBUF[0]_inst/OUT
    AE13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.852 r  L3PktData1_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.698     3.550    L3PktData1_IBUF[0]
    SLICE_X55Y109        FDRE                                         r  L3PktData1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.513     0.513 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.059     0.572    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     0.604 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778     1.382    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -4.439    -3.057 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    -2.685    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    -2.610 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.863    -0.747    SysClk
    SLICE_X55Y109        FDRE                                         r  L3PktData1_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L3PktData7[15]
                            (input port)
  Destination:            L3PktData7_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.223ns (30.208%)  route 0.515ns (69.792%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.037ns (routing 0.309ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E8                                                0.000     0.000 r  L3PktData7[15] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[15]_inst/I
    E8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.223     0.223 r  L3PktData7_IBUF[15]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.250    L3PktData7_IBUF[15]_inst/OUT
    E8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.250 r  L3PktData7_IBUF[15]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.488     0.738    L3PktData7_IBUF[15]
    SLICE_X50Y120        FDRE                                         r  L3PktData7_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.037    -0.535    SysClk
    SLICE_X50Y120        FDRE                                         r  L3PktData7_reg_reg[15]/C

Slack:                    inf
  Source:                 L3PktData7[14]
                            (input port)
  Destination:            L3PktData7_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.223ns (29.018%)  route 0.545ns (70.982%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.037ns (routing 0.309ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F8                                                0.000     0.000 r  L3PktData7[14] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[14]_inst/I
    F8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.223     0.223 r  L3PktData7_IBUF[14]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.250    L3PktData7_IBUF[14]_inst/OUT
    F8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.250 r  L3PktData7_IBUF[14]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.518     0.768    L3PktData7_IBUF[14]
    SLICE_X50Y120        FDRE                                         r  L3PktData7_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.037    -0.535    SysClk
    SLICE_X50Y120        FDRE                                         r  L3PktData7_reg_reg[14]/C

Slack:                    inf
  Source:                 L3PktData7[12]
                            (input port)
  Destination:            L3PktData7_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.244ns (31.264%)  route 0.537ns (68.736%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.070ns (routing 0.309ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  L3PktData7[12] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[12]_inst/I
    B9                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.244     0.244 r  L3PktData7_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.271    L3PktData7_IBUF[12]_inst/OUT
    B9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.271 r  L3PktData7_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.510     0.781    L3PktData7_IBUF[12]
    SLICE_X53Y122        FDRE                                         r  L3PktData7_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.070    -0.502    SysClk
    SLICE_X53Y122        FDRE                                         r  L3PktData7_reg_reg[12]/C

Slack:                    inf
  Source:                 L3PktData7[10]
                            (input port)
  Destination:            L3PktData7_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.224ns (27.537%)  route 0.590ns (72.463%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.070ns (routing 0.309ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D8                                                0.000     0.000 r  L3PktData7[10] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[10]_inst/I
    D8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.224     0.224 r  L3PktData7_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.251    L3PktData7_IBUF[10]_inst/OUT
    D8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.251 r  L3PktData7_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.563     0.814    L3PktData7_IBUF[10]
    SLICE_X53Y122        FDRE                                         r  L3PktData7_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.070    -0.502    SysClk
    SLICE_X53Y122        FDRE                                         r  L3PktData7_reg_reg[10]/C

Slack:                    inf
  Source:                 L3PktData7[11]
                            (input port)
  Destination:            L3PktData7_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.225ns (27.594%)  route 0.590ns (72.406%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.061ns (routing 0.309ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C8                                                0.000     0.000 r  L3PktData7[11] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[11]_inst/I
    C8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.225     0.225 r  L3PktData7_IBUF[11]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.252    L3PktData7_IBUF[11]_inst/OUT
    C8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.252 r  L3PktData7_IBUF[11]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.563     0.815    L3PktData7_IBUF[11]
    SLICE_X53Y123        FDRE                                         r  L3PktData7_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.061    -0.511    SysClk
    SLICE_X53Y123        FDRE                                         r  L3PktData7_reg_reg[11]/C

Slack:                    inf
  Source:                 L3PktData7[13]
                            (input port)
  Destination:            L3PktData7_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.250ns (29.797%)  route 0.590ns (70.203%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.070ns (routing 0.309ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  L3PktData7[13] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[13]_inst/I
    A9                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.250     0.250 r  L3PktData7_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.277    L3PktData7_IBUF[13]_inst/OUT
    A9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.277 r  L3PktData7_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.563     0.840    L3PktData7_IBUF[13]
    SLICE_X53Y122        FDRE                                         r  L3PktData7_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.070    -0.502    SysClk
    SLICE_X53Y122        FDRE                                         r  L3PktData7_reg_reg[13]/C

Slack:                    inf
  Source:                 L3PktData7[1]
                            (input port)
  Destination:            L3PktData7_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.970%)  route 0.662ns (78.030%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.016ns (routing 0.309ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H9                                                0.000     0.000 r  L3PktData7[1] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[1]_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.186     0.186 r  L3PktData7_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.213    L3PktData7_IBUF[1]_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.213 r  L3PktData7_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.635     0.848    L3PktData7_IBUF[1]
    SLICE_X49Y117        FDRE                                         r  L3PktData7_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.016    -0.556    SysClk
    SLICE_X49Y117        FDRE                                         r  L3PktData7_reg_reg[1]/C

Slack:                    inf
  Source:                 L3PktData7[8]
                            (input port)
  Destination:            L3PktData7_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.866ns  (logic 0.237ns (27.356%)  route 0.629ns (72.644%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.065ns (routing 0.309ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B10                                               0.000     0.000 r  L3PktData7[8] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[8]_inst/I
    B10                  INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.237     0.237 r  L3PktData7_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.264    L3PktData7_IBUF[8]_inst/OUT
    B10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.264 r  L3PktData7_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.602     0.866    L3PktData7_IBUF[8]
    SLICE_X55Y127        FDRE                                         r  L3PktData7_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.065    -0.507    SysClk
    SLICE_X55Y127        FDRE                                         r  L3PktData7_reg_reg[8]/C

Slack:                    inf
  Source:                 L3PktData7[7]
                            (input port)
  Destination:            L3PktData7_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.223ns (25.592%)  route 0.647ns (74.408%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.531ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.041ns (routing 0.309ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  L3PktData7[7] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[7]_inst/I
    C9                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.223     0.223 r  L3PktData7_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.250    L3PktData7_IBUF[7]_inst/OUT
    C9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.250 r  L3PktData7_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.620     0.870    L3PktData7_IBUF[7]
    SLICE_X52Y120        FDRE                                         r  L3PktData7_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.041    -0.531    SysClk
    SLICE_X52Y120        FDRE                                         r  L3PktData7_reg_reg[7]/C

Slack:                    inf
  Source:                 L3PktData7[3]
                            (input port)
  Destination:            L3PktData7_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_450_clk_gen  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.187ns (21.450%)  route 0.685ns (78.550%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        -0.552ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.020ns (routing 0.309ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K8                                                0.000     0.000 r  L3PktData7[3] (IN)
                         net (fo=0)                   0.000     0.000    L3PktData7_IBUF[3]_inst/I
    K8                   INBUF (Prop_INBUF_HPIOB_PAD_O)
                                                      0.187     0.187 r  L3PktData7_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.027     0.214    L3PktData7_IBUF[3]_inst/OUT
    K8                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.214 r  L3PktData7_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.658     0.872    L3PktData7_IBUF[3]
    SLICE_X51Y117        FDRE                                         r  L3PktData7_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_450_clk_gen rise edge)
                                                      0.000     0.000 r  
    AG12                                              0.000     0.000 r  SysClk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clkin1_ibuf/I
    AG12                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.595     0.595 r  clk_gen_inst/inst/clkin1_ibuf/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.637    clk_gen_inst/inst/clkin1_ibuf/OUT
    AG12                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.659 r  clk_gen_inst/inst/clkin1_ibuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     1.116    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME3_ADV_X1Y0      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.928    -1.812 r  clk_gen_inst/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -1.603    clk_gen_inst/inst/clk_450_clk_gen
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.572 r  clk_gen_inst/inst/clkout1_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=318, routed)         1.020    -0.552    SysClk
    SLICE_X51Y117        FDRE                                         r  L3PktData7_reg_reg[3]/C





