// Seed: 1762004280
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input supply1 id_2;
  output wire id_1;
  assign id_3.id_2.id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input logic [7:0] id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_5 = id_5;
  logic [7:0] id_7;
  genvar id_8;
  always $clog2(30);
  ;
  assign id_7[-1][-1] = -1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_5,
      id_2,
      id_4
  );
endmodule
