Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Mar  7 00:19:08 2020
| Host         : neo-VirtualBox running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file nexys_a7_nnCpu_timing_summary_routed.rpt -pb nexys_a7_nnCpu_timing_summary_routed.pb -rpx nexys_a7_nnCpu_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_a7_nnCpu
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2184 register/latch pins with no clock driven by root clock pin: CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11536 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.761        0.000                      0                   77        0.233        0.000                      0                   77        4.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.761        0.000                      0                   77        0.233        0.000                      0                   77        4.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 vgaTop/display/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/display/v_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.191ns (30.079%)  route 2.769ns (69.921%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.230    vgaTop/display/CLK
    SLICE_X51Y86         FDRE                                         r  vgaTop/display/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.419     5.649 r  vgaTop/display/v_count_reg[6]/Q
                         net (fo=12, routed)          1.346     6.995    vgaTop/display/v_count[6]
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.296     7.291 r  vgaTop/display/v_count[9]_i_7/O
                         net (fo=2, routed)           0.444     7.735    vgaTop/display/v_count[9]_i_7_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.150     7.885 r  vgaTop/display/v_count[9]_i_3/O
                         net (fo=1, routed)           0.436     8.321    vgaTop/display/v_count[9]_i_3_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.326     8.647 r  vgaTop/display/v_count[9]_i_1/O
                         net (fo=10, routed)          0.542     9.189    vgaTop/display/v_count[9]_i_1_n_0
    SLICE_X48Y87         FDRE                                         r  vgaTop/display/v_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.509    14.932    vgaTop/display/CLK
    SLICE_X48Y87         FDRE                                         r  vgaTop/display/v_count_reg[7]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X48Y87         FDRE (Setup_fdre_C_CE)      -0.205    14.950    vgaTop/display/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 vgaTop/display/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/display/v_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.191ns (30.079%)  route 2.769ns (69.921%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.230    vgaTop/display/CLK
    SLICE_X51Y86         FDRE                                         r  vgaTop/display/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.419     5.649 r  vgaTop/display/v_count_reg[6]/Q
                         net (fo=12, routed)          1.346     6.995    vgaTop/display/v_count[6]
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.296     7.291 r  vgaTop/display/v_count[9]_i_7/O
                         net (fo=2, routed)           0.444     7.735    vgaTop/display/v_count[9]_i_7_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.150     7.885 r  vgaTop/display/v_count[9]_i_3/O
                         net (fo=1, routed)           0.436     8.321    vgaTop/display/v_count[9]_i_3_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.326     8.647 r  vgaTop/display/v_count[9]_i_1/O
                         net (fo=10, routed)          0.542     9.189    vgaTop/display/v_count[9]_i_1_n_0
    SLICE_X48Y87         FDRE                                         r  vgaTop/display/v_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.509    14.932    vgaTop/display/CLK
    SLICE_X48Y87         FDRE                                         r  vgaTop/display/v_count_reg[8]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X48Y87         FDRE (Setup_fdre_C_CE)      -0.205    14.950    vgaTop/display/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 vgaTop/display/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/display/v_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 1.191ns (30.079%)  route 2.769ns (69.921%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.230    vgaTop/display/CLK
    SLICE_X51Y86         FDRE                                         r  vgaTop/display/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.419     5.649 r  vgaTop/display/v_count_reg[6]/Q
                         net (fo=12, routed)          1.346     6.995    vgaTop/display/v_count[6]
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.296     7.291 r  vgaTop/display/v_count[9]_i_7/O
                         net (fo=2, routed)           0.444     7.735    vgaTop/display/v_count[9]_i_7_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.150     7.885 r  vgaTop/display/v_count[9]_i_3/O
                         net (fo=1, routed)           0.436     8.321    vgaTop/display/v_count[9]_i_3_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.326     8.647 r  vgaTop/display/v_count[9]_i_1/O
                         net (fo=10, routed)          0.542     9.189    vgaTop/display/v_count[9]_i_1_n_0
    SLICE_X49Y87         FDRE                                         r  vgaTop/display/v_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.509    14.932    vgaTop/display/CLK
    SLICE_X49Y87         FDRE                                         r  vgaTop/display/v_count_reg[9]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X49Y87         FDRE (Setup_fdre_C_CE)      -0.205    14.950    vgaTop/display/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 vgaTop/display/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/display/v_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 1.191ns (30.045%)  route 2.773ns (69.955%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.230    vgaTop/display/CLK
    SLICE_X51Y86         FDRE                                         r  vgaTop/display/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.419     5.649 r  vgaTop/display/v_count_reg[6]/Q
                         net (fo=12, routed)          1.346     6.995    vgaTop/display/v_count[6]
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.296     7.291 r  vgaTop/display/v_count[9]_i_7/O
                         net (fo=2, routed)           0.444     7.735    vgaTop/display/v_count[9]_i_7_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.150     7.885 r  vgaTop/display/v_count[9]_i_3/O
                         net (fo=1, routed)           0.436     8.321    vgaTop/display/v_count[9]_i_3_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.326     8.647 r  vgaTop/display/v_count[9]_i_1/O
                         net (fo=10, routed)          0.546     9.194    vgaTop/display/v_count[9]_i_1_n_0
    SLICE_X51Y87         FDRE                                         r  vgaTop/display/v_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507    14.930    vgaTop/display/CLK
    SLICE_X51Y87         FDRE                                         r  vgaTop/display/v_count_reg[2]/C
                         clock pessimism              0.276    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X51Y87         FDRE (Setup_fdre_C_CE)      -0.205    14.965    vgaTop/display/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.772ns  (required time - arrival time)
  Source:                 vgaTop/display/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/display/v_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 1.191ns (30.045%)  route 2.773ns (69.955%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.230    vgaTop/display/CLK
    SLICE_X51Y86         FDRE                                         r  vgaTop/display/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.419     5.649 r  vgaTop/display/v_count_reg[6]/Q
                         net (fo=12, routed)          1.346     6.995    vgaTop/display/v_count[6]
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.296     7.291 r  vgaTop/display/v_count[9]_i_7/O
                         net (fo=2, routed)           0.444     7.735    vgaTop/display/v_count[9]_i_7_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.150     7.885 r  vgaTop/display/v_count[9]_i_3/O
                         net (fo=1, routed)           0.436     8.321    vgaTop/display/v_count[9]_i_3_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.326     8.647 r  vgaTop/display/v_count[9]_i_1/O
                         net (fo=10, routed)          0.546     9.194    vgaTop/display/v_count[9]_i_1_n_0
    SLICE_X51Y87         FDRE                                         r  vgaTop/display/v_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.507    14.930    vgaTop/display/CLK
    SLICE_X51Y87         FDRE                                         r  vgaTop/display/v_count_reg[3]/C
                         clock pessimism              0.276    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X51Y87         FDRE (Setup_fdre_C_CE)      -0.205    14.965    vgaTop/display/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.772    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 vgaTop/display/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/display/v_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 1.191ns (30.418%)  route 2.724ns (69.582%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.230    vgaTop/display/CLK
    SLICE_X51Y86         FDRE                                         r  vgaTop/display/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.419     5.649 r  vgaTop/display/v_count_reg[6]/Q
                         net (fo=12, routed)          1.346     6.995    vgaTop/display/v_count[6]
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.296     7.291 r  vgaTop/display/v_count[9]_i_7/O
                         net (fo=2, routed)           0.444     7.735    vgaTop/display/v_count[9]_i_7_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.150     7.885 r  vgaTop/display/v_count[9]_i_3/O
                         net (fo=1, routed)           0.436     8.321    vgaTop/display/v_count[9]_i_3_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.326     8.647 r  vgaTop/display/v_count[9]_i_1/O
                         net (fo=10, routed)          0.498     9.145    vgaTop/display/v_count[9]_i_1_n_0
    SLICE_X51Y84         FDRE                                         r  vgaTop/display/v_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.505    14.928    vgaTop/display/CLK
    SLICE_X51Y84         FDRE                                         r  vgaTop/display/v_count_reg[4]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X51Y84         FDRE (Setup_fdre_C_CE)      -0.205    14.963    vgaTop/display/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 vgaTop/display/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/display/v_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.191ns (31.487%)  route 2.592ns (68.513%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.230    vgaTop/display/CLK
    SLICE_X51Y86         FDRE                                         r  vgaTop/display/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.419     5.649 r  vgaTop/display/v_count_reg[6]/Q
                         net (fo=12, routed)          1.346     6.995    vgaTop/display/v_count[6]
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.296     7.291 r  vgaTop/display/v_count[9]_i_7/O
                         net (fo=2, routed)           0.444     7.735    vgaTop/display/v_count[9]_i_7_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.150     7.885 r  vgaTop/display/v_count[9]_i_3/O
                         net (fo=1, routed)           0.436     8.321    vgaTop/display/v_count[9]_i_3_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.326     8.647 r  vgaTop/display/v_count[9]_i_1/O
                         net (fo=10, routed)          0.365     9.012    vgaTop/display/v_count[9]_i_1_n_0
    SLICE_X51Y86         FDRE                                         r  vgaTop/display/v_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.506    14.929    vgaTop/display/CLK
    SLICE_X51Y86         FDRE                                         r  vgaTop/display/v_count_reg[0]/C
                         clock pessimism              0.301    15.230    
                         clock uncertainty           -0.035    15.194    
    SLICE_X51Y86         FDRE (Setup_fdre_C_CE)      -0.205    14.989    vgaTop/display/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 vgaTop/display/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/display/v_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.191ns (31.487%)  route 2.592ns (68.513%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.230    vgaTop/display/CLK
    SLICE_X51Y86         FDRE                                         r  vgaTop/display/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.419     5.649 r  vgaTop/display/v_count_reg[6]/Q
                         net (fo=12, routed)          1.346     6.995    vgaTop/display/v_count[6]
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.296     7.291 r  vgaTop/display/v_count[9]_i_7/O
                         net (fo=2, routed)           0.444     7.735    vgaTop/display/v_count[9]_i_7_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.150     7.885 r  vgaTop/display/v_count[9]_i_3/O
                         net (fo=1, routed)           0.436     8.321    vgaTop/display/v_count[9]_i_3_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.326     8.647 r  vgaTop/display/v_count[9]_i_1/O
                         net (fo=10, routed)          0.365     9.012    vgaTop/display/v_count[9]_i_1_n_0
    SLICE_X51Y86         FDRE                                         r  vgaTop/display/v_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.506    14.929    vgaTop/display/CLK
    SLICE_X51Y86         FDRE                                         r  vgaTop/display/v_count_reg[1]/C
                         clock pessimism              0.301    15.230    
                         clock uncertainty           -0.035    15.194    
    SLICE_X51Y86         FDRE (Setup_fdre_C_CE)      -0.205    14.989    vgaTop/display/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 vgaTop/display/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/display/v_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.191ns (31.487%)  route 2.592ns (68.513%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.230    vgaTop/display/CLK
    SLICE_X51Y86         FDRE                                         r  vgaTop/display/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.419     5.649 r  vgaTop/display/v_count_reg[6]/Q
                         net (fo=12, routed)          1.346     6.995    vgaTop/display/v_count[6]
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.296     7.291 r  vgaTop/display/v_count[9]_i_7/O
                         net (fo=2, routed)           0.444     7.735    vgaTop/display/v_count[9]_i_7_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.150     7.885 r  vgaTop/display/v_count[9]_i_3/O
                         net (fo=1, routed)           0.436     8.321    vgaTop/display/v_count[9]_i_3_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.326     8.647 r  vgaTop/display/v_count[9]_i_1/O
                         net (fo=10, routed)          0.365     9.012    vgaTop/display/v_count[9]_i_1_n_0
    SLICE_X51Y86         FDRE                                         r  vgaTop/display/v_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.506    14.929    vgaTop/display/CLK
    SLICE_X51Y86         FDRE                                         r  vgaTop/display/v_count_reg[5]/C
                         clock pessimism              0.301    15.230    
                         clock uncertainty           -0.035    15.194    
    SLICE_X51Y86         FDRE (Setup_fdre_C_CE)      -0.205    14.989    vgaTop/display/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 vgaTop/display/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/display/v_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.191ns (31.487%)  route 2.592ns (68.513%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.627     5.230    vgaTop/display/CLK
    SLICE_X51Y86         FDRE                                         r  vgaTop/display/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y86         FDRE (Prop_fdre_C_Q)         0.419     5.649 r  vgaTop/display/v_count_reg[6]/Q
                         net (fo=12, routed)          1.346     6.995    vgaTop/display/v_count[6]
    SLICE_X51Y85         LUT6 (Prop_lut6_I2_O)        0.296     7.291 r  vgaTop/display/v_count[9]_i_7/O
                         net (fo=2, routed)           0.444     7.735    vgaTop/display/v_count[9]_i_7_n_0
    SLICE_X51Y85         LUT5 (Prop_lut5_I0_O)        0.150     7.885 r  vgaTop/display/v_count[9]_i_3/O
                         net (fo=1, routed)           0.436     8.321    vgaTop/display/v_count[9]_i_3_n_0
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.326     8.647 r  vgaTop/display/v_count[9]_i_1/O
                         net (fo=10, routed)          0.365     9.012    vgaTop/display/v_count[9]_i_1_n_0
    SLICE_X51Y86         FDRE                                         r  vgaTop/display/v_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.506    14.929    vgaTop/display/CLK
    SLICE_X51Y86         FDRE                                         r  vgaTop/display/v_count_reg[6]/C
                         clock pessimism              0.301    15.230    
                         clock uncertainty           -0.035    15.194    
    SLICE_X51Y86         FDRE (Setup_fdre_C_CE)      -0.205    14.989    vgaTop/display/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                          -9.012    
  -------------------------------------------------------------------
                         slack                                  5.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vgaTop/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.559     1.478    vgaTop/CLK
    SLICE_X52Y83         FDRE                                         r  vgaTop/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vgaTop/cnt_reg[10]/Q
                         net (fo=2, routed)           0.070     1.689    vgaTop/cnt[10]
    SLICE_X52Y83         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.816 r  vgaTop/cnt_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.816    vgaTop/cnt_reg[11]_i_1_n_4
    SLICE_X52Y83         FDRE                                         r  vgaTop/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.827     1.992    vgaTop/CLK
    SLICE_X52Y83         FDRE                                         r  vgaTop/cnt_reg[11]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X52Y83         FDRE (Hold_fdre_C_D)         0.105     1.583    vgaTop/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vgaTop/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.557     1.476    vgaTop/CLK
    SLICE_X52Y81         FDRE                                         r  vgaTop/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vgaTop/cnt_reg[2]/Q
                         net (fo=2, routed)           0.070     1.687    vgaTop/cnt[2]
    SLICE_X52Y81         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.814 r  vgaTop/cnt_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    vgaTop/cnt_reg[3]_i_1_n_4
    SLICE_X52Y81         FDRE                                         r  vgaTop/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.825     1.990    vgaTop/CLK
    SLICE_X52Y81         FDRE                                         r  vgaTop/cnt_reg[3]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.105     1.581    vgaTop/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vgaTop/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.558     1.477    vgaTop/CLK
    SLICE_X52Y82         FDRE                                         r  vgaTop/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vgaTop/cnt_reg[6]/Q
                         net (fo=2, routed)           0.070     1.688    vgaTop/cnt[6]
    SLICE_X52Y82         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.815 r  vgaTop/cnt_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    vgaTop/cnt_reg[7]_i_1_n_4
    SLICE_X52Y82         FDRE                                         r  vgaTop/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.826     1.991    vgaTop/CLK
    SLICE_X52Y82         FDRE                                         r  vgaTop/cnt_reg[7]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X52Y82         FDRE (Hold_fdre_C_D)         0.105     1.582    vgaTop/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vgaTop/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.268ns (79.325%)  route 0.070ns (20.675%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.560     1.479    vgaTop/CLK
    SLICE_X52Y84         FDRE                                         r  vgaTop/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  vgaTop/cnt_reg[14]/Q
                         net (fo=2, routed)           0.070     1.690    vgaTop/cnt[14]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.817 r  vgaTop/cnt_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    vgaTop/cnt_reg[15]_i_1_n_4
    SLICE_X52Y84         FDRE                                         r  vgaTop/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.828     1.993    vgaTop/CLK
    SLICE_X52Y84         FDRE                                         r  vgaTop/cnt_reg[15]/C
                         clock pessimism             -0.513     1.479    
    SLICE_X52Y84         FDRE (Hold_fdre_C_D)         0.105     1.584    vgaTop/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vgaTop/display/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/display/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.759%)  route 0.148ns (44.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.563     1.482    vgaTop/display/CLK
    SLICE_X49Y87         FDRE                                         r  vgaTop/display/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  vgaTop/display/v_count_reg[9]/Q
                         net (fo=8, routed)           0.148     1.771    vgaTop/display/v_count[9]
    SLICE_X49Y87         LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  vgaTop/display/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     1.816    vgaTop/display/p_1_in[9]
    SLICE_X49Y87         FDRE                                         r  vgaTop/display/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.833     1.998    vgaTop/display/CLK
    SLICE_X49Y87         FDRE                                         r  vgaTop/display/v_count_reg[9]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X49Y87         FDRE (Hold_fdre_C_D)         0.091     1.573    vgaTop/display/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vgaTop/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.287ns (80.657%)  route 0.069ns (19.343%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.559     1.478    vgaTop/CLK
    SLICE_X52Y83         FDRE                                         r  vgaTop/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  vgaTop/cnt_reg[9]/Q
                         net (fo=2, routed)           0.069     1.688    vgaTop/cnt[9]
    SLICE_X52Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.834 r  vgaTop/cnt_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.834    vgaTop/cnt_reg[11]_i_1_n_5
    SLICE_X52Y83         FDRE                                         r  vgaTop/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.827     1.992    vgaTop/CLK
    SLICE_X52Y83         FDRE                                         r  vgaTop/cnt_reg[10]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X52Y83         FDRE (Hold_fdre_C_D)         0.105     1.583    vgaTop/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vgaTop/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.287ns (80.657%)  route 0.069ns (19.343%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.557     1.476    vgaTop/CLK
    SLICE_X52Y81         FDRE                                         r  vgaTop/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y81         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  vgaTop/cnt_reg[1]/Q
                         net (fo=2, routed)           0.069     1.686    vgaTop/cnt[1]
    SLICE_X52Y81         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.832 r  vgaTop/cnt_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    vgaTop/cnt_reg[3]_i_1_n_5
    SLICE_X52Y81         FDRE                                         r  vgaTop/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.825     1.990    vgaTop/CLK
    SLICE_X52Y81         FDRE                                         r  vgaTop/cnt_reg[2]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.105     1.581    vgaTop/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vgaTop/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.287ns (80.657%)  route 0.069ns (19.343%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.558     1.477    vgaTop/CLK
    SLICE_X52Y82         FDRE                                         r  vgaTop/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  vgaTop/cnt_reg[5]/Q
                         net (fo=2, routed)           0.069     1.687    vgaTop/cnt[5]
    SLICE_X52Y82         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.833 r  vgaTop/cnt_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.833    vgaTop/cnt_reg[7]_i_1_n_5
    SLICE_X52Y82         FDRE                                         r  vgaTop/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.826     1.991    vgaTop/CLK
    SLICE_X52Y82         FDRE                                         r  vgaTop/cnt_reg[6]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X52Y82         FDRE (Hold_fdre_C_D)         0.105     1.582    vgaTop/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vgaTop/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.287ns (80.657%)  route 0.069ns (19.343%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.560     1.479    vgaTop/CLK
    SLICE_X52Y84         FDRE                                         r  vgaTop/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y84         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  vgaTop/cnt_reg[13]/Q
                         net (fo=2, routed)           0.069     1.689    vgaTop/cnt[13]
    SLICE_X52Y84         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.835 r  vgaTop/cnt_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.835    vgaTop/cnt_reg[15]_i_1_n_5
    SLICE_X52Y84         FDRE                                         r  vgaTop/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.828     1.993    vgaTop/CLK
    SLICE_X52Y84         FDRE                                         r  vgaTop/cnt_reg[14]/C
                         clock pessimism             -0.513     1.479    
    SLICE_X52Y84         FDRE (Hold_fdre_C_D)         0.105     1.584    vgaTop/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vgaTop/display/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaTop/display/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.560     1.479    vgaTop/display/CLK
    SLICE_X55Y85         FDRE                                         r  vgaTop/display/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  vgaTop/display/h_count_reg[7]/Q
                         net (fo=10, routed)          0.179     1.800    vgaTop/display/h_count_reg[7]
    SLICE_X55Y85         LUT5 (Prop_lut5_I0_O)        0.042     1.842 r  vgaTop/display/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.842    vgaTop/display/p_0_in__0[8]
    SLICE_X55Y85         FDRE                                         r  vgaTop/display/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.829     1.994    vgaTop/display/CLK
    SLICE_X55Y85         FDRE                                         r  vgaTop/display/h_count_reg[8]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X55Y85         FDRE (Hold_fdre_C_D)         0.107     1.586    vgaTop/display/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y86    CLK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y86    RST_N_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y85    count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y87    count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y87    count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y88    count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y88    count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y88    count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y88    count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y86    vgaTop/display/v_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y86    vgaTop/display/v_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y86    vgaTop/display/v_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y86    vgaTop/display/v_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y84    vgaTop/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y84    vgaTop/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y84    vgaTop/cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y84    vgaTop/cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y87    count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y87    count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y88    count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y88    count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y88    count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y88    count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y83    vgaTop/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y83    vgaTop/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y84    vgaTop/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y84    vgaTop/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y84    vgaTop/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y84    vgaTop/cnt_reg[15]/C



