-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
-- Date        : Wed Jul 16 15:37:46 2025
-- Host        : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               f:/Xilinx/Project_HLS/hls_2025/matrix_mult_hw/matrix_mult_hw/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0_sim_netlist.vhdl
-- Design      : bd_0_hls_inst_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s50csga324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram is
  port (
    q1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q1_reg[17]_0\ : out STD_LOGIC;
    \q1_reg[18]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \FSM_onehot_rstate_reg[1]\ : out STD_LOGIC;
    q00 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    int_C_ce1 : in STD_LOGIC;
    int_A_0_read : in STD_LOGIC;
    int_A_1_read : in STD_LOGIC;
    \rdata[31]_i_7_0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \rdata_reg[4]\ : in STD_LOGIC;
    \rdata_reg[5]\ : in STD_LOGIC;
    \rdata_reg[6]\ : in STD_LOGIC;
    \rdata_reg[8]\ : in STD_LOGIC;
    \rdata_reg[10]\ : in STD_LOGIC;
    \rdata_reg[11]\ : in STD_LOGIC;
    \rdata_reg[12]\ : in STD_LOGIC;
    \rdata_reg[13]\ : in STD_LOGIC;
    \rdata_reg[14]\ : in STD_LOGIC;
    \rdata_reg[15]\ : in STD_LOGIC;
    \rdata_reg[16]\ : in STD_LOGIC;
    \rdata_reg[17]\ : in STD_LOGIC;
    \rdata_reg[18]\ : in STD_LOGIC;
    \rdata_reg[19]\ : in STD_LOGIC;
    \rdata_reg[20]\ : in STD_LOGIC;
    \rdata_reg[21]\ : in STD_LOGIC;
    \rdata_reg[22]\ : in STD_LOGIC;
    \rdata_reg[23]\ : in STD_LOGIC;
    \rdata_reg[24]\ : in STD_LOGIC;
    \rdata_reg[25]\ : in STD_LOGIC;
    \rdata_reg[26]\ : in STD_LOGIC;
    \rdata_reg[27]\ : in STD_LOGIC;
    \rdata_reg[28]\ : in STD_LOGIC;
    \rdata_reg[29]\ : in STD_LOGIC;
    \rdata_reg[30]\ : in STD_LOGIC;
    \rdata_reg[2]\ : in STD_LOGIC;
    \rdata_reg[2]_0\ : in STD_LOGIC;
    \rdata_reg[2]_1\ : in STD_LOGIC;
    \rdata_reg[2]_2\ : in STD_LOGIC;
    \rdata_reg[2]_3\ : in STD_LOGIC;
    \rdata_reg[4]_0\ : in STD_LOGIC;
    \rdata_reg[4]_1\ : in STD_LOGIC;
    \rdata_reg[5]_0\ : in STD_LOGIC;
    \rdata_reg[5]_1\ : in STD_LOGIC;
    \rdata_reg[8]_0\ : in STD_LOGIC;
    \rdata_reg[8]_1\ : in STD_LOGIC;
    \rdata_reg[8]_2\ : in STD_LOGIC;
    \rdata_reg[8]_3\ : in STD_LOGIC;
    \rdata_reg[11]_0\ : in STD_LOGIC;
    \rdata_reg[11]_1\ : in STD_LOGIC;
    \rdata_reg[11]_2\ : in STD_LOGIC;
    \rdata_reg[12]_0\ : in STD_LOGIC;
    \rdata_reg[12]_1\ : in STD_LOGIC;
    \rdata_reg[12]_2\ : in STD_LOGIC;
    \rdata_reg[13]_0\ : in STD_LOGIC;
    \rdata_reg[13]_1\ : in STD_LOGIC;
    \rdata_reg[13]_2\ : in STD_LOGIC;
    \rdata_reg[14]_0\ : in STD_LOGIC;
    \rdata_reg[14]_1\ : in STD_LOGIC;
    \rdata_reg[14]_2\ : in STD_LOGIC;
    \rdata_reg[15]_0\ : in STD_LOGIC;
    \rdata_reg[15]_1\ : in STD_LOGIC;
    \rdata_reg[19]_0\ : in STD_LOGIC;
    \rdata_reg[19]_1\ : in STD_LOGIC;
    \rdata_reg[19]_2\ : in STD_LOGIC;
    \rdata_reg[20]_0\ : in STD_LOGIC;
    \rdata_reg[20]_1\ : in STD_LOGIC;
    \rdata_reg[20]_2\ : in STD_LOGIC;
    \rdata_reg[22]_0\ : in STD_LOGIC;
    \rdata_reg[22]_1\ : in STD_LOGIC;
    \rdata_reg[22]_2\ : in STD_LOGIC;
    \rdata_reg[23]_0\ : in STD_LOGIC;
    \rdata_reg[23]_1\ : in STD_LOGIC;
    \rdata_reg[23]_2\ : in STD_LOGIC;
    \rdata_reg[24]_0\ : in STD_LOGIC;
    \rdata_reg[24]_1\ : in STD_LOGIC;
    \rdata_reg[26]_0\ : in STD_LOGIC;
    \rdata_reg[26]_1\ : in STD_LOGIC;
    \rdata_reg[26]_2\ : in STD_LOGIC;
    \rdata_reg[28]_0\ : in STD_LOGIC;
    \rdata_reg[28]_1\ : in STD_LOGIC;
    \rdata_reg[28]_2\ : in STD_LOGIC;
    \rdata_reg[31]\ : in STD_LOGIC;
    \rdata_reg[31]_0\ : in STD_LOGIC;
    \rdata_reg[31]_1\ : in STD_LOGIC;
    \rdata_reg[6]_0\ : in STD_LOGIC;
    \rdata_reg[6]_1\ : in STD_LOGIC;
    \rdata_reg[6]_2\ : in STD_LOGIC;
    \rdata_reg[10]_0\ : in STD_LOGIC;
    \rdata_reg[10]_1\ : in STD_LOGIC;
    \rdata_reg[10]_2\ : in STD_LOGIC;
    \rdata_reg[16]_0\ : in STD_LOGIC;
    \rdata_reg[16]_1\ : in STD_LOGIC;
    \rdata_reg[16]_2\ : in STD_LOGIC;
    \rdata_reg[21]_0\ : in STD_LOGIC;
    \rdata_reg[21]_1\ : in STD_LOGIC;
    \rdata_reg[21]_2\ : in STD_LOGIC;
    \rdata_reg[25]_0\ : in STD_LOGIC;
    \rdata_reg[25]_1\ : in STD_LOGIC;
    \rdata_reg[25]_2\ : in STD_LOGIC;
    \rdata_reg[27]_0\ : in STD_LOGIC;
    \rdata_reg[27]_1\ : in STD_LOGIC;
    \rdata_reg[29]_0\ : in STD_LOGIC;
    \rdata_reg[29]_1\ : in STD_LOGIC;
    \rdata_reg[29]_2\ : in STD_LOGIC;
    \rdata_reg[30]_0\ : in STD_LOGIC;
    \rdata_reg[30]_1\ : in STD_LOGIC;
    \rdata_reg[30]_2\ : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    \rdata_reg[2]_4\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata[2]_i_2_0\ : in STD_LOGIC;
    int_ap_ready : in STD_LOGIC;
    \rdata[3]_i_5_0\ : in STD_LOGIC;
    \rdata_reg[31]_2\ : in STD_LOGIC;
    int_A_2_read : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    \rdata[31]_i_7_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg : in STD_LOGIC;
    buff0_reg_0 : in STD_LOGIC;
    buff0_reg_1 : in STD_LOGIC;
    buff0_reg_2 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    buff0_reg_3 : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram is
  signal int_A_0_ce1 : STD_LOGIC;
  signal int_A_0_q1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_13_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_12_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00(0),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_3,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00(10),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00(11),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00(12),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00(13),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00(14),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00(15),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00(16),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_16_16_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_3,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00(17),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00(18),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00(19),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00(1),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00(20),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00(21),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00(22),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00(23),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00(24),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_15_24_24_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
mem_reg_0_15_24_24_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_3,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00(25),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_15_25_25_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00(26),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_15_26_26_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00(27),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_15_27_27_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00(28),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_15_28_28_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00(29),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_15_29_29_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00(2),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00(30),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_15_30_30_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00(31),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_15_31_31_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00(3),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00(4),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00(5),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00(6),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00(7),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00(8),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_8_8_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_3,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00(9),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_A_0_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(10),
      Q => int_A_0_q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(11),
      Q => int_A_0_q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(12),
      Q => int_A_0_q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(13),
      Q => int_A_0_q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(14),
      Q => int_A_0_q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(15),
      Q => int_A_0_q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(16),
      Q => int_A_0_q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(17),
      Q => int_A_0_q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(18),
      Q => int_A_0_q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(19),
      Q => int_A_0_q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(20),
      Q => int_A_0_q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(21),
      Q => int_A_0_q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(22),
      Q => int_A_0_q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(23),
      Q => int_A_0_q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(24),
      Q => int_A_0_q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(25),
      Q => int_A_0_q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(26),
      Q => int_A_0_q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(27),
      Q => int_A_0_q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(28),
      Q => int_A_0_q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(29),
      Q => int_A_0_q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(2),
      Q => int_A_0_q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(30),
      Q => int_A_0_q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(31),
      Q => int_A_0_q1(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(3),
      Q => int_A_0_q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(4),
      Q => int_A_0_q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(5),
      Q => int_A_0_q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(6),
      Q => int_A_0_q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(7),
      Q => q1(2),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(8),
      Q => int_A_0_q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_0_ce1,
      D => q10(9),
      Q => q1(3),
      R => '0'
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFBAAAAAAAA"
    )
        port map (
      I0 => \rdata[10]_i_2_n_0\,
      I1 => \rdata_reg[10]_0\,
      I2 => \rdata_reg[8]_1\,
      I3 => \rdata_reg[10]_1\,
      I4 => \rdata_reg[10]_2\,
      I5 => \rdata_reg[2]_1\,
      O => D(5)
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(10),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(6),
      I5 => \rdata_reg[10]\,
      O => \rdata[10]_i_2_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFBAAAAAAAA"
    )
        port map (
      I0 => \rdata[11]_i_2_n_0\,
      I1 => \rdata_reg[11]_0\,
      I2 => \rdata_reg[8]_1\,
      I3 => \rdata_reg[11]_1\,
      I4 => \rdata_reg[11]_2\,
      I5 => \rdata_reg[2]_1\,
      O => D(6)
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(11),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(7),
      I5 => \rdata_reg[11]\,
      O => \rdata[11]_i_2_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBBFAAAAAAAA"
    )
        port map (
      I0 => \rdata[12]_i_2_n_0\,
      I1 => \rdata_reg[12]_0\,
      I2 => \rdata_reg[8]_1\,
      I3 => \rdata_reg[12]_1\,
      I4 => \rdata_reg[12]_2\,
      I5 => \rdata_reg[2]_1\,
      O => D(7)
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(12),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(8),
      I5 => \rdata_reg[12]\,
      O => \rdata[12]_i_2_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => \rdata[13]_i_2_n_0\,
      I1 => \rdata_reg[13]_0\,
      I2 => \rdata_reg[13]_1\,
      I3 => \rdata_reg[8]_1\,
      I4 => \rdata_reg[13]_2\,
      I5 => \rdata_reg[2]_1\,
      O => D(8)
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(13),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(9),
      I5 => \rdata_reg[13]\,
      O => \rdata[13]_i_2_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFBAAAAAAAA"
    )
        port map (
      I0 => \rdata[14]_i_2_n_0\,
      I1 => \rdata_reg[14]_0\,
      I2 => \rdata_reg[8]_1\,
      I3 => \rdata_reg[14]_1\,
      I4 => \rdata_reg[14]_2\,
      I5 => \rdata_reg[2]_1\,
      O => D(9)
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(14),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(10),
      I5 => \rdata_reg[14]\,
      O => \rdata[14]_i_2_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAAAA"
    )
        port map (
      I0 => \rdata[15]_i_2_n_0\,
      I1 => \rdata_reg[2]_3\,
      I2 => \rdata_reg[15]_0\,
      I3 => \rdata_reg[15]_1\,
      I4 => \rdata_reg[2]_1\,
      O => D(10)
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(15),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(11),
      I5 => \rdata_reg[15]\,
      O => \rdata[15]_i_2_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBBFAAAAAAAA"
    )
        port map (
      I0 => \rdata[16]_i_2_n_0\,
      I1 => \rdata_reg[16]_0\,
      I2 => \rdata_reg[8]_1\,
      I3 => \rdata_reg[16]_1\,
      I4 => \rdata_reg[16]_2\,
      I5 => \rdata_reg[2]_1\,
      O => D(11)
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(16),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(12),
      I5 => \rdata_reg[16]\,
      O => \rdata[16]_i_2_n_0\
    );
\rdata[17]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(17),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(13),
      I5 => \rdata_reg[17]\,
      O => \q1_reg[17]_0\
    );
\rdata[18]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(18),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(14),
      I5 => \rdata_reg[18]\,
      O => \q1_reg[18]_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFBAAAAAAAA"
    )
        port map (
      I0 => \rdata[19]_i_2_n_0\,
      I1 => \rdata_reg[19]_0\,
      I2 => \rdata_reg[8]_1\,
      I3 => \rdata_reg[19]_1\,
      I4 => \rdata_reg[19]_2\,
      I5 => \rdata_reg[2]_1\,
      O => D(12)
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(19),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(15),
      I5 => \rdata_reg[19]\,
      O => \rdata[19]_i_2_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFBAAAAAAAA"
    )
        port map (
      I0 => \rdata[20]_i_2_n_0\,
      I1 => \rdata_reg[20]_0\,
      I2 => \rdata_reg[8]_1\,
      I3 => \rdata_reg[20]_1\,
      I4 => \rdata_reg[20]_2\,
      I5 => \rdata_reg[2]_1\,
      O => D(13)
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(20),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(16),
      I5 => \rdata_reg[20]\,
      O => \rdata[20]_i_2_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAEAAAAAAAA"
    )
        port map (
      I0 => \rdata[21]_i_2_n_0\,
      I1 => \rdata_reg[2]_3\,
      I2 => \rdata_reg[21]_0\,
      I3 => \rdata_reg[21]_1\,
      I4 => \rdata_reg[21]_2\,
      I5 => \rdata_reg[2]_1\,
      O => D(14)
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(21),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(17),
      I5 => \rdata_reg[21]\,
      O => \rdata[21]_i_2_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => \rdata[22]_i_2_n_0\,
      I1 => \rdata_reg[22]_0\,
      I2 => \rdata_reg[22]_1\,
      I3 => \rdata_reg[8]_1\,
      I4 => \rdata_reg[22]_2\,
      I5 => \rdata_reg[2]_1\,
      O => D(15)
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(22),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(18),
      I5 => \rdata_reg[22]\,
      O => \rdata[22]_i_2_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBBFAAAAAAAA"
    )
        port map (
      I0 => \rdata[23]_i_2_n_0\,
      I1 => \rdata_reg[23]_0\,
      I2 => \rdata_reg[8]_1\,
      I3 => \rdata_reg[23]_1\,
      I4 => \rdata_reg[23]_2\,
      I5 => \rdata_reg[2]_1\,
      O => D(16)
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(23),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(19),
      I5 => \rdata_reg[23]\,
      O => \rdata[23]_i_2_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAAAA"
    )
        port map (
      I0 => \rdata[24]_i_2_n_0\,
      I1 => \rdata_reg[2]_3\,
      I2 => \rdata_reg[24]_0\,
      I3 => \rdata_reg[24]_1\,
      I4 => \rdata_reg[2]_1\,
      O => D(17)
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(24),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(20),
      I5 => \rdata_reg[24]\,
      O => \rdata[24]_i_2_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFBAAAAAAAA"
    )
        port map (
      I0 => \rdata[25]_i_2_n_0\,
      I1 => \rdata_reg[25]_0\,
      I2 => \rdata_reg[8]_1\,
      I3 => \rdata_reg[25]_1\,
      I4 => \rdata_reg[25]_2\,
      I5 => \rdata_reg[2]_1\,
      O => D(18)
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(25),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(21),
      I5 => \rdata_reg[25]\,
      O => \rdata[25]_i_2_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFBAAAAAAAA"
    )
        port map (
      I0 => \rdata[26]_i_2_n_0\,
      I1 => \rdata_reg[26]_0\,
      I2 => \rdata_reg[8]_1\,
      I3 => \rdata_reg[26]_1\,
      I4 => \rdata_reg[26]_2\,
      I5 => \rdata_reg[2]_1\,
      O => D(19)
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(26),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(22),
      I5 => \rdata_reg[26]\,
      O => \rdata[26]_i_2_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAAAA"
    )
        port map (
      I0 => \rdata[27]_i_2_n_0\,
      I1 => \rdata_reg[2]_3\,
      I2 => \rdata_reg[27]_0\,
      I3 => \rdata_reg[27]_1\,
      I4 => \rdata_reg[2]_1\,
      O => D(20)
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(27),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(23),
      I5 => \rdata_reg[27]\,
      O => \rdata[27]_i_2_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFBAAAAAAAA"
    )
        port map (
      I0 => \rdata[28]_i_2_n_0\,
      I1 => \rdata_reg[28]_0\,
      I2 => \rdata_reg[8]_1\,
      I3 => \rdata_reg[28]_1\,
      I4 => \rdata_reg[28]_2\,
      I5 => \rdata_reg[2]_1\,
      O => D(21)
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(28),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(24),
      I5 => \rdata_reg[28]\,
      O => \rdata[28]_i_2_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBBBFBAAAAAAAA"
    )
        port map (
      I0 => \rdata[29]_i_2_n_0\,
      I1 => \rdata_reg[29]_0\,
      I2 => \rdata_reg[29]_1\,
      I3 => \rdata_reg[8]_1\,
      I4 => \rdata_reg[29]_2\,
      I5 => \rdata_reg[2]_1\,
      O => D(22)
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(29),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(25),
      I5 => \rdata_reg[29]\,
      O => \rdata[29]_i_2_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAAFFAACFAACFAA"
    )
        port map (
      I0 => \rdata[2]_i_2_n_0\,
      I1 => \rdata_reg[2]\,
      I2 => \rdata_reg[2]_0\,
      I3 => \rdata_reg[2]_1\,
      I4 => \rdata_reg[2]_2\,
      I5 => \rdata_reg[2]_3\,
      O => D(0)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7070"
    )
        port map (
      I0 => \q1_reg[0]_0\,
      I1 => s_axi_control_ARVALID,
      I2 => \rdata[2]_i_6_n_0\,
      I3 => \rdata_reg[2]_4\,
      I4 => p_0_in(0),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB888"
    )
        port map (
      I0 => int_A_0_q1(2),
      I1 => int_A_0_read,
      I2 => \rdata[31]_i_7_0\(0),
      I3 => int_A_1_read,
      I4 => \rdata[2]_i_2_0\,
      O => \rdata[2]_i_6_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFBAAAAAAAA"
    )
        port map (
      I0 => \rdata[30]_i_2_n_0\,
      I1 => \rdata_reg[30]_0\,
      I2 => \rdata_reg[8]_1\,
      I3 => \rdata_reg[30]_1\,
      I4 => \rdata_reg[30]_2\,
      I5 => \rdata_reg[2]_1\,
      O => D(23)
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(30),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(26),
      I5 => \rdata_reg[30]\,
      O => \rdata[30]_i_2_n_0\
    );
\rdata[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444477777774777"
    )
        port map (
      I0 => int_A_0_q1(31),
      I1 => int_A_0_read,
      I2 => int_A_2_read,
      I3 => \rdata[31]_i_7_1\(0),
      I4 => int_A_1_read,
      I5 => \rdata[31]_i_7_0\(27),
      O => \rdata[31]_i_13_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFBAAAAAAAA"
    )
        port map (
      I0 => \rdata[31]_i_7_n_0\,
      I1 => \rdata_reg[31]\,
      I2 => \rdata_reg[8]_1\,
      I3 => \rdata_reg[31]_0\,
      I4 => \rdata_reg[31]_1\,
      I5 => \rdata_reg[2]_1\,
      O => D(24)
    );
\rdata[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555557"
    )
        port map (
      I0 => \rdata[31]_i_13_n_0\,
      I1 => \rdata_reg[31]_2\,
      I2 => int_A_1_read,
      I3 => int_A_0_read,
      I4 => int_A_2_read,
      I5 => int_C_ce1,
      O => \rdata[31]_i_7_n_0\
    );
\rdata[3]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB888"
    )
        port map (
      I0 => int_A_0_q1(3),
      I1 => int_A_0_read,
      I2 => \rdata[31]_i_7_0\(1),
      I3 => int_A_1_read,
      I4 => \rdata[3]_i_5_0\,
      O => \rdata[3]_i_12_n_0\
    );
\rdata[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7070"
    )
        port map (
      I0 => \q1_reg[0]_0\,
      I1 => s_axi_control_ARVALID,
      I2 => \rdata[3]_i_12_n_0\,
      I3 => \rdata_reg[2]_4\,
      I4 => int_ap_ready,
      O => \FSM_onehot_rstate_reg[1]\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAAAA"
    )
        port map (
      I0 => \rdata[4]_i_2_n_0\,
      I1 => \rdata_reg[2]_3\,
      I2 => \rdata_reg[4]_0\,
      I3 => \rdata_reg[4]_1\,
      I4 => \rdata_reg[2]_1\,
      O => D(1)
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(4),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(2),
      I5 => \rdata_reg[4]\,
      O => \rdata[4]_i_2_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAEAAAA"
    )
        port map (
      I0 => \rdata[5]_i_2_n_0\,
      I1 => \rdata_reg[2]_3\,
      I2 => \rdata_reg[5]_0\,
      I3 => \rdata_reg[5]_1\,
      I4 => \rdata_reg[2]_1\,
      O => D(2)
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(5),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(3),
      I5 => \rdata_reg[5]\,
      O => \rdata[5]_i_2_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFBAAAAAAAA"
    )
        port map (
      I0 => \rdata[6]_i_2_n_0\,
      I1 => \rdata_reg[6]_0\,
      I2 => \rdata_reg[8]_1\,
      I3 => \rdata_reg[6]_1\,
      I4 => \rdata_reg[6]_2\,
      I5 => \rdata_reg[2]_1\,
      O => D(3)
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(6),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(4),
      I5 => \rdata_reg[6]\,
      O => \rdata[6]_i_2_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFBAAAAAAAA"
    )
        port map (
      I0 => \rdata[8]_i_2_n_0\,
      I1 => \rdata_reg[8]_0\,
      I2 => \rdata_reg[8]_1\,
      I3 => \rdata_reg[8]_2\,
      I4 => \rdata_reg[8]_3\,
      I5 => \rdata_reg[2]_1\,
      O => D(4)
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540404055555555"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_0_q1(8),
      I2 => int_A_0_read,
      I3 => int_A_1_read,
      I4 => \rdata[31]_i_7_0\(5),
      I5 => \rdata_reg[8]\,
      O => \rdata[8]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_15 is
  port (
    s_axi_control_ARVALID_0 : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    q00_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \rdata_reg[9]\ : in STD_LOGIC;
    \rdata_reg[9]_0\ : in STD_LOGIC;
    interrupt : in STD_LOGIC;
    \rdata[9]_i_5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_A_0_read : in STD_LOGIC;
    \rdata[9]_i_5_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_A_2_read : in STD_LOGIC;
    int_A_1_read : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg : in STD_LOGIC;
    buff0_reg_0 : in STD_LOGIC;
    buff0_reg_1 : in STD_LOGIC;
    buff0_reg_2 : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_C_ce1 : in STD_LOGIC;
    buff0_reg_3 : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_15 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_15;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_15 is
  signal int_A_1_ce1 : STD_LOGIC;
  signal int_A_1_q1 : STD_LOGIC_VECTOR ( 9 to 9 );
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[9]_i_12_n_0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_0(0),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_3,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_0(10),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_0(11),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_0(12),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_0(13),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_0(14),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_0(15),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_0(16),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_3,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_0(17),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_0(18),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_0(19),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_0(1),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_0(20),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_0(21),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_0(22),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_0(23),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_0(24),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_3,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_0(25),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_0(26),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_0(27),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_0(28),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_0(29),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_0(2),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_0(30),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_0(31),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_0(3),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_0(4),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_0(5),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_0(6),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_0(7),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_0(8),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_3,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_0(9),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_A_1_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(10),
      Q => q1(9),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(11),
      Q => q1(10),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(12),
      Q => q1(11),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(13),
      Q => q1(12),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(14),
      Q => q1(13),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(15),
      Q => q1(14),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(16),
      Q => q1(15),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(17),
      Q => q1(16),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(18),
      Q => q1(17),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(19),
      Q => q1(18),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(20),
      Q => q1(19),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(21),
      Q => q1(20),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(22),
      Q => q1(21),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(23),
      Q => q1(22),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(24),
      Q => q1(23),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(25),
      Q => q1(24),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(26),
      Q => q1(25),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(27),
      Q => q1(26),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(28),
      Q => q1(27),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(29),
      Q => q1(28),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(30),
      Q => q1(29),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(31),
      Q => q1(30),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(8),
      Q => q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_1_ce1,
      D => q10(9),
      Q => int_A_1_q1(9),
      R => '0'
    );
\rdata[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F505F503F300F0"
    )
        port map (
      I0 => int_A_1_q1(9),
      I1 => \rdata[9]_i_5_0\(0),
      I2 => int_A_0_read,
      I3 => \rdata[9]_i_5_1\(0),
      I4 => int_A_2_read,
      I5 => int_A_1_read,
      O => \rdata[9]_i_12_n_0\
    );
\rdata[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700FFFF07000700"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \rdata[9]_i_12_n_0\,
      I3 => \rdata_reg[9]\,
      I4 => \rdata_reg[9]_0\,
      I5 => interrupt,
      O => s_axi_control_ARVALID_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_16 is
  port (
    q00_9 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg : in STD_LOGIC;
    buff0_reg_0 : in STD_LOGIC;
    buff0_reg_1 : in STD_LOGIC;
    buff0_reg_2 : in STD_LOGIC;
    i_fu_789_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buff0_reg_3 : in STD_LOGIC;
    buff0_reg_4 : in STD_LOGIC;
    int_C_ce1 : in STD_LOGIC;
    buff0_reg_5 : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_product : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_16 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_16;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_16 is
  signal int_A_10_ce1 : STD_LOGIC;
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_9(0),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => tmp_product,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_9(10),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_9(11),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_9(12),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_9(13),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_9(14),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_9(15),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_9(16),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => tmp_product,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_9(17),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_9(18),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_9(19),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_9(1),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_9(20),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_9(21),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_9(22),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_9(23),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_9(24),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => tmp_product,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_9(25),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_9(26),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_9(27),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_9(28),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_9(29),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_9(2),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_9(30),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_9(31),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_9(3),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_9(4),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_9(5),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_9(6),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_9(7),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_9(8),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => tmp_product,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_9(9),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_A_10_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(10),
      Q => q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(11),
      Q => q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(12),
      Q => q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(13),
      Q => q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(14),
      Q => q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(15),
      Q => q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(16),
      Q => q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(17),
      Q => q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(18),
      Q => q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(19),
      Q => q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(20),
      Q => q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(21),
      Q => q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(22),
      Q => q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(23),
      Q => q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(24),
      Q => q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(25),
      Q => q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(26),
      Q => q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(27),
      Q => q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(28),
      Q => q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(29),
      Q => q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(30),
      Q => q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(31),
      Q => q1(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(8),
      Q => q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_10_ce1,
      D => q10(9),
      Q => q1(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_17 is
  port (
    int_A_10_read_reg : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    int_A_10_read_reg_0 : out STD_LOGIC;
    int_A_10_read_reg_1 : out STD_LOGIC;
    int_A_10_read_reg_2 : out STD_LOGIC;
    int_A_11_read_reg : out STD_LOGIC;
    int_A_10_read_reg_3 : out STD_LOGIC;
    int_A_10_read_reg_4 : out STD_LOGIC;
    q00_10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[0]\ : in STD_LOGIC;
    \rdata_reg[0]_0\ : in STD_LOGIC;
    \rdata_reg[31]_i_8_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    int_A_10_read : in STD_LOGIC;
    int_A_9_read : in STD_LOGIC;
    \rdata_reg[31]_i_8_1\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \rdata_reg[12]\ : in STD_LOGIC;
    \rdata_reg[16]\ : in STD_LOGIC;
    \rdata_reg[17]\ : in STD_LOGIC;
    int_A_11_read : in STD_LOGIC;
    \rdata_reg[23]\ : in STD_LOGIC;
    \rdata_reg[31]\ : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg : in STD_LOGIC;
    buff0_reg_0 : in STD_LOGIC;
    buff0_reg_1 : in STD_LOGIC;
    buff0_reg_2 : in STD_LOGIC;
    i_fu_789_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buff0_reg_3 : in STD_LOGIC;
    buff0_reg_4 : in STD_LOGIC;
    int_C_ce1 : in STD_LOGIC;
    buff0_reg_5 : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_product : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_17 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_17;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_17 is
  signal int_A_11_ce1 : STD_LOGIC;
  signal int_A_11_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[0]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_11_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_11_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_10_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_11_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_15_n_0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_10(0),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => tmp_product,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_10(10),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_10(11),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_10(12),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_10(13),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_10(14),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_10(15),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_10(16),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => tmp_product,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_10(17),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_10(18),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_10(19),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_10(1),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_10(20),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_10(21),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_10(22),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_10(23),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_10(24),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => tmp_product,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_10(25),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_10(26),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_10(27),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_10(28),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_10(29),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_10(2),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_10(30),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_10(31),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_10(3),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_10(4),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_10(5),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_10(6),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_10(7),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_10(8),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => tmp_product,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_10(9),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_A_11_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(0),
      Q => int_A_11_q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(10),
      Q => q1(9),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(11),
      Q => q1(10),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(12),
      Q => int_A_11_q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(13),
      Q => q1(11),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(14),
      Q => q1(12),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(15),
      Q => q1(13),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(16),
      Q => int_A_11_q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(17),
      Q => int_A_11_q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(18),
      Q => q1(14),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(19),
      Q => q1(15),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(1),
      Q => q1(0),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(20),
      Q => q1(16),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(21),
      Q => int_A_11_q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(22),
      Q => q1(17),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(23),
      Q => int_A_11_q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(24),
      Q => q1(18),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(25),
      Q => q1(19),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(26),
      Q => q1(20),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(27),
      Q => q1(21),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(28),
      Q => q1(22),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(29),
      Q => q1(23),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(2),
      Q => q1(1),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(30),
      Q => q1(24),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(31),
      Q => int_A_11_q1(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(3),
      Q => q1(2),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(4),
      Q => q1(3),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(5),
      Q => q1(4),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(6),
      Q => q1(5),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(7),
      Q => q1(6),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(8),
      Q => q1(7),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_11_ce1,
      D => q10(9),
      Q => q1(8),
      R => '0'
    );
\rdata[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_A_11_q1(0),
      I1 => \rdata_reg[31]_i_8_0\(0),
      I2 => int_A_10_read,
      I3 => int_A_9_read,
      I4 => \rdata_reg[31]_i_8_1\(0),
      O => \rdata[0]_i_10_n_0\
    );
\rdata[12]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_A_11_q1(12),
      I1 => \rdata_reg[31]_i_8_0\(1),
      I2 => int_A_10_read,
      I3 => int_A_9_read,
      I4 => \rdata_reg[31]_i_8_1\(1),
      O => \rdata[12]_i_11_n_0\
    );
\rdata[16]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_A_11_q1(16),
      I1 => \rdata_reg[31]_i_8_0\(2),
      I2 => int_A_10_read,
      I3 => int_A_9_read,
      I4 => \rdata_reg[31]_i_8_1\(2),
      O => \rdata[16]_i_11_n_0\
    );
\rdata[17]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_A_11_q1(17),
      I1 => \rdata_reg[31]_i_8_0\(3),
      I2 => int_A_10_read,
      I3 => int_A_9_read,
      I4 => \rdata_reg[31]_i_8_1\(3),
      O => \rdata[17]_i_10_n_0\
    );
\rdata[21]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_A_11_read,
      I1 => int_A_11_q1(21),
      I2 => \rdata_reg[31]_i_8_0\(4),
      I3 => int_A_10_read,
      I4 => int_A_9_read,
      I5 => \rdata_reg[31]_i_8_1\(4),
      O => int_A_11_read_reg
    );
\rdata[23]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_A_11_q1(23),
      I1 => \rdata_reg[31]_i_8_0\(5),
      I2 => int_A_10_read,
      I3 => int_A_9_read,
      I4 => \rdata_reg[31]_i_8_1\(5),
      O => \rdata[23]_i_11_n_0\
    );
\rdata[31]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_A_11_q1(31),
      I1 => \rdata_reg[31]_i_8_0\(6),
      I2 => int_A_10_read,
      I3 => int_A_9_read,
      I4 => \rdata_reg[31]_i_8_1\(6),
      O => \rdata[31]_i_15_n_0\
    );
\rdata_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_10_n_0\,
      I1 => \rdata_reg[0]_0\,
      O => int_A_10_read_reg,
      S => \rdata_reg[0]\
    );
\rdata_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[12]_i_11_n_0\,
      I1 => \rdata_reg[12]\,
      O => int_A_10_read_reg_0,
      S => \rdata_reg[0]\
    );
\rdata_reg[16]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[16]_i_11_n_0\,
      I1 => \rdata_reg[16]\,
      O => int_A_10_read_reg_1,
      S => \rdata_reg[0]\
    );
\rdata_reg[17]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[17]_i_10_n_0\,
      I1 => \rdata_reg[17]\,
      O => int_A_10_read_reg_2,
      S => \rdata_reg[0]\
    );
\rdata_reg[23]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[23]_i_11_n_0\,
      I1 => \rdata_reg[23]\,
      O => int_A_10_read_reg_3,
      S => \rdata_reg[0]\
    );
\rdata_reg[31]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[31]_i_15_n_0\,
      I1 => \rdata_reg[31]\,
      O => int_A_10_read_reg_4,
      S => \rdata_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_18 is
  port (
    int_A_11_read_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[1]_0\ : out STD_LOGIC;
    \q1_reg[2]_0\ : out STD_LOGIC;
    \q1_reg[7]_0\ : out STD_LOGIC;
    \q1_reg[9]_0\ : out STD_LOGIC;
    int_A_10_read_reg : out STD_LOGIC;
    int_A_10_read_reg_0 : out STD_LOGIC;
    int_A_10_read_reg_1 : out STD_LOGIC;
    int_A_10_read_reg_2 : out STD_LOGIC;
    int_A_10_read_reg_3 : out STD_LOGIC;
    int_A_12_read_reg : out STD_LOGIC;
    int_A_12_read_reg_0 : out STD_LOGIC;
    int_A_12_read_reg_1 : out STD_LOGIC;
    int_A_12_read_reg_2 : out STD_LOGIC;
    int_A_12_read_reg_3 : out STD_LOGIC;
    int_A_12_read_reg_4 : out STD_LOGIC;
    int_A_12_read_reg_5 : out STD_LOGIC;
    int_A_12_read_reg_6 : out STD_LOGIC;
    int_A_12_read_reg_7 : out STD_LOGIC;
    int_A_12_read_reg_8 : out STD_LOGIC;
    int_A_12_read_reg_9 : out STD_LOGIC;
    \q1_reg[31]_0\ : out STD_LOGIC;
    \q1_reg[23]_0\ : out STD_LOGIC;
    \q1_reg[20]_0\ : out STD_LOGIC;
    \q1_reg[19]_0\ : out STD_LOGIC;
    \q1_reg[17]_0\ : out STD_LOGIC;
    \q1_reg[16]_0\ : out STD_LOGIC;
    \q1_reg[12]_0\ : out STD_LOGIC;
    \q1_reg[10]_0\ : out STD_LOGIC;
    \q1_reg[6]_0\ : out STD_LOGIC;
    \q1_reg[0]_0\ : out STD_LOGIC;
    q00_11 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[21]\ : in STD_LOGIC;
    int_A_11_read : in STD_LOGIC;
    int_A_9_read : in STD_LOGIC;
    int_A_10_read : in STD_LOGIC;
    \rdata_reg[21]_0\ : in STD_LOGIC;
    \rdata_reg[3]\ : in STD_LOGIC;
    \rdata_reg[3]_0\ : in STD_LOGIC;
    \rdata_reg[3]_1\ : in STD_LOGIC;
    \rdata_reg[3]_2\ : in STD_LOGIC;
    \rdata_reg[3]_3\ : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rdata_reg[9]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_A_12_read : in STD_LOGIC;
    \rdata[1]_i_3_0\ : in STD_LOGIC;
    \rdata[9]_i_4_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rdata[9]_i_4_1\ : in STD_LOGIC;
    \rdata[2]_i_3_0\ : in STD_LOGIC;
    \rdata[3]_i_2_0\ : in STD_LOGIC;
    \rdata[7]_i_3_0\ : in STD_LOGIC;
    \rdata_reg[8]\ : in STD_LOGIC;
    \rdata_reg[8]_0\ : in STD_LOGIC;
    \rdata_reg[8]_1\ : in STD_LOGIC;
    \rdata[9]_i_4_2\ : in STD_LOGIC;
    \rdata_reg[11]\ : in STD_LOGIC;
    \rdata_reg[11]_0\ : in STD_LOGIC;
    \rdata_reg[13]\ : in STD_LOGIC;
    \rdata_reg[13]_0\ : in STD_LOGIC;
    \rdata_reg[14]\ : in STD_LOGIC;
    \rdata_reg[14]_0\ : in STD_LOGIC;
    \rdata_reg[18]\ : in STD_LOGIC;
    \rdata_reg[18]_0\ : in STD_LOGIC;
    \rdata_reg[22]\ : in STD_LOGIC;
    \rdata_reg[22]_0\ : in STD_LOGIC;
    \rdata_reg[25]\ : in STD_LOGIC;
    \rdata_reg[25]_0\ : in STD_LOGIC;
    \rdata_reg[26]\ : in STD_LOGIC;
    \rdata_reg[26]_0\ : in STD_LOGIC;
    \rdata_reg[28]\ : in STD_LOGIC;
    \rdata_reg[28]_0\ : in STD_LOGIC;
    \rdata_reg[29]\ : in STD_LOGIC;
    \rdata_reg[29]_0\ : in STD_LOGIC;
    \rdata_reg[30]\ : in STD_LOGIC;
    \rdata_reg[30]_0\ : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    \q1_reg[0]_2\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    \rdata_reg[31]_i_8\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    int_A_13_read : in STD_LOGIC;
    \rdata_reg[31]_i_8_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    int_A_14_read : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg : in STD_LOGIC;
    buff0_reg_0 : in STD_LOGIC;
    buff0_reg_1 : in STD_LOGIC;
    buff0_reg_2 : in STD_LOGIC;
    i_fu_789_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buff0_reg_3 : in STD_LOGIC;
    buff0_reg_4 : in STD_LOGIC;
    int_C_ce1 : in STD_LOGIC;
    buff0_reg_5 : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_product : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_18 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_18;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_18 is
  signal int_A_12_ce1 : STD_LOGIC;
  signal int_A_12_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_12_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_11_n_0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_11(0),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_2\,
      I4 => tmp_product,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_11(10),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_11(11),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_11(12),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_11(13),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_11(14),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_11(15),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_11(16),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_2\,
      I4 => tmp_product,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_11(17),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_11(18),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_11(19),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_11(1),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_11(20),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_11(21),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_11(22),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_11(23),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_11(24),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_2\,
      I4 => tmp_product,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_11(25),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_11(26),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_11(27),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_11(28),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_11(29),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_11(2),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_11(30),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_11(31),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_11(3),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_11(4),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_11(5),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_11(6),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_11(7),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_11(8),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_2\,
      I4 => tmp_product,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_11(9),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_1\,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      O => int_A_12_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(0),
      Q => int_A_12_q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(10),
      Q => int_A_12_q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(11),
      Q => int_A_12_q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(12),
      Q => int_A_12_q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(13),
      Q => int_A_12_q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(14),
      Q => int_A_12_q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(15),
      Q => int_A_12_q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(16),
      Q => int_A_12_q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(17),
      Q => int_A_12_q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(18),
      Q => int_A_12_q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(19),
      Q => int_A_12_q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(1),
      Q => int_A_12_q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(20),
      Q => int_A_12_q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(21),
      Q => int_A_12_q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(22),
      Q => int_A_12_q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(23),
      Q => int_A_12_q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(24),
      Q => int_A_12_q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(25),
      Q => int_A_12_q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(26),
      Q => int_A_12_q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(27),
      Q => int_A_12_q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(28),
      Q => int_A_12_q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(29),
      Q => int_A_12_q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(2),
      Q => int_A_12_q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(30),
      Q => int_A_12_q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(31),
      Q => int_A_12_q1(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(3),
      Q => int_A_12_q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(4),
      Q => int_A_12_q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(5),
      Q => int_A_12_q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(6),
      Q => int_A_12_q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(7),
      Q => int_A_12_q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(8),
      Q => int_A_12_q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_12_ce1,
      D => q10(9),
      Q => int_A_12_q1(9),
      R => '0'
    );
\rdata[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => int_A_12_q1(0),
      I1 => int_A_12_read,
      I2 => \rdata_reg[31]_i_8\(0),
      I3 => int_A_13_read,
      I4 => \rdata_reg[31]_i_8_0\(0),
      I5 => int_A_14_read,
      O => \q1_reg[0]_0\
    );
\rdata[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => int_A_12_q1(10),
      I1 => int_A_12_read,
      I2 => \rdata_reg[31]_i_8\(2),
      I3 => int_A_13_read,
      I4 => \rdata_reg[31]_i_8_0\(2),
      I5 => int_A_14_read,
      O => \q1_reg[10]_0\
    );
\rdata[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF5D"
    )
        port map (
      I0 => \rdata_reg[8]\,
      I1 => int_A_12_read,
      I2 => int_A_12_q1(11),
      I3 => \rdata_reg[11]\,
      I4 => \rdata_reg[11]_0\,
      O => int_A_12_read_reg_0
    );
\rdata[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => int_A_12_q1(12),
      I1 => int_A_12_read,
      I2 => \rdata_reg[31]_i_8\(3),
      I3 => int_A_13_read,
      I4 => \rdata_reg[31]_i_8_0\(3),
      I5 => int_A_14_read,
      O => \q1_reg[12]_0\
    );
\rdata[13]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A2FFFF"
    )
        port map (
      I0 => \rdata_reg[8]\,
      I1 => int_A_12_read,
      I2 => int_A_12_q1(13),
      I3 => \rdata_reg[13]\,
      I4 => \rdata_reg[13]_0\,
      O => int_A_12_read_reg_1
    );
\rdata[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF5D"
    )
        port map (
      I0 => \rdata_reg[8]\,
      I1 => int_A_12_read,
      I2 => int_A_12_q1(14),
      I3 => \rdata_reg[14]\,
      I4 => \rdata_reg[14]_0\,
      O => int_A_12_read_reg_2
    );
\rdata[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
        port map (
      I0 => int_A_10_read,
      I1 => int_A_9_read,
      I2 => int_A_11_read,
      I3 => \rdata_reg[21]\,
      I4 => int_A_12_q1(15),
      I5 => int_A_12_read,
      O => int_A_10_read_reg_1
    );
\rdata[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => int_A_12_q1(16),
      I1 => int_A_12_read,
      I2 => \rdata_reg[31]_i_8\(4),
      I3 => int_A_13_read,
      I4 => \rdata_reg[31]_i_8_0\(4),
      I5 => int_A_14_read,
      O => \q1_reg[16]_0\
    );
\rdata[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => int_A_12_q1(17),
      I1 => int_A_12_read,
      I2 => \rdata_reg[31]_i_8\(5),
      I3 => int_A_13_read,
      I4 => \rdata_reg[31]_i_8_0\(5),
      I5 => int_A_14_read,
      O => \q1_reg[17]_0\
    );
\rdata[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA200"
    )
        port map (
      I0 => \rdata_reg[8]\,
      I1 => int_A_12_read,
      I2 => int_A_12_q1(18),
      I3 => \rdata_reg[18]\,
      I4 => \rdata_reg[18]_0\,
      O => int_A_12_read_reg_3
    );
\rdata[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => int_A_12_q1(19),
      I1 => int_A_12_read,
      I2 => \rdata_reg[31]_i_8\(6),
      I3 => int_A_13_read,
      I4 => \rdata_reg[31]_i_8_0\(6),
      I5 => int_A_14_read,
      O => \q1_reg[19]_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A808A8A"
    )
        port map (
      I0 => \rdata[1]_i_8_n_0\,
      I1 => q1(0),
      I2 => int_A_9_read,
      I3 => \rdata_reg[9]\(0),
      I4 => int_A_10_read,
      I5 => \rdata_reg[21]\,
      O => \q1_reg[1]_0\
    );
\rdata[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB000B0FFFFFFFF"
    )
        port map (
      I0 => int_A_12_q1(1),
      I1 => int_A_12_read,
      I2 => \rdata[1]_i_3_0\,
      I3 => int_A_11_read,
      I4 => \rdata[9]_i_4_0\(0),
      I5 => \rdata[9]_i_4_1\,
      O => \rdata[1]_i_8_n_0\
    );
\rdata[20]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => int_A_12_q1(20),
      I1 => int_A_12_read,
      I2 => \rdata_reg[31]_i_8\(7),
      I3 => int_A_13_read,
      I4 => \rdata_reg[31]_i_8_0\(7),
      I5 => int_A_14_read,
      O => \q1_reg[20]_0\
    );
\rdata[21]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => int_A_12_q1(21),
      I1 => int_A_12_read,
      I2 => \rdata_reg[31]_i_8\(8),
      I3 => int_A_13_read,
      I4 => \rdata_reg[31]_i_8_0\(8),
      I5 => int_A_14_read,
      O => \rdata[21]_i_12_n_0\
    );
\rdata[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000155555555"
    )
        port map (
      I0 => \rdata_reg[21]\,
      I1 => int_A_11_read,
      I2 => int_A_9_read,
      I3 => int_A_10_read,
      I4 => \rdata[21]_i_12_n_0\,
      I5 => \rdata_reg[21]_0\,
      O => int_A_11_read_reg
    );
\rdata[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA200"
    )
        port map (
      I0 => \rdata_reg[8]\,
      I1 => int_A_12_read,
      I2 => int_A_12_q1(22),
      I3 => \rdata_reg[22]\,
      I4 => \rdata_reg[22]_0\,
      O => int_A_12_read_reg_4
    );
\rdata[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => int_A_12_q1(23),
      I1 => int_A_12_read,
      I2 => \rdata_reg[31]_i_8\(9),
      I3 => int_A_13_read,
      I4 => \rdata_reg[31]_i_8_0\(9),
      I5 => int_A_14_read,
      O => \q1_reg[23]_0\
    );
\rdata[24]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
        port map (
      I0 => int_A_10_read,
      I1 => int_A_9_read,
      I2 => int_A_11_read,
      I3 => \rdata_reg[21]\,
      I4 => int_A_12_q1(24),
      I5 => int_A_12_read,
      O => int_A_10_read_reg_2
    );
\rdata[25]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF5D"
    )
        port map (
      I0 => \rdata_reg[8]\,
      I1 => int_A_12_read,
      I2 => int_A_12_q1(25),
      I3 => \rdata_reg[25]\,
      I4 => \rdata_reg[25]_0\,
      O => int_A_12_read_reg_5
    );
\rdata[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF5D"
    )
        port map (
      I0 => \rdata_reg[8]\,
      I1 => int_A_12_read,
      I2 => int_A_12_q1(26),
      I3 => \rdata_reg[26]\,
      I4 => \rdata_reg[26]_0\,
      O => int_A_12_read_reg_6
    );
\rdata[27]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
        port map (
      I0 => int_A_10_read,
      I1 => int_A_9_read,
      I2 => int_A_11_read,
      I3 => \rdata_reg[21]\,
      I4 => int_A_12_q1(27),
      I5 => int_A_12_read,
      O => int_A_10_read_reg_3
    );
\rdata[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF5D"
    )
        port map (
      I0 => \rdata_reg[8]\,
      I1 => int_A_12_read,
      I2 => int_A_12_q1(28),
      I3 => \rdata_reg[28]\,
      I4 => \rdata_reg[28]_0\,
      O => int_A_12_read_reg_7
    );
\rdata[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A2FFFF"
    )
        port map (
      I0 => \rdata_reg[8]\,
      I1 => int_A_12_read,
      I2 => int_A_12_q1(29),
      I3 => \rdata_reg[29]\,
      I4 => \rdata_reg[29]_0\,
      O => int_A_12_read_reg_8
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A808A8A"
    )
        port map (
      I0 => \rdata[2]_i_7_n_0\,
      I1 => q1(1),
      I2 => int_A_9_read,
      I3 => \rdata_reg[9]\(1),
      I4 => int_A_10_read,
      I5 => \rdata_reg[21]\,
      O => \q1_reg[2]_0\
    );
\rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB000B0FFFFFFFF"
    )
        port map (
      I0 => int_A_12_q1(2),
      I1 => int_A_12_read,
      I2 => \rdata[2]_i_3_0\,
      I3 => int_A_11_read,
      I4 => \rdata[9]_i_4_0\(1),
      I5 => \rdata[9]_i_4_1\,
      O => \rdata[2]_i_7_n_0\
    );
\rdata[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF5D"
    )
        port map (
      I0 => \rdata_reg[8]\,
      I1 => int_A_12_read,
      I2 => int_A_12_q1(30),
      I3 => \rdata_reg[30]\,
      I4 => \rdata_reg[30]_0\,
      O => int_A_12_read_reg_9
    );
\rdata[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => int_A_12_q1(31),
      I1 => int_A_12_read,
      I2 => \rdata_reg[31]_i_8\(10),
      I3 => int_A_13_read,
      I4 => \rdata_reg[31]_i_8_0\(10),
      I5 => int_A_14_read,
      O => \q1_reg[31]_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBBBFBFFFF0000"
    )
        port map (
      I0 => \rdata[3]_i_2_n_0\,
      I1 => \rdata_reg[3]\,
      I2 => \rdata_reg[3]_0\,
      I3 => \rdata_reg[3]_1\,
      I4 => \rdata_reg[3]_2\,
      I5 => \rdata_reg[3]_3\,
      O => D(0)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A808A8A"
    )
        port map (
      I0 => \rdata[3]_i_6_n_0\,
      I1 => q1(2),
      I2 => int_A_9_read,
      I3 => \rdata_reg[9]\(2),
      I4 => int_A_10_read,
      I5 => \rdata_reg[21]\,
      O => \rdata[3]_i_2_n_0\
    );
\rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB000B0FFFFFFFF"
    )
        port map (
      I0 => int_A_12_q1(3),
      I1 => int_A_12_read,
      I2 => \rdata[3]_i_2_0\,
      I3 => int_A_11_read,
      I4 => \rdata[9]_i_4_0\(2),
      I5 => \rdata[9]_i_4_1\,
      O => \rdata[3]_i_6_n_0\
    );
\rdata[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
        port map (
      I0 => int_A_10_read,
      I1 => int_A_9_read,
      I2 => int_A_11_read,
      I3 => \rdata_reg[21]\,
      I4 => int_A_12_q1(4),
      I5 => int_A_12_read,
      O => int_A_10_read_reg
    );
\rdata[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFEFFFE"
    )
        port map (
      I0 => int_A_10_read,
      I1 => int_A_9_read,
      I2 => int_A_11_read,
      I3 => \rdata_reg[21]\,
      I4 => int_A_12_q1(5),
      I5 => int_A_12_read,
      O => int_A_10_read_reg_0
    );
\rdata[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4744477747774777"
    )
        port map (
      I0 => int_A_12_q1(6),
      I1 => int_A_12_read,
      I2 => \rdata_reg[31]_i_8\(1),
      I3 => int_A_13_read,
      I4 => \rdata_reg[31]_i_8_0\(1),
      I5 => int_A_14_read,
      O => \q1_reg[6]_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000045404545"
    )
        port map (
      I0 => \rdata[7]_i_7_n_0\,
      I1 => q1(3),
      I2 => int_A_9_read,
      I3 => \rdata_reg[9]\(3),
      I4 => int_A_10_read,
      I5 => \rdata_reg[21]\,
      O => \q1_reg[7]_0\
    );
\rdata[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F4FFF400000000"
    )
        port map (
      I0 => int_A_12_q1(7),
      I1 => int_A_12_read,
      I2 => \rdata[7]_i_3_0\,
      I3 => int_A_11_read,
      I4 => \rdata[9]_i_4_0\(3),
      I5 => \rdata[9]_i_4_1\,
      O => \rdata[7]_i_7_n_0\
    );
\rdata[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF5D"
    )
        port map (
      I0 => \rdata_reg[8]\,
      I1 => int_A_12_read,
      I2 => int_A_12_q1(8),
      I3 => \rdata_reg[8]_0\,
      I4 => \rdata_reg[8]_1\,
      O => int_A_12_read_reg
    );
\rdata[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB000B0FFFFFFFF"
    )
        port map (
      I0 => int_A_12_q1(9),
      I1 => int_A_12_read,
      I2 => \rdata[9]_i_4_2\,
      I3 => int_A_11_read,
      I4 => \rdata[9]_i_4_0\(4),
      I5 => \rdata[9]_i_4_1\,
      O => \rdata[9]_i_11_n_0\
    );
\rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008A808A8A"
    )
        port map (
      I0 => \rdata[9]_i_11_n_0\,
      I1 => q1(4),
      I2 => int_A_9_read,
      I3 => \rdata_reg[9]\(4),
      I4 => int_A_10_read,
      I5 => \rdata_reg[21]\,
      O => \q1_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_19 is
  port (
    int_A_7_read_reg : out STD_LOGIC;
    int_A_7_read_reg_0 : out STD_LOGIC;
    int_A_7_read_reg_1 : out STD_LOGIC;
    int_A_7_read_reg_2 : out STD_LOGIC;
    int_A_7_read_reg_3 : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 26 downto 0 );
    q00_12 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    int_A_7_read : in STD_LOGIC;
    int_A_6_read : in STD_LOGIC;
    int_A_8_read : in STD_LOGIC;
    \rdata_reg[4]\ : in STD_LOGIC;
    \rdata_reg[4]_0\ : in STD_LOGIC;
    \rdata_reg[5]\ : in STD_LOGIC;
    \rdata_reg[5]_0\ : in STD_LOGIC;
    \rdata_reg[15]\ : in STD_LOGIC;
    \rdata_reg[15]_0\ : in STD_LOGIC;
    \rdata_reg[24]\ : in STD_LOGIC;
    \rdata_reg[24]_0\ : in STD_LOGIC;
    \rdata_reg[27]\ : in STD_LOGIC;
    \rdata_reg[27]_0\ : in STD_LOGIC;
    int_A_13_read : in STD_LOGIC;
    int_A_14_read : in STD_LOGIC;
    \rdata[27]_i_4_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_A_12_read : in STD_LOGIC;
    \rdata[4]_i_4_0\ : in STD_LOGIC;
    \rdata[5]_i_4_0\ : in STD_LOGIC;
    \rdata[15]_i_4_0\ : in STD_LOGIC;
    \rdata[24]_i_4_0\ : in STD_LOGIC;
    \rdata[27]_i_4_1\ : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg : in STD_LOGIC;
    buff0_reg_0 : in STD_LOGIC;
    buff0_reg_1 : in STD_LOGIC;
    buff0_reg_2 : in STD_LOGIC;
    i_fu_789_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buff0_reg_3 : in STD_LOGIC;
    buff0_reg_4 : in STD_LOGIC;
    int_C_ce1 : in STD_LOGIC;
    buff0_reg_5 : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_product : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_19 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_19;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_19 is
  signal int_A_13_ce1 : STD_LOGIC;
  signal int_A_13_q1 : STD_LOGIC_VECTOR ( 27 downto 4 );
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[15]_i_11_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_11_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_11_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_11_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_11_n_0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_12(0),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => tmp_product,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_12(10),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_12(11),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_12(12),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_12(13),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_12(14),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_12(15),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_12(16),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => tmp_product,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_12(17),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_12(18),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_12(19),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_12(1),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_12(20),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_12(21),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_12(22),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_12(23),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_12(24),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => tmp_product,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_12(25),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_12(26),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_12(27),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_12(28),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_12(29),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_12(2),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_12(30),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_12(31),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_12(3),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_12(4),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_12(5),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_12(6),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_12(7),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_12(8),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => tmp_product,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_12(9),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_A_13_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(10),
      Q => q1(8),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(11),
      Q => q1(9),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(12),
      Q => q1(10),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(13),
      Q => q1(11),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(14),
      Q => q1(12),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(15),
      Q => int_A_13_q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(16),
      Q => q1(13),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(17),
      Q => q1(14),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(18),
      Q => q1(15),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(19),
      Q => q1(16),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(20),
      Q => q1(17),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(21),
      Q => q1(18),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(22),
      Q => q1(19),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(23),
      Q => q1(20),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(24),
      Q => int_A_13_q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(25),
      Q => q1(21),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(26),
      Q => q1(22),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(27),
      Q => int_A_13_q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(28),
      Q => q1(23),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(29),
      Q => q1(24),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(30),
      Q => q1(25),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(31),
      Q => q1(26),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(4),
      Q => int_A_13_q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(5),
      Q => int_A_13_q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(6),
      Q => q1(4),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(7),
      Q => q1(5),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(8),
      Q => q1(6),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_13_ce1,
      D => q10(9),
      Q => q1(7),
      R => '0'
    );
\rdata[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFB888"
    )
        port map (
      I0 => int_A_13_q1(15),
      I1 => int_A_13_read,
      I2 => int_A_14_read,
      I3 => \rdata[27]_i_4_0\(2),
      I4 => int_A_12_read,
      I5 => \rdata[15]_i_4_0\,
      O => \rdata[15]_i_11_n_0\
    );
\rdata[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => \rdata[15]_i_11_n_0\,
      I1 => int_A_7_read,
      I2 => int_A_6_read,
      I3 => int_A_8_read,
      I4 => \rdata_reg[15]\,
      I5 => \rdata_reg[15]_0\,
      O => int_A_7_read_reg_1
    );
\rdata[24]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFB888"
    )
        port map (
      I0 => int_A_13_q1(24),
      I1 => int_A_13_read,
      I2 => int_A_14_read,
      I3 => \rdata[27]_i_4_0\(3),
      I4 => int_A_12_read,
      I5 => \rdata[24]_i_4_0\,
      O => \rdata[24]_i_11_n_0\
    );
\rdata[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => \rdata[24]_i_11_n_0\,
      I1 => int_A_7_read,
      I2 => int_A_6_read,
      I3 => int_A_8_read,
      I4 => \rdata_reg[24]\,
      I5 => \rdata_reg[24]_0\,
      O => int_A_7_read_reg_2
    );
\rdata[27]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFB888"
    )
        port map (
      I0 => int_A_13_q1(27),
      I1 => int_A_13_read,
      I2 => int_A_14_read,
      I3 => \rdata[27]_i_4_0\(4),
      I4 => int_A_12_read,
      I5 => \rdata[27]_i_4_1\,
      O => \rdata[27]_i_11_n_0\
    );
\rdata[27]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => \rdata[27]_i_11_n_0\,
      I1 => int_A_7_read,
      I2 => int_A_6_read,
      I3 => int_A_8_read,
      I4 => \rdata_reg[27]\,
      I5 => \rdata_reg[27]_0\,
      O => int_A_7_read_reg_3
    );
\rdata[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFB888"
    )
        port map (
      I0 => int_A_13_q1(4),
      I1 => int_A_13_read,
      I2 => int_A_14_read,
      I3 => \rdata[27]_i_4_0\(0),
      I4 => int_A_12_read,
      I5 => \rdata[4]_i_4_0\,
      O => \rdata[4]_i_11_n_0\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => \rdata[4]_i_11_n_0\,
      I1 => int_A_7_read,
      I2 => int_A_6_read,
      I3 => int_A_8_read,
      I4 => \rdata_reg[4]\,
      I5 => \rdata_reg[4]_0\,
      O => int_A_7_read_reg
    );
\rdata[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFB888"
    )
        port map (
      I0 => int_A_13_q1(5),
      I1 => int_A_13_read,
      I2 => int_A_14_read,
      I3 => \rdata[27]_i_4_0\(1),
      I4 => int_A_12_read,
      I5 => \rdata[5]_i_4_0\,
      O => \rdata[5]_i_11_n_0\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAAAAAAAB"
    )
        port map (
      I0 => \rdata[5]_i_11_n_0\,
      I1 => int_A_7_read,
      I2 => int_A_6_read,
      I3 => int_A_8_read,
      I4 => \rdata_reg[5]\,
      I5 => \rdata_reg[5]_0\,
      O => int_A_7_read_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_20 is
  port (
    \i2_fu_240_reg[1]\ : out STD_LOGIC;
    int_A_12_read_reg : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    int_A_12_read_reg_0 : out STD_LOGIC;
    int_A_12_read_reg_1 : out STD_LOGIC;
    int_A_12_read_reg_2 : out STD_LOGIC;
    int_A_12_read_reg_3 : out STD_LOGIC;
    int_A_12_read_reg_4 : out STD_LOGIC;
    int_A_12_read_reg_5 : out STD_LOGIC;
    int_A_12_read_reg_6 : out STD_LOGIC;
    int_A_12_read_reg_7 : out STD_LOGIC;
    int_A_12_read_reg_8 : out STD_LOGIC;
    int_A_12_read_reg_9 : out STD_LOGIC;
    int_A_12_read_reg_10 : out STD_LOGIC;
    int_A_12_read_reg_11 : out STD_LOGIC;
    int_A_12_read_reg_12 : out STD_LOGIC;
    int_A_12_read_reg_13 : out STD_LOGIC;
    int_A_12_read_reg_14 : out STD_LOGIC;
    q00_13 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    int_A_12_read : in STD_LOGIC;
    int_A_14_read : in STD_LOGIC;
    int_A_13_read : in STD_LOGIC;
    \rdata[30]_i_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg : in STD_LOGIC;
    buff0_reg_0 : in STD_LOGIC;
    buff0_reg_1 : in STD_LOGIC;
    buff0_reg_2 : in STD_LOGIC;
    i_fu_789_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buff0_reg_3 : in STD_LOGIC;
    buff0_reg_4 : in STD_LOGIC;
    int_C_ce1 : in STD_LOGIC;
    buff0_reg_5 : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_product : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_20 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_20;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_20 is
  signal int_A_14_ce1 : STD_LOGIC;
  signal int_A_14_q1 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_13(0),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_0_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => \i2_fu_240_reg[1]\
    );
\mem_reg_0_15_0_0_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => tmp_product,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_13(10),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_13(11),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_13(12),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_13(13),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_13(14),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_13(15),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_13(16),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => tmp_product,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_13(17),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_13(18),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_13(19),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_13(1),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_13(20),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_13(21),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_13(22),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_13(23),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_13(24),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => tmp_product,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_13(25),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_13(26),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_13(27),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_13(28),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_13(29),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_13(2),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_13(30),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_13(31),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_13(3),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_13(4),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_13(5),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_13(6),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_13(7),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_13(8),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => tmp_product,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_13(9),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_A_14_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(10),
      Q => q1(4),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(11),
      Q => int_A_14_q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(12),
      Q => q1(5),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(13),
      Q => int_A_14_q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(14),
      Q => int_A_14_q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(15),
      Q => q1(6),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(16),
      Q => q1(7),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(17),
      Q => q1(8),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(18),
      Q => int_A_14_q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(19),
      Q => q1(9),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(1),
      Q => int_A_14_q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(20),
      Q => q1(10),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(21),
      Q => q1(11),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(22),
      Q => int_A_14_q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(23),
      Q => q1(12),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(24),
      Q => q1(13),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(25),
      Q => int_A_14_q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(26),
      Q => int_A_14_q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(27),
      Q => q1(14),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(28),
      Q => int_A_14_q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(29),
      Q => int_A_14_q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(2),
      Q => int_A_14_q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(30),
      Q => int_A_14_q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(31),
      Q => q1(15),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(3),
      Q => int_A_14_q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(4),
      Q => q1(1),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(5),
      Q => q1(2),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(6),
      Q => q1(3),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(7),
      Q => int_A_14_q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(8),
      Q => int_A_14_q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_14_ce1,
      D => q10(9),
      Q => int_A_14_q1(9),
      R => '0'
    );
\rdata[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00155515"
    )
        port map (
      I0 => int_A_12_read,
      I1 => int_A_14_q1(11),
      I2 => int_A_14_read,
      I3 => int_A_13_read,
      I4 => \rdata[30]_i_3\(6),
      O => int_A_12_read_reg_6
    );
\rdata[13]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00155515"
    )
        port map (
      I0 => int_A_12_read,
      I1 => int_A_14_q1(13),
      I2 => int_A_14_read,
      I3 => int_A_13_read,
      I4 => \rdata[30]_i_3\(7),
      O => int_A_12_read_reg_5
    );
\rdata[14]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00155515"
    )
        port map (
      I0 => int_A_12_read,
      I1 => int_A_14_q1(14),
      I2 => int_A_14_read,
      I3 => int_A_13_read,
      I4 => \rdata[30]_i_3\(8),
      O => int_A_12_read_reg_4
    );
\rdata[18]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => int_A_12_read,
      I1 => int_A_14_q1(18),
      I2 => int_A_14_read,
      I3 => int_A_13_read,
      I4 => \rdata[30]_i_3\(9),
      O => int_A_12_read_reg_10
    );
\rdata[1]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => int_A_12_read,
      I1 => int_A_14_q1(1),
      I2 => int_A_14_read,
      I3 => int_A_13_read,
      I4 => \rdata[30]_i_3\(0),
      O => int_A_12_read_reg_14
    );
\rdata[22]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => int_A_12_read,
      I1 => int_A_14_q1(22),
      I2 => int_A_14_read,
      I3 => int_A_13_read,
      I4 => \rdata[30]_i_3\(10),
      O => int_A_12_read_reg_9
    );
\rdata[25]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00155515"
    )
        port map (
      I0 => int_A_12_read,
      I1 => int_A_14_q1(25),
      I2 => int_A_14_read,
      I3 => int_A_13_read,
      I4 => \rdata[30]_i_3\(11),
      O => int_A_12_read_reg_3
    );
\rdata[26]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00155515"
    )
        port map (
      I0 => int_A_12_read,
      I1 => int_A_14_q1(26),
      I2 => int_A_14_read,
      I3 => int_A_13_read,
      I4 => \rdata[30]_i_3\(12),
      O => int_A_12_read_reg_2
    );
\rdata[28]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00155515"
    )
        port map (
      I0 => int_A_12_read,
      I1 => int_A_14_q1(28),
      I2 => int_A_14_read,
      I3 => int_A_13_read,
      I4 => \rdata[30]_i_3\(13),
      O => int_A_12_read_reg_1
    );
\rdata[29]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00155515"
    )
        port map (
      I0 => int_A_12_read,
      I1 => int_A_14_q1(29),
      I2 => int_A_14_read,
      I3 => int_A_13_read,
      I4 => \rdata[30]_i_3\(14),
      O => int_A_12_read_reg_0
    );
\rdata[2]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => int_A_12_read,
      I1 => int_A_14_q1(2),
      I2 => int_A_14_read,
      I3 => int_A_13_read,
      I4 => \rdata[30]_i_3\(1),
      O => int_A_12_read_reg_13
    );
\rdata[30]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00155515"
    )
        port map (
      I0 => int_A_12_read,
      I1 => int_A_14_q1(30),
      I2 => int_A_14_read,
      I3 => int_A_13_read,
      I4 => \rdata[30]_i_3\(15),
      O => int_A_12_read_reg
    );
\rdata[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => int_A_12_read,
      I1 => int_A_14_q1(3),
      I2 => int_A_14_read,
      I3 => int_A_13_read,
      I4 => \rdata[30]_i_3\(2),
      O => int_A_12_read_reg_12
    );
\rdata[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00155515"
    )
        port map (
      I0 => int_A_12_read,
      I1 => int_A_14_q1(7),
      I2 => int_A_14_read,
      I3 => int_A_13_read,
      I4 => \rdata[30]_i_3\(3),
      O => int_A_12_read_reg_8
    );
\rdata[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00155515"
    )
        port map (
      I0 => int_A_12_read,
      I1 => int_A_14_q1(8),
      I2 => int_A_14_read,
      I3 => int_A_13_read,
      I4 => \rdata[30]_i_3\(4),
      O => int_A_12_read_reg_7
    );
\rdata[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => int_A_12_read,
      I1 => int_A_14_q1(9),
      I2 => int_A_14_read,
      I3 => int_A_13_read,
      I4 => \rdata[30]_i_3\(5),
      O => int_A_12_read_reg_11
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_21 is
  port (
    \i2_fu_240_reg[0]\ : out STD_LOGIC;
    \q1_reg[16]_0\ : out STD_LOGIC;
    \q1_reg[31]_0\ : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 24 downto 0 );
    \q1_reg[25]_0\ : out STD_LOGIC;
    \q1_reg[15]_0\ : out STD_LOGIC;
    \q1_reg[14]_0\ : out STD_LOGIC;
    \q1_reg[10]_0\ : out STD_LOGIC;
    \q1_reg[4]_0\ : out STD_LOGIC;
    q00_14 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rdata_reg[16]\ : in STD_LOGIC;
    \rdata_reg[16]_0\ : in STD_LOGIC;
    \rdata_reg[16]_1\ : in STD_LOGIC;
    \rdata_reg[16]_2\ : in STD_LOGIC;
    \rdata_reg[16]_3\ : in STD_LOGIC;
    \rdata[16]_i_3_0\ : in STD_LOGIC;
    \rdata[16]_i_3_1\ : in STD_LOGIC;
    \rdata[16]_i_3_2\ : in STD_LOGIC;
    \rdata[16]_i_3_3\ : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    int_A_15_read : in STD_LOGIC;
    \rdata[31]_i_21\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    int_B_0_read : in STD_LOGIC;
    int_B_1_read : in STD_LOGIC;
    \rdata[31]_i_21_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    int_A_0_address1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_fu_789_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_C_ce1 : in STD_LOGIC;
    buff0_reg : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_21 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_21;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_21 is
  signal int_A_15_ce1 : STD_LOGIC;
  signal int_A_15_q1 : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[16]_i_14_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_7_n_0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_14(0),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_0_0_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \i2_fu_240_reg[0]\
    );
\mem_reg_0_15_0_0_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_14(10),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_14(11),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_14(12),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_14(13),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_14(14),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_14(15),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_14(16),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_14(17),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_14(18),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_14(19),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_14(1),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_14(20),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_14(21),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_14(22),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_14(23),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_14(24),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_14(25),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_14(26),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_14(27),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_14(28),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_14(29),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_14(2),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_14(30),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_14(31),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_14(3),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_14(4),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_14(5),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_14(6),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_14(7),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_14(8),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => int_A_0_address1(0),
      A1 => int_A_0_address1(1),
      A2 => int_A_0_address1(2),
      A3 => int_A_0_address1(3),
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_14(9),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => i_fu_789_p3(1),
      DPRA2 => i_fu_789_p3(2),
      DPRA3 => i_fu_789_p3(3),
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_A_15_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(10),
      Q => int_A_15_q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(11),
      Q => q1(9),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(12),
      Q => q1(10),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(13),
      Q => q1(11),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(14),
      Q => int_A_15_q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(15),
      Q => int_A_15_q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(16),
      Q => int_A_15_q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(17),
      Q => q1(12),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(18),
      Q => q1(13),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(19),
      Q => q1(14),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(20),
      Q => q1(15),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(21),
      Q => q1(16),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(22),
      Q => q1(17),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(23),
      Q => q1(18),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(24),
      Q => q1(19),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(25),
      Q => int_A_15_q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(26),
      Q => q1(20),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(27),
      Q => q1(21),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(28),
      Q => q1(22),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(29),
      Q => q1(23),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(30),
      Q => q1(24),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(31),
      Q => int_A_15_q1(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(4),
      Q => int_A_15_q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(5),
      Q => q1(4),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(6),
      Q => q1(5),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(7),
      Q => q1(6),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(8),
      Q => q1(7),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_15_ce1,
      D => q10(9),
      Q => q1(8),
      R => '0'
    );
\rdata[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => int_A_15_q1(10),
      I1 => int_A_15_read,
      I2 => \rdata[31]_i_21\(1),
      I3 => int_B_0_read,
      I4 => int_B_1_read,
      I5 => \rdata[31]_i_21_0\(1),
      O => \q1_reg[10]_0\
    );
\rdata[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => int_A_15_q1(14),
      I1 => int_A_15_read,
      I2 => \rdata[31]_i_21\(2),
      I3 => int_B_0_read,
      I4 => int_B_1_read,
      I5 => \rdata[31]_i_21_0\(2),
      O => \q1_reg[14]_0\
    );
\rdata[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => int_A_15_q1(15),
      I1 => int_A_15_read,
      I2 => \rdata[31]_i_21\(3),
      I3 => int_B_0_read,
      I4 => int_B_1_read,
      I5 => \rdata[31]_i_21_0\(3),
      O => \q1_reg[15]_0\
    );
\rdata[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => int_A_15_q1(16),
      I1 => int_A_15_read,
      I2 => \rdata[31]_i_21\(4),
      I3 => int_B_0_read,
      I4 => int_B_1_read,
      I5 => \rdata[31]_i_21_0\(4),
      O => \rdata[16]_i_14_n_0\
    );
\rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01005555FFFFFFFF"
    )
        port map (
      I0 => \rdata[16]_i_7_n_0\,
      I1 => \rdata_reg[16]\,
      I2 => \rdata_reg[16]_0\,
      I3 => \rdata_reg[16]_1\,
      I4 => \rdata_reg[16]_2\,
      I5 => \rdata_reg[16]_3\,
      O => \q1_reg[16]_0\
    );
\rdata[16]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBAAAAA"
    )
        port map (
      I0 => \rdata[16]_i_14_n_0\,
      I1 => \rdata[16]_i_3_0\,
      I2 => \rdata[16]_i_3_1\,
      I3 => \rdata[16]_i_3_2\,
      I4 => \rdata[16]_i_3_3\,
      O => \rdata[16]_i_7_n_0\
    );
\rdata[25]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => int_A_15_q1(25),
      I1 => int_A_15_read,
      I2 => \rdata[31]_i_21\(5),
      I3 => int_B_0_read,
      I4 => int_B_1_read,
      I5 => \rdata[31]_i_21_0\(5),
      O => \q1_reg[25]_0\
    );
\rdata[31]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => int_A_15_q1(31),
      I1 => int_A_15_read,
      I2 => \rdata[31]_i_21\(6),
      I3 => int_B_0_read,
      I4 => int_B_1_read,
      I5 => \rdata[31]_i_21_0\(6),
      O => \q1_reg[31]_0\
    );
\rdata[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => int_A_15_q1(4),
      I1 => int_A_15_read,
      I2 => \rdata[31]_i_21\(0),
      I3 => int_B_0_read,
      I4 => int_B_1_read,
      I5 => \rdata[31]_i_21_0\(0),
      O => \q1_reg[4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_22 is
  port (
    q00_1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg : in STD_LOGIC;
    buff0_reg_0 : in STD_LOGIC;
    buff0_reg_1 : in STD_LOGIC;
    buff0_reg_2 : in STD_LOGIC;
    i_fu_789_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    int_C_ce1 : in STD_LOGIC;
    buff0_reg_3 : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    buff0_reg_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_22 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_22;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_22 is
  signal int_A_2_ce1 : STD_LOGIC;
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_1(0),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_3,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => buff0_reg_4,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_1(10),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_1(11),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_1(12),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_1(13),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_1(14),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_1(15),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_1(16),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_3,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => buff0_reg_4,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_1(17),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_1(18),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_1(19),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_1(1),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_1(20),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_1(21),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_1(22),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_1(23),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_1(24),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_3,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => buff0_reg_4,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_1(25),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_1(26),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_1(27),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_1(28),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_1(29),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_1(2),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_1(30),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_1(31),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_1(3),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_1(4),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_1(5),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_1(6),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_1(7),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_1(8),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_3,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => buff0_reg_4,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_1(9),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_A_2_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(10),
      Q => q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(11),
      Q => q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(12),
      Q => q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(13),
      Q => q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(14),
      Q => q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(15),
      Q => q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(16),
      Q => q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(17),
      Q => q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(18),
      Q => q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(19),
      Q => q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(20),
      Q => q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(21),
      Q => q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(22),
      Q => q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(23),
      Q => q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(24),
      Q => q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(25),
      Q => q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(26),
      Q => q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(27),
      Q => q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(28),
      Q => q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(29),
      Q => q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(30),
      Q => q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(31),
      Q => q1(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(8),
      Q => q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_2_ce1,
      D => q10(9),
      Q => q1(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_ARADDR_1_sp_1 : out STD_LOGIC;
    \q1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[2]_0\ : out STD_LOGIC;
    \q1_reg[3]_0\ : out STD_LOGIC;
    \q1_reg[4]_0\ : out STD_LOGIC;
    \q1_reg[5]_0\ : out STD_LOGIC;
    \q1_reg[6]_0\ : out STD_LOGIC;
    \q1_reg[8]_0\ : out STD_LOGIC;
    \q1_reg[10]_0\ : out STD_LOGIC;
    \q1_reg[11]_0\ : out STD_LOGIC;
    \q1_reg[12]_0\ : out STD_LOGIC;
    \q1_reg[13]_0\ : out STD_LOGIC;
    \q1_reg[14]_0\ : out STD_LOGIC;
    \q1_reg[15]_0\ : out STD_LOGIC;
    \q1_reg[16]_0\ : out STD_LOGIC;
    \q1_reg[17]_0\ : out STD_LOGIC;
    \q1_reg[18]_0\ : out STD_LOGIC;
    \q1_reg[19]_0\ : out STD_LOGIC;
    \q1_reg[20]_0\ : out STD_LOGIC;
    \q1_reg[21]_0\ : out STD_LOGIC;
    \q1_reg[22]_0\ : out STD_LOGIC;
    \q1_reg[23]_0\ : out STD_LOGIC;
    \q1_reg[24]_0\ : out STD_LOGIC;
    \q1_reg[25]_0\ : out STD_LOGIC;
    \q1_reg[26]_0\ : out STD_LOGIC;
    \q1_reg[27]_0\ : out STD_LOGIC;
    \q1_reg[28]_0\ : out STD_LOGIC;
    \q1_reg[29]_0\ : out STD_LOGIC;
    \q1_reg[30]_0\ : out STD_LOGIC;
    int_A_1_read_reg : out STD_LOGIC;
    q00_2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    int_C_ce1 : in STD_LOGIC;
    int_A_1_read : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    int_A_0_read : in STD_LOGIC;
    \rdata[7]_i_2_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rdata_reg[1]\ : in STD_LOGIC;
    \rdata_reg[1]_0\ : in STD_LOGIC;
    \rdata_reg[1]_1\ : in STD_LOGIC;
    \rdata_reg[1]_2\ : in STD_LOGIC;
    \rdata_reg[1]_3\ : in STD_LOGIC;
    \rdata_reg[7]\ : in STD_LOGIC;
    \rdata_reg[7]_0\ : in STD_LOGIC;
    \rdata_reg[7]_1\ : in STD_LOGIC;
    \rdata_reg[0]\ : in STD_LOGIC;
    \rdata_reg[0]_0\ : in STD_LOGIC;
    \rdata_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    int_A_3_read : in STD_LOGIC;
    \rdata[0]_i_12_0\ : in STD_LOGIC;
    int_A_2_read : in STD_LOGIC;
    \rdata[30]_i_2\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \rdata[30]_i_2_0\ : in STD_LOGIC;
    \rdata_reg[7]_2\ : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    \rdata_reg[1]_4\ : in STD_LOGIC;
    \rdata_reg[1]_5\ : in STD_LOGIC;
    \rdata[1]_i_2_0\ : in STD_LOGIC;
    \rdata[1]_i_6_0\ : in STD_LOGIC;
    \rdata[2]_i_6\ : in STD_LOGIC;
    \rdata[3]_i_12\ : in STD_LOGIC;
    \rdata[4]_i_2\ : in STD_LOGIC;
    \rdata[5]_i_2\ : in STD_LOGIC;
    \rdata[6]_i_2\ : in STD_LOGIC;
    \rdata_reg[7]_3\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata[7]_i_6_0\ : in STD_LOGIC;
    \rdata[8]_i_2\ : in STD_LOGIC;
    \rdata[10]_i_2\ : in STD_LOGIC;
    \rdata[11]_i_2\ : in STD_LOGIC;
    \rdata[12]_i_2\ : in STD_LOGIC;
    \rdata[13]_i_2\ : in STD_LOGIC;
    \rdata[14]_i_2\ : in STD_LOGIC;
    \rdata[15]_i_2\ : in STD_LOGIC;
    \rdata[16]_i_2\ : in STD_LOGIC;
    \rdata[17]_i_5\ : in STD_LOGIC;
    \rdata[18]_i_5\ : in STD_LOGIC;
    \rdata[19]_i_2\ : in STD_LOGIC;
    \rdata[20]_i_2\ : in STD_LOGIC;
    \rdata[21]_i_2\ : in STD_LOGIC;
    \rdata[22]_i_2\ : in STD_LOGIC;
    \rdata[23]_i_2\ : in STD_LOGIC;
    \rdata[24]_i_2\ : in STD_LOGIC;
    \rdata[25]_i_2\ : in STD_LOGIC;
    \rdata[26]_i_2\ : in STD_LOGIC;
    \rdata[27]_i_2\ : in STD_LOGIC;
    \rdata[28]_i_2\ : in STD_LOGIC;
    \rdata[29]_i_2\ : in STD_LOGIC;
    \rdata[30]_i_2_1\ : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg : in STD_LOGIC;
    buff0_reg_0 : in STD_LOGIC;
    buff0_reg_1 : in STD_LOGIC;
    buff0_reg_2 : in STD_LOGIC;
    i_fu_789_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buff0_reg_3 : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_23 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_23;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_23 is
  signal int_A_3_ce1 : STD_LOGIC;
  signal int_A_3_q1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[0]_i_12_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_19_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_14_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_13_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_6_n_0\ : STD_LOGIC;
  signal s_axi_control_ARADDR_1_sn_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
  s_axi_control_ARADDR_1_sp_1 <= s_axi_control_ARADDR_1_sn_1;
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_2(0),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_3,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \rdata_reg[7]_2\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_2(10),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_2(11),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_2(12),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_2(13),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_2(14),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_2(15),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_2(16),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_3,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \rdata_reg[7]_2\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_2(17),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_2(18),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_2(19),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_2(1),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_2(20),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_2(21),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_2(22),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_2(23),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_2(24),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_3,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \rdata_reg[7]_2\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_2(25),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_2(26),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_2(27),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_2(28),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_2(29),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_2(2),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_2(30),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_2(31),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_3,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_2(3),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_2(4),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_2(5),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_2(6),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_2(7),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_2(8),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_3,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \rdata_reg[7]_2\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_2(9),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => address0(0),
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => address0(1),
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_A_3_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(0),
      Q => int_A_3_q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(10),
      Q => int_A_3_q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(11),
      Q => int_A_3_q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(12),
      Q => int_A_3_q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(13),
      Q => int_A_3_q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(14),
      Q => int_A_3_q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(15),
      Q => int_A_3_q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(16),
      Q => int_A_3_q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(17),
      Q => int_A_3_q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(18),
      Q => int_A_3_q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(19),
      Q => int_A_3_q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(1),
      Q => int_A_3_q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(20),
      Q => int_A_3_q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(21),
      Q => int_A_3_q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(22),
      Q => int_A_3_q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(23),
      Q => int_A_3_q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(24),
      Q => int_A_3_q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(25),
      Q => int_A_3_q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(26),
      Q => int_A_3_q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(27),
      Q => int_A_3_q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(28),
      Q => int_A_3_q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(29),
      Q => int_A_3_q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(2),
      Q => int_A_3_q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(30),
      Q => int_A_3_q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(31),
      Q => \q1_reg[31]_0\(0),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(3),
      Q => int_A_3_q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(4),
      Q => int_A_3_q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(5),
      Q => int_A_3_q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(6),
      Q => int_A_3_q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(7),
      Q => int_A_3_q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(8),
      Q => int_A_3_q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_3_ce1,
      D => q10(9),
      Q => int_A_3_q1(9),
      R => '0'
    );
\rdata[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555544444445444"
    )
        port map (
      I0 => int_C_ce1,
      I1 => \rdata[0]_i_19_n_0\,
      I2 => int_A_1_read,
      I3 => q1(0),
      I4 => int_A_0_read,
      I5 => \rdata[7]_i_2_0\(0),
      O => \rdata[0]_i_12_n_0\
    );
\rdata[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF800F8"
    )
        port map (
      I0 => int_A_3_q1(0),
      I1 => int_A_3_read,
      I2 => \rdata[0]_i_12_0\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(0),
      I5 => \rdata[30]_i_2_0\,
      O => \rdata[0]_i_19_n_0\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \rdata[0]_i_12_n_0\,
      I1 => \rdata_reg[0]\,
      I2 => \rdata_reg[0]_0\,
      I3 => \rdata_reg[0]_1\,
      I4 => s_axi_control_ARADDR(1),
      I5 => s_axi_control_ARADDR(0),
      O => s_axi_control_ARADDR_1_sn_1
    );
\rdata[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => int_A_3_q1(10),
      I1 => int_A_3_read,
      I2 => \rdata[10]_i_2\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(9),
      I5 => \rdata[30]_i_2_0\,
      O => \q1_reg[10]_0\
    );
\rdata[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => int_A_3_q1(11),
      I1 => int_A_3_read,
      I2 => \rdata[11]_i_2\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(10),
      I5 => \rdata[30]_i_2_0\,
      O => \q1_reg[11]_0\
    );
\rdata[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => int_A_3_q1(12),
      I1 => int_A_3_read,
      I2 => \rdata[12]_i_2\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(11),
      I5 => \rdata[30]_i_2_0\,
      O => \q1_reg[12]_0\
    );
\rdata[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => int_A_3_q1(13),
      I1 => int_A_3_read,
      I2 => \rdata[13]_i_2\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(12),
      I5 => \rdata[30]_i_2_0\,
      O => \q1_reg[13]_0\
    );
\rdata[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => int_A_3_q1(14),
      I1 => int_A_3_read,
      I2 => \rdata[14]_i_2\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(13),
      I5 => \rdata[30]_i_2_0\,
      O => \q1_reg[14]_0\
    );
\rdata[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => int_A_3_q1(15),
      I1 => int_A_3_read,
      I2 => \rdata[15]_i_2\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(14),
      I5 => \rdata[30]_i_2_0\,
      O => \q1_reg[15]_0\
    );
\rdata[16]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => int_A_3_q1(16),
      I1 => int_A_3_read,
      I2 => \rdata[16]_i_2\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(15),
      I5 => \rdata[30]_i_2_0\,
      O => \q1_reg[16]_0\
    );
\rdata[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => int_A_3_q1(17),
      I1 => int_A_3_read,
      I2 => \rdata[17]_i_5\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(16),
      I5 => \rdata[30]_i_2_0\,
      O => \q1_reg[17]_0\
    );
\rdata[18]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => int_A_3_q1(18),
      I1 => int_A_3_read,
      I2 => \rdata[18]_i_5\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(17),
      I5 => \rdata[30]_i_2_0\,
      O => \q1_reg[18]_0\
    );
\rdata[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => int_A_3_q1(19),
      I1 => int_A_3_read,
      I2 => \rdata[19]_i_2\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(18),
      I5 => \rdata[30]_i_2_0\,
      O => \q1_reg[19]_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAA8AAA8AAA"
    )
        port map (
      I0 => \rdata[1]_i_2_n_0\,
      I1 => \rdata_reg[1]\,
      I2 => \rdata_reg[1]_0\,
      I3 => \rdata_reg[1]_1\,
      I4 => \rdata_reg[1]_2\,
      I5 => \rdata_reg[1]_3\,
      O => D(0)
    );
\rdata[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => int_A_3_q1(1),
      I1 => int_A_3_read,
      I2 => \rdata[1]_i_6_0\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(1),
      I5 => \rdata[30]_i_2_0\,
      O => \rdata[1]_i_14_n_0\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15FF1515"
    )
        port map (
      I0 => \rdata[1]_i_6_n_0\,
      I1 => \rdata_reg[7]_2\,
      I2 => s_axi_control_ARVALID,
      I3 => \rdata_reg[1]_4\,
      I4 => \rdata_reg[1]_5\,
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002AAA2A00000000"
    )
        port map (
      I0 => \rdata[1]_i_14_n_0\,
      I1 => int_A_1_read,
      I2 => q1(1),
      I3 => int_A_0_read,
      I4 => \rdata[7]_i_2_0\(1),
      I5 => \rdata[1]_i_2_0\,
      O => \rdata[1]_i_6_n_0\
    );
\rdata[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0070FFFFFF70"
    )
        port map (
      I0 => int_A_3_q1(20),
      I1 => int_A_3_read,
      I2 => \rdata[20]_i_2\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2_0\,
      I5 => \rdata[30]_i_2\(19),
      O => \q1_reg[20]_0\
    );
\rdata[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => int_A_3_q1(21),
      I1 => int_A_3_read,
      I2 => \rdata[21]_i_2\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(20),
      I5 => \rdata[30]_i_2_0\,
      O => \q1_reg[21]_0\
    );
\rdata[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0070FFFFFF70"
    )
        port map (
      I0 => int_A_3_q1(22),
      I1 => int_A_3_read,
      I2 => \rdata[22]_i_2\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2_0\,
      I5 => \rdata[30]_i_2\(21),
      O => \q1_reg[22]_0\
    );
\rdata[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => int_A_3_q1(23),
      I1 => int_A_3_read,
      I2 => \rdata[23]_i_2\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(22),
      I5 => \rdata[30]_i_2_0\,
      O => \q1_reg[23]_0\
    );
\rdata[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => int_A_3_q1(24),
      I1 => int_A_3_read,
      I2 => \rdata[24]_i_2\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(23),
      I5 => \rdata[30]_i_2_0\,
      O => \q1_reg[24]_0\
    );
\rdata[25]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => int_A_3_q1(25),
      I1 => int_A_3_read,
      I2 => \rdata[25]_i_2\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(24),
      I5 => \rdata[30]_i_2_0\,
      O => \q1_reg[25]_0\
    );
\rdata[26]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => int_A_3_q1(26),
      I1 => int_A_3_read,
      I2 => \rdata[26]_i_2\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(25),
      I5 => \rdata[30]_i_2_0\,
      O => \q1_reg[26]_0\
    );
\rdata[27]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => int_A_3_q1(27),
      I1 => int_A_3_read,
      I2 => \rdata[27]_i_2\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(26),
      I5 => \rdata[30]_i_2_0\,
      O => \q1_reg[27]_0\
    );
\rdata[28]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => int_A_3_q1(28),
      I1 => int_A_3_read,
      I2 => \rdata[28]_i_2\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(27),
      I5 => \rdata[30]_i_2_0\,
      O => \q1_reg[28]_0\
    );
\rdata[29]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0070FFFFFF70"
    )
        port map (
      I0 => int_A_3_q1(29),
      I1 => int_A_3_read,
      I2 => \rdata[29]_i_2\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2_0\,
      I5 => \rdata[30]_i_2\(28),
      O => \q1_reg[29]_0\
    );
\rdata[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF800F8"
    )
        port map (
      I0 => int_A_3_q1(2),
      I1 => int_A_3_read,
      I2 => \rdata[2]_i_6\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(2),
      I5 => \rdata[30]_i_2_0\,
      O => \q1_reg[2]_0\
    );
\rdata[30]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0070FFFFFF70"
    )
        port map (
      I0 => int_A_3_q1(30),
      I1 => int_A_3_read,
      I2 => \rdata[30]_i_2_1\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2_0\,
      I5 => \rdata[30]_i_2\(29),
      O => \q1_reg[30]_0\
    );
\rdata[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF800F8"
    )
        port map (
      I0 => int_A_3_q1(3),
      I1 => int_A_3_read,
      I2 => \rdata[3]_i_12\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(3),
      I5 => \rdata[30]_i_2_0\,
      O => \q1_reg[3]_0\
    );
\rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => int_A_3_q1(4),
      I1 => int_A_3_read,
      I2 => \rdata[4]_i_2\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(4),
      I5 => \rdata[30]_i_2_0\,
      O => \q1_reg[4]_0\
    );
\rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => int_A_3_q1(5),
      I1 => int_A_3_read,
      I2 => \rdata[5]_i_2\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(5),
      I5 => \rdata[30]_i_2_0\,
      O => \q1_reg[5]_0\
    );
\rdata[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0070FF70"
    )
        port map (
      I0 => int_A_3_q1(6),
      I1 => int_A_3_read,
      I2 => \rdata[6]_i_2\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(6),
      I5 => \rdata[30]_i_2_0\,
      O => \q1_reg[6]_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACAFAFAFACAFACA"
    )
        port map (
      I0 => \rdata[7]_i_2_n_0\,
      I1 => \rdata_reg[7]\,
      I2 => \rdata_reg[1]_1\,
      I3 => \rdata_reg[7]_0\,
      I4 => \rdata_reg[7]_1\,
      I5 => \rdata_reg[1]_3\,
      O => D(1)
    );
\rdata[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFF800F8"
    )
        port map (
      I0 => int_A_3_q1(7),
      I1 => int_A_3_read,
      I2 => \rdata[7]_i_6_0\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2\(7),
      I5 => \rdata[30]_i_2_0\,
      O => \rdata[7]_i_13_n_0\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70FF7070"
    )
        port map (
      I0 => \rdata_reg[7]_2\,
      I1 => s_axi_control_ARVALID,
      I2 => \rdata[7]_i_6_n_0\,
      I3 => \rdata_reg[7]_3\,
      I4 => p_0_in(0),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => \rdata[7]_i_13_n_0\,
      I1 => q1(2),
      I2 => int_A_1_read,
      I3 => int_A_0_read,
      I4 => \rdata[7]_i_2_0\(2),
      O => \rdata[7]_i_6_n_0\
    );
\rdata[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0070FFFFFF70"
    )
        port map (
      I0 => int_A_3_q1(8),
      I1 => int_A_3_read,
      I2 => \rdata[8]_i_2\,
      I3 => int_A_2_read,
      I4 => \rdata[30]_i_2_0\,
      I5 => \rdata[30]_i_2\(8),
      O => \q1_reg[8]_0\
    );
\rdata[9]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => int_A_1_read,
      I1 => int_A_0_read,
      I2 => int_A_2_read,
      I3 => int_A_3_q1(9),
      I4 => int_A_3_read,
      O => int_A_1_read_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_24 is
  port (
    \q1_reg[9]_0\ : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \q1_reg[31]_0\ : out STD_LOGIC;
    q00_3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    int_A_4_read : in STD_LOGIC;
    int_A_5_read : in STD_LOGIC;
    \rdata[31]_i_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    int_A_3_read : in STD_LOGIC;
    \rdata[9]_i_5\ : in STD_LOGIC;
    \rdata[31]_i_7_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg : in STD_LOGIC;
    buff0_reg_0 : in STD_LOGIC;
    buff0_reg_1 : in STD_LOGIC;
    buff0_reg_2 : in STD_LOGIC;
    i_fu_789_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buff0_reg_3 : in STD_LOGIC;
    buff0_reg_4 : in STD_LOGIC;
    int_C_ce1 : in STD_LOGIC;
    buff0_reg_5 : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    buff0_reg_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_24 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_24;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_24 is
  signal int_A_4_ce1 : STD_LOGIC;
  signal int_A_4_q1 : STD_LOGIC_VECTOR ( 31 downto 9 );
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_3(0),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => buff0_reg_6,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_3(10),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_3(11),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_3(12),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_3(13),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_3(14),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_3(15),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_3(16),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => buff0_reg_6,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_3(17),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_3(18),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_3(19),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_3(1),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_3(20),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_3(21),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_3(22),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_3(23),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_3(24),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => buff0_reg_6,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_3(25),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_3(26),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_3(27),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_3(28),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_3(29),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_3(2),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_3(30),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_3(31),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_3(3),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_3(4),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_3(5),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_3(6),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_3(7),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_3(8),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => buff0_reg_6,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_3(9),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_A_4_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(10),
      Q => q1(9),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(11),
      Q => q1(10),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(12),
      Q => q1(11),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(13),
      Q => q1(12),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(14),
      Q => q1(13),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(15),
      Q => q1(14),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(16),
      Q => q1(15),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(17),
      Q => q1(16),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(18),
      Q => q1(17),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(19),
      Q => q1(18),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(20),
      Q => q1(19),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(21),
      Q => q1(20),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(22),
      Q => q1(21),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(23),
      Q => q1(22),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(24),
      Q => q1(23),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(25),
      Q => q1(24),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(26),
      Q => q1(25),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(27),
      Q => q1(26),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(28),
      Q => q1(27),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(29),
      Q => q1(28),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(30),
      Q => q1(29),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(31),
      Q => int_A_4_q1(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(8),
      Q => q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_4_ce1,
      D => q10(9),
      Q => int_A_4_q1(9),
      R => '0'
    );
\rdata[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => int_A_4_q1(31),
      I1 => int_A_4_read,
      I2 => \rdata[31]_i_7\(1),
      I3 => int_A_5_read,
      I4 => \rdata[31]_i_7_0\(0),
      I5 => int_A_3_read,
      O => \q1_reg[31]_0\
    );
\rdata[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000B888"
    )
        port map (
      I0 => int_A_4_q1(9),
      I1 => int_A_4_read,
      I2 => int_A_5_read,
      I3 => \rdata[31]_i_7\(0),
      I4 => int_A_3_read,
      I5 => \rdata[9]_i_5\,
      O => \q1_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_25 is
  port (
    int_A_5_read_reg : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_A_5_read_reg_0 : out STD_LOGIC;
    int_A_5_read_reg_1 : out STD_LOGIC;
    int_A_5_read_reg_2 : out STD_LOGIC;
    int_A_5_read_reg_3 : out STD_LOGIC;
    int_A_5_read_reg_4 : out STD_LOGIC;
    int_A_5_read_reg_5 : out STD_LOGIC;
    int_A_5_read_reg_6 : out STD_LOGIC;
    int_A_5_read_reg_7 : out STD_LOGIC;
    int_A_5_read_reg_8 : out STD_LOGIC;
    int_A_5_read_reg_9 : out STD_LOGIC;
    int_A_5_read_reg_10 : out STD_LOGIC;
    int_A_5_read_reg_11 : out STD_LOGIC;
    int_A_5_read_reg_12 : out STD_LOGIC;
    int_A_5_read_reg_13 : out STD_LOGIC;
    int_A_5_read_reg_14 : out STD_LOGIC;
    int_A_5_read_reg_15 : out STD_LOGIC;
    int_A_5_read_reg_16 : out STD_LOGIC;
    int_A_5_read_reg_17 : out STD_LOGIC;
    int_A_5_read_reg_18 : out STD_LOGIC;
    int_A_5_read_reg_19 : out STD_LOGIC;
    int_A_5_read_reg_20 : out STD_LOGIC;
    int_A_5_read_reg_21 : out STD_LOGIC;
    int_A_5_read_reg_22 : out STD_LOGIC;
    int_A_5_read_reg_23 : out STD_LOGIC;
    int_A_5_read_reg_24 : out STD_LOGIC;
    int_A_5_read_reg_25 : out STD_LOGIC;
    int_A_5_read_reg_26 : out STD_LOGIC;
    int_A_5_read_reg_27 : out STD_LOGIC;
    int_A_5_read_reg_28 : out STD_LOGIC;
    q00_4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    int_A_5_read : in STD_LOGIC;
    int_A_3_read : in STD_LOGIC;
    int_A_4_read : in STD_LOGIC;
    \rdata[30]_i_6\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg : in STD_LOGIC;
    buff0_reg_0 : in STD_LOGIC;
    buff0_reg_1 : in STD_LOGIC;
    buff0_reg_2 : in STD_LOGIC;
    i_fu_789_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buff0_reg_3 : in STD_LOGIC;
    buff0_reg_4 : in STD_LOGIC;
    int_C_ce1 : in STD_LOGIC;
    buff0_reg_5 : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    buff0_reg_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_25 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_25;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_25 is
  signal int_A_5_ce1 : STD_LOGIC;
  signal int_A_5_q1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_4(0),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => buff0_reg_6,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_4(10),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_4(11),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_4(12),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_4(13),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_4(14),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_4(15),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_4(16),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => buff0_reg_6,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_4(17),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_4(18),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_4(19),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_4(1),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_4(20),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_4(21),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_4(22),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_4(23),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_4(24),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => buff0_reg_6,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_4(25),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_4(26),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_4(27),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_4(28),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_4(29),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_4(2),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_4(30),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_4(31),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_4(3),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_4(4),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_4(5),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_4(6),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_4(7),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_4(8),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => buff0_reg_6,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_4(9),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_A_5_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(0),
      Q => int_A_5_q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(10),
      Q => int_A_5_q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(11),
      Q => int_A_5_q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(12),
      Q => int_A_5_q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(13),
      Q => int_A_5_q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(14),
      Q => int_A_5_q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(15),
      Q => int_A_5_q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(16),
      Q => int_A_5_q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(17),
      Q => int_A_5_q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(18),
      Q => int_A_5_q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(19),
      Q => int_A_5_q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(1),
      Q => int_A_5_q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(20),
      Q => int_A_5_q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(21),
      Q => int_A_5_q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(22),
      Q => int_A_5_q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(23),
      Q => int_A_5_q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(24),
      Q => int_A_5_q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(25),
      Q => int_A_5_q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(26),
      Q => int_A_5_q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(27),
      Q => int_A_5_q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(28),
      Q => int_A_5_q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(29),
      Q => int_A_5_q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(2),
      Q => int_A_5_q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(30),
      Q => int_A_5_q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(31),
      Q => q1(1),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(3),
      Q => int_A_5_q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(4),
      Q => int_A_5_q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(5),
      Q => int_A_5_q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(6),
      Q => int_A_5_q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(7),
      Q => int_A_5_q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(8),
      Q => int_A_5_q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_5_ce1,
      D => q10(9),
      Q => q1(0),
      R => '0'
    );
\rdata[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33200020"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(0),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(0),
      O => int_A_5_read_reg
    );
\rdata[10]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(10),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(9),
      O => int_A_5_read_reg_8
    );
\rdata[11]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(11),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(10),
      O => int_A_5_read_reg_9
    );
\rdata[12]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(12),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(11),
      O => int_A_5_read_reg_10
    );
\rdata[13]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(13),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(12),
      O => int_A_5_read_reg_11
    );
\rdata[14]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(14),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(13),
      O => int_A_5_read_reg_12
    );
\rdata[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(15),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(14),
      O => int_A_5_read_reg_13
    );
\rdata[16]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(16),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(15),
      O => int_A_5_read_reg_14
    );
\rdata[17]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(17),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(16),
      O => int_A_5_read_reg_15
    );
\rdata[18]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(18),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(17),
      O => int_A_5_read_reg_16
    );
\rdata[19]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(19),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(18),
      O => int_A_5_read_reg_17
    );
\rdata[1]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(1),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(1),
      O => int_A_5_read_reg_0
    );
\rdata[20]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(20),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(19),
      O => int_A_5_read_reg_18
    );
\rdata[21]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(21),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(20),
      O => int_A_5_read_reg_19
    );
\rdata[22]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(22),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(21),
      O => int_A_5_read_reg_20
    );
\rdata[23]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(23),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(22),
      O => int_A_5_read_reg_21
    );
\rdata[24]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(24),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(23),
      O => int_A_5_read_reg_22
    );
\rdata[25]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(25),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(24),
      O => int_A_5_read_reg_23
    );
\rdata[26]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(26),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(25),
      O => int_A_5_read_reg_24
    );
\rdata[27]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(27),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(26),
      O => int_A_5_read_reg_25
    );
\rdata[28]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(28),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(27),
      O => int_A_5_read_reg_26
    );
\rdata[29]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(29),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(28),
      O => int_A_5_read_reg_27
    );
\rdata[2]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33200020"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(2),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(2),
      O => int_A_5_read_reg_1
    );
\rdata[30]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(30),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(29),
      O => int_A_5_read_reg_28
    );
\rdata[3]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33200020"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(3),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(3),
      O => int_A_5_read_reg_2
    );
\rdata[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(4),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(4),
      O => int_A_5_read_reg_3
    );
\rdata[5]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(5),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(5),
      O => int_A_5_read_reg_4
    );
\rdata[6]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(6),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(6),
      O => int_A_5_read_reg_5
    );
\rdata[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33200020"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(7),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(7),
      O => int_A_5_read_reg_6
    );
\rdata[8]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCDFFFDF"
    )
        port map (
      I0 => int_A_5_read,
      I1 => int_A_3_read,
      I2 => int_A_5_q1(8),
      I3 => int_A_4_read,
      I4 => \rdata[30]_i_6\(8),
      O => int_A_5_read_reg_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_26 is
  port (
    \q1_reg[1]_0\ : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \q1_reg[2]_0\ : out STD_LOGIC;
    \q1_reg[3]_0\ : out STD_LOGIC;
    int_A_8_read_reg : out STD_LOGIC;
    int_A_8_read_reg_0 : out STD_LOGIC;
    int_A_8_read_reg_1 : out STD_LOGIC;
    q00_5 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[9]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rdata_reg[9]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    int_A_7_read : in STD_LOGIC;
    int_A_6_read : in STD_LOGIC;
    int_A_8_read : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg : in STD_LOGIC;
    buff0_reg_0 : in STD_LOGIC;
    buff0_reg_1 : in STD_LOGIC;
    buff0_reg_2 : in STD_LOGIC;
    i_fu_789_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buff0_reg_3 : in STD_LOGIC;
    buff0_reg_4 : in STD_LOGIC;
    int_C_ce1 : in STD_LOGIC;
    buff0_reg_5 : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_26 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_26;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_26 is
  signal int_A_6_ce1 : STD_LOGIC;
  signal int_A_6_q1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_5(0),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_5(10),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_5(11),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_5(12),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_5(13),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_5(14),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_5(15),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_5(16),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_5(17),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_5(18),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_5(19),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_5(1),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_5(20),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_5(21),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_5(22),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_5(23),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_5(24),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_5(25),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_5(26),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_5(27),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_5(28),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_5(29),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_5(2),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_5(30),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_5(31),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_5(3),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_5(4),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_5(5),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_5(6),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_5(7),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_5(8),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_5(9),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_A_6_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(0),
      Q => int_A_6_q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(10),
      Q => q1(4),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(11),
      Q => q1(5),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(12),
      Q => q1(6),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(13),
      Q => q1(7),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(14),
      Q => q1(8),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(15),
      Q => q1(9),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(16),
      Q => q1(10),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(17),
      Q => q1(11),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(18),
      Q => q1(12),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(19),
      Q => q1(13),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(1),
      Q => int_A_6_q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(20),
      Q => q1(14),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(21),
      Q => q1(15),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(22),
      Q => q1(16),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(23),
      Q => q1(17),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(24),
      Q => q1(18),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(25),
      Q => q1(19),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(26),
      Q => q1(20),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(27),
      Q => q1(21),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(28),
      Q => q1(22),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(29),
      Q => q1(23),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(2),
      Q => int_A_6_q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(30),
      Q => q1(24),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(31),
      Q => q1(25),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(3),
      Q => int_A_6_q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(4),
      Q => q1(0),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(5),
      Q => q1(1),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(6),
      Q => q1(2),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(7),
      Q => int_A_6_q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(8),
      Q => q1(3),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_6_ce1,
      D => q10(9),
      Q => int_A_6_q1(9),
      R => '0'
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0CACFC0C0C0"
    )
        port map (
      I0 => int_A_8_read,
      I1 => int_A_6_q1(0),
      I2 => int_A_6_read,
      I3 => int_A_7_read,
      I4 => \rdata_reg[9]\(0),
      I5 => \rdata_reg[9]_0\(0),
      O => int_A_8_read_reg
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555330F555533FF"
    )
        port map (
      I0 => int_A_6_q1(1),
      I1 => \rdata_reg[9]\(1),
      I2 => \rdata_reg[9]_0\(1),
      I3 => int_A_7_read,
      I4 => int_A_6_read,
      I5 => int_A_8_read,
      O => \q1_reg[1]_0\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555330F555533FF"
    )
        port map (
      I0 => int_A_6_q1(2),
      I1 => \rdata_reg[9]\(2),
      I2 => \rdata_reg[9]_0\(2),
      I3 => int_A_7_read,
      I4 => int_A_6_read,
      I5 => int_A_8_read,
      O => \q1_reg[2]_0\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555330F555533FF"
    )
        port map (
      I0 => int_A_6_q1(3),
      I1 => \rdata_reg[9]\(3),
      I2 => \rdata_reg[9]_0\(3),
      I3 => int_A_7_read,
      I4 => int_A_6_read,
      I5 => int_A_8_read,
      O => \q1_reg[3]_0\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0CACFC0C0C0"
    )
        port map (
      I0 => int_A_8_read,
      I1 => int_A_6_q1(7),
      I2 => int_A_6_read,
      I3 => int_A_7_read,
      I4 => \rdata_reg[9]\(4),
      I5 => \rdata_reg[9]_0\(4),
      O => int_A_8_read_reg_0
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0CACFC0C0C0"
    )
        port map (
      I0 => int_A_8_read,
      I1 => int_A_6_q1(9),
      I2 => int_A_6_read,
      I3 => int_A_7_read,
      I4 => \rdata_reg[9]\(5),
      I5 => \rdata_reg[9]_0\(5),
      O => int_A_8_read_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_27 is
  port (
    \q1_reg[13]_0\ : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \q1_reg[18]_0\ : out STD_LOGIC;
    \q1_reg[22]_0\ : out STD_LOGIC;
    \q1_reg[29]_0\ : out STD_LOGIC;
    q00_6 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[29]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_A_7_read : in STD_LOGIC;
    int_A_6_read : in STD_LOGIC;
    \rdata_reg[29]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg : in STD_LOGIC;
    buff0_reg_0 : in STD_LOGIC;
    buff0_reg_1 : in STD_LOGIC;
    buff0_reg_2 : in STD_LOGIC;
    i_fu_789_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buff0_reg_3 : in STD_LOGIC;
    buff0_reg_4 : in STD_LOGIC;
    int_C_ce1 : in STD_LOGIC;
    buff0_reg_5 : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_27 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_27;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_27 is
  signal int_A_7_ce1 : STD_LOGIC;
  signal int_A_7_q1 : STD_LOGIC_VECTOR ( 29 downto 13 );
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_6(0),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_6(10),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_6(11),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_6(12),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_6(13),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_6(14),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_6(15),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_6(16),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_6(17),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_6(18),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_6(19),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_6(1),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_6(20),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_6(21),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_6(22),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_6(23),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_6(24),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_6(25),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_6(26),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_6(27),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_6(28),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_6(29),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_6(2),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_6(30),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_6(31),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_6(3),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_6(4),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_6(5),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_6(6),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_6(7),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_6(8),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_6(9),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_A_7_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(10),
      Q => q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(11),
      Q => q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(12),
      Q => q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(13),
      Q => int_A_7_q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(14),
      Q => q1(13),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(15),
      Q => q1(14),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(16),
      Q => q1(15),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(17),
      Q => q1(16),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(18),
      Q => int_A_7_q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(19),
      Q => q1(17),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(20),
      Q => q1(18),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(21),
      Q => q1(19),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(22),
      Q => int_A_7_q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(23),
      Q => q1(20),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(24),
      Q => q1(21),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(25),
      Q => q1(22),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(26),
      Q => q1(23),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(27),
      Q => q1(24),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(28),
      Q => q1(25),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(29),
      Q => int_A_7_q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(30),
      Q => q1(26),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(31),
      Q => q1(27),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(8),
      Q => q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_7_ce1,
      D => q10(9),
      Q => q1(9),
      R => '0'
    );
\rdata[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFCCA0"
    )
        port map (
      I0 => int_A_7_q1(13),
      I1 => \rdata_reg[29]\(0),
      I2 => int_A_7_read,
      I3 => int_A_6_read,
      I4 => \rdata_reg[29]_0\(0),
      O => \q1_reg[13]_0\
    );
\rdata[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFCCA0"
    )
        port map (
      I0 => int_A_7_q1(18),
      I1 => \rdata_reg[29]\(1),
      I2 => int_A_7_read,
      I3 => int_A_6_read,
      I4 => \rdata_reg[29]_0\(1),
      O => \q1_reg[18]_0\
    );
\rdata[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFCCA0"
    )
        port map (
      I0 => int_A_7_q1(22),
      I1 => \rdata_reg[29]\(2),
      I2 => int_A_7_read,
      I3 => int_A_6_read,
      I4 => \rdata_reg[29]_0\(2),
      O => \q1_reg[22]_0\
    );
\rdata[29]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFCCA0"
    )
        port map (
      I0 => int_A_7_q1(29),
      I1 => \rdata_reg[29]\(3),
      I2 => int_A_7_read,
      I3 => int_A_6_read,
      I4 => \rdata_reg[29]_0\(3),
      O => \q1_reg[29]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_28 is
  port (
    int_A_8_read_reg : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 9 downto 0 );
    int_A_8_read_reg_0 : out STD_LOGIC;
    \q1_reg[6]_0\ : out STD_LOGIC;
    \q1_reg[8]_0\ : out STD_LOGIC;
    \q1_reg[10]_0\ : out STD_LOGIC;
    \q1_reg[11]_0\ : out STD_LOGIC;
    int_A_8_read_reg_1 : out STD_LOGIC;
    \q1_reg[14]_0\ : out STD_LOGIC;
    int_A_8_read_reg_2 : out STD_LOGIC;
    int_A_8_read_reg_3 : out STD_LOGIC;
    int_A_8_read_reg_4 : out STD_LOGIC;
    \q1_reg[19]_0\ : out STD_LOGIC;
    \q1_reg[20]_0\ : out STD_LOGIC;
    int_A_8_read_reg_5 : out STD_LOGIC;
    int_A_8_read_reg_6 : out STD_LOGIC;
    int_A_8_read_reg_7 : out STD_LOGIC;
    \q1_reg[25]_0\ : out STD_LOGIC;
    \q1_reg[26]_0\ : out STD_LOGIC;
    int_A_8_read_reg_8 : out STD_LOGIC;
    \q1_reg[28]_0\ : out STD_LOGIC;
    \q1_reg[30]_0\ : out STD_LOGIC;
    \q1_reg[31]_0\ : out STD_LOGIC;
    q00_7 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    int_A_8_read : in STD_LOGIC;
    \rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    int_A_7_read : in STD_LOGIC;
    int_A_6_read : in STD_LOGIC;
    \rdata_reg[31]_0\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg : in STD_LOGIC;
    buff0_reg_0 : in STD_LOGIC;
    buff0_reg_1 : in STD_LOGIC;
    buff0_reg_2 : in STD_LOGIC;
    i_fu_789_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buff0_reg_3 : in STD_LOGIC;
    buff0_reg_4 : in STD_LOGIC;
    int_C_ce1 : in STD_LOGIC;
    buff0_reg_5 : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_28 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_28;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_28 is
  signal int_A_8_ce1 : STD_LOGIC;
  signal int_A_8_q1 : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_7(0),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_7(10),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_7(11),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_7(12),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_7(13),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_7(14),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_7(15),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_7(16),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_7(17),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_7(18),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_7(19),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_7(1),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_7(20),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_7(21),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_7(22),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_7(23),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_7(24),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_7(25),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_7(26),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_7(27),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_7(28),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_7(29),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_7(2),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_7(30),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_7(31),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_7(3),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_7(4),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_7(5),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_7(6),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_7(7),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_7(8),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_7(9),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_A_8_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(10),
      Q => int_A_8_q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(11),
      Q => int_A_8_q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(12),
      Q => int_A_8_q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(13),
      Q => q1(6),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(14),
      Q => int_A_8_q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(15),
      Q => int_A_8_q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(16),
      Q => int_A_8_q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(17),
      Q => int_A_8_q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(18),
      Q => q1(7),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(19),
      Q => int_A_8_q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(20),
      Q => int_A_8_q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(21),
      Q => int_A_8_q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(22),
      Q => q1(8),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(23),
      Q => int_A_8_q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(24),
      Q => int_A_8_q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(25),
      Q => int_A_8_q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(26),
      Q => int_A_8_q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(27),
      Q => int_A_8_q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(28),
      Q => int_A_8_q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(29),
      Q => q1(9),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(30),
      Q => int_A_8_q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(31),
      Q => int_A_8_q1(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(4),
      Q => int_A_8_q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(5),
      Q => int_A_8_q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(6),
      Q => int_A_8_q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(7),
      Q => q1(4),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(8),
      Q => int_A_8_q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_8_ce1,
      D => q10(9),
      Q => q1(5),
      R => '0'
    );
\rdata[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_A_8_q1(10),
      I1 => \rdata_reg[31]\(4),
      I2 => int_A_7_read,
      I3 => int_A_6_read,
      I4 => \rdata_reg[31]_0\(4),
      O => \q1_reg[10]_0\
    );
\rdata[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_A_8_q1(11),
      I1 => \rdata_reg[31]\(5),
      I2 => int_A_7_read,
      I3 => int_A_6_read,
      I4 => \rdata_reg[31]_0\(5),
      O => \q1_reg[11]_0\
    );
\rdata[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => int_A_8_read,
      I1 => int_A_8_q1(12),
      I2 => \rdata_reg[31]\(6),
      I3 => int_A_7_read,
      I4 => int_A_6_read,
      I5 => \rdata_reg[31]_0\(6),
      O => int_A_8_read_reg_1
    );
\rdata[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_A_8_q1(14),
      I1 => \rdata_reg[31]\(7),
      I2 => int_A_7_read,
      I3 => int_A_6_read,
      I4 => \rdata_reg[31]_0\(7),
      O => \q1_reg[14]_0\
    );
\rdata[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => int_A_8_read,
      I1 => int_A_8_q1(15),
      I2 => \rdata_reg[31]\(8),
      I3 => int_A_7_read,
      I4 => int_A_6_read,
      I5 => \rdata_reg[31]_0\(8),
      O => int_A_8_read_reg_2
    );
\rdata[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => int_A_8_read,
      I1 => int_A_8_q1(16),
      I2 => \rdata_reg[31]\(9),
      I3 => int_A_7_read,
      I4 => int_A_6_read,
      I5 => \rdata_reg[31]_0\(9),
      O => int_A_8_read_reg_3
    );
\rdata[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => int_A_8_read,
      I1 => int_A_8_q1(17),
      I2 => \rdata_reg[31]\(10),
      I3 => int_A_7_read,
      I4 => int_A_6_read,
      I5 => \rdata_reg[31]_0\(10),
      O => int_A_8_read_reg_4
    );
\rdata[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_A_8_q1(19),
      I1 => \rdata_reg[31]\(11),
      I2 => int_A_7_read,
      I3 => int_A_6_read,
      I4 => \rdata_reg[31]_0\(11),
      O => \q1_reg[19]_0\
    );
\rdata[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_A_8_q1(20),
      I1 => \rdata_reg[31]\(12),
      I2 => int_A_7_read,
      I3 => int_A_6_read,
      I4 => \rdata_reg[31]_0\(12),
      O => \q1_reg[20]_0\
    );
\rdata[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => int_A_8_read,
      I1 => int_A_8_q1(21),
      I2 => \rdata_reg[31]\(13),
      I3 => int_A_7_read,
      I4 => int_A_6_read,
      I5 => \rdata_reg[31]_0\(13),
      O => int_A_8_read_reg_5
    );
\rdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => int_A_8_read,
      I1 => int_A_8_q1(23),
      I2 => \rdata_reg[31]\(14),
      I3 => int_A_7_read,
      I4 => int_A_6_read,
      I5 => \rdata_reg[31]_0\(14),
      O => int_A_8_read_reg_6
    );
\rdata[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => int_A_8_read,
      I1 => int_A_8_q1(24),
      I2 => \rdata_reg[31]\(15),
      I3 => int_A_7_read,
      I4 => int_A_6_read,
      I5 => \rdata_reg[31]_0\(15),
      O => int_A_8_read_reg_7
    );
\rdata[25]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_A_8_q1(25),
      I1 => \rdata_reg[31]\(16),
      I2 => int_A_7_read,
      I3 => int_A_6_read,
      I4 => \rdata_reg[31]_0\(16),
      O => \q1_reg[25]_0\
    );
\rdata[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_A_8_q1(26),
      I1 => \rdata_reg[31]\(17),
      I2 => int_A_7_read,
      I3 => int_A_6_read,
      I4 => \rdata_reg[31]_0\(17),
      O => \q1_reg[26]_0\
    );
\rdata[27]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => int_A_8_read,
      I1 => int_A_8_q1(27),
      I2 => \rdata_reg[31]\(18),
      I3 => int_A_7_read,
      I4 => int_A_6_read,
      I5 => \rdata_reg[31]_0\(18),
      O => int_A_8_read_reg_8
    );
\rdata[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_A_8_q1(28),
      I1 => \rdata_reg[31]\(19),
      I2 => int_A_7_read,
      I3 => int_A_6_read,
      I4 => \rdata_reg[31]_0\(19),
      O => \q1_reg[28]_0\
    );
\rdata[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_A_8_q1(30),
      I1 => \rdata_reg[31]\(20),
      I2 => int_A_7_read,
      I3 => int_A_6_read,
      I4 => \rdata_reg[31]_0\(20),
      O => \q1_reg[30]_0\
    );
\rdata[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001DFF1D"
    )
        port map (
      I0 => int_A_8_q1(31),
      I1 => int_A_7_read,
      I2 => \rdata_reg[31]\(21),
      I3 => int_A_6_read,
      I4 => \rdata_reg[31]_0\(21),
      O => \q1_reg[31]_0\
    );
\rdata[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => int_A_8_read,
      I1 => int_A_8_q1(4),
      I2 => \rdata_reg[31]\(0),
      I3 => int_A_7_read,
      I4 => int_A_6_read,
      I5 => \rdata_reg[31]_0\(0),
      O => int_A_8_read_reg
    );
\rdata[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => int_A_8_read,
      I1 => int_A_8_q1(5),
      I2 => \rdata_reg[31]\(1),
      I3 => int_A_7_read,
      I4 => int_A_6_read,
      I5 => \rdata_reg[31]_0\(1),
      O => int_A_8_read_reg_0
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_A_8_q1(6),
      I1 => \rdata_reg[31]\(2),
      I2 => int_A_7_read,
      I3 => int_A_6_read,
      I4 => \rdata_reg[31]_0\(2),
      O => \q1_reg[6]_0\
    );
\rdata[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_A_8_q1(8),
      I1 => \rdata_reg[31]\(3),
      I2 => int_A_7_read,
      I3 => int_A_6_read,
      I4 => \rdata_reg[31]_0\(3),
      O => \q1_reg[8]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_29 is
  port (
    int_A_11_read_reg : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    int_A_11_read_reg_0 : out STD_LOGIC;
    int_A_11_read_reg_1 : out STD_LOGIC;
    int_A_11_read_reg_2 : out STD_LOGIC;
    int_A_11_read_reg_3 : out STD_LOGIC;
    int_A_11_read_reg_4 : out STD_LOGIC;
    int_A_11_read_reg_5 : out STD_LOGIC;
    int_A_11_read_reg_6 : out STD_LOGIC;
    int_A_11_read_reg_7 : out STD_LOGIC;
    \q1_reg[4]_0\ : out STD_LOGIC;
    \q1_reg[5]_0\ : out STD_LOGIC;
    int_A_10_read_reg : out STD_LOGIC;
    int_A_10_read_reg_0 : out STD_LOGIC;
    int_A_11_read_reg_8 : out STD_LOGIC;
    \q1_reg[15]_0\ : out STD_LOGIC;
    int_A_10_read_reg_1 : out STD_LOGIC;
    int_A_10_read_reg_2 : out STD_LOGIC;
    \q1_reg[24]_0\ : out STD_LOGIC;
    \q1_reg[27]_0\ : out STD_LOGIC;
    int_A_11_read_reg_9 : out STD_LOGIC;
    q00_8 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    int_A_11_read : in STD_LOGIC;
    int_A_9_read : in STD_LOGIC;
    int_A_10_read : in STD_LOGIC;
    \rdata[30]_i_3\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \rdata[30]_i_3_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \rdata_reg[6]\ : in STD_LOGIC;
    \rdata_reg[6]_0\ : in STD_LOGIC;
    \rdata_reg[10]\ : in STD_LOGIC;
    \rdata_reg[19]\ : in STD_LOGIC;
    \rdata_reg[20]\ : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg : in STD_LOGIC;
    buff0_reg_0 : in STD_LOGIC;
    buff0_reg_1 : in STD_LOGIC;
    buff0_reg_2 : in STD_LOGIC;
    i_fu_789_p3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    buff0_reg_3 : in STD_LOGIC;
    buff0_reg_4 : in STD_LOGIC;
    int_C_ce1 : in STD_LOGIC;
    buff0_reg_5 : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    buff0_reg_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_29 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_29;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_29 is
  signal int_A_9_ce1 : STD_LOGIC;
  signal int_A_9_q1 : STD_LOGIC_VECTOR ( 30 downto 4 );
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[10]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_7_n_0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_8(0),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_8(10),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_8(11),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_8(12),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_8(13),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_8(14),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_8(15),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_8(16),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_8(17),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_8(18),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_8(19),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_8(1),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_8(20),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_8(21),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_8(22),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_8(23),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_8(24),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => buff0_reg_6,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_8(25),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_8(26),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_8(27),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_8(28),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_8(29),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_8(2),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_8(30),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_8(31),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => buff0_reg_5,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_8(3),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_8(4),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_8(5),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_8(6),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_8(7),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_8(8),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => buff0_reg_5,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => buff0_reg,
      A1 => buff0_reg_0,
      A2 => buff0_reg_1,
      A3 => buff0_reg_2,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_8(9),
      DPRA0 => i_fu_789_p3(0),
      DPRA1 => buff0_reg_3,
      DPRA2 => i_fu_789_p3(1),
      DPRA3 => buff0_reg_4,
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_A_9_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(10),
      Q => int_A_9_q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(11),
      Q => int_A_9_q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(12),
      Q => q1(6),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(13),
      Q => int_A_9_q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(14),
      Q => int_A_9_q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(15),
      Q => int_A_9_q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(16),
      Q => q1(7),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(17),
      Q => q1(8),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(18),
      Q => int_A_9_q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(19),
      Q => int_A_9_q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(20),
      Q => int_A_9_q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(21),
      Q => q1(9),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(22),
      Q => int_A_9_q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(23),
      Q => q1(10),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(24),
      Q => int_A_9_q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(25),
      Q => int_A_9_q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(26),
      Q => int_A_9_q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(27),
      Q => int_A_9_q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(28),
      Q => int_A_9_q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(29),
      Q => int_A_9_q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(30),
      Q => int_A_9_q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(31),
      Q => q1(11),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(4),
      Q => int_A_9_q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(5),
      Q => int_A_9_q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(6),
      Q => int_A_9_q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(7),
      Q => q1(4),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(8),
      Q => int_A_9_q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_A_9_ce1,
      D => q10(9),
      Q => q1(5),
      R => '0'
    );
\rdata[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5350535F"
    )
        port map (
      I0 => int_A_9_q1(10),
      I1 => \rdata[30]_i_3\(4),
      I2 => int_A_9_read,
      I3 => int_A_10_read,
      I4 => \rdata[30]_i_3_0\(4),
      O => \rdata[10]_i_7_n_0\
    );
\rdata[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0CACFC0C0C0"
    )
        port map (
      I0 => int_A_11_read,
      I1 => int_A_9_q1(11),
      I2 => int_A_9_read,
      I3 => int_A_10_read,
      I4 => \rdata[30]_i_3\(5),
      I5 => \rdata[30]_i_3_0\(5),
      O => int_A_11_read_reg_0
    );
\rdata[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30353F35303F3F3F"
    )
        port map (
      I0 => int_A_11_read,
      I1 => int_A_9_q1(13),
      I2 => int_A_9_read,
      I3 => int_A_10_read,
      I4 => \rdata[30]_i_3\(6),
      I5 => \rdata[30]_i_3_0\(6),
      O => int_A_11_read_reg_8
    );
\rdata[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0CACFC0C0C0"
    )
        port map (
      I0 => int_A_11_read,
      I1 => int_A_9_q1(14),
      I2 => int_A_9_read,
      I3 => int_A_10_read,
      I4 => \rdata[30]_i_3\(7),
      I5 => \rdata[30]_i_3_0\(7),
      O => int_A_11_read_reg_1
    );
\rdata[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555333355550FFF"
    )
        port map (
      I0 => int_A_9_q1(15),
      I1 => \rdata[30]_i_3\(8),
      I2 => int_A_11_read,
      I3 => \rdata[30]_i_3_0\(8),
      I4 => int_A_9_read,
      I5 => int_A_10_read,
      O => \q1_reg[15]_0\
    );
\rdata[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0CACFC0C0C0"
    )
        port map (
      I0 => int_A_11_read,
      I1 => int_A_9_q1(18),
      I2 => int_A_9_read,
      I3 => int_A_10_read,
      I4 => \rdata[30]_i_3\(9),
      I5 => \rdata[30]_i_3_0\(9),
      O => int_A_11_read_reg_2
    );
\rdata[19]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5350535F"
    )
        port map (
      I0 => int_A_9_q1(19),
      I1 => \rdata[30]_i_3\(10),
      I2 => int_A_9_read,
      I3 => int_A_10_read,
      I4 => \rdata[30]_i_3_0\(10),
      O => \rdata[19]_i_7_n_0\
    );
\rdata[20]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5350535F"
    )
        port map (
      I0 => int_A_9_q1(20),
      I1 => \rdata[30]_i_3\(11),
      I2 => int_A_9_read,
      I3 => int_A_10_read,
      I4 => \rdata[30]_i_3_0\(11),
      O => \rdata[20]_i_7_n_0\
    );
\rdata[22]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0CACFC0C0C0"
    )
        port map (
      I0 => int_A_11_read,
      I1 => int_A_9_q1(22),
      I2 => int_A_9_read,
      I3 => int_A_10_read,
      I4 => \rdata[30]_i_3\(12),
      I5 => \rdata[30]_i_3_0\(12),
      O => int_A_11_read_reg_3
    );
\rdata[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555333355550FFF"
    )
        port map (
      I0 => int_A_9_q1(24),
      I1 => \rdata[30]_i_3\(13),
      I2 => int_A_11_read,
      I3 => \rdata[30]_i_3_0\(13),
      I4 => int_A_9_read,
      I5 => int_A_10_read,
      O => \q1_reg[24]_0\
    );
\rdata[25]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0CACFC0C0C0"
    )
        port map (
      I0 => int_A_11_read,
      I1 => int_A_9_q1(25),
      I2 => int_A_9_read,
      I3 => int_A_10_read,
      I4 => \rdata[30]_i_3\(14),
      I5 => \rdata[30]_i_3_0\(14),
      O => int_A_11_read_reg_4
    );
\rdata[26]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0CACFC0C0C0"
    )
        port map (
      I0 => int_A_11_read,
      I1 => int_A_9_q1(26),
      I2 => int_A_9_read,
      I3 => int_A_10_read,
      I4 => \rdata[30]_i_3\(15),
      I5 => \rdata[30]_i_3_0\(15),
      O => int_A_11_read_reg_5
    );
\rdata[27]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555333355550FFF"
    )
        port map (
      I0 => int_A_9_q1(27),
      I1 => \rdata[30]_i_3\(16),
      I2 => int_A_11_read,
      I3 => \rdata[30]_i_3_0\(16),
      I4 => int_A_9_read,
      I5 => int_A_10_read,
      O => \q1_reg[27]_0\
    );
\rdata[28]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0CACFC0C0C0"
    )
        port map (
      I0 => int_A_11_read,
      I1 => int_A_9_q1(28),
      I2 => int_A_9_read,
      I3 => int_A_10_read,
      I4 => \rdata[30]_i_3\(17),
      I5 => \rdata[30]_i_3_0\(17),
      O => int_A_11_read_reg_6
    );
\rdata[29]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30353F35303F3F3F"
    )
        port map (
      I0 => int_A_11_read,
      I1 => int_A_9_q1(29),
      I2 => int_A_9_read,
      I3 => int_A_10_read,
      I4 => \rdata[30]_i_3\(18),
      I5 => \rdata[30]_i_3_0\(18),
      O => int_A_11_read_reg_9
    );
\rdata[30]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0CACFC0C0C0"
    )
        port map (
      I0 => int_A_11_read,
      I1 => int_A_9_q1(30),
      I2 => int_A_9_read,
      I3 => int_A_10_read,
      I4 => \rdata[30]_i_3\(19),
      I5 => \rdata[30]_i_3_0\(19),
      O => int_A_11_read_reg_7
    );
\rdata[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555333355550FFF"
    )
        port map (
      I0 => int_A_9_q1(4),
      I1 => \rdata[30]_i_3\(0),
      I2 => int_A_11_read,
      I3 => \rdata[30]_i_3_0\(0),
      I4 => int_A_9_read,
      I5 => int_A_10_read,
      O => \q1_reg[4]_0\
    );
\rdata[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555333355550FFF"
    )
        port map (
      I0 => int_A_9_q1(5),
      I1 => \rdata[30]_i_3\(1),
      I2 => int_A_11_read,
      I3 => \rdata[30]_i_3_0\(1),
      I4 => int_A_9_read,
      I5 => int_A_10_read,
      O => \q1_reg[5]_0\
    );
\rdata[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5350535F"
    )
        port map (
      I0 => int_A_9_q1(6),
      I1 => \rdata[30]_i_3\(2),
      I2 => int_A_9_read,
      I3 => int_A_10_read,
      I4 => \rdata[30]_i_3_0\(2),
      O => \rdata[6]_i_7_n_0\
    );
\rdata[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCAC0CACFC0C0C0"
    )
        port map (
      I0 => int_A_11_read,
      I1 => int_A_9_q1(8),
      I2 => int_A_9_read,
      I3 => int_A_10_read,
      I4 => \rdata[30]_i_3\(3),
      I5 => \rdata[30]_i_3_0\(3),
      O => int_A_11_read_reg
    );
\rdata_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[10]_i_7_n_0\,
      I1 => \rdata_reg[10]\,
      O => int_A_10_read_reg_0,
      S => \rdata_reg[6]\
    );
\rdata_reg[19]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[19]_i_7_n_0\,
      I1 => \rdata_reg[19]\,
      O => int_A_10_read_reg_1,
      S => \rdata_reg[6]\
    );
\rdata_reg[20]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[20]_i_7_n_0\,
      I1 => \rdata_reg[20]\,
      O => int_A_10_read_reg_2,
      S => \rdata_reg[6]\
    );
\rdata_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[6]_i_7_n_0\,
      I1 => \rdata_reg[6]_0\,
      O => int_A_10_read_reg,
      S => \rdata_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_30 is
  port (
    \q1_reg[12]_0\ : out STD_LOGIC;
    \q1_reg[13]_0\ : out STD_LOGIC;
    \q1_reg[22]_0\ : out STD_LOGIC;
    \q1_reg[23]_0\ : out STD_LOGIC;
    \q1_reg[29]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q1_reg[0]_0\ : out STD_LOGIC;
    \q1_reg[5]_0\ : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \q1_reg[6]_0\ : out STD_LOGIC;
    \q1_reg[8]_0\ : out STD_LOGIC;
    \q1_reg[11]_0\ : out STD_LOGIC;
    \q1_reg[17]_0\ : out STD_LOGIC;
    \q1_reg[19]_0\ : out STD_LOGIC;
    \q1_reg[20]_0\ : out STD_LOGIC;
    \q1_reg[24]_0\ : out STD_LOGIC;
    \q1_reg[26]_0\ : out STD_LOGIC;
    \q1_reg[28]_0\ : out STD_LOGIC;
    \q1_reg[30]_0\ : out STD_LOGIC;
    \q1_reg[27]_0\ : out STD_LOGIC;
    \q1_reg[21]_0\ : out STD_LOGIC;
    \q1_reg[9]_0\ : out STD_LOGIC;
    \q1_reg[7]_0\ : out STD_LOGIC;
    \q1_reg[3]_0\ : out STD_LOGIC;
    \q1_reg[2]_0\ : out STD_LOGIC;
    \q1_reg[1]_0\ : out STD_LOGIC;
    \s_axi_control_ARADDR[5]\ : out STD_LOGIC;
    \s_axi_control_ARADDR[4]\ : out STD_LOGIC;
    s_axi_control_ARADDR_2_sp_1 : out STD_LOGIC;
    s_axi_control_ARADDR_3_sp_1 : out STD_LOGIC;
    q00_15 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[12]\ : in STD_LOGIC;
    \rdata_reg[12]_0\ : in STD_LOGIC;
    \rdata_reg[12]_1\ : in STD_LOGIC;
    \rdata_reg[12]_2\ : in STD_LOGIC;
    \rdata_reg[12]_3\ : in STD_LOGIC;
    \rdata_reg[13]\ : in STD_LOGIC;
    \rdata_reg[13]_0\ : in STD_LOGIC;
    \rdata_reg[13]_1\ : in STD_LOGIC;
    \rdata_reg[22]\ : in STD_LOGIC;
    \rdata_reg[22]_0\ : in STD_LOGIC;
    \rdata_reg[22]_1\ : in STD_LOGIC;
    \rdata_reg[23]\ : in STD_LOGIC;
    \rdata_reg[23]_0\ : in STD_LOGIC;
    \rdata_reg[23]_1\ : in STD_LOGIC;
    \rdata_reg[18]\ : in STD_LOGIC;
    \rdata_reg[18]_0\ : in STD_LOGIC;
    \rdata_reg[18]_1\ : in STD_LOGIC;
    \rdata_reg[29]\ : in STD_LOGIC;
    \rdata_reg[29]_0\ : in STD_LOGIC;
    \rdata_reg[29]_1\ : in STD_LOGIC;
    \rdata_reg[18]_2\ : in STD_LOGIC;
    \rdata_reg[18]_3\ : in STD_LOGIC;
    \rdata_reg[18]_4\ : in STD_LOGIC;
    \rdata_reg[18]_5\ : in STD_LOGIC;
    \rdata_reg[18]_6\ : in STD_LOGIC;
    \rdata[30]_i_5\ : in STD_LOGIC;
    \rdata[0]_i_2\ : in STD_LOGIC;
    \rdata[0]_i_2_0\ : in STD_LOGIC;
    \rdata[30]_i_5_0\ : in STD_LOGIC;
    \rdata[30]_i_12_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    int_A_15_read : in STD_LOGIC;
    \rdata[30]_i_12_1\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    int_B_0_read : in STD_LOGIC;
    int_B_1_read : in STD_LOGIC;
    \rdata[8]_i_5\ : in STD_LOGIC;
    \rdata[8]_i_5_0\ : in STD_LOGIC;
    \rdata[12]_i_3_0\ : in STD_LOGIC;
    \rdata[12]_i_3_1\ : in STD_LOGIC;
    \rdata[13]_i_3_0\ : in STD_LOGIC;
    \rdata[13]_i_3_1\ : in STD_LOGIC;
    \rdata[18]_i_2_0\ : in STD_LOGIC;
    \rdata[18]_i_2_1\ : in STD_LOGIC;
    \rdata[19]_i_5\ : in STD_LOGIC;
    \rdata[19]_i_5_0\ : in STD_LOGIC;
    \rdata[20]_i_5\ : in STD_LOGIC;
    \rdata[20]_i_5_0\ : in STD_LOGIC;
    \rdata[22]_i_3_0\ : in STD_LOGIC;
    \rdata[22]_i_3_1\ : in STD_LOGIC;
    \rdata[23]_i_3_0\ : in STD_LOGIC;
    \rdata[23]_i_3_1\ : in STD_LOGIC;
    \rdata[29]_i_3_0\ : in STD_LOGIC;
    \rdata[29]_i_3_1\ : in STD_LOGIC;
    \rdata[30]_i_5_1\ : in STD_LOGIC;
    \rdata[30]_i_5_2\ : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    \q1_reg[0]_2\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_C_ce1 : in STD_LOGIC;
    tmp_product : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_30 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_30;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_30 is
  signal int_B_0_ce1 : STD_LOGIC;
  signal int_B_0_q1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[0]_i_16_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_14_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_14_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_13_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_14_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_14_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_14_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_14_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_14_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_14_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_14_n_0\ : STD_LOGIC;
  signal \^s_axi_control_araddr[4]\ : STD_LOGIC;
  signal \^s_axi_control_araddr[5]\ : STD_LOGIC;
  signal s_axi_control_ARADDR_2_sn_1 : STD_LOGIC;
  signal s_axi_control_ARADDR_3_sn_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
  \s_axi_control_ARADDR[4]\ <= \^s_axi_control_araddr[4]\;
  \s_axi_control_ARADDR[5]\ <= \^s_axi_control_araddr[5]\;
  s_axi_control_ARADDR_2_sp_1 <= s_axi_control_ARADDR_2_sn_1;
  s_axi_control_ARADDR_3_sp_1 <= s_axi_control_ARADDR_3_sn_1;
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_15(0),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_2\,
      I4 => \q1_reg[0]_1\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => \q1_reg[0]_1\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(0),
      O => s_axi_control_ARADDR_2_sn_1
    );
\mem_reg_0_15_0_0_i_3__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \q1_reg[0]_1\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(1),
      O => s_axi_control_ARADDR_3_sn_1
    );
\mem_reg_0_15_0_0_i_4__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \q1_reg[0]_1\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(2),
      O => \^s_axi_control_araddr[4]\
    );
\mem_reg_0_15_0_0_i_5__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => \q1_reg[0]_1\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(3),
      O => \^s_axi_control_araddr[5]\
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_15(10),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_15(11),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_15(12),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_15(13),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_15(14),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_15(15),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_15(16),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_2\,
      I4 => \q1_reg[0]_1\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_15(17),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_15(18),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_15(19),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_15(1),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_15(20),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_15(21),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_15(22),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_15(23),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_15(24),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_2\,
      I4 => \q1_reg[0]_1\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_15(25),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_15(26),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_15(27),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_15(28),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_15(29),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_15(2),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_15(30),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_15(31),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_15(3),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_15(4),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_15(5),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_15(6),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_15(7),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_15(8),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_2\,
      I4 => \q1_reg[0]_1\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_15(9),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_1\,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      O => int_B_0_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(0),
      Q => int_B_0_q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(10),
      Q => q1(1),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(11),
      Q => int_B_0_q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(12),
      Q => int_B_0_q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(13),
      Q => int_B_0_q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(14),
      Q => q1(2),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(15),
      Q => q1(3),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(16),
      Q => q1(4),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(17),
      Q => int_B_0_q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(18),
      Q => int_B_0_q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(19),
      Q => int_B_0_q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(1),
      Q => int_B_0_q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(20),
      Q => int_B_0_q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(21),
      Q => int_B_0_q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(22),
      Q => int_B_0_q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(23),
      Q => int_B_0_q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(24),
      Q => int_B_0_q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(25),
      Q => q1(5),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(26),
      Q => int_B_0_q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(27),
      Q => int_B_0_q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(28),
      Q => int_B_0_q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(29),
      Q => int_B_0_q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(2),
      Q => int_B_0_q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(30),
      Q => int_B_0_q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(31),
      Q => q1(6),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(3),
      Q => int_B_0_q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(4),
      Q => q1(0),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(5),
      Q => int_B_0_q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(6),
      Q => int_B_0_q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(7),
      Q => int_B_0_q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(8),
      Q => int_B_0_q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_0_ce1,
      D => q10(9),
      Q => int_B_0_q1(9),
      R => '0'
    );
\rdata[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => int_B_0_q1(0),
      I1 => int_B_0_read,
      I2 => \rdata[30]_i_12_0\(0),
      I3 => int_B_1_read,
      I4 => \rdata[30]_i_12_1\(0),
      I5 => int_A_15_read,
      O => \rdata[0]_i_16_n_0\
    );
\rdata[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A2AAAA"
    )
        port map (
      I0 => \rdata[0]_i_16_n_0\,
      I1 => \rdata[30]_i_5\,
      I2 => \rdata[0]_i_2\,
      I3 => \rdata[0]_i_2_0\,
      I4 => \rdata[30]_i_5_0\,
      O => \q1_reg[0]_0\
    );
\rdata[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFC0CFA0AF000"
    )
        port map (
      I0 => int_B_0_q1(11),
      I1 => \rdata[30]_i_12_0\(9),
      I2 => int_A_15_read,
      I3 => \rdata[30]_i_12_1\(9),
      I4 => int_B_0_read,
      I5 => int_B_1_read,
      O => \q1_reg[11]_0\
    );
\rdata[12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFC0CFA0AF000"
    )
        port map (
      I0 => int_B_0_q1(12),
      I1 => \rdata[30]_i_12_0\(10),
      I2 => int_A_15_read,
      I3 => \rdata[30]_i_12_1\(10),
      I4 => int_B_0_read,
      I5 => int_B_1_read,
      O => \rdata[12]_i_14_n_0\
    );
\rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01005555FFFFFFFF"
    )
        port map (
      I0 => \rdata[12]_i_7_n_0\,
      I1 => \rdata_reg[12]\,
      I2 => \rdata_reg[12]_0\,
      I3 => \rdata_reg[12]_1\,
      I4 => \rdata_reg[12]_2\,
      I5 => \rdata_reg[12]_3\,
      O => \q1_reg[12]_0\
    );
\rdata[12]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBAAAA"
    )
        port map (
      I0 => \rdata[12]_i_14_n_0\,
      I1 => \rdata[12]_i_3_0\,
      I2 => \rdata[12]_i_3_1\,
      I3 => \rdata[30]_i_5\,
      I4 => \rdata[30]_i_5_0\,
      O => \rdata[12]_i_7_n_0\
    );
\rdata[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFC0CFA0AF000"
    )
        port map (
      I0 => int_B_0_q1(13),
      I1 => \rdata[30]_i_12_0\(11),
      I2 => int_A_15_read,
      I3 => \rdata[30]_i_12_1\(11),
      I4 => int_B_0_read,
      I5 => int_B_1_read,
      O => \rdata[13]_i_14_n_0\
    );
\rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01005555FFFFFFFF"
    )
        port map (
      I0 => \rdata[13]_i_7_n_0\,
      I1 => \rdata_reg[13]\,
      I2 => \rdata_reg[13]_0\,
      I3 => \rdata_reg[13]_1\,
      I4 => \rdata_reg[12]_2\,
      I5 => \rdata_reg[12]_3\,
      O => \q1_reg[13]_0\
    );
\rdata[13]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \rdata[13]_i_14_n_0\,
      I1 => \rdata[13]_i_3_0\,
      I2 => \rdata[30]_i_5\,
      I3 => \rdata[13]_i_3_1\,
      I4 => \rdata[30]_i_5_0\,
      O => \rdata[13]_i_7_n_0\
    );
\rdata[17]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFC0CFA0AF000"
    )
        port map (
      I0 => int_B_0_q1(17),
      I1 => \rdata[30]_i_12_0\(12),
      I2 => int_A_15_read,
      I3 => \rdata[30]_i_12_1\(12),
      I4 => int_B_0_read,
      I5 => int_B_1_read,
      O => \q1_reg[17]_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD5D0000"
    )
        port map (
      I0 => \rdata[18]_i_2_n_0\,
      I1 => \rdata_reg[18]_2\,
      I2 => \rdata_reg[18]_3\,
      I3 => \rdata_reg[18]_4\,
      I4 => \rdata_reg[18]_5\,
      I5 => \rdata_reg[18]_6\,
      O => D(0)
    );
\rdata[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFC0CFA0AF000"
    )
        port map (
      I0 => int_B_0_q1(18),
      I1 => \rdata[30]_i_12_0\(13),
      I2 => int_A_15_read,
      I3 => \rdata[30]_i_12_1\(13),
      I4 => int_B_0_read,
      I5 => int_B_1_read,
      O => \rdata[18]_i_13_n_0\
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01005555FFFFFFFF"
    )
        port map (
      I0 => \rdata[18]_i_6_n_0\,
      I1 => \rdata_reg[18]\,
      I2 => \rdata_reg[18]_0\,
      I3 => \rdata_reg[18]_1\,
      I4 => \rdata_reg[12]_2\,
      I5 => \rdata_reg[12]_3\,
      O => \rdata[18]_i_2_n_0\
    );
\rdata[18]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBBAAAA"
    )
        port map (
      I0 => \rdata[18]_i_13_n_0\,
      I1 => \rdata[18]_i_2_0\,
      I2 => \rdata[18]_i_2_1\,
      I3 => \rdata[30]_i_5\,
      I4 => \rdata[30]_i_5_0\,
      O => \rdata[18]_i_6_n_0\
    );
\rdata[19]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088AAAA"
    )
        port map (
      I0 => \rdata[19]_i_14_n_0\,
      I1 => \rdata[19]_i_5\,
      I2 => \rdata[19]_i_5_0\,
      I3 => \rdata[30]_i_5\,
      I4 => \rdata[30]_i_5_0\,
      O => \q1_reg[19]_0\
    );
\rdata[19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F503F305F50FFF"
    )
        port map (
      I0 => int_B_0_q1(19),
      I1 => \rdata[30]_i_12_0\(14),
      I2 => int_A_15_read,
      I3 => \rdata[30]_i_12_1\(14),
      I4 => int_B_0_read,
      I5 => int_B_1_read,
      O => \rdata[19]_i_14_n_0\
    );
\rdata[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => int_B_0_q1(1),
      I1 => int_B_0_read,
      I2 => \rdata[30]_i_12_0\(1),
      I3 => int_B_1_read,
      I4 => \rdata[30]_i_12_1\(1),
      I5 => int_A_15_read,
      O => \q1_reg[1]_0\
    );
\rdata[20]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80AAAA"
    )
        port map (
      I0 => \rdata[20]_i_14_n_0\,
      I1 => \rdata[20]_i_5\,
      I2 => \rdata[30]_i_5\,
      I3 => \rdata[20]_i_5_0\,
      I4 => \rdata[30]_i_5_0\,
      O => \q1_reg[20]_0\
    );
\rdata[20]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F503F305F50FFF"
    )
        port map (
      I0 => int_B_0_q1(20),
      I1 => \rdata[30]_i_12_0\(15),
      I2 => int_A_15_read,
      I3 => \rdata[30]_i_12_1\(15),
      I4 => int_B_0_read,
      I5 => int_B_1_read,
      O => \rdata[20]_i_14_n_0\
    );
\rdata[21]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => int_B_0_q1(21),
      I1 => int_B_0_read,
      I2 => \rdata[30]_i_12_0\(16),
      I3 => int_B_1_read,
      I4 => \rdata[30]_i_12_1\(16),
      I5 => int_A_15_read,
      O => \q1_reg[21]_0\
    );
\rdata[22]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFC0CFA0AF000"
    )
        port map (
      I0 => int_B_0_q1(22),
      I1 => \rdata[30]_i_12_0\(17),
      I2 => int_A_15_read,
      I3 => \rdata[30]_i_12_1\(17),
      I4 => int_B_0_read,
      I5 => int_B_1_read,
      O => \rdata[22]_i_14_n_0\
    );
\rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01005555FFFFFFFF"
    )
        port map (
      I0 => \rdata[22]_i_7_n_0\,
      I1 => \rdata_reg[22]\,
      I2 => \rdata_reg[22]_0\,
      I3 => \rdata_reg[22]_1\,
      I4 => \rdata_reg[12]_2\,
      I5 => \rdata_reg[12]_3\,
      O => \q1_reg[22]_0\
    );
\rdata[22]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \rdata[22]_i_14_n_0\,
      I1 => \rdata[22]_i_3_0\,
      I2 => \rdata[30]_i_5\,
      I3 => \rdata[22]_i_3_1\,
      I4 => \rdata[30]_i_5_0\,
      O => \rdata[22]_i_7_n_0\
    );
\rdata[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B888B888"
    )
        port map (
      I0 => int_B_0_q1(23),
      I1 => int_B_0_read,
      I2 => \rdata[30]_i_12_0\(18),
      I3 => int_B_1_read,
      I4 => \rdata[30]_i_12_1\(18),
      I5 => int_A_15_read,
      O => \rdata[23]_i_14_n_0\
    );
\rdata[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01005555FFFFFFFF"
    )
        port map (
      I0 => \rdata[23]_i_7_n_0\,
      I1 => \rdata_reg[23]\,
      I2 => \rdata_reg[23]_0\,
      I3 => \rdata_reg[23]_1\,
      I4 => \rdata_reg[12]_2\,
      I5 => \rdata_reg[12]_3\,
      O => \q1_reg[23]_0\
    );
\rdata[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \rdata[23]_i_14_n_0\,
      I1 => \rdata[23]_i_3_0\,
      I2 => \rdata[30]_i_5\,
      I3 => \rdata[23]_i_3_1\,
      I4 => \rdata[30]_i_5_0\,
      O => \rdata[23]_i_7_n_0\
    );
\rdata[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFC0CFA0AF000"
    )
        port map (
      I0 => int_B_0_q1(24),
      I1 => \rdata[30]_i_12_0\(19),
      I2 => int_A_15_read,
      I3 => \rdata[30]_i_12_1\(19),
      I4 => int_B_0_read,
      I5 => int_B_1_read,
      O => \q1_reg[24]_0\
    );
\rdata[26]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFC0CFA0AF000"
    )
        port map (
      I0 => int_B_0_q1(26),
      I1 => \rdata[30]_i_12_0\(20),
      I2 => int_A_15_read,
      I3 => \rdata[30]_i_12_1\(20),
      I4 => int_B_0_read,
      I5 => int_B_1_read,
      O => \q1_reg[26]_0\
    );
\rdata[27]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B888B888"
    )
        port map (
      I0 => int_B_0_q1(27),
      I1 => int_B_0_read,
      I2 => \rdata[30]_i_12_0\(21),
      I3 => int_B_1_read,
      I4 => \rdata[30]_i_12_1\(21),
      I5 => int_A_15_read,
      O => \q1_reg[27]_0\
    );
\rdata[28]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFC0CFA0AF000"
    )
        port map (
      I0 => int_B_0_q1(28),
      I1 => \rdata[30]_i_12_0\(22),
      I2 => int_A_15_read,
      I3 => \rdata[30]_i_12_1\(22),
      I4 => int_B_0_read,
      I5 => int_B_1_read,
      O => \q1_reg[28]_0\
    );
\rdata[29]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFC0CFA0AF000"
    )
        port map (
      I0 => int_B_0_q1(29),
      I1 => \rdata[30]_i_12_0\(23),
      I2 => int_A_15_read,
      I3 => \rdata[30]_i_12_1\(23),
      I4 => int_B_0_read,
      I5 => int_B_1_read,
      O => \rdata[29]_i_14_n_0\
    );
\rdata[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01005555FFFFFFFF"
    )
        port map (
      I0 => \rdata[29]_i_7_n_0\,
      I1 => \rdata_reg[29]\,
      I2 => \rdata_reg[29]_0\,
      I3 => \rdata_reg[29]_1\,
      I4 => \rdata_reg[12]_2\,
      I5 => \rdata_reg[12]_3\,
      O => \q1_reg[29]_0\
    );
\rdata[29]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFAAAA"
    )
        port map (
      I0 => \rdata[29]_i_14_n_0\,
      I1 => \rdata[29]_i_3_0\,
      I2 => \rdata[30]_i_5\,
      I3 => \rdata[29]_i_3_1\,
      I4 => \rdata[30]_i_5_0\,
      O => \rdata[29]_i_7_n_0\
    );
\rdata[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => int_B_0_q1(2),
      I1 => int_B_0_read,
      I2 => \rdata[30]_i_12_0\(2),
      I3 => int_B_1_read,
      I4 => \rdata[30]_i_12_1\(2),
      I5 => int_A_15_read,
      O => \q1_reg[2]_0\
    );
\rdata[30]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80AAAA"
    )
        port map (
      I0 => \rdata[30]_i_14_n_0\,
      I1 => \rdata[30]_i_5_1\,
      I2 => \rdata[30]_i_5\,
      I3 => \rdata[30]_i_5_2\,
      I4 => \rdata[30]_i_5_0\,
      O => \q1_reg[30]_0\
    );
\rdata[30]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F503F305F50FFF"
    )
        port map (
      I0 => int_B_0_q1(30),
      I1 => \rdata[30]_i_12_0\(24),
      I2 => int_A_15_read,
      I3 => \rdata[30]_i_12_1\(24),
      I4 => int_B_0_read,
      I5 => int_B_1_read,
      O => \rdata[30]_i_14_n_0\
    );
\rdata[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => int_B_0_q1(3),
      I1 => int_B_0_read,
      I2 => \rdata[30]_i_12_0\(3),
      I3 => int_B_1_read,
      I4 => \rdata[30]_i_12_1\(3),
      I5 => int_A_15_read,
      O => \q1_reg[3]_0\
    );
\rdata[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFC0CFA0AF000"
    )
        port map (
      I0 => int_B_0_q1(5),
      I1 => \rdata[30]_i_12_0\(4),
      I2 => int_A_15_read,
      I3 => \rdata[30]_i_12_1\(4),
      I4 => int_B_0_read,
      I5 => int_B_1_read,
      O => \q1_reg[5]_0\
    );
\rdata[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFC0CFA0AF000"
    )
        port map (
      I0 => int_B_0_q1(6),
      I1 => \rdata[30]_i_12_0\(5),
      I2 => int_A_15_read,
      I3 => \rdata[30]_i_12_1\(5),
      I4 => int_B_0_read,
      I5 => int_B_1_read,
      O => \q1_reg[6]_0\
    );
\rdata[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => int_B_0_q1(7),
      I1 => int_B_0_read,
      I2 => \rdata[30]_i_12_0\(6),
      I3 => int_B_1_read,
      I4 => \rdata[30]_i_12_1\(6),
      I5 => int_A_15_read,
      O => \q1_reg[7]_0\
    );
\rdata[8]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088AAAA"
    )
        port map (
      I0 => \rdata[8]_i_14_n_0\,
      I1 => \rdata[8]_i_5\,
      I2 => \rdata[8]_i_5_0\,
      I3 => \rdata[30]_i_5\,
      I4 => \rdata[30]_i_5_0\,
      O => \q1_reg[8]_0\
    );
\rdata[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F503F305F50FFF"
    )
        port map (
      I0 => int_B_0_q1(8),
      I1 => \rdata[30]_i_12_0\(7),
      I2 => int_A_15_read,
      I3 => \rdata[30]_i_12_1\(7),
      I4 => int_B_0_read,
      I5 => int_B_1_read,
      O => \rdata[8]_i_14_n_0\
    );
\rdata[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => int_B_0_q1(9),
      I1 => int_B_0_read,
      I2 => \rdata[30]_i_12_0\(8),
      I3 => int_B_1_read,
      I4 => \rdata[30]_i_12_1\(8),
      I5 => int_A_15_read,
      O => \q1_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_31 is
  port (
    \s_axi_control_ARADDR[5]\ : out STD_LOGIC;
    \s_axi_control_ARADDR[4]\ : out STD_LOGIC;
    s_axi_control_ARADDR_2_sp_1 : out STD_LOGIC;
    s_axi_control_ARADDR_3_sp_1 : out STD_LOGIC;
    q00_16 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_C_ce1 : in STD_LOGIC;
    tmp_product : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_product_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_31 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_31;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_31 is
  signal int_B_1_ce1 : STD_LOGIC;
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_control_araddr[4]\ : STD_LOGIC;
  signal \^s_axi_control_araddr[5]\ : STD_LOGIC;
  signal s_axi_control_ARADDR_2_sn_1 : STD_LOGIC;
  signal s_axi_control_ARADDR_3_sn_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
  \s_axi_control_ARADDR[4]\ <= \^s_axi_control_araddr[4]\;
  \s_axi_control_ARADDR[5]\ <= \^s_axi_control_araddr[5]\;
  s_axi_control_ARADDR_2_sp_1 <= s_axi_control_ARADDR_2_sn_1;
  s_axi_control_ARADDR_3_sp_1 <= s_axi_control_ARADDR_3_sn_1;
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_16(0),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product_0,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => \q1_reg[0]_0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(0),
      O => s_axi_control_ARADDR_2_sn_1
    );
\mem_reg_0_15_0_0_i_3__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \q1_reg[0]_0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(1),
      O => s_axi_control_ARADDR_3_sn_1
    );
\mem_reg_0_15_0_0_i_4__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \q1_reg[0]_0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(2),
      O => \^s_axi_control_araddr[4]\
    );
\mem_reg_0_15_0_0_i_5__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => \q1_reg[0]_0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(3),
      O => \^s_axi_control_araddr[5]\
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_16(10),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_16(11),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_16(12),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_16(13),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_16(14),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_16(15),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_16(16),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product_0,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_16(17),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_16(18),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_16(19),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_16(1),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_16(20),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_16(21),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_16(22),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_16(23),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_16(24),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product_0,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_16(25),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_16(26),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_16(27),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_16(28),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product_0,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_16(29),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product_0,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_16(2),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_16(30),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product_0,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_16(31),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product_0,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_16(3),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_16(4),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_16(5),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_16(6),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_16(7),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_16(8),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product_0,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_16(9),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_B_1_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(10),
      Q => q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(11),
      Q => q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(12),
      Q => q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(13),
      Q => q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(14),
      Q => q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(15),
      Q => q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(16),
      Q => q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(17),
      Q => q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(18),
      Q => q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(19),
      Q => q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(20),
      Q => q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(21),
      Q => q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(22),
      Q => q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(23),
      Q => q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(24),
      Q => q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(25),
      Q => q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(26),
      Q => q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(27),
      Q => q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(28),
      Q => q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(29),
      Q => q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(30),
      Q => q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(31),
      Q => q1(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(8),
      Q => q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_1_ce1,
      D => q10(9),
      Q => q1(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_32 is
  port (
    \s_axi_control_ARADDR[5]\ : out STD_LOGIC;
    \s_axi_control_ARADDR[4]\ : out STD_LOGIC;
    s_axi_control_ARADDR_2_sp_1 : out STD_LOGIC;
    s_axi_control_ARADDR_3_sp_1 : out STD_LOGIC;
    q00_25 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_C_ce1 : in STD_LOGIC;
    tmp_product : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_32 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_32;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_32 is
  signal int_B_10_ce1 : STD_LOGIC;
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_control_araddr[4]\ : STD_LOGIC;
  signal \^s_axi_control_araddr[5]\ : STD_LOGIC;
  signal s_axi_control_ARADDR_2_sn_1 : STD_LOGIC;
  signal s_axi_control_ARADDR_3_sn_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
  \s_axi_control_ARADDR[4]\ <= \^s_axi_control_araddr[4]\;
  \s_axi_control_ARADDR[5]\ <= \^s_axi_control_araddr[5]\;
  s_axi_control_ARADDR_2_sp_1 <= s_axi_control_ARADDR_2_sn_1;
  s_axi_control_ARADDR_3_sp_1 <= s_axi_control_ARADDR_3_sn_1;
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_25(0),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(0),
      O => s_axi_control_ARADDR_2_sn_1
    );
\mem_reg_0_15_0_0_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(1),
      O => s_axi_control_ARADDR_3_sn_1
    );
\mem_reg_0_15_0_0_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(2),
      O => \^s_axi_control_araddr[4]\
    );
\mem_reg_0_15_0_0_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(3),
      O => \^s_axi_control_araddr[5]\
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_25(10),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_25(11),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_25(12),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_25(13),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_25(14),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_25(15),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_25(16),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_25(17),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_25(18),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_25(19),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_25(1),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_25(20),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_25(21),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_25(22),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_25(23),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_25(24),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_25(25),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_25(26),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_25(27),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_25(28),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_25(29),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_25(2),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_25(30),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_25(31),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_25(3),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_25(4),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_25(5),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_25(6),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_25(7),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_25(8),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_25(9),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_B_10_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(10),
      Q => q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(11),
      Q => q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(12),
      Q => q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(13),
      Q => q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(14),
      Q => q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(15),
      Q => q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(16),
      Q => q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(17),
      Q => q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(18),
      Q => q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(19),
      Q => q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(20),
      Q => q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(21),
      Q => q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(22),
      Q => q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(23),
      Q => q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(24),
      Q => q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(25),
      Q => q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(26),
      Q => q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(27),
      Q => q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(28),
      Q => q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(29),
      Q => q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(30),
      Q => q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(31),
      Q => q1(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(8),
      Q => q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_10_ce1,
      D => q10(9),
      Q => q1(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_33 is
  port (
    int_A_14_read_reg : out STD_LOGIC;
    \q1_reg[0]_0\ : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q1_reg[1]_0\ : out STD_LOGIC;
    \q1_reg[2]_0\ : out STD_LOGIC;
    \q1_reg[5]_0\ : out STD_LOGIC;
    \q1_reg[6]_0\ : out STD_LOGIC;
    \q1_reg[14]_0\ : out STD_LOGIC;
    \q1_reg[15]_0\ : out STD_LOGIC;
    \q1_reg[16]_0\ : out STD_LOGIC;
    \q1_reg[17]_0\ : out STD_LOGIC;
    \q1_reg[21]_0\ : out STD_LOGIC;
    \q1_reg[23]_0\ : out STD_LOGIC;
    \q1_reg[27]_0\ : out STD_LOGIC;
    \q1_reg[28]_0\ : out STD_LOGIC;
    \q1_reg[30]_0\ : out STD_LOGIC;
    \q1_reg[31]_0\ : out STD_LOGIC;
    \s_axi_control_ARADDR[5]\ : out STD_LOGIC;
    \s_axi_control_ARADDR[4]\ : out STD_LOGIC;
    s_axi_control_ARADDR_2_sp_1 : out STD_LOGIC;
    s_axi_control_ARADDR_3_sp_1 : out STD_LOGIC;
    q00_26 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[26]\ : in STD_LOGIC;
    \rdata_reg[26]_0\ : in STD_LOGIC;
    \rdata_reg[26]_1\ : in STD_LOGIC;
    \rdata_reg[26]_2\ : in STD_LOGIC;
    \rdata_reg[26]_3\ : in STD_LOGIC;
    \rdata[31]_i_11\ : in STD_LOGIC;
    int_B_11_read : in STD_LOGIC;
    int_B_12_read : in STD_LOGIC;
    \rdata[31]_i_11_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata[31]_i_11_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    \q1_reg[0]_2\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_C_ce1 : in STD_LOGIC;
    tmp_product : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_33 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_33;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_33 is
  signal int_B_11_ce1 : STD_LOGIC;
  signal int_B_11_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[26]_i_9_n_0\ : STD_LOGIC;
  signal \^s_axi_control_araddr[4]\ : STD_LOGIC;
  signal \^s_axi_control_araddr[5]\ : STD_LOGIC;
  signal s_axi_control_ARADDR_2_sn_1 : STD_LOGIC;
  signal s_axi_control_ARADDR_3_sn_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
  \s_axi_control_ARADDR[4]\ <= \^s_axi_control_araddr[4]\;
  \s_axi_control_ARADDR[5]\ <= \^s_axi_control_araddr[5]\;
  s_axi_control_ARADDR_2_sp_1 <= s_axi_control_ARADDR_2_sn_1;
  s_axi_control_ARADDR_3_sp_1 <= s_axi_control_ARADDR_3_sn_1;
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_26(0),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_2\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(0),
      O => s_axi_control_ARADDR_2_sn_1
    );
\mem_reg_0_15_0_0_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(1),
      O => s_axi_control_ARADDR_3_sn_1
    );
\mem_reg_0_15_0_0_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(2),
      O => \^s_axi_control_araddr[4]\
    );
\mem_reg_0_15_0_0_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(3),
      O => \^s_axi_control_araddr[5]\
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_26(10),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_26(11),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_26(12),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_26(13),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_26(14),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_26(15),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_26(16),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_2\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_26(17),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_26(18),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_26(19),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_26(1),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_26(20),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_26(21),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_26(22),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_26(23),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_26(24),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_2\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_26(25),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_26(26),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_26(27),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_26(28),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_26(29),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_26(2),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_26(30),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_26(31),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_26(3),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_26(4),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_26(5),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_26(6),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_26(7),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_26(8),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_2\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_26(9),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_1\,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      O => int_B_11_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(0),
      Q => int_B_11_q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(10),
      Q => q1(5),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(11),
      Q => q1(6),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(12),
      Q => q1(7),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(13),
      Q => q1(8),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(14),
      Q => int_B_11_q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(15),
      Q => int_B_11_q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(16),
      Q => int_B_11_q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(17),
      Q => int_B_11_q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(18),
      Q => q1(9),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(19),
      Q => q1(10),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(1),
      Q => int_B_11_q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(20),
      Q => q1(11),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(21),
      Q => int_B_11_q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(22),
      Q => q1(12),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(23),
      Q => int_B_11_q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(24),
      Q => q1(13),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(25),
      Q => q1(14),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(26),
      Q => int_B_11_q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(27),
      Q => int_B_11_q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(28),
      Q => int_B_11_q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(29),
      Q => q1(15),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(2),
      Q => int_B_11_q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(30),
      Q => int_B_11_q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(31),
      Q => int_B_11_q1(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(3),
      Q => q1(0),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(4),
      Q => q1(1),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(5),
      Q => int_B_11_q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(6),
      Q => int_B_11_q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(7),
      Q => q1(2),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(8),
      Q => q1(3),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_11_ce1,
      D => q10(9),
      Q => q1(4),
      R => '0'
    );
\rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11\,
      I1 => int_B_11_q1(0),
      I2 => int_B_11_read,
      I3 => int_B_12_read,
      I4 => \rdata[31]_i_11_0\(0),
      I5 => \rdata[31]_i_11_1\(0),
      O => \q1_reg[0]_0\
    );
\rdata[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11\,
      I1 => int_B_11_q1(14),
      I2 => int_B_11_read,
      I3 => int_B_12_read,
      I4 => \rdata[31]_i_11_0\(5),
      I5 => \rdata[31]_i_11_1\(5),
      O => \q1_reg[14]_0\
    );
\rdata[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11\,
      I1 => int_B_11_q1(15),
      I2 => int_B_11_read,
      I3 => int_B_12_read,
      I4 => \rdata[31]_i_11_0\(6),
      I5 => \rdata[31]_i_11_1\(6),
      O => \q1_reg[15]_0\
    );
\rdata[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11\,
      I1 => int_B_11_q1(16),
      I2 => int_B_11_read,
      I3 => int_B_12_read,
      I4 => \rdata[31]_i_11_0\(7),
      I5 => \rdata[31]_i_11_1\(7),
      O => \q1_reg[16]_0\
    );
\rdata[17]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11\,
      I1 => int_B_11_q1(17),
      I2 => int_B_11_read,
      I3 => int_B_12_read,
      I4 => \rdata[31]_i_11_0\(8),
      I5 => \rdata[31]_i_11_1\(8),
      O => \q1_reg[17]_0\
    );
\rdata[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11\,
      I1 => int_B_11_q1(1),
      I2 => int_B_11_read,
      I3 => int_B_12_read,
      I4 => \rdata[31]_i_11_0\(1),
      I5 => \rdata[31]_i_11_1\(1),
      O => \q1_reg[1]_0\
    );
\rdata[21]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11\,
      I1 => int_B_11_q1(21),
      I2 => int_B_11_read,
      I3 => int_B_12_read,
      I4 => \rdata[31]_i_11_0\(9),
      I5 => \rdata[31]_i_11_1\(9),
      O => \q1_reg[21]_0\
    );
\rdata[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11\,
      I1 => int_B_11_q1(23),
      I2 => int_B_11_read,
      I3 => int_B_12_read,
      I4 => \rdata[31]_i_11_0\(10),
      I5 => \rdata[31]_i_11_1\(10),
      O => \q1_reg[23]_0\
    );
\rdata[26]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808888AAAAAAAA"
    )
        port map (
      I0 => \rdata_reg[26]\,
      I1 => \rdata_reg[26]_0\,
      I2 => \rdata[26]_i_9_n_0\,
      I3 => \rdata_reg[26]_1\,
      I4 => \rdata_reg[26]_2\,
      I5 => \rdata_reg[26]_3\,
      O => int_A_14_read_reg
    );
\rdata[26]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11\,
      I1 => int_B_11_q1(26),
      I2 => int_B_11_read,
      I3 => int_B_12_read,
      I4 => \rdata[31]_i_11_0\(11),
      I5 => \rdata[31]_i_11_1\(11),
      O => \rdata[26]_i_9_n_0\
    );
\rdata[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11\,
      I1 => int_B_11_q1(27),
      I2 => int_B_11_read,
      I3 => int_B_12_read,
      I4 => \rdata[31]_i_11_0\(12),
      I5 => \rdata[31]_i_11_1\(12),
      O => \q1_reg[27]_0\
    );
\rdata[28]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11\,
      I1 => int_B_11_q1(28),
      I2 => int_B_11_read,
      I3 => int_B_12_read,
      I4 => \rdata[31]_i_11_0\(13),
      I5 => \rdata[31]_i_11_1\(13),
      O => \q1_reg[28]_0\
    );
\rdata[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11\,
      I1 => int_B_11_q1(2),
      I2 => int_B_11_read,
      I3 => int_B_12_read,
      I4 => \rdata[31]_i_11_0\(2),
      I5 => \rdata[31]_i_11_1\(2),
      O => \q1_reg[2]_0\
    );
\rdata[30]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11\,
      I1 => int_B_11_q1(30),
      I2 => int_B_11_read,
      I3 => int_B_12_read,
      I4 => \rdata[31]_i_11_0\(14),
      I5 => \rdata[31]_i_11_1\(14),
      O => \q1_reg[30]_0\
    );
\rdata[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11\,
      I1 => int_B_11_q1(31),
      I2 => int_B_11_read,
      I3 => int_B_12_read,
      I4 => \rdata[31]_i_11_0\(15),
      I5 => \rdata[31]_i_11_1\(15),
      O => \q1_reg[31]_0\
    );
\rdata[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11\,
      I1 => int_B_11_q1(5),
      I2 => int_B_11_read,
      I3 => int_B_12_read,
      I4 => \rdata[31]_i_11_0\(3),
      I5 => \rdata[31]_i_11_1\(3),
      O => \q1_reg[5]_0\
    );
\rdata[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11\,
      I1 => int_B_11_q1(6),
      I2 => int_B_11_read,
      I3 => int_B_12_read,
      I4 => \rdata[31]_i_11_0\(4),
      I5 => \rdata[31]_i_11_1\(4),
      O => \q1_reg[6]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_34 is
  port (
    \s_axi_control_ARADDR[5]\ : out STD_LOGIC;
    \s_axi_control_ARADDR[4]\ : out STD_LOGIC;
    s_axi_control_ARADDR_2_sp_1 : out STD_LOGIC;
    s_axi_control_ARADDR_3_sp_1 : out STD_LOGIC;
    q00_27 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_C_ce1 : in STD_LOGIC;
    tmp_product : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_34 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_34;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_34 is
  signal int_B_12_ce1 : STD_LOGIC;
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_control_araddr[4]\ : STD_LOGIC;
  signal \^s_axi_control_araddr[5]\ : STD_LOGIC;
  signal s_axi_control_ARADDR_2_sn_1 : STD_LOGIC;
  signal s_axi_control_ARADDR_3_sn_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
  \s_axi_control_ARADDR[4]\ <= \^s_axi_control_araddr[4]\;
  \s_axi_control_ARADDR[5]\ <= \^s_axi_control_araddr[5]\;
  s_axi_control_ARADDR_2_sp_1 <= s_axi_control_ARADDR_2_sn_1;
  s_axi_control_ARADDR_3_sp_1 <= s_axi_control_ARADDR_3_sn_1;
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_27(0),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(0),
      O => s_axi_control_ARADDR_2_sn_1
    );
\mem_reg_0_15_0_0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(1),
      O => s_axi_control_ARADDR_3_sn_1
    );
\mem_reg_0_15_0_0_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(2),
      O => \^s_axi_control_araddr[4]\
    );
\mem_reg_0_15_0_0_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(3),
      O => \^s_axi_control_araddr[5]\
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_27(10),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_27(11),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_27(12),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_27(13),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_27(14),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_27(15),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_27(16),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_27(17),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_27(18),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_27(19),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_27(1),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_27(20),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_27(21),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_27(22),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_27(23),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_27(24),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_27(25),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_27(26),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_27(27),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_27(28),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_27(29),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_27(2),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_27(30),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_27(31),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_27(3),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_27(4),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_27(5),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_27(6),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_27(7),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_27(8),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_27(9),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_B_12_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(10),
      Q => q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(11),
      Q => q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(12),
      Q => q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(13),
      Q => q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(14),
      Q => q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(15),
      Q => q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(16),
      Q => q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(17),
      Q => q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(18),
      Q => q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(19),
      Q => q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(20),
      Q => q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(21),
      Q => q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(22),
      Q => q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(23),
      Q => q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(24),
      Q => q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(25),
      Q => q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(26),
      Q => q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(27),
      Q => q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(28),
      Q => q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(29),
      Q => q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(30),
      Q => q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(31),
      Q => q1(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(8),
      Q => q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_12_ce1,
      D => q10(9),
      Q => q1(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_35 is
  port (
    int_B_7_read_reg : out STD_LOGIC;
    int_B_7_read_reg_0 : out STD_LOGIC;
    int_B_12_read_reg : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    int_B_12_read_reg_0 : out STD_LOGIC;
    int_B_12_read_reg_1 : out STD_LOGIC;
    int_B_12_read_reg_2 : out STD_LOGIC;
    int_B_12_read_reg_3 : out STD_LOGIC;
    int_B_12_read_reg_4 : out STD_LOGIC;
    int_B_12_read_reg_5 : out STD_LOGIC;
    int_B_12_read_reg_6 : out STD_LOGIC;
    int_B_12_read_reg_7 : out STD_LOGIC;
    int_B_12_read_reg_8 : out STD_LOGIC;
    int_B_12_read_reg_9 : out STD_LOGIC;
    int_B_12_read_reg_10 : out STD_LOGIC;
    int_B_12_read_reg_11 : out STD_LOGIC;
    int_B_12_read_reg_12 : out STD_LOGIC;
    \s_axi_control_ARADDR[5]\ : out STD_LOGIC;
    \s_axi_control_ARADDR[4]\ : out STD_LOGIC;
    s_axi_control_ARADDR_2_sp_1 : out STD_LOGIC;
    s_axi_control_ARADDR_3_sp_1 : out STD_LOGIC;
    q00_28 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[4]\ : in STD_LOGIC;
    \rdata_reg[4]_0\ : in STD_LOGIC;
    \rdata_reg[4]_1\ : in STD_LOGIC;
    \rdata_reg[4]_2\ : in STD_LOGIC;
    \rdata_reg[4]_3\ : in STD_LOGIC;
    \rdata_reg[24]\ : in STD_LOGIC;
    \rdata_reg[24]_0\ : in STD_LOGIC;
    \rdata_reg[24]_1\ : in STD_LOGIC;
    \rdata_reg[24]_2\ : in STD_LOGIC;
    \rdata[29]_i_3\ : in STD_LOGIC;
    int_B_12_read : in STD_LOGIC;
    int_B_11_read : in STD_LOGIC;
    \rdata[29]_i_3_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata[29]_i_3_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_C_ce1 : in STD_LOGIC;
    tmp_product : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_35 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_35;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_35 is
  signal int_B_13_ce1 : STD_LOGIC;
  signal int_B_13_q1 : STD_LOGIC_VECTOR ( 29 downto 3 );
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[24]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \^s_axi_control_araddr[4]\ : STD_LOGIC;
  signal \^s_axi_control_araddr[5]\ : STD_LOGIC;
  signal s_axi_control_ARADDR_2_sn_1 : STD_LOGIC;
  signal s_axi_control_ARADDR_3_sn_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
  \s_axi_control_ARADDR[4]\ <= \^s_axi_control_araddr[4]\;
  \s_axi_control_ARADDR[5]\ <= \^s_axi_control_araddr[5]\;
  s_axi_control_ARADDR_2_sp_1 <= s_axi_control_ARADDR_2_sn_1;
  s_axi_control_ARADDR_3_sp_1 <= s_axi_control_ARADDR_3_sn_1;
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_28(0),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(0),
      O => s_axi_control_ARADDR_2_sn_1
    );
\mem_reg_0_15_0_0_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(1),
      O => s_axi_control_ARADDR_3_sn_1
    );
\mem_reg_0_15_0_0_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(2),
      O => \^s_axi_control_araddr[4]\
    );
\mem_reg_0_15_0_0_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(3),
      O => \^s_axi_control_araddr[5]\
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_28(10),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_28(11),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_28(12),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_28(13),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_28(14),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_28(15),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_28(16),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_28(17),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_28(18),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_28(19),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_28(1),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_28(20),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_28(21),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_28(22),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_28(23),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_28(24),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_28(25),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_28(26),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_28(27),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_28(28),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_28(29),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_28(2),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_28(30),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_28(31),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_28(3),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_28(4),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_28(5),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_28(6),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_28(7),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_28(8),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_28(9),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_B_13_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(10),
      Q => int_B_13_q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(11),
      Q => int_B_13_q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(12),
      Q => int_B_13_q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(13),
      Q => int_B_13_q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(14),
      Q => q1(5),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(15),
      Q => q1(6),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(16),
      Q => q1(7),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(17),
      Q => q1(8),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(18),
      Q => int_B_13_q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(19),
      Q => int_B_13_q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(20),
      Q => int_B_13_q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(21),
      Q => q1(9),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(22),
      Q => int_B_13_q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(23),
      Q => q1(10),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(24),
      Q => int_B_13_q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(25),
      Q => int_B_13_q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(26),
      Q => q1(11),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(27),
      Q => q1(12),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(28),
      Q => q1(13),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(29),
      Q => int_B_13_q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(30),
      Q => q1(14),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(31),
      Q => q1(15),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(3),
      Q => int_B_13_q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(4),
      Q => int_B_13_q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(5),
      Q => q1(3),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(6),
      Q => q1(4),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(7),
      Q => int_B_13_q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(8),
      Q => int_B_13_q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_13_ce1,
      D => q10(9),
      Q => int_B_13_q1(9),
      R => '0'
    );
\rdata[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557F5F75D5FFDFF"
    )
        port map (
      I0 => \rdata[29]_i_3\,
      I1 => int_B_12_read,
      I2 => int_B_11_read,
      I3 => int_B_13_q1(10),
      I4 => \rdata[29]_i_3_0\(5),
      I5 => \rdata[29]_i_3_1\(5),
      O => int_B_12_read_reg_3
    );
\rdata[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557F5F75D5FFDFF"
    )
        port map (
      I0 => \rdata[29]_i_3\,
      I1 => int_B_12_read,
      I2 => int_B_11_read,
      I3 => int_B_13_q1(11),
      I4 => \rdata[29]_i_3_0\(6),
      I5 => \rdata[29]_i_3_1\(6),
      O => int_B_12_read_reg_4
    );
\rdata[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557F5F75D5FFDFF"
    )
        port map (
      I0 => \rdata[29]_i_3\,
      I1 => int_B_12_read,
      I2 => int_B_11_read,
      I3 => int_B_13_q1(12),
      I4 => \rdata[29]_i_3_0\(7),
      I5 => \rdata[29]_i_3_1\(7),
      O => int_B_12_read_reg_5
    );
\rdata[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557F5F75D5FFDFF"
    )
        port map (
      I0 => \rdata[29]_i_3\,
      I1 => int_B_12_read,
      I2 => int_B_11_read,
      I3 => int_B_13_q1(13),
      I4 => \rdata[29]_i_3_0\(8),
      I5 => \rdata[29]_i_3_1\(8),
      O => int_B_12_read_reg_6
    );
\rdata[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557F5F75D5FFDFF"
    )
        port map (
      I0 => \rdata[29]_i_3\,
      I1 => int_B_12_read,
      I2 => int_B_11_read,
      I3 => int_B_13_q1(18),
      I4 => \rdata[29]_i_3_0\(9),
      I5 => \rdata[29]_i_3_1\(9),
      O => int_B_12_read_reg_7
    );
\rdata[19]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557F5F75D5FFDFF"
    )
        port map (
      I0 => \rdata[29]_i_3\,
      I1 => int_B_12_read,
      I2 => int_B_11_read,
      I3 => int_B_13_q1(19),
      I4 => \rdata[29]_i_3_0\(10),
      I5 => \rdata[29]_i_3_1\(10),
      O => int_B_12_read_reg_8
    );
\rdata[20]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557F5F75D5FFDFF"
    )
        port map (
      I0 => \rdata[29]_i_3\,
      I1 => int_B_12_read,
      I2 => int_B_11_read,
      I3 => int_B_13_q1(20),
      I4 => \rdata[29]_i_3_0\(11),
      I5 => \rdata[29]_i_3_1\(11),
      O => int_B_12_read_reg_9
    );
\rdata[22]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557F5F75D5FFDFF"
    )
        port map (
      I0 => \rdata[29]_i_3\,
      I1 => int_B_12_read,
      I2 => int_B_11_read,
      I3 => int_B_13_q1(22),
      I4 => \rdata[29]_i_3_0\(12),
      I5 => \rdata[29]_i_3_1\(12),
      O => int_B_12_read_reg_10
    );
\rdata[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000555D"
    )
        port map (
      I0 => \rdata_reg[4]\,
      I1 => \rdata[24]_i_6_n_0\,
      I2 => \rdata_reg[24]\,
      I3 => \rdata_reg[24]_0\,
      I4 => \rdata_reg[24]_1\,
      I5 => \rdata_reg[24]_2\,
      O => int_B_7_read_reg_0
    );
\rdata[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557F5F75D5FFDFF"
    )
        port map (
      I0 => \rdata[29]_i_3\,
      I1 => int_B_12_read,
      I2 => int_B_11_read,
      I3 => int_B_13_q1(24),
      I4 => \rdata[29]_i_3_0\(13),
      I5 => \rdata[29]_i_3_1\(13),
      O => \rdata[24]_i_6_n_0\
    );
\rdata[25]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557F5F75D5FFDFF"
    )
        port map (
      I0 => \rdata[29]_i_3\,
      I1 => int_B_12_read,
      I2 => int_B_11_read,
      I3 => int_B_13_q1(25),
      I4 => \rdata[29]_i_3_0\(14),
      I5 => \rdata[29]_i_3_1\(14),
      O => int_B_12_read_reg_11
    );
\rdata[29]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557F5F75D5FFDFF"
    )
        port map (
      I0 => \rdata[29]_i_3\,
      I1 => int_B_12_read,
      I2 => int_B_11_read,
      I3 => int_B_13_q1(29),
      I4 => \rdata[29]_i_3_0\(15),
      I5 => \rdata[29]_i_3_1\(15),
      O => int_B_12_read_reg_12
    );
\rdata[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557F5F75D5FFDFF"
    )
        port map (
      I0 => \rdata[29]_i_3\,
      I1 => int_B_12_read,
      I2 => int_B_11_read,
      I3 => int_B_13_q1(3),
      I4 => \rdata[29]_i_3_0\(0),
      I5 => \rdata[29]_i_3_1\(0),
      O => int_B_12_read_reg
    );
\rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000555D"
    )
        port map (
      I0 => \rdata_reg[4]\,
      I1 => \rdata[4]_i_6_n_0\,
      I2 => \rdata_reg[4]_0\,
      I3 => \rdata_reg[4]_1\,
      I4 => \rdata_reg[4]_2\,
      I5 => \rdata_reg[4]_3\,
      O => int_B_7_read_reg
    );
\rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557F5F75D5FFDFF"
    )
        port map (
      I0 => \rdata[29]_i_3\,
      I1 => int_B_12_read,
      I2 => int_B_11_read,
      I3 => int_B_13_q1(4),
      I4 => \rdata[29]_i_3_0\(1),
      I5 => \rdata[29]_i_3_1\(1),
      O => \rdata[4]_i_6_n_0\
    );
\rdata[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557F5F75D5FFDFF"
    )
        port map (
      I0 => \rdata[29]_i_3\,
      I1 => int_B_12_read,
      I2 => int_B_11_read,
      I3 => int_B_13_q1(7),
      I4 => \rdata[29]_i_3_0\(2),
      I5 => \rdata[29]_i_3_1\(2),
      O => int_B_12_read_reg_0
    );
\rdata[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557F5F75D5FFDFF"
    )
        port map (
      I0 => \rdata[29]_i_3\,
      I1 => int_B_12_read,
      I2 => int_B_11_read,
      I3 => int_B_13_q1(8),
      I4 => \rdata[29]_i_3_0\(3),
      I5 => \rdata[29]_i_3_1\(3),
      O => int_B_12_read_reg_1
    );
\rdata[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557F5F75D5FFDFF"
    )
        port map (
      I0 => \rdata[29]_i_3\,
      I1 => int_B_12_read,
      I2 => int_B_11_read,
      I3 => int_B_13_q1(9),
      I4 => \rdata[29]_i_3_0\(4),
      I5 => \rdata[29]_i_3_1\(4),
      O => int_B_12_read_reg_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_36 is
  port (
    int_A_14_read_reg : out STD_LOGIC;
    int_A_14_read_reg_0 : out STD_LOGIC;
    int_B_7_read_reg : out STD_LOGIC;
    \q1_reg[1]_0\ : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q1_reg[2]_0\ : out STD_LOGIC;
    \q1_reg[3]_0\ : out STD_LOGIC;
    \q1_reg[4]_0\ : out STD_LOGIC;
    \q1_reg[5]_0\ : out STD_LOGIC;
    \q1_reg[7]_0\ : out STD_LOGIC;
    \q1_reg[8]_0\ : out STD_LOGIC;
    \q1_reg[9]_0\ : out STD_LOGIC;
    \q1_reg[10]_0\ : out STD_LOGIC;
    \q1_reg[11]_0\ : out STD_LOGIC;
    \q1_reg[12]_0\ : out STD_LOGIC;
    \q1_reg[13]_0\ : out STD_LOGIC;
    \q1_reg[15]_0\ : out STD_LOGIC;
    \q1_reg[16]_0\ : out STD_LOGIC;
    \q1_reg[17]_0\ : out STD_LOGIC;
    \q1_reg[18]_0\ : out STD_LOGIC;
    \q1_reg[19]_0\ : out STD_LOGIC;
    \q1_reg[20]_0\ : out STD_LOGIC;
    \q1_reg[21]_0\ : out STD_LOGIC;
    \q1_reg[22]_0\ : out STD_LOGIC;
    \q1_reg[23]_0\ : out STD_LOGIC;
    \q1_reg[24]_0\ : out STD_LOGIC;
    \q1_reg[25]_0\ : out STD_LOGIC;
    \q1_reg[26]_0\ : out STD_LOGIC;
    \q1_reg[29]_0\ : out STD_LOGIC;
    \s_axi_control_ARADDR[5]\ : out STD_LOGIC;
    \s_axi_control_ARADDR[4]\ : out STD_LOGIC;
    s_axi_control_ARADDR_2_sp_1 : out STD_LOGIC;
    s_axi_control_ARADDR_3_sp_1 : out STD_LOGIC;
    q00_29 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[28]\ : in STD_LOGIC;
    \rdata_reg[28]_0\ : in STD_LOGIC;
    \rdata_reg[28]_1\ : in STD_LOGIC;
    \rdata_reg[28]_2\ : in STD_LOGIC;
    \rdata_reg[28]_3\ : in STD_LOGIC;
    \rdata_reg[31]\ : in STD_LOGIC;
    \rdata_reg[31]_0\ : in STD_LOGIC;
    \rdata_reg[31]_1\ : in STD_LOGIC;
    \rdata_reg[27]\ : in STD_LOGIC;
    \rdata_reg[27]_0\ : in STD_LOGIC;
    \rdata_reg[27]_1\ : in STD_LOGIC;
    \rdata_reg[27]_2\ : in STD_LOGIC;
    \rdata[31]_i_11_0\ : in STD_LOGIC;
    int_B_14_read : in STD_LOGIC;
    int_B_15_read : in STD_LOGIC;
    \rdata[31]_i_11_1\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \rdata[31]_i_11_2\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    select_ln38_fu_781_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_C_ce1 : in STD_LOGIC;
    tmp_product : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_36 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_36;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_36 is
  signal int_B_14_ce1 : STD_LOGIC;
  signal int_B_14_q1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[27]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_18_n_0\ : STD_LOGIC;
  signal \^s_axi_control_araddr[4]\ : STD_LOGIC;
  signal \^s_axi_control_araddr[5]\ : STD_LOGIC;
  signal s_axi_control_ARADDR_2_sn_1 : STD_LOGIC;
  signal s_axi_control_ARADDR_3_sn_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
  \s_axi_control_ARADDR[4]\ <= \^s_axi_control_araddr[4]\;
  \s_axi_control_ARADDR[5]\ <= \^s_axi_control_araddr[5]\;
  s_axi_control_ARADDR_2_sp_1 <= s_axi_control_ARADDR_2_sn_1;
  s_axi_control_ARADDR_3_sp_1 <= s_axi_control_ARADDR_3_sn_1;
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_29(0),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(0),
      O => s_axi_control_ARADDR_2_sn_1
    );
\mem_reg_0_15_0_0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(1),
      O => s_axi_control_ARADDR_3_sn_1
    );
\mem_reg_0_15_0_0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(2),
      O => \^s_axi_control_araddr[4]\
    );
\mem_reg_0_15_0_0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(3),
      O => \^s_axi_control_araddr[5]\
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_29(10),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_29(11),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_29(12),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_29(13),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_29(14),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_29(15),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_29(16),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_29(17),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_29(18),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_29(19),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_29(1),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_29(20),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_29(21),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_29(22),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_29(23),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_29(24),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_29(25),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_29(26),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_29(27),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_29(28),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_29(29),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_29(2),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_29(30),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_29(31),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_29(3),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_29(4),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_29(5),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_29(6),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_29(7),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_29(8),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_29(9),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_B_14_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(10),
      Q => int_B_14_q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(11),
      Q => int_B_14_q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(12),
      Q => int_B_14_q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(13),
      Q => int_B_14_q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(14),
      Q => q1(2),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(15),
      Q => int_B_14_q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(16),
      Q => int_B_14_q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(17),
      Q => int_B_14_q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(18),
      Q => int_B_14_q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(19),
      Q => int_B_14_q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(1),
      Q => int_B_14_q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(20),
      Q => int_B_14_q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(21),
      Q => int_B_14_q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(22),
      Q => int_B_14_q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(23),
      Q => int_B_14_q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(24),
      Q => int_B_14_q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(25),
      Q => int_B_14_q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(26),
      Q => int_B_14_q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(27),
      Q => int_B_14_q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(28),
      Q => int_B_14_q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(29),
      Q => int_B_14_q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(2),
      Q => int_B_14_q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(30),
      Q => q1(3),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(31),
      Q => int_B_14_q1(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(3),
      Q => int_B_14_q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(4),
      Q => int_B_14_q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(5),
      Q => int_B_14_q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(6),
      Q => q1(1),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(7),
      Q => int_B_14_q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(8),
      Q => int_B_14_q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_14_ce1,
      D => q10(9),
      Q => int_B_14_q1(9),
      R => '0'
    );
\rdata[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8080808A80"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(10),
      I2 => int_B_14_read,
      I3 => \rdata[31]_i_11_2\(8),
      I4 => int_B_15_read,
      I5 => \rdata[31]_i_11_1\(8),
      O => \q1_reg[10]_0\
    );
\rdata[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8080808A80"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(11),
      I2 => int_B_14_read,
      I3 => \rdata[31]_i_11_2\(9),
      I4 => int_B_15_read,
      I5 => \rdata[31]_i_11_1\(9),
      O => \q1_reg[11]_0\
    );
\rdata[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(12),
      I2 => int_B_14_read,
      I3 => int_B_15_read,
      I4 => \rdata[31]_i_11_1\(10),
      I5 => \rdata[31]_i_11_2\(10),
      O => \q1_reg[12]_0\
    );
\rdata[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(13),
      I2 => int_B_14_read,
      I3 => int_B_15_read,
      I4 => \rdata[31]_i_11_1\(11),
      I5 => \rdata[31]_i_11_2\(11),
      O => \q1_reg[13]_0\
    );
\rdata[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(15),
      I2 => int_B_14_read,
      I3 => int_B_15_read,
      I4 => \rdata[31]_i_11_1\(12),
      I5 => \rdata[31]_i_11_2\(12),
      O => \q1_reg[15]_0\
    );
\rdata[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44744777FFFFFFFF"
    )
        port map (
      I0 => int_B_14_q1(16),
      I1 => int_B_14_read,
      I2 => int_B_15_read,
      I3 => \rdata[31]_i_11_1\(13),
      I4 => \rdata[31]_i_11_2\(13),
      I5 => \rdata[31]_i_11_0\,
      O => \q1_reg[16]_0\
    );
\rdata[17]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(17),
      I2 => int_B_14_read,
      I3 => int_B_15_read,
      I4 => \rdata[31]_i_11_1\(14),
      I5 => \rdata[31]_i_11_2\(14),
      O => \q1_reg[17]_0\
    );
\rdata[18]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8080808A80"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(18),
      I2 => int_B_14_read,
      I3 => \rdata[31]_i_11_2\(15),
      I4 => int_B_15_read,
      I5 => \rdata[31]_i_11_1\(15),
      O => \q1_reg[18]_0\
    );
\rdata[19]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(19),
      I2 => int_B_14_read,
      I3 => int_B_15_read,
      I4 => \rdata[31]_i_11_1\(16),
      I5 => \rdata[31]_i_11_2\(16),
      O => \q1_reg[19]_0\
    );
\rdata[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(1),
      I2 => int_B_14_read,
      I3 => int_B_15_read,
      I4 => \rdata[31]_i_11_1\(0),
      I5 => \rdata[31]_i_11_2\(0),
      O => \q1_reg[1]_0\
    );
\rdata[20]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(20),
      I2 => int_B_14_read,
      I3 => int_B_15_read,
      I4 => \rdata[31]_i_11_1\(17),
      I5 => \rdata[31]_i_11_2\(17),
      O => \q1_reg[20]_0\
    );
\rdata[21]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44744777FFFFFFFF"
    )
        port map (
      I0 => int_B_14_q1(21),
      I1 => int_B_14_read,
      I2 => int_B_15_read,
      I3 => \rdata[31]_i_11_1\(18),
      I4 => \rdata[31]_i_11_2\(18),
      I5 => \rdata[31]_i_11_0\,
      O => \q1_reg[21]_0\
    );
\rdata[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(22),
      I2 => int_B_14_read,
      I3 => int_B_15_read,
      I4 => \rdata[31]_i_11_1\(19),
      I5 => \rdata[31]_i_11_2\(19),
      O => \q1_reg[22]_0\
    );
\rdata[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(23),
      I2 => int_B_14_read,
      I3 => int_B_15_read,
      I4 => \rdata[31]_i_11_1\(20),
      I5 => \rdata[31]_i_11_2\(20),
      O => \q1_reg[23]_0\
    );
\rdata[24]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8080808A80"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(24),
      I2 => int_B_14_read,
      I3 => \rdata[31]_i_11_2\(21),
      I4 => int_B_15_read,
      I5 => \rdata[31]_i_11_1\(21),
      O => \q1_reg[24]_0\
    );
\rdata[25]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8080808A80"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(25),
      I2 => int_B_14_read,
      I3 => \rdata[31]_i_11_2\(22),
      I4 => int_B_15_read,
      I5 => \rdata[31]_i_11_1\(22),
      O => \q1_reg[25]_0\
    );
\rdata[26]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(26),
      I2 => int_B_14_read,
      I3 => int_B_15_read,
      I4 => \rdata[31]_i_11_1\(23),
      I5 => \rdata[31]_i_11_2\(23),
      O => \q1_reg[26]_0\
    );
\rdata[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000555D"
    )
        port map (
      I0 => \rdata_reg[28]_0\,
      I1 => \rdata[27]_i_6_n_0\,
      I2 => \rdata_reg[27]\,
      I3 => \rdata_reg[27]_0\,
      I4 => \rdata_reg[27]_1\,
      I5 => \rdata_reg[27]_2\,
      O => int_B_7_read_reg
    );
\rdata[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44744777FFFFFFFF"
    )
        port map (
      I0 => int_B_14_q1(27),
      I1 => int_B_14_read,
      I2 => int_B_15_read,
      I3 => \rdata[31]_i_11_1\(24),
      I4 => \rdata[31]_i_11_2\(24),
      I5 => \rdata[31]_i_11_0\,
      O => \rdata[27]_i_6_n_0\
    );
\rdata[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808888AAAAAAAA"
    )
        port map (
      I0 => \rdata_reg[28]\,
      I1 => \rdata_reg[28]_0\,
      I2 => \rdata[28]_i_9_n_0\,
      I3 => \rdata_reg[28]_1\,
      I4 => \rdata_reg[28]_2\,
      I5 => \rdata_reg[28]_3\,
      O => int_A_14_read_reg
    );
\rdata[28]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8080808A80"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(28),
      I2 => int_B_14_read,
      I3 => \rdata[31]_i_11_2\(25),
      I4 => int_B_15_read,
      I5 => \rdata[31]_i_11_1\(25),
      O => \rdata[28]_i_9_n_0\
    );
\rdata[29]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8080808A80"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(29),
      I2 => int_B_14_read,
      I3 => \rdata[31]_i_11_2\(26),
      I4 => int_B_15_read,
      I5 => \rdata[31]_i_11_1\(26),
      O => \q1_reg[29]_0\
    );
\rdata[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8080808A80"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(2),
      I2 => int_B_14_read,
      I3 => \rdata[31]_i_11_2\(1),
      I4 => int_B_15_read,
      I5 => \rdata[31]_i_11_1\(1),
      O => \q1_reg[2]_0\
    );
\rdata[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808888AAAAAAAA"
    )
        port map (
      I0 => \rdata_reg[28]\,
      I1 => \rdata_reg[28]_0\,
      I2 => \rdata[31]_i_18_n_0\,
      I3 => \rdata_reg[31]\,
      I4 => \rdata_reg[31]_0\,
      I5 => \rdata_reg[31]_1\,
      O => int_A_14_read_reg_0
    );
\rdata[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8080808A80"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(31),
      I2 => int_B_14_read,
      I3 => \rdata[31]_i_11_2\(27),
      I4 => int_B_15_read,
      I5 => \rdata[31]_i_11_1\(27),
      O => \rdata[31]_i_18_n_0\
    );
\rdata[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(3),
      I2 => int_B_14_read,
      I3 => int_B_15_read,
      I4 => \rdata[31]_i_11_1\(2),
      I5 => \rdata[31]_i_11_2\(2),
      O => \q1_reg[3]_0\
    );
\rdata[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8080808A80"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(4),
      I2 => int_B_14_read,
      I3 => \rdata[31]_i_11_2\(3),
      I4 => int_B_15_read,
      I5 => \rdata[31]_i_11_1\(3),
      O => \q1_reg[4]_0\
    );
\rdata[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(5),
      I2 => int_B_14_read,
      I3 => int_B_15_read,
      I4 => \rdata[31]_i_11_1\(4),
      I5 => \rdata[31]_i_11_2\(4),
      O => \q1_reg[5]_0\
    );
\rdata[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A808A8A808080"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(7),
      I2 => int_B_14_read,
      I3 => int_B_15_read,
      I4 => \rdata[31]_i_11_1\(5),
      I5 => \rdata[31]_i_11_2\(5),
      O => \q1_reg[7]_0\
    );
\rdata[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8080808A80"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(8),
      I2 => int_B_14_read,
      I3 => \rdata[31]_i_11_2\(6),
      I4 => int_B_15_read,
      I5 => \rdata[31]_i_11_1\(6),
      O => \q1_reg[8]_0\
    );
\rdata[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8080808A80"
    )
        port map (
      I0 => \rdata[31]_i_11_0\,
      I1 => int_B_14_q1(9),
      I2 => int_B_14_read,
      I3 => \rdata[31]_i_11_2\(7),
      I4 => int_B_15_read,
      I5 => \rdata[31]_i_11_1\(7),
      O => \q1_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_37 is
  port (
    int_B_15_read_reg : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    int_A_0_address1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    int_C_ce1 : out STD_LOGIC;
    q00_30 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata[30]_i_5\ : in STD_LOGIC;
    int_B_15_read : in STD_LOGIC;
    int_B_14_read : in STD_LOGIC;
    \rdata[30]_i_5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rdata[30]_i_5_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0\ : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    select_ln38_fu_781_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tmp_product : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_37 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_37;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_37 is
  signal \^int_a_0_address1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal int_B_15_ce1 : STD_LOGIC;
  signal int_B_15_q1 : STD_LOGIC_VECTOR ( 30 to 30 );
  signal \^int_c_ce1\ : STD_LOGIC;
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
  int_A_0_address1(3 downto 0) <= \^int_a_0_address1\(3 downto 0);
  int_C_ce1 <= \^int_c_ce1\;
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_30(0),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_0\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
mem_reg_0_15_0_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(0),
      O => \^int_a_0_address1\(0)
    );
mem_reg_0_15_0_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(1),
      O => \^int_a_0_address1\(1)
    );
mem_reg_0_15_0_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(2),
      O => \^int_a_0_address1\(2)
    );
mem_reg_0_15_0_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(3),
      O => \^int_a_0_address1\(3)
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_30(10),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_30(11),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_30(12),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_30(13),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_30(14),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_30(15),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_30(16),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_0\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_30(17),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_30(18),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_30(19),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_30(1),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_30(20),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_30(21),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_30(22),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_30(23),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_30(24),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^int_c_ce1\,
      I1 => tmp_product,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_0\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_30(25),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^int_c_ce1\,
      I1 => tmp_product,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_30(26),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^int_c_ce1\,
      I1 => tmp_product,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_30(27),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^int_c_ce1\,
      I1 => tmp_product,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_30(28),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^int_c_ce1\,
      I1 => tmp_product,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_30(29),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^int_c_ce1\,
      I1 => tmp_product,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_30(2),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_30(30),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^int_c_ce1\,
      I1 => tmp_product,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_30(31),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^int_c_ce1\,
      I1 => tmp_product,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_30(3),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_30(4),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_30(5),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_30(6),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_30(7),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_30(8),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_0\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_a_0_address1\(0),
      A1 => \^int_a_0_address1\(1),
      A2 => \^int_a_0_address1\(2),
      A3 => \^int_a_0_address1\(3),
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_30(9),
      DPRA0 => select_ln38_fu_781_p3(0),
      DPRA1 => select_ln38_fu_781_p3(1),
      DPRA2 => select_ln38_fu_781_p3(2),
      DPRA3 => select_ln38_fu_781_p3(3),
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg,
      I1 => s_axi_control_ARVALID,
      O => \^int_c_ce1\
    );
\q1[31]_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => mem_reg,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WVALID,
      O => int_B_15_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(10),
      Q => q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(11),
      Q => q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(12),
      Q => q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(13),
      Q => q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(14),
      Q => q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(15),
      Q => q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(16),
      Q => q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(17),
      Q => q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(18),
      Q => q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(19),
      Q => q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(20),
      Q => q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(21),
      Q => q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(22),
      Q => q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(23),
      Q => q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(24),
      Q => q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(25),
      Q => q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(26),
      Q => q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(27),
      Q => q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(28),
      Q => q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(29),
      Q => q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(30),
      Q => int_B_15_q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(31),
      Q => q1(30),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(8),
      Q => q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_15_ce1,
      D => q10(9),
      Q => q1(9),
      R => '0'
    );
\rdata[30]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555DF5FD575FF7FF"
    )
        port map (
      I0 => \rdata[30]_i_5\,
      I1 => int_B_15_read,
      I2 => int_B_14_read,
      I3 => int_B_15_q1(30),
      I4 => \rdata[30]_i_5_0\(0),
      I5 => \rdata[30]_i_5_1\(0),
      O => int_B_15_read_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_38 is
  port (
    \s_axi_control_ARADDR[5]\ : out STD_LOGIC;
    \s_axi_control_ARADDR[4]\ : out STD_LOGIC;
    s_axi_control_ARADDR_2_sp_1 : out STD_LOGIC;
    s_axi_control_ARADDR_3_sp_1 : out STD_LOGIC;
    q00_17 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_C_ce1 : in STD_LOGIC;
    tmp_product : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_38 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_38;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_38 is
  signal int_B_2_ce1 : STD_LOGIC;
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_control_araddr[4]\ : STD_LOGIC;
  signal \^s_axi_control_araddr[5]\ : STD_LOGIC;
  signal s_axi_control_ARADDR_2_sn_1 : STD_LOGIC;
  signal s_axi_control_ARADDR_3_sn_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
  \s_axi_control_ARADDR[4]\ <= \^s_axi_control_araddr[4]\;
  \s_axi_control_ARADDR[5]\ <= \^s_axi_control_araddr[5]\;
  s_axi_control_ARADDR_2_sp_1 <= s_axi_control_ARADDR_2_sn_1;
  s_axi_control_ARADDR_3_sp_1 <= s_axi_control_ARADDR_3_sn_1;
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_17(0),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(0),
      O => s_axi_control_ARADDR_2_sn_1
    );
\mem_reg_0_15_0_0_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(1),
      O => s_axi_control_ARADDR_3_sn_1
    );
\mem_reg_0_15_0_0_i_4__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(2),
      O => \^s_axi_control_araddr[4]\
    );
\mem_reg_0_15_0_0_i_5__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(3),
      O => \^s_axi_control_araddr[5]\
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_17(10),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_17(11),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_17(12),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_17(13),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_17(14),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_17(15),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_17(16),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_17(17),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_17(18),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_17(19),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_17(1),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_17(20),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_17(21),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_17(22),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_17(23),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_17(24),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_17(25),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_17(26),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_17(27),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_17(28),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_17(29),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_17(2),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_17(30),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_17(31),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_17(3),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_17(4),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_17(5),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_17(6),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_17(7),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_17(8),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_17(9),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_B_2_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(10),
      Q => q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(11),
      Q => q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(12),
      Q => q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(13),
      Q => q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(14),
      Q => q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(15),
      Q => q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(16),
      Q => q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(17),
      Q => q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(18),
      Q => q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(19),
      Q => q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(20),
      Q => q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(21),
      Q => q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(22),
      Q => q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(23),
      Q => q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(24),
      Q => q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(25),
      Q => q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(26),
      Q => q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(27),
      Q => q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(28),
      Q => q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(29),
      Q => q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(30),
      Q => q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(31),
      Q => q1(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(8),
      Q => q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_2_ce1,
      D => q10(9),
      Q => q1(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_39 is
  port (
    \s_axi_control_ARADDR[5]\ : out STD_LOGIC;
    \s_axi_control_ARADDR[4]\ : out STD_LOGIC;
    s_axi_control_ARADDR_2_sp_1 : out STD_LOGIC;
    s_axi_control_ARADDR_3_sp_1 : out STD_LOGIC;
    q00_18 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_C_ce1 : in STD_LOGIC;
    tmp_product : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_39 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_39;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_39 is
  signal int_B_3_ce1 : STD_LOGIC;
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_control_araddr[4]\ : STD_LOGIC;
  signal \^s_axi_control_araddr[5]\ : STD_LOGIC;
  signal s_axi_control_ARADDR_2_sn_1 : STD_LOGIC;
  signal s_axi_control_ARADDR_3_sn_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
  \s_axi_control_ARADDR[4]\ <= \^s_axi_control_araddr[4]\;
  \s_axi_control_ARADDR[5]\ <= \^s_axi_control_araddr[5]\;
  s_axi_control_ARADDR_2_sp_1 <= s_axi_control_ARADDR_2_sn_1;
  s_axi_control_ARADDR_3_sp_1 <= s_axi_control_ARADDR_3_sn_1;
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_18(0),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(0),
      O => s_axi_control_ARADDR_2_sn_1
    );
\mem_reg_0_15_0_0_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(1),
      O => s_axi_control_ARADDR_3_sn_1
    );
\mem_reg_0_15_0_0_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(2),
      O => \^s_axi_control_araddr[4]\
    );
\mem_reg_0_15_0_0_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(3),
      O => \^s_axi_control_araddr[5]\
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_18(10),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_18(11),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_18(12),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_18(13),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_18(14),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_18(15),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_18(16),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_18(17),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_18(18),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_18(19),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_18(1),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_18(20),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_18(21),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_18(22),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_18(23),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_18(24),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_18(25),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_18(26),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_18(27),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_18(28),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_18(29),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_18(2),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_18(30),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_18(31),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_18(3),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_18(4),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_18(5),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_18(6),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_18(7),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_18(8),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_18(9),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_B_3_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(10),
      Q => q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(11),
      Q => q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(12),
      Q => q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(13),
      Q => q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(14),
      Q => q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(15),
      Q => q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(16),
      Q => q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(17),
      Q => q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(18),
      Q => q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(19),
      Q => q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(20),
      Q => q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(21),
      Q => q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(22),
      Q => q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(23),
      Q => q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(24),
      Q => q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(25),
      Q => q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(26),
      Q => q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(27),
      Q => q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(28),
      Q => q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(29),
      Q => q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(30),
      Q => q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(31),
      Q => q1(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(8),
      Q => q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_3_ce1,
      D => q10(9),
      Q => q1(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_40 is
  port (
    int_B_4_read_reg : out STD_LOGIC;
    int_B_4_read_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    int_B_4_read_reg_1 : out STD_LOGIC;
    int_B_4_read_reg_2 : out STD_LOGIC;
    int_B_4_read_reg_3 : out STD_LOGIC;
    int_B_0_read_reg : out STD_LOGIC;
    int_B_0_read_reg_0 : out STD_LOGIC;
    int_B_0_read_reg_1 : out STD_LOGIC;
    int_B_0_read_reg_2 : out STD_LOGIC;
    int_B_4_read_reg_4 : out STD_LOGIC;
    int_B_4_read_reg_5 : out STD_LOGIC;
    int_B_4_read_reg_6 : out STD_LOGIC;
    int_B_4_read_reg_7 : out STD_LOGIC;
    int_B_4_read_reg_8 : out STD_LOGIC;
    int_B_4_read_reg_9 : out STD_LOGIC;
    int_B_4_read_reg_10 : out STD_LOGIC;
    int_B_4_read_reg_11 : out STD_LOGIC;
    \q1_reg[13]_0\ : out STD_LOGIC;
    int_B_4_read_reg_12 : out STD_LOGIC;
    int_B_4_read_reg_13 : out STD_LOGIC;
    int_B_4_read_reg_14 : out STD_LOGIC;
    int_B_4_read_reg_15 : out STD_LOGIC;
    \q1_reg[20]_0\ : out STD_LOGIC;
    \q1_reg[22]_0\ : out STD_LOGIC;
    \q1_reg[23]_0\ : out STD_LOGIC;
    int_B_4_read_reg_16 : out STD_LOGIC;
    int_B_4_read_reg_17 : out STD_LOGIC;
    \q1_reg[29]_0\ : out STD_LOGIC;
    \q1_reg[30]_0\ : out STD_LOGIC;
    int_B_4_read_reg_18 : out STD_LOGIC;
    \s_axi_control_ARADDR[5]\ : out STD_LOGIC;
    \s_axi_control_ARADDR[4]\ : out STD_LOGIC;
    s_axi_control_ARADDR_2_sp_1 : out STD_LOGIC;
    s_axi_control_ARADDR_3_sp_1 : out STD_LOGIC;
    q00_19 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[17]\ : in STD_LOGIC;
    \rdata_reg[17]_0\ : in STD_LOGIC;
    \rdata_reg[17]_1\ : in STD_LOGIC;
    \rdata_reg[1]\ : in STD_LOGIC;
    \rdata_reg[9]\ : in STD_LOGIC;
    \rdata_reg[1]_0\ : in STD_LOGIC;
    \rdata_reg[1]_1\ : in STD_LOGIC;
    \rdata_reg[1]_2\ : in STD_LOGIC;
    \rdata_reg[1]_3\ : in STD_LOGIC;
    \rdata_reg[2]\ : in STD_LOGIC;
    \rdata_reg[2]_0\ : in STD_LOGIC;
    \rdata_reg[2]_1\ : in STD_LOGIC;
    \rdata_reg[2]_2\ : in STD_LOGIC;
    \rdata_reg[9]_0\ : in STD_LOGIC;
    \rdata_reg[9]_1\ : in STD_LOGIC;
    \rdata_reg[9]_2\ : in STD_LOGIC;
    \rdata_reg[9]_3\ : in STD_LOGIC;
    \rdata_reg[9]_4\ : in STD_LOGIC;
    \rdata_reg[9]_5\ : in STD_LOGIC;
    \rdata_reg[9]_6\ : in STD_LOGIC;
    \rdata_reg[9]_7\ : in STD_LOGIC;
    \rdata_reg[17]_2\ : in STD_LOGIC;
    \rdata_reg[17]_3\ : in STD_LOGIC;
    \rdata_reg[17]_4\ : in STD_LOGIC;
    \rdata_reg[17]_5\ : in STD_LOGIC;
    \rdata_reg[3]\ : in STD_LOGIC;
    \rdata_reg[3]_0\ : in STD_LOGIC;
    \rdata_reg[3]_1\ : in STD_LOGIC;
    \rdata_reg[3]_2\ : in STD_LOGIC;
    \rdata_reg[7]\ : in STD_LOGIC;
    \rdata_reg[7]_0\ : in STD_LOGIC;
    \rdata_reg[7]_1\ : in STD_LOGIC;
    \rdata_reg[7]_2\ : in STD_LOGIC;
    \rdata_reg[21]\ : in STD_LOGIC;
    \rdata_reg[21]_0\ : in STD_LOGIC;
    \rdata_reg[21]_1\ : in STD_LOGIC;
    \rdata_reg[21]_2\ : in STD_LOGIC;
    \rdata[27]_i_3\ : in STD_LOGIC;
    \rdata[28]_i_5\ : in STD_LOGIC;
    \rdata[17]_i_2_0\ : in STD_LOGIC;
    \rdata[28]_i_5_0\ : in STD_LOGIC;
    \rdata[26]_i_5\ : in STD_LOGIC;
    \rdata[26]_i_5_0\ : in STD_LOGIC;
    \rdata[11]_i_5\ : in STD_LOGIC;
    \rdata[11]_i_5_0\ : in STD_LOGIC;
    \rdata[6]_i_5\ : in STD_LOGIC;
    \rdata[6]_i_5_0\ : in STD_LOGIC;
    \rdata[1]_i_5_0\ : in STD_LOGIC;
    int_B_4_read : in STD_LOGIC;
    int_B_3_read : in STD_LOGIC;
    int_B_2_read : in STD_LOGIC;
    \rdata[2]_i_5_0\ : in STD_LOGIC;
    \rdata[3]_i_4_0\ : in STD_LOGIC;
    \rdata[4]_i_3\ : in STD_LOGIC;
    \rdata[7]_i_5_0\ : in STD_LOGIC;
    \rdata[9]_i_2_0\ : in STD_LOGIC;
    \rdata[15]_i_3\ : in STD_LOGIC;
    \rdata[17]_i_2_1\ : in STD_LOGIC;
    \rdata[17]_i_2_2\ : in STD_LOGIC;
    \rdata[21]_i_3_0\ : in STD_LOGIC;
    \rdata[27]_i_3_0\ : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata[31]_i_21\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_C_ce1 : in STD_LOGIC;
    tmp_product : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_40 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_40;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_40 is
  signal int_B_4_ce1 : STD_LOGIC;
  signal int_B_4_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[11]_i_14_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_15_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_13_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_16_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_15_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_14_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_15_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_14_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_15_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_14_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_15_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_14_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_15_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_8_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_15_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_6_n_0\ : STD_LOGIC;
  signal \^s_axi_control_araddr[4]\ : STD_LOGIC;
  signal \^s_axi_control_araddr[5]\ : STD_LOGIC;
  signal s_axi_control_ARADDR_2_sn_1 : STD_LOGIC;
  signal s_axi_control_ARADDR_3_sn_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
  \s_axi_control_ARADDR[4]\ <= \^s_axi_control_araddr[4]\;
  \s_axi_control_ARADDR[5]\ <= \^s_axi_control_araddr[5]\;
  s_axi_control_ARADDR_2_sp_1 <= s_axi_control_ARADDR_2_sn_1;
  s_axi_control_ARADDR_3_sp_1 <= s_axi_control_ARADDR_3_sn_1;
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_19(0),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(0),
      O => s_axi_control_ARADDR_2_sn_1
    );
\mem_reg_0_15_0_0_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(1),
      O => s_axi_control_ARADDR_3_sn_1
    );
\mem_reg_0_15_0_0_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(2),
      O => \^s_axi_control_araddr[4]\
    );
\mem_reg_0_15_0_0_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(3),
      O => \^s_axi_control_araddr[5]\
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_19(10),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_19(11),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_19(12),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_19(13),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_19(14),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_19(15),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_19(16),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_19(17),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_19(18),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_19(19),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_19(1),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_19(20),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_19(21),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_19(22),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_19(23),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_19(24),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_19(25),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_19(26),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_19(27),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_19(28),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_19(29),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_19(2),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_19(30),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_19(31),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_19(3),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_19(4),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_19(5),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_19(6),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_19(7),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_19(8),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_19(9),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_B_4_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(0),
      Q => int_B_4_q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(10),
      Q => int_B_4_q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(11),
      Q => int_B_4_q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(12),
      Q => int_B_4_q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(13),
      Q => int_B_4_q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(14),
      Q => int_B_4_q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(15),
      Q => int_B_4_q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(16),
      Q => int_B_4_q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(17),
      Q => int_B_4_q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(18),
      Q => int_B_4_q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(19),
      Q => int_B_4_q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(1),
      Q => int_B_4_q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(20),
      Q => int_B_4_q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(21),
      Q => int_B_4_q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(22),
      Q => int_B_4_q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(23),
      Q => int_B_4_q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(24),
      Q => int_B_4_q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(25),
      Q => int_B_4_q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(26),
      Q => int_B_4_q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(27),
      Q => int_B_4_q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(28),
      Q => int_B_4_q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(29),
      Q => int_B_4_q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(2),
      Q => int_B_4_q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(30),
      Q => int_B_4_q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(31),
      Q => int_B_4_q1(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(3),
      Q => int_B_4_q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(4),
      Q => int_B_4_q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(5),
      Q => int_B_4_q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(6),
      Q => int_B_4_q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(7),
      Q => int_B_4_q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(8),
      Q => int_B_4_q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_4_ce1,
      D => q10(9),
      Q => int_B_4_q1(9),
      R => '0'
    );
\rdata[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(0),
      I2 => q1(0),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(0),
      O => int_B_4_read_reg_7
    );
\rdata[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(10),
      I2 => q1(10),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(10),
      O => int_B_4_read_reg_10
    );
\rdata[11]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D5DD"
    )
        port map (
      I0 => \rdata[27]_i_3\,
      I1 => \rdata[11]_i_14_n_0\,
      I2 => \rdata[11]_i_5\,
      I3 => \rdata[17]_i_2_0\,
      I4 => \rdata[11]_i_5_0\,
      O => int_B_0_read_reg_1
    );
\rdata[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(11),
      I2 => q1(11),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(11),
      O => \rdata[11]_i_14_n_0\
    );
\rdata[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(12),
      I2 => q1(12),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(12),
      O => int_B_4_read_reg_11
    );
\rdata[13]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_B_4_q1(13),
      I1 => q1(13),
      I2 => int_B_3_read,
      I3 => int_B_2_read,
      I4 => \rdata[31]_i_21\(13),
      O => \q1_reg[13]_0\
    );
\rdata[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(14),
      I2 => q1(14),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(14),
      O => int_B_4_read_reg_12
    );
\rdata[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(15),
      I2 => q1(15),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(15),
      O => \rdata[15]_i_15_n_0\
    );
\rdata[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888A"
    )
        port map (
      I0 => \rdata[27]_i_3\,
      I1 => \rdata[15]_i_15_n_0\,
      I2 => int_B_4_read,
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[15]_i_3\,
      O => int_B_4_read_reg_5
    );
\rdata[16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(16),
      I2 => q1(16),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(16),
      O => int_B_4_read_reg_13
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF570000"
    )
        port map (
      I0 => \rdata[17]_i_2_n_0\,
      I1 => \rdata_reg[17]_2\,
      I2 => \rdata_reg[17]_3\,
      I3 => \rdata_reg[17]_4\,
      I4 => \rdata_reg[9]_2\,
      I5 => \rdata_reg[17]_5\,
      O => D(1)
    );
\rdata[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(17),
      I2 => q1(17),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(17),
      O => \rdata[17]_i_13_n_0\
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01005555FFFFFFFF"
    )
        port map (
      I0 => \rdata[17]_i_6_n_0\,
      I1 => \rdata_reg[17]\,
      I2 => \rdata_reg[17]_0\,
      I3 => \rdata_reg[17]_1\,
      I4 => \rdata_reg[1]\,
      I5 => \rdata_reg[9]\,
      O => \rdata[17]_i_2_n_0\
    );
\rdata[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7500"
    )
        port map (
      I0 => \rdata[17]_i_13_n_0\,
      I1 => \rdata[17]_i_2_1\,
      I2 => \rdata[17]_i_2_0\,
      I3 => \rdata[27]_i_3\,
      I4 => \rdata[17]_i_2_2\,
      O => \rdata[17]_i_6_n_0\
    );
\rdata[18]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(18),
      I2 => q1(18),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(18),
      O => int_B_4_read_reg_14
    );
\rdata[19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(19),
      I2 => q1(19),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(19),
      O => int_B_4_read_reg_15
    );
\rdata[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(1),
      I2 => q1(1),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(1),
      O => \rdata[1]_i_16_n_0\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004044444444"
    )
        port map (
      I0 => \rdata[1]_i_9_n_0\,
      I1 => \rdata_reg[1]_0\,
      I2 => \rdata_reg[1]_1\,
      I3 => \rdata_reg[1]_2\,
      I4 => \rdata_reg[1]_3\,
      I5 => \rdata_reg[1]\,
      O => int_B_4_read_reg
    );
\rdata[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888A"
    )
        port map (
      I0 => \rdata[27]_i_3\,
      I1 => \rdata[1]_i_16_n_0\,
      I2 => \rdata[1]_i_5_0\,
      I3 => int_B_4_read,
      I4 => int_B_3_read,
      I5 => int_B_2_read,
      O => \rdata[1]_i_9_n_0\
    );
\rdata[20]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_B_4_q1(20),
      I1 => q1(20),
      I2 => int_B_3_read,
      I3 => int_B_2_read,
      I4 => \rdata[31]_i_21\(20),
      O => \q1_reg[20]_0\
    );
\rdata[21]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(21),
      I2 => q1(21),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(21),
      O => \rdata[21]_i_15_n_0\
    );
\rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004044444444"
    )
        port map (
      I0 => \rdata[21]_i_7_n_0\,
      I1 => \rdata_reg[21]\,
      I2 => \rdata_reg[21]_0\,
      I3 => \rdata_reg[21]_1\,
      I4 => \rdata_reg[21]_2\,
      I5 => \rdata_reg[1]\,
      O => int_B_4_read_reg_3
    );
\rdata[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888A"
    )
        port map (
      I0 => \rdata[27]_i_3\,
      I1 => \rdata[21]_i_15_n_0\,
      I2 => \rdata[21]_i_3_0\,
      I3 => int_B_4_read,
      I4 => int_B_3_read,
      I5 => int_B_2_read,
      O => \rdata[21]_i_7_n_0\
    );
\rdata[22]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_B_4_q1(22),
      I1 => q1(22),
      I2 => int_B_3_read,
      I3 => int_B_2_read,
      I4 => \rdata[31]_i_21\(22),
      O => \q1_reg[22]_0\
    );
\rdata[23]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_B_4_q1(23),
      I1 => q1(23),
      I2 => int_B_3_read,
      I3 => int_B_2_read,
      I4 => \rdata[31]_i_21\(23),
      O => \q1_reg[23]_0\
    );
\rdata[24]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(24),
      I2 => q1(24),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(24),
      O => int_B_4_read_reg_16
    );
\rdata[25]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(25),
      I2 => q1(25),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(25),
      O => int_B_4_read_reg_17
    );
\rdata[26]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D5DD"
    )
        port map (
      I0 => \rdata[27]_i_3\,
      I1 => \rdata[26]_i_14_n_0\,
      I2 => \rdata[26]_i_5\,
      I3 => \rdata[17]_i_2_0\,
      I4 => \rdata[26]_i_5_0\,
      O => int_B_0_read_reg_0
    );
\rdata[26]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(26),
      I2 => q1(26),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(26),
      O => \rdata[26]_i_14_n_0\
    );
\rdata[27]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_B_4_q1(27),
      I1 => q1(27),
      I2 => int_B_3_read,
      I3 => int_B_2_read,
      I4 => \rdata[31]_i_21\(27),
      O => \rdata[27]_i_15_n_0\
    );
\rdata[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222202222222A"
    )
        port map (
      I0 => \rdata[27]_i_3\,
      I1 => \rdata[27]_i_15_n_0\,
      I2 => int_B_4_read,
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[27]_i_3_0\,
      O => int_B_4_read_reg_6
    );
\rdata[28]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D5DD"
    )
        port map (
      I0 => \rdata[27]_i_3\,
      I1 => \rdata[28]_i_14_n_0\,
      I2 => \rdata[28]_i_5\,
      I3 => \rdata[17]_i_2_0\,
      I4 => \rdata[28]_i_5_0\,
      O => int_B_0_read_reg
    );
\rdata[28]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(28),
      I2 => q1(28),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(28),
      O => \rdata[28]_i_14_n_0\
    );
\rdata[29]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_B_4_q1(29),
      I1 => q1(29),
      I2 => int_B_3_read,
      I3 => int_B_2_read,
      I4 => \rdata[31]_i_21\(29),
      O => \q1_reg[29]_0\
    );
\rdata[2]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_B_4_q1(2),
      I1 => q1(2),
      I2 => int_B_3_read,
      I3 => int_B_2_read,
      I4 => \rdata[31]_i_21\(2),
      O => \rdata[2]_i_15_n_0\
    );
\rdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004044444444"
    )
        port map (
      I0 => \rdata[2]_i_8_n_0\,
      I1 => \rdata_reg[2]\,
      I2 => \rdata_reg[2]_0\,
      I3 => \rdata_reg[2]_1\,
      I4 => \rdata_reg[2]_2\,
      I5 => \rdata_reg[1]\,
      O => int_B_4_read_reg_0
    );
\rdata[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222202222222A"
    )
        port map (
      I0 => \rdata[27]_i_3\,
      I1 => \rdata[2]_i_15_n_0\,
      I2 => int_B_4_read,
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[2]_i_5_0\,
      O => \rdata[2]_i_8_n_0\
    );
\rdata[30]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_B_4_q1(30),
      I1 => q1(30),
      I2 => int_B_3_read,
      I3 => int_B_2_read,
      I4 => \rdata[31]_i_21\(30),
      O => \q1_reg[30]_0\
    );
\rdata[31]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(31),
      I2 => q1(31),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(31),
      O => int_B_4_read_reg_18
    );
\rdata[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0035FF35"
    )
        port map (
      I0 => int_B_4_q1(3),
      I1 => q1(3),
      I2 => int_B_3_read,
      I3 => int_B_2_read,
      I4 => \rdata[31]_i_21\(3),
      O => \rdata[3]_i_14_n_0\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004044444444"
    )
        port map (
      I0 => \rdata[3]_i_7_n_0\,
      I1 => \rdata_reg[3]\,
      I2 => \rdata_reg[3]_0\,
      I3 => \rdata_reg[3]_1\,
      I4 => \rdata_reg[3]_2\,
      I5 => \rdata_reg[1]\,
      O => int_B_4_read_reg_1
    );
\rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222202222222A"
    )
        port map (
      I0 => \rdata[27]_i_3\,
      I1 => \rdata[3]_i_14_n_0\,
      I2 => int_B_4_read,
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[3]_i_4_0\,
      O => \rdata[3]_i_7_n_0\
    );
\rdata[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(4),
      I2 => q1(4),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(4),
      O => \rdata[4]_i_15_n_0\
    );
\rdata[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888A"
    )
        port map (
      I0 => \rdata[27]_i_3\,
      I1 => \rdata[4]_i_15_n_0\,
      I2 => int_B_4_read,
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[4]_i_3\,
      O => int_B_4_read_reg_4
    );
\rdata[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(5),
      I2 => q1(5),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(5),
      O => int_B_4_read_reg_8
    );
\rdata[6]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D5DD"
    )
        port map (
      I0 => \rdata[27]_i_3\,
      I1 => \rdata[6]_i_14_n_0\,
      I2 => \rdata[6]_i_5\,
      I3 => \rdata[17]_i_2_0\,
      I4 => \rdata[6]_i_5_0\,
      O => int_B_0_read_reg_2
    );
\rdata[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(6),
      I2 => q1(6),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(6),
      O => \rdata[6]_i_14_n_0\
    );
\rdata[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(7),
      I2 => q1(7),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(7),
      O => \rdata[7]_i_15_n_0\
    );
\rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004044444444"
    )
        port map (
      I0 => \rdata[7]_i_8_n_0\,
      I1 => \rdata_reg[7]\,
      I2 => \rdata_reg[7]_0\,
      I3 => \rdata_reg[7]_1\,
      I4 => \rdata_reg[7]_2\,
      I5 => \rdata_reg[1]\,
      O => int_B_4_read_reg_2
    );
\rdata[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888A"
    )
        port map (
      I0 => \rdata[27]_i_3\,
      I1 => \rdata[7]_i_15_n_0\,
      I2 => \rdata[7]_i_5_0\,
      I3 => int_B_4_read,
      I4 => int_B_3_read,
      I5 => int_B_2_read,
      O => \rdata[7]_i_8_n_0\
    );
\rdata[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(8),
      I2 => q1(8),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(8),
      O => int_B_4_read_reg_9
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4FFFFFFF40000"
    )
        port map (
      I0 => \rdata[9]_i_2_n_0\,
      I1 => \rdata_reg[9]\,
      I2 => \rdata_reg[9]_0\,
      I3 => \rdata_reg[9]_1\,
      I4 => \rdata_reg[9]_2\,
      I5 => \rdata_reg[9]_3\,
      O => D(0)
    );
\rdata[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0880000F088"
    )
        port map (
      I0 => int_B_4_read,
      I1 => int_B_4_q1(9),
      I2 => q1(9),
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      I5 => \rdata[31]_i_21\(9),
      O => \rdata[9]_i_15_n_0\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004044444444"
    )
        port map (
      I0 => \rdata[9]_i_6_n_0\,
      I1 => \rdata_reg[9]_4\,
      I2 => \rdata_reg[9]_5\,
      I3 => \rdata_reg[9]_6\,
      I4 => \rdata_reg[9]_7\,
      I5 => \rdata_reg[1]\,
      O => \rdata[9]_i_2_n_0\
    );
\rdata[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888A"
    )
        port map (
      I0 => \rdata[27]_i_3\,
      I1 => \rdata[9]_i_15_n_0\,
      I2 => \rdata[9]_i_2_0\,
      I3 => int_B_4_read,
      I4 => int_B_3_read,
      I5 => int_B_2_read,
      O => \rdata[9]_i_6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_41 is
  port (
    \s_axi_control_ARADDR[5]\ : out STD_LOGIC;
    \s_axi_control_ARADDR[4]\ : out STD_LOGIC;
    s_axi_control_ARADDR_2_sp_1 : out STD_LOGIC;
    s_axi_control_ARADDR_3_sp_1 : out STD_LOGIC;
    q00_20 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_C_ce1 : in STD_LOGIC;
    tmp_product : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_41 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_41;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_41 is
  signal int_B_5_ce1 : STD_LOGIC;
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_control_araddr[4]\ : STD_LOGIC;
  signal \^s_axi_control_araddr[5]\ : STD_LOGIC;
  signal s_axi_control_ARADDR_2_sn_1 : STD_LOGIC;
  signal s_axi_control_ARADDR_3_sn_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
  \s_axi_control_ARADDR[4]\ <= \^s_axi_control_araddr[4]\;
  \s_axi_control_ARADDR[5]\ <= \^s_axi_control_araddr[5]\;
  s_axi_control_ARADDR_2_sp_1 <= s_axi_control_ARADDR_2_sn_1;
  s_axi_control_ARADDR_3_sp_1 <= s_axi_control_ARADDR_3_sn_1;
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_20(0),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(0),
      O => s_axi_control_ARADDR_2_sn_1
    );
\mem_reg_0_15_0_0_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(1),
      O => s_axi_control_ARADDR_3_sn_1
    );
\mem_reg_0_15_0_0_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(2),
      O => \^s_axi_control_araddr[4]\
    );
\mem_reg_0_15_0_0_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(3),
      O => \^s_axi_control_araddr[5]\
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_20(10),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_20(11),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_20(12),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_20(13),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_20(14),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_20(15),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_20(16),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_20(17),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_20(18),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_20(19),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_20(1),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_20(20),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_20(21),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_20(22),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_20(23),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_20(24),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_20(25),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_20(26),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_20(27),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_20(28),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_20(29),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_20(2),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_20(30),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_20(31),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_20(3),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_20(4),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_20(5),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_20(6),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_20(7),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_20(8),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_20(9),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_B_5_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(10),
      Q => q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(11),
      Q => q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(12),
      Q => q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(13),
      Q => q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(14),
      Q => q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(15),
      Q => q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(16),
      Q => q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(17),
      Q => q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(18),
      Q => q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(19),
      Q => q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(20),
      Q => q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(21),
      Q => q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(22),
      Q => q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(23),
      Q => q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(24),
      Q => q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(25),
      Q => q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(26),
      Q => q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(27),
      Q => q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(28),
      Q => q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(29),
      Q => q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(30),
      Q => q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(31),
      Q => q1(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(8),
      Q => q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_5_ce1,
      D => q10(9),
      Q => q1(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_42 is
  port (
    \s_axi_control_ARADDR[5]\ : out STD_LOGIC;
    \s_axi_control_ARADDR[4]\ : out STD_LOGIC;
    s_axi_control_ARADDR_2_sp_1 : out STD_LOGIC;
    s_axi_control_ARADDR_3_sp_1 : out STD_LOGIC;
    q00_21 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_C_ce1 : in STD_LOGIC;
    tmp_product : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_42 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_42;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_42 is
  signal int_B_6_ce1 : STD_LOGIC;
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_control_araddr[4]\ : STD_LOGIC;
  signal \^s_axi_control_araddr[5]\ : STD_LOGIC;
  signal s_axi_control_ARADDR_2_sn_1 : STD_LOGIC;
  signal s_axi_control_ARADDR_3_sn_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
  \s_axi_control_ARADDR[4]\ <= \^s_axi_control_araddr[4]\;
  \s_axi_control_ARADDR[5]\ <= \^s_axi_control_araddr[5]\;
  s_axi_control_ARADDR_2_sp_1 <= s_axi_control_ARADDR_2_sn_1;
  s_axi_control_ARADDR_3_sp_1 <= s_axi_control_ARADDR_3_sn_1;
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_21(0),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(0),
      O => s_axi_control_ARADDR_2_sn_1
    );
\mem_reg_0_15_0_0_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(1),
      O => s_axi_control_ARADDR_3_sn_1
    );
\mem_reg_0_15_0_0_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(2),
      O => \^s_axi_control_araddr[4]\
    );
\mem_reg_0_15_0_0_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(3),
      O => \^s_axi_control_araddr[5]\
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_21(10),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_21(11),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_21(12),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_21(13),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_21(14),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_21(15),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_21(16),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_21(17),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_21(18),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_21(19),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_21(1),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_21(20),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_21(21),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_21(22),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_21(23),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_21(24),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_21(25),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_21(26),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_21(27),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_21(28),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_21(29),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_21(2),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_21(30),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_21(31),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_21(3),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_21(4),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_21(5),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_21(6),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_21(7),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_21(8),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_21(9),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_B_6_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(10),
      Q => q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(11),
      Q => q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(12),
      Q => q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(13),
      Q => q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(14),
      Q => q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(15),
      Q => q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(16),
      Q => q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(17),
      Q => q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(18),
      Q => q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(19),
      Q => q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(20),
      Q => q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(21),
      Q => q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(22),
      Q => q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(23),
      Q => q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(24),
      Q => q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(25),
      Q => q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(26),
      Q => q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(27),
      Q => q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(28),
      Q => q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(29),
      Q => q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(30),
      Q => q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(31),
      Q => q1(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(3),
      Q => q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(4),
      Q => q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(5),
      Q => q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(6),
      Q => q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(7),
      Q => q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(8),
      Q => q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_6_ce1,
      D => q10(9),
      Q => q1(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_43 is
  port (
    int_B_0_read_reg : out STD_LOGIC;
    int_B_0_read_reg_0 : out STD_LOGIC;
    int_B_0_read_reg_1 : out STD_LOGIC;
    int_B_0_read_reg_2 : out STD_LOGIC;
    int_B_4_read_reg : out STD_LOGIC;
    int_B_4_read_reg_0 : out STD_LOGIC;
    \q1_reg[0]_0\ : out STD_LOGIC;
    \q1_reg[1]_0\ : out STD_LOGIC;
    \q1_reg[2]_0\ : out STD_LOGIC;
    \q1_reg[3]_0\ : out STD_LOGIC;
    \q1_reg[4]_0\ : out STD_LOGIC;
    \q1_reg[6]_0\ : out STD_LOGIC;
    \q1_reg[7]_0\ : out STD_LOGIC;
    \q1_reg[8]_0\ : out STD_LOGIC;
    \q1_reg[9]_0\ : out STD_LOGIC;
    \q1_reg[11]_0\ : out STD_LOGIC;
    \q1_reg[12]_0\ : out STD_LOGIC;
    \q1_reg[13]_0\ : out STD_LOGIC;
    \q1_reg[15]_0\ : out STD_LOGIC;
    \q1_reg[16]_0\ : out STD_LOGIC;
    \q1_reg[17]_0\ : out STD_LOGIC;
    \q1_reg[18]_0\ : out STD_LOGIC;
    \q1_reg[19]_0\ : out STD_LOGIC;
    \q1_reg[20]_0\ : out STD_LOGIC;
    \q1_reg[21]_0\ : out STD_LOGIC;
    \q1_reg[22]_0\ : out STD_LOGIC;
    \q1_reg[23]_0\ : out STD_LOGIC;
    \q1_reg[26]_0\ : out STD_LOGIC;
    \q1_reg[27]_0\ : out STD_LOGIC;
    \q1_reg[28]_0\ : out STD_LOGIC;
    \q1_reg[29]_0\ : out STD_LOGIC;
    \q1_reg[30]_0\ : out STD_LOGIC;
    \s_axi_control_ARADDR[5]\ : out STD_LOGIC;
    \s_axi_control_ARADDR[4]\ : out STD_LOGIC;
    s_axi_control_ARADDR_2_sp_1 : out STD_LOGIC;
    s_axi_control_ARADDR_3_sp_1 : out STD_LOGIC;
    q00_22 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata[24]_i_3\ : in STD_LOGIC;
    \rdata[10]_i_5\ : in STD_LOGIC;
    \rdata[31]_i_11\ : in STD_LOGIC;
    \rdata[31]_i_11_0\ : in STD_LOGIC;
    \rdata[25]_i_5\ : in STD_LOGIC;
    \rdata[25]_i_5_0\ : in STD_LOGIC;
    \rdata[14]_i_5\ : in STD_LOGIC;
    \rdata[14]_i_5_0\ : in STD_LOGIC;
    \rdata[10]_i_5_0\ : in STD_LOGIC;
    \rdata[10]_i_5_1\ : in STD_LOGIC;
    int_B_4_read : in STD_LOGIC;
    int_B_3_read : in STD_LOGIC;
    int_B_2_read : in STD_LOGIC;
    \rdata[5]_i_3\ : in STD_LOGIC;
    \rdata[24]_i_3_0\ : in STD_LOGIC;
    int_B_7_read : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    int_B_6_read : in STD_LOGIC;
    int_B_5_read : in STD_LOGIC;
    \rdata[31]_i_21_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    \q1_reg[0]_2\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_C_ce1 : in STD_LOGIC;
    tmp_product : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_43 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_43;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_43 is
  signal int_B_7_ce1 : STD_LOGIC;
  signal int_B_7_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[10]_i_14_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_14_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_15_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_14_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_24_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_15_n_0\ : STD_LOGIC;
  signal \^s_axi_control_araddr[4]\ : STD_LOGIC;
  signal \^s_axi_control_araddr[5]\ : STD_LOGIC;
  signal s_axi_control_ARADDR_2_sn_1 : STD_LOGIC;
  signal s_axi_control_ARADDR_3_sn_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
  \s_axi_control_ARADDR[4]\ <= \^s_axi_control_araddr[4]\;
  \s_axi_control_ARADDR[5]\ <= \^s_axi_control_araddr[5]\;
  s_axi_control_ARADDR_2_sp_1 <= s_axi_control_ARADDR_2_sn_1;
  s_axi_control_ARADDR_3_sp_1 <= s_axi_control_ARADDR_3_sn_1;
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_22(0),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_2\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(0),
      O => s_axi_control_ARADDR_2_sn_1
    );
\mem_reg_0_15_0_0_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(1),
      O => s_axi_control_ARADDR_3_sn_1
    );
\mem_reg_0_15_0_0_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(2),
      O => \^s_axi_control_araddr[4]\
    );
\mem_reg_0_15_0_0_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(3),
      O => \^s_axi_control_araddr[5]\
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_22(10),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_22(11),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_22(12),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_22(13),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_22(14),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_22(15),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_22(16),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_2\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_22(17),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_22(18),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_22(19),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_22(1),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_22(20),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_22(21),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_22(22),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_22(23),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_22(24),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_2\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_22(25),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_22(26),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_22(27),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_22(28),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_22(29),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_22(2),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_22(30),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_22(31),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_22(3),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_22(4),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_22(5),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_22(6),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_22(7),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_22(8),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_2\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_22(9),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_1\,
      I2 => \q1_reg[0]_2\,
      I3 => s_axi_control_WVALID,
      O => int_B_7_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(0),
      Q => int_B_7_q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(10),
      Q => int_B_7_q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(11),
      Q => int_B_7_q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(12),
      Q => int_B_7_q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(13),
      Q => int_B_7_q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(14),
      Q => int_B_7_q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(15),
      Q => int_B_7_q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(16),
      Q => int_B_7_q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(17),
      Q => int_B_7_q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(18),
      Q => int_B_7_q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(19),
      Q => int_B_7_q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(1),
      Q => int_B_7_q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(20),
      Q => int_B_7_q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(21),
      Q => int_B_7_q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(22),
      Q => int_B_7_q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(23),
      Q => int_B_7_q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(24),
      Q => int_B_7_q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(25),
      Q => int_B_7_q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(26),
      Q => int_B_7_q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(27),
      Q => int_B_7_q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(28),
      Q => int_B_7_q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(29),
      Q => int_B_7_q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(2),
      Q => int_B_7_q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(30),
      Q => int_B_7_q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(31),
      Q => int_B_7_q1(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(3),
      Q => int_B_7_q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(4),
      Q => int_B_7_q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(5),
      Q => int_B_7_q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(6),
      Q => int_B_7_q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(7),
      Q => int_B_7_q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(8),
      Q => int_B_7_q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_7_ce1,
      D => q10(9),
      Q => int_B_7_q1(9),
      R => '0'
    );
\rdata[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(0),
      I1 => int_B_7_read,
      I2 => q1(0),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(0),
      O => \q1_reg[0]_0\
    );
\rdata[10]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000055F7"
    )
        port map (
      I0 => \rdata[24]_i_3\,
      I1 => \rdata[10]_i_5\,
      I2 => \rdata[10]_i_14_n_0\,
      I3 => \rdata[10]_i_5_0\,
      I4 => \rdata[10]_i_5_1\,
      O => int_B_0_read_reg_2
    );
\rdata[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(10),
      I1 => int_B_7_read,
      I2 => q1(10),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(10),
      O => \rdata[10]_i_14_n_0\
    );
\rdata[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(11),
      I1 => int_B_7_read,
      I2 => q1(11),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(11),
      O => \q1_reg[11]_0\
    );
\rdata[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(12),
      I1 => int_B_7_read,
      I2 => q1(12),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(12),
      O => \q1_reg[12]_0\
    );
\rdata[13]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(13),
      I1 => int_B_7_read,
      I2 => q1(13),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(13),
      O => \q1_reg[13]_0\
    );
\rdata[14]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000055F7"
    )
        port map (
      I0 => \rdata[24]_i_3\,
      I1 => \rdata[10]_i_5\,
      I2 => \rdata[14]_i_14_n_0\,
      I3 => \rdata[14]_i_5\,
      I4 => \rdata[14]_i_5_0\,
      O => int_B_0_read_reg_1
    );
\rdata[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(14),
      I1 => int_B_7_read,
      I2 => q1(14),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(14),
      O => \rdata[14]_i_14_n_0\
    );
\rdata[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(15),
      I1 => int_B_7_read,
      I2 => q1(15),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(15),
      O => \q1_reg[15]_0\
    );
\rdata[16]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(16),
      I1 => int_B_7_read,
      I2 => q1(16),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(16),
      O => \q1_reg[16]_0\
    );
\rdata[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(17),
      I1 => int_B_7_read,
      I2 => q1(17),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(17),
      O => \q1_reg[17]_0\
    );
\rdata[18]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(18),
      I1 => int_B_7_read,
      I2 => q1(18),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(18),
      O => \q1_reg[18]_0\
    );
\rdata[19]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(19),
      I1 => int_B_7_read,
      I2 => q1(19),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(19),
      O => \q1_reg[19]_0\
    );
\rdata[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(1),
      I1 => int_B_7_read,
      I2 => q1(1),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(1),
      O => \q1_reg[1]_0\
    );
\rdata[20]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(20),
      I1 => int_B_7_read,
      I2 => q1(20),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(20),
      O => \q1_reg[20]_0\
    );
\rdata[21]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(21),
      I1 => int_B_7_read,
      I2 => q1(21),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(21),
      O => \q1_reg[21]_0\
    );
\rdata[22]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(22),
      I1 => int_B_7_read,
      I2 => q1(22),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(22),
      O => \q1_reg[22]_0\
    );
\rdata[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(23),
      I1 => int_B_7_read,
      I2 => q1(23),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(23),
      O => \q1_reg[23]_0\
    );
\rdata[24]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002AAAAAAAA"
    )
        port map (
      I0 => \rdata[24]_i_3\,
      I1 => int_B_4_read,
      I2 => int_B_3_read,
      I3 => int_B_2_read,
      I4 => \rdata[24]_i_15_n_0\,
      I5 => \rdata[24]_i_3_0\,
      O => int_B_4_read_reg_0
    );
\rdata[24]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(24),
      I1 => int_B_7_read,
      I2 => q1(24),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(24),
      O => \rdata[24]_i_15_n_0\
    );
\rdata[25]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000055F7"
    )
        port map (
      I0 => \rdata[24]_i_3\,
      I1 => \rdata[10]_i_5\,
      I2 => \rdata[25]_i_14_n_0\,
      I3 => \rdata[25]_i_5\,
      I4 => \rdata[25]_i_5_0\,
      O => int_B_0_read_reg_0
    );
\rdata[25]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(25),
      I1 => int_B_7_read,
      I2 => q1(25),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(25),
      O => \rdata[25]_i_14_n_0\
    );
\rdata[26]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(26),
      I1 => int_B_7_read,
      I2 => q1(26),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(26),
      O => \q1_reg[26]_0\
    );
\rdata[27]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(27),
      I1 => int_B_7_read,
      I2 => q1(27),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(27),
      O => \q1_reg[27]_0\
    );
\rdata[28]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(28),
      I1 => int_B_7_read,
      I2 => q1(28),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(28),
      O => \q1_reg[28]_0\
    );
\rdata[29]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(29),
      I1 => int_B_7_read,
      I2 => q1(29),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(29),
      O => \q1_reg[29]_0\
    );
\rdata[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(2),
      I1 => int_B_7_read,
      I2 => q1(2),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(2),
      O => \q1_reg[2]_0\
    );
\rdata[30]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(30),
      I1 => int_B_7_read,
      I2 => q1(30),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(30),
      O => \q1_reg[30]_0\
    );
\rdata[31]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000055F7"
    )
        port map (
      I0 => \rdata[24]_i_3\,
      I1 => \rdata[10]_i_5\,
      I2 => \rdata[31]_i_24_n_0\,
      I3 => \rdata[31]_i_11\,
      I4 => \rdata[31]_i_11_0\,
      O => int_B_0_read_reg
    );
\rdata[31]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(31),
      I1 => int_B_7_read,
      I2 => q1(31),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(31),
      O => \rdata[31]_i_24_n_0\
    );
\rdata[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(3),
      I1 => int_B_7_read,
      I2 => q1(3),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(3),
      O => \q1_reg[3]_0\
    );
\rdata[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(4),
      I1 => int_B_7_read,
      I2 => q1(4),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(4),
      O => \q1_reg[4]_0\
    );
\rdata[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000002AAAAAAAA"
    )
        port map (
      I0 => \rdata[24]_i_3\,
      I1 => int_B_4_read,
      I2 => int_B_3_read,
      I3 => int_B_2_read,
      I4 => \rdata[5]_i_15_n_0\,
      I5 => \rdata[5]_i_3\,
      O => int_B_4_read_reg
    );
\rdata[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(5),
      I1 => int_B_7_read,
      I2 => q1(5),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(5),
      O => \rdata[5]_i_15_n_0\
    );
\rdata[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(6),
      I1 => int_B_7_read,
      I2 => q1(6),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(6),
      O => \q1_reg[6]_0\
    );
\rdata[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(7),
      I1 => int_B_7_read,
      I2 => q1(7),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(7),
      O => \q1_reg[7]_0\
    );
\rdata[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(8),
      I1 => int_B_7_read,
      I2 => q1(8),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(8),
      O => \q1_reg[8]_0\
    );
\rdata[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F77FFFF0F77"
    )
        port map (
      I0 => int_B_7_q1(9),
      I1 => int_B_7_read,
      I2 => q1(9),
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      I5 => \rdata[31]_i_21_0\(9),
      O => \q1_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_44 is
  port (
    int_A_14_read_reg : out STD_LOGIC;
    int_A_14_read_reg_0 : out STD_LOGIC;
    int_A_14_read_reg_1 : out STD_LOGIC;
    int_A_14_read_reg_2 : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \q1_reg[29]_0\ : out STD_LOGIC;
    \q1_reg[27]_0\ : out STD_LOGIC;
    \q1_reg[21]_0\ : out STD_LOGIC;
    \q1_reg[18]_0\ : out STD_LOGIC;
    \q1_reg[16]_0\ : out STD_LOGIC;
    \q1_reg[7]_0\ : out STD_LOGIC;
    \q1_reg[3]_0\ : out STD_LOGIC;
    \s_axi_control_ARADDR[5]\ : out STD_LOGIC;
    \s_axi_control_ARADDR[4]\ : out STD_LOGIC;
    s_axi_control_ARADDR_2_sp_1 : out STD_LOGIC;
    s_axi_control_ARADDR_3_sp_1 : out STD_LOGIC;
    q00_23 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[6]\ : in STD_LOGIC;
    \rdata_reg[6]_0\ : in STD_LOGIC;
    \rdata_reg[6]_1\ : in STD_LOGIC;
    \rdata_reg[6]_2\ : in STD_LOGIC;
    \rdata_reg[6]_3\ : in STD_LOGIC;
    \rdata_reg[10]\ : in STD_LOGIC;
    \rdata_reg[10]_0\ : in STD_LOGIC;
    \rdata_reg[10]_1\ : in STD_LOGIC;
    \rdata_reg[25]\ : in STD_LOGIC;
    \rdata_reg[25]_0\ : in STD_LOGIC;
    \rdata_reg[25]_1\ : in STD_LOGIC;
    \rdata_reg[30]\ : in STD_LOGIC;
    \rdata_reg[30]_0\ : in STD_LOGIC;
    \rdata_reg[30]_1\ : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    int_B_8_read : in STD_LOGIC;
    \rdata[30]_i_5_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    int_B_9_read : in STD_LOGIC;
    \rdata[30]_i_5_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    int_B_10_read : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_C_ce1 : in STD_LOGIC;
    tmp_product : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_44 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_44;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_44 is
  signal int_B_8_ce1 : STD_LOGIC;
  signal int_B_8_q1 : STD_LOGIC_VECTOR ( 30 downto 3 );
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[10]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_9_n_0\ : STD_LOGIC;
  signal \^s_axi_control_araddr[4]\ : STD_LOGIC;
  signal \^s_axi_control_araddr[5]\ : STD_LOGIC;
  signal s_axi_control_ARADDR_2_sn_1 : STD_LOGIC;
  signal s_axi_control_ARADDR_3_sn_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
  \s_axi_control_ARADDR[4]\ <= \^s_axi_control_araddr[4]\;
  \s_axi_control_ARADDR[5]\ <= \^s_axi_control_araddr[5]\;
  s_axi_control_ARADDR_2_sp_1 <= s_axi_control_ARADDR_2_sn_1;
  s_axi_control_ARADDR_3_sp_1 <= s_axi_control_ARADDR_3_sn_1;
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_23(0),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(0),
      O => s_axi_control_ARADDR_2_sn_1
    );
\mem_reg_0_15_0_0_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(1),
      O => s_axi_control_ARADDR_3_sn_1
    );
\mem_reg_0_15_0_0_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(2),
      O => \^s_axi_control_araddr[4]\
    );
\mem_reg_0_15_0_0_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(3),
      O => \^s_axi_control_araddr[5]\
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_23(10),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_23(11),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_23(12),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_23(13),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_23(14),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_23(15),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_23(16),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_23(17),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_23(18),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_23(19),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_23(1),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_23(20),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_23(21),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_23(22),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_23(23),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_23(24),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_23(25),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_23(26),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_23(27),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_23(28),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_23(29),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_23(2),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_23(30),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_23(31),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_23(3),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_23(4),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_23(5),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_23(6),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_23(7),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_23(8),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_23(9),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_B_8_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(0),
      Q => q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(10),
      Q => int_B_8_q1(10),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(11),
      Q => q1(7),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(12),
      Q => q1(8),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(13),
      Q => q1(9),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(14),
      Q => q1(10),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(15),
      Q => q1(11),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(16),
      Q => int_B_8_q1(16),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(17),
      Q => q1(12),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(18),
      Q => int_B_8_q1(18),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(19),
      Q => q1(13),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(1),
      Q => q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(20),
      Q => q1(14),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(21),
      Q => int_B_8_q1(21),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(22),
      Q => q1(15),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(23),
      Q => q1(16),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(24),
      Q => q1(17),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(25),
      Q => int_B_8_q1(25),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(26),
      Q => q1(18),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(27),
      Q => int_B_8_q1(27),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(28),
      Q => q1(19),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(29),
      Q => int_B_8_q1(29),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(2),
      Q => q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(30),
      Q => int_B_8_q1(30),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(31),
      Q => q1(20),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(3),
      Q => int_B_8_q1(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(4),
      Q => q1(3),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(5),
      Q => q1(4),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(6),
      Q => int_B_8_q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(7),
      Q => int_B_8_q1(7),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(8),
      Q => q1(5),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_8_ce1,
      D => q10(9),
      Q => q1(6),
      R => '0'
    );
\rdata[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808888AAAAAAAA"
    )
        port map (
      I0 => \rdata_reg[6]\,
      I1 => \rdata_reg[6]_0\,
      I2 => \rdata[10]_i_9_n_0\,
      I3 => \rdata_reg[10]\,
      I4 => \rdata_reg[10]_0\,
      I5 => \rdata_reg[10]_1\,
      O => int_A_14_read_reg_0
    );
\rdata[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => int_B_8_q1(10),
      I1 => int_B_8_read,
      I2 => \rdata[30]_i_5_0\(3),
      I3 => int_B_9_read,
      I4 => \rdata[30]_i_5_1\(3),
      I5 => int_B_10_read,
      O => \rdata[10]_i_9_n_0\
    );
\rdata[16]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => int_B_8_q1(16),
      I1 => int_B_8_read,
      I2 => \rdata[30]_i_5_0\(4),
      I3 => int_B_9_read,
      I4 => \rdata[30]_i_5_1\(4),
      I5 => int_B_10_read,
      O => \q1_reg[16]_0\
    );
\rdata[18]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => int_B_8_q1(18),
      I1 => int_B_8_read,
      I2 => \rdata[30]_i_5_0\(5),
      I3 => int_B_9_read,
      I4 => \rdata[30]_i_5_1\(5),
      I5 => int_B_10_read,
      O => \q1_reg[18]_0\
    );
\rdata[21]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => int_B_8_q1(21),
      I1 => int_B_8_read,
      I2 => \rdata[30]_i_5_0\(6),
      I3 => int_B_9_read,
      I4 => \rdata[30]_i_5_1\(6),
      I5 => int_B_10_read,
      O => \q1_reg[21]_0\
    );
\rdata[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808888AAAAAAAA"
    )
        port map (
      I0 => \rdata_reg[6]\,
      I1 => \rdata_reg[6]_0\,
      I2 => \rdata[25]_i_9_n_0\,
      I3 => \rdata_reg[25]\,
      I4 => \rdata_reg[25]_0\,
      I5 => \rdata_reg[25]_1\,
      O => int_A_14_read_reg_1
    );
\rdata[25]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => int_B_8_q1(25),
      I1 => int_B_8_read,
      I2 => \rdata[30]_i_5_0\(7),
      I3 => int_B_9_read,
      I4 => \rdata[30]_i_5_1\(7),
      I5 => int_B_10_read,
      O => \rdata[25]_i_9_n_0\
    );
\rdata[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => int_B_8_q1(27),
      I1 => int_B_8_read,
      I2 => \rdata[30]_i_5_0\(8),
      I3 => int_B_9_read,
      I4 => \rdata[30]_i_5_1\(8),
      I5 => int_B_10_read,
      O => \q1_reg[27]_0\
    );
\rdata[29]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => int_B_8_q1(29),
      I1 => int_B_8_read,
      I2 => \rdata[30]_i_5_0\(9),
      I3 => int_B_9_read,
      I4 => \rdata[30]_i_5_1\(9),
      I5 => int_B_10_read,
      O => \q1_reg[29]_0\
    );
\rdata[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808888AAAAAAAA"
    )
        port map (
      I0 => \rdata_reg[6]\,
      I1 => \rdata_reg[6]_0\,
      I2 => \rdata[30]_i_9_n_0\,
      I3 => \rdata_reg[30]\,
      I4 => \rdata_reg[30]_0\,
      I5 => \rdata_reg[30]_1\,
      O => int_A_14_read_reg_2
    );
\rdata[30]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => int_B_8_q1(30),
      I1 => int_B_8_read,
      I2 => \rdata[30]_i_5_0\(10),
      I3 => int_B_9_read,
      I4 => \rdata[30]_i_5_1\(10),
      I5 => int_B_10_read,
      O => \rdata[30]_i_9_n_0\
    );
\rdata[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => int_B_8_q1(3),
      I1 => int_B_8_read,
      I2 => \rdata[30]_i_5_0\(0),
      I3 => int_B_9_read,
      I4 => \rdata[30]_i_5_1\(0),
      I5 => int_B_10_read,
      O => \q1_reg[3]_0\
    );
\rdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808888AAAAAAAA"
    )
        port map (
      I0 => \rdata_reg[6]\,
      I1 => \rdata_reg[6]_0\,
      I2 => \rdata[6]_i_9_n_0\,
      I3 => \rdata_reg[6]_1\,
      I4 => \rdata_reg[6]_2\,
      I5 => \rdata_reg[6]_3\,
      O => int_A_14_read_reg
    );
\rdata[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => int_B_8_q1(6),
      I1 => int_B_8_read,
      I2 => \rdata[30]_i_5_0\(1),
      I3 => int_B_9_read,
      I4 => \rdata[30]_i_5_1\(1),
      I5 => int_B_10_read,
      O => \rdata[6]_i_9_n_0\
    );
\rdata[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => int_B_8_q1(7),
      I1 => int_B_8_read,
      I2 => \rdata[30]_i_5_0\(2),
      I3 => int_B_9_read,
      I4 => \rdata[30]_i_5_1\(2),
      I5 => int_B_10_read,
      O => \q1_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_45 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    q1 : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \q1_reg[1]_0\ : out STD_LOGIC;
    \q1_reg[2]_0\ : out STD_LOGIC;
    \q1_reg[4]_0\ : out STD_LOGIC;
    int_B_7_read_reg : out STD_LOGIC;
    int_A_14_read_reg : out STD_LOGIC;
    \q1_reg[9]_0\ : out STD_LOGIC;
    int_A_14_read_reg_0 : out STD_LOGIC;
    \q1_reg[12]_0\ : out STD_LOGIC;
    \q1_reg[13]_0\ : out STD_LOGIC;
    int_A_14_read_reg_1 : out STD_LOGIC;
    int_B_7_read_reg_0 : out STD_LOGIC;
    \q1_reg[17]_0\ : out STD_LOGIC;
    int_A_14_read_reg_2 : out STD_LOGIC;
    int_A_14_read_reg_3 : out STD_LOGIC;
    \q1_reg[22]_0\ : out STD_LOGIC;
    \q1_reg[23]_0\ : out STD_LOGIC;
    \q1_reg[24]_0\ : out STD_LOGIC;
    \q1_reg[26]_0\ : out STD_LOGIC;
    \q1_reg[28]_0\ : out STD_LOGIC;
    \q1_reg[31]_0\ : out STD_LOGIC;
    \s_axi_control_ARADDR[5]\ : out STD_LOGIC;
    \s_axi_control_ARADDR[4]\ : out STD_LOGIC;
    s_axi_control_ARADDR_2_sp_1 : out STD_LOGIC;
    s_axi_control_ARADDR_3_sp_1 : out STD_LOGIC;
    q00_24 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[0]\ : in STD_LOGIC;
    \rdata_reg[0]_0\ : in STD_LOGIC;
    \rdata_reg[0]_1\ : in STD_LOGIC;
    \rdata_reg[0]_2\ : in STD_LOGIC;
    \rdata_reg[0]_3\ : in STD_LOGIC;
    \rdata_reg[0]_4\ : in STD_LOGIC;
    \rdata_reg[0]_5\ : in STD_LOGIC;
    \rdata_reg[0]_6\ : in STD_LOGIC;
    \rdata_reg[0]_7\ : in STD_LOGIC;
    \rdata_reg[0]_8\ : in STD_LOGIC;
    \rdata[31]_i_11\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    int_B_8_read : in STD_LOGIC;
    \rdata[31]_i_11_0\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    int_B_10_read : in STD_LOGIC;
    int_B_9_read : in STD_LOGIC;
    \rdata_reg[5]\ : in STD_LOGIC;
    \rdata_reg[5]_0\ : in STD_LOGIC;
    \rdata_reg[5]_1\ : in STD_LOGIC;
    \rdata_reg[5]_2\ : in STD_LOGIC;
    \rdata_reg[8]\ : in STD_LOGIC;
    \rdata_reg[8]_0\ : in STD_LOGIC;
    \rdata_reg[8]_1\ : in STD_LOGIC;
    \rdata_reg[11]\ : in STD_LOGIC;
    \rdata_reg[11]_0\ : in STD_LOGIC;
    \rdata_reg[11]_1\ : in STD_LOGIC;
    \rdata_reg[14]\ : in STD_LOGIC;
    \rdata_reg[14]_0\ : in STD_LOGIC;
    \rdata_reg[14]_1\ : in STD_LOGIC;
    \rdata_reg[15]\ : in STD_LOGIC;
    \rdata_reg[15]_0\ : in STD_LOGIC;
    \rdata_reg[15]_1\ : in STD_LOGIC;
    \rdata_reg[15]_2\ : in STD_LOGIC;
    \rdata_reg[19]\ : in STD_LOGIC;
    \rdata_reg[19]_0\ : in STD_LOGIC;
    \rdata_reg[19]_1\ : in STD_LOGIC;
    \rdata_reg[20]\ : in STD_LOGIC;
    \rdata_reg[20]_0\ : in STD_LOGIC;
    \rdata_reg[20]_1\ : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    \q1_reg[0]_0\ : in STD_LOGIC;
    \q1_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_product__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_C_ce1 : in STD_LOGIC;
    tmp_product : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_45 : entity is "matrix_mult_hw_control_s_axi_ram";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_45;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_45 is
  signal int_B_9_ce1 : STD_LOGIC;
  signal int_B_9_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_9_n_0\ : STD_LOGIC;
  signal \^s_axi_control_araddr[4]\ : STD_LOGIC;
  signal \^s_axi_control_araddr[5]\ : STD_LOGIC;
  signal s_axi_control_ARADDR_2_sn_1 : STD_LOGIC;
  signal s_axi_control_ARADDR_3_sn_1 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_0 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_0 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg_0_15_0_0 : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_15_10_10 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_10_10 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_10_10 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_10_10 : label is 15;
  attribute ram_offset of mem_reg_0_15_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_15_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_15_11_11 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_11_11 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_11_11 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_11_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_15_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_15_12_12 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_12 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_12_12 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_12 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_15_13_13 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_13_13 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_13_13 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_13_13 : label is 15;
  attribute ram_offset of mem_reg_0_15_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_15_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_15_14_14 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_14_14 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_14_14 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_14_14 : label is 15;
  attribute ram_offset of mem_reg_0_15_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_15_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_15_15_15 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_15_15 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_15_15 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_15_15 : label is 15;
  attribute ram_offset of mem_reg_0_15_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_15_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_15_16_16 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_16_16 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_16_16 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_16_16 : label is 15;
  attribute ram_offset of mem_reg_0_15_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_15_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_15_17_17 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_17_17 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_17_17 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_17_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_15_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_15_18_18 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_18 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_18_18 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_18 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_15_19_19 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_19_19 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_19_19 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_19_19 : label is 15;
  attribute ram_offset of mem_reg_0_15_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_15_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_15_1_1 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_1_1 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_1_1 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_1_1 : label is 15;
  attribute ram_offset of mem_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_15_20_20 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_20_20 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_20_20 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_20_20 : label is 15;
  attribute ram_offset of mem_reg_0_15_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_15_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_15_21_21 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_21_21 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_21_21 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_21_21 : label is 15;
  attribute ram_offset of mem_reg_0_15_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_15_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_15_22_22 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_22_22 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_22_22 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_22_22 : label is 15;
  attribute ram_offset of mem_reg_0_15_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_15_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_15_23_23 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_23_23 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_23_23 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_23_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_15_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_15_24_24 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_24 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_24_24 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_24 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_15_25_25 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_25_25 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_25_25 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_25_25 : label is 15;
  attribute ram_offset of mem_reg_0_15_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_15_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_15_26_26 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_26_26 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_26_26 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_26_26 : label is 15;
  attribute ram_offset of mem_reg_0_15_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_15_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_15_27_27 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_27_27 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_27_27 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_27_27 : label is 15;
  attribute ram_offset of mem_reg_0_15_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_15_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_15_28_28 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_28_28 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_28_28 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_28_28 : label is 15;
  attribute ram_offset of mem_reg_0_15_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_15_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_15_29_29 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_29_29 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_29_29 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_29_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_15_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_15_2_2 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_2_2 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_2_2 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_2_2 : label is 15;
  attribute ram_offset of mem_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_15_30_30 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_30 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_30_30 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_30 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_15_31_31 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_31_31 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_31_31 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_31_31 : label is 15;
  attribute ram_offset of mem_reg_0_15_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_15_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_15_3_3 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_3_3 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_3_3 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_3_3 : label is 15;
  attribute ram_offset of mem_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_15_4_4 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_4_4 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_4_4 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_4_4 : label is 15;
  attribute ram_offset of mem_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_15_5_5 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_5_5 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_5_5 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_5_5 : label is 15;
  attribute ram_offset of mem_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_15_6_6 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_6 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_6_6 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_6 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_15_7_7 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_7_7 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_7_7 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_7_7 : label is 15;
  attribute ram_offset of mem_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_15_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_15_8_8 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_8_8 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_8_8 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_8_8 : label is 15;
  attribute ram_offset of mem_reg_0_15_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_15_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_15_9_9 : label is 512;
  attribute RTL_RAM_NAME of mem_reg_0_15_9_9 : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE of mem_reg_0_15_9_9 : label is "auto";
  attribute RTL_RAM_TYPE of mem_reg_0_15_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_15_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_15_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_15_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_9_9 : label is 15;
  attribute ram_offset of mem_reg_0_15_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_15_9_9 : label is 9;
begin
  \s_axi_control_ARADDR[4]\ <= \^s_axi_control_araddr[4]\;
  \s_axi_control_ARADDR[5]\ <= \^s_axi_control_araddr[5]\;
  s_axi_control_ARADDR_2_sp_1 <= s_axi_control_ARADDR_2_sn_1;
  s_axi_control_ARADDR_3_sp_1 <= s_axi_control_ARADDR_3_sn_1;
mem_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00_24(0),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(0),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(0)
    );
\mem_reg_0_15_0_0_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(0),
      O => s_axi_control_ARADDR_2_sn_1
    );
\mem_reg_0_15_0_0_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(1),
      O => s_axi_control_ARADDR_3_sn_1
    );
\mem_reg_0_15_0_0_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(2),
      O => \^s_axi_control_araddr[4]\
    );
\mem_reg_0_15_0_0_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => \tmp_product__0\,
      I2 => s_axi_control_ARVALID,
      I3 => Q(3),
      O => \^s_axi_control_araddr[5]\
    );
mem_reg_0_15_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00_24(10),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00_24(11),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00_24(12),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00_24(13),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00_24(14),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00_24(15),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_15_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00_24(16),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
\mem_reg_0_15_16_16_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(2),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_15_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00_24(17),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00_24(18),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00_24(19),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00_24(1),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00_24(20),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00_24(21),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00_24(22),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00_24(23),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_15_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(24),
      DPO => q00_24(24),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_24_24_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
\mem_reg_0_15_24_24_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(3),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_15_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(25),
      DPO => q00_24(25),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_25_25_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_15_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(26),
      DPO => q00_24(26),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_26_26_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_15_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(27),
      DPO => q00_24(27),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_27_27_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_15_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(28),
      DPO => q00_24(28),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_28_28_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_15_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(29),
      DPO => q00_24(29),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_29_29_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00_24(2),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(30),
      DPO => q00_24(30),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_30_30_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_15_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => p_1_in(31),
      DPO => q00_24(31),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
\mem_reg_0_15_31_31_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => tmp_product,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_WSTRB(3),
      I5 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00_24(3),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00_24(4),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00_24(5),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00_24(6),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00_24(7),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_15_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00_24(8),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_0_15_8_8_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => tmp_product,
      I1 => s_axi_control_WSTRB(1),
      I2 => s_axi_control_WVALID,
      I3 => \q1_reg[0]_1\,
      I4 => \tmp_product__0\,
      I5 => s_axi_control_ARVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_15_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => s_axi_control_ARADDR_2_sn_1,
      A1 => s_axi_control_ARADDR_3_sn_1,
      A2 => \^s_axi_control_araddr[4]\,
      A3 => \^s_axi_control_araddr[5]\,
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00_24(9),
      DPRA0 => address0(0),
      DPRA1 => address0(1),
      DPRA2 => address0(2),
      DPRA3 => address0(3),
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\q1[31]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \q1_reg[0]_0\,
      I2 => \q1_reg[0]_1\,
      I3 => s_axi_control_WVALID,
      O => int_B_9_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(0),
      Q => int_B_9_q1(0),
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(10),
      Q => q1(3),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(11),
      Q => int_B_9_q1(11),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(12),
      Q => int_B_9_q1(12),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(13),
      Q => int_B_9_q1(13),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(14),
      Q => int_B_9_q1(14),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(15),
      Q => int_B_9_q1(15),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(16),
      Q => q1(4),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(17),
      Q => int_B_9_q1(17),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(18),
      Q => q1(5),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(19),
      Q => int_B_9_q1(19),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(1),
      Q => int_B_9_q1(1),
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(20),
      Q => int_B_9_q1(20),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(21),
      Q => q1(6),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(22),
      Q => int_B_9_q1(22),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(23),
      Q => int_B_9_q1(23),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(24),
      Q => int_B_9_q1(24),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(25),
      Q => q1(7),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(26),
      Q => int_B_9_q1(26),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(27),
      Q => q1(8),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(28),
      Q => int_B_9_q1(28),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(29),
      Q => q1(9),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(2),
      Q => int_B_9_q1(2),
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(30),
      Q => q1(10),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(31),
      Q => int_B_9_q1(31),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(3),
      Q => q1(0),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(4),
      Q => int_B_9_q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(5),
      Q => int_B_9_q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(6),
      Q => q1(1),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(7),
      Q => q1(2),
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(8),
      Q => int_B_9_q1(8),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_B_9_ce1,
      D => q10(9),
      Q => int_B_9_q1(9),
      R => '0'
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFFFFFEEEF0000"
    )
        port map (
      I0 => \rdata[0]_i_2_n_0\,
      I1 => \rdata_reg[0]\,
      I2 => \rdata_reg[0]_0\,
      I3 => \rdata_reg[0]_1\,
      I4 => \rdata_reg[0]_2\,
      I5 => \rdata_reg[0]_3\,
      O => D(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808888AAAAAAAA"
    )
        port map (
      I0 => \rdata_reg[0]_4\,
      I1 => \rdata_reg[0]_5\,
      I2 => \rdata[0]_i_6_n_0\,
      I3 => \rdata_reg[0]_6\,
      I4 => \rdata_reg[0]_7\,
      I5 => \rdata_reg[0]_8\,
      O => \rdata[0]_i_2_n_0\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA0AFC0CF000"
    )
        port map (
      I0 => int_B_9_q1(0),
      I1 => \rdata[31]_i_11\(0),
      I2 => int_B_8_read,
      I3 => \rdata[31]_i_11_0\(0),
      I4 => int_B_10_read,
      I5 => int_B_9_read,
      O => \rdata[0]_i_6_n_0\
    );
\rdata[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808888AAAAAAAA"
    )
        port map (
      I0 => \rdata_reg[0]_4\,
      I1 => \rdata_reg[0]_5\,
      I2 => \rdata[11]_i_9_n_0\,
      I3 => \rdata_reg[11]\,
      I4 => \rdata_reg[11]_0\,
      I5 => \rdata_reg[11]_1\,
      O => int_A_14_read_reg_0
    );
\rdata[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA0AFC0CF000"
    )
        port map (
      I0 => int_B_9_q1(11),
      I1 => \rdata[31]_i_11\(7),
      I2 => int_B_8_read,
      I3 => \rdata[31]_i_11_0\(7),
      I4 => int_B_10_read,
      I5 => int_B_9_read,
      O => \rdata[11]_i_9_n_0\
    );
\rdata[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA0AFC0CF000"
    )
        port map (
      I0 => int_B_9_q1(12),
      I1 => \rdata[31]_i_11\(8),
      I2 => int_B_8_read,
      I3 => \rdata[31]_i_11_0\(8),
      I4 => int_B_10_read,
      I5 => int_B_9_read,
      O => \q1_reg[12]_0\
    );
\rdata[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA0AFC0CF000"
    )
        port map (
      I0 => int_B_9_q1(13),
      I1 => \rdata[31]_i_11\(9),
      I2 => int_B_8_read,
      I3 => \rdata[31]_i_11_0\(9),
      I4 => int_B_10_read,
      I5 => int_B_9_read,
      O => \q1_reg[13]_0\
    );
\rdata[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808888AAAAAAAA"
    )
        port map (
      I0 => \rdata_reg[0]_4\,
      I1 => \rdata_reg[0]_5\,
      I2 => \rdata[14]_i_9_n_0\,
      I3 => \rdata_reg[14]\,
      I4 => \rdata_reg[14]_0\,
      I5 => \rdata_reg[14]_1\,
      O => int_A_14_read_reg_1
    );
\rdata[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA0AFC0CF000"
    )
        port map (
      I0 => int_B_9_q1(14),
      I1 => \rdata[31]_i_11\(10),
      I2 => int_B_8_read,
      I3 => \rdata[31]_i_11_0\(10),
      I4 => int_B_10_read,
      I5 => int_B_9_read,
      O => \rdata[14]_i_9_n_0\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000555D"
    )
        port map (
      I0 => \rdata_reg[0]_5\,
      I1 => \rdata[15]_i_6_n_0\,
      I2 => \rdata_reg[15]\,
      I3 => \rdata_reg[15]_0\,
      I4 => \rdata_reg[15]_1\,
      I5 => \rdata_reg[15]_2\,
      O => int_B_7_read_reg_0
    );
\rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F505F503F30FFF"
    )
        port map (
      I0 => int_B_9_q1(15),
      I1 => \rdata[31]_i_11\(11),
      I2 => int_B_8_read,
      I3 => \rdata[31]_i_11_0\(11),
      I4 => int_B_10_read,
      I5 => int_B_9_read,
      O => \rdata[15]_i_6_n_0\
    );
\rdata[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F505F503F30FFF"
    )
        port map (
      I0 => int_B_9_q1(17),
      I1 => \rdata[31]_i_11\(12),
      I2 => int_B_8_read,
      I3 => \rdata[31]_i_11_0\(12),
      I4 => int_B_10_read,
      I5 => int_B_9_read,
      O => \q1_reg[17]_0\
    );
\rdata[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808888AAAAAAAA"
    )
        port map (
      I0 => \rdata_reg[0]_4\,
      I1 => \rdata_reg[0]_5\,
      I2 => \rdata[19]_i_9_n_0\,
      I3 => \rdata_reg[19]\,
      I4 => \rdata_reg[19]_0\,
      I5 => \rdata_reg[19]_1\,
      O => int_A_14_read_reg_2
    );
\rdata[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA0AFC0CF000"
    )
        port map (
      I0 => int_B_9_q1(19),
      I1 => \rdata[31]_i_11\(13),
      I2 => int_B_8_read,
      I3 => \rdata[31]_i_11_0\(13),
      I4 => int_B_10_read,
      I5 => int_B_9_read,
      O => \rdata[19]_i_9_n_0\
    );
\rdata[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F505F503F30FFF"
    )
        port map (
      I0 => int_B_9_q1(1),
      I1 => \rdata[31]_i_11\(1),
      I2 => int_B_8_read,
      I3 => \rdata[31]_i_11_0\(1),
      I4 => int_B_10_read,
      I5 => int_B_9_read,
      O => \q1_reg[1]_0\
    );
\rdata[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808888AAAAAAAA"
    )
        port map (
      I0 => \rdata_reg[0]_4\,
      I1 => \rdata_reg[0]_5\,
      I2 => \rdata[20]_i_9_n_0\,
      I3 => \rdata_reg[20]\,
      I4 => \rdata_reg[20]_0\,
      I5 => \rdata_reg[20]_1\,
      O => int_A_14_read_reg_3
    );
\rdata[20]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA0AFC0CF000"
    )
        port map (
      I0 => int_B_9_q1(20),
      I1 => \rdata[31]_i_11\(14),
      I2 => int_B_8_read,
      I3 => \rdata[31]_i_11_0\(14),
      I4 => int_B_10_read,
      I5 => int_B_9_read,
      O => \rdata[20]_i_9_n_0\
    );
\rdata[22]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA0AFC0CF000"
    )
        port map (
      I0 => int_B_9_q1(22),
      I1 => \rdata[31]_i_11\(15),
      I2 => int_B_8_read,
      I3 => \rdata[31]_i_11_0\(15),
      I4 => int_B_10_read,
      I5 => int_B_9_read,
      O => \q1_reg[22]_0\
    );
\rdata[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F505F503F30FFF"
    )
        port map (
      I0 => int_B_9_q1(23),
      I1 => \rdata[31]_i_11\(16),
      I2 => int_B_8_read,
      I3 => \rdata[31]_i_11_0\(16),
      I4 => int_B_10_read,
      I5 => int_B_9_read,
      O => \q1_reg[23]_0\
    );
\rdata[24]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA0AFC0CF000"
    )
        port map (
      I0 => int_B_9_q1(24),
      I1 => \rdata[31]_i_11\(17),
      I2 => int_B_8_read,
      I3 => \rdata[31]_i_11_0\(17),
      I4 => int_B_10_read,
      I5 => int_B_9_read,
      O => \q1_reg[24]_0\
    );
\rdata[26]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F505F503F30FFF"
    )
        port map (
      I0 => int_B_9_q1(26),
      I1 => \rdata[31]_i_11\(18),
      I2 => int_B_8_read,
      I3 => \rdata[31]_i_11_0\(18),
      I4 => int_B_10_read,
      I5 => int_B_9_read,
      O => \q1_reg[26]_0\
    );
\rdata[28]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F505F503F30FFF"
    )
        port map (
      I0 => int_B_9_q1(28),
      I1 => \rdata[31]_i_11\(19),
      I2 => int_B_8_read,
      I3 => \rdata[31]_i_11_0\(19),
      I4 => int_B_10_read,
      I5 => int_B_9_read,
      O => \q1_reg[28]_0\
    );
\rdata[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F505F503F30FFF"
    )
        port map (
      I0 => int_B_9_q1(2),
      I1 => \rdata[31]_i_11\(2),
      I2 => int_B_8_read,
      I3 => \rdata[31]_i_11_0\(2),
      I4 => int_B_10_read,
      I5 => int_B_9_read,
      O => \q1_reg[2]_0\
    );
\rdata[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F505F503F30FFF"
    )
        port map (
      I0 => int_B_9_q1(31),
      I1 => \rdata[31]_i_11\(20),
      I2 => int_B_8_read,
      I3 => \rdata[31]_i_11_0\(20),
      I4 => int_B_10_read,
      I5 => int_B_9_read,
      O => \q1_reg[31]_0\
    );
\rdata[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA0AFC0CF000"
    )
        port map (
      I0 => int_B_9_q1(4),
      I1 => \rdata[31]_i_11\(3),
      I2 => int_B_8_read,
      I3 => \rdata[31]_i_11_0\(3),
      I4 => int_B_10_read,
      I5 => int_B_9_read,
      O => \q1_reg[4]_0\
    );
\rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000555D"
    )
        port map (
      I0 => \rdata_reg[0]_5\,
      I1 => \rdata[5]_i_6_n_0\,
      I2 => \rdata_reg[5]\,
      I3 => \rdata_reg[5]_0\,
      I4 => \rdata_reg[5]_1\,
      I5 => \rdata_reg[5]_2\,
      O => int_B_7_read_reg
    );
\rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F505F503F30FFF"
    )
        port map (
      I0 => int_B_9_q1(5),
      I1 => \rdata[31]_i_11\(4),
      I2 => int_B_8_read,
      I3 => \rdata[31]_i_11_0\(4),
      I4 => int_B_10_read,
      I5 => int_B_9_read,
      O => \rdata[5]_i_6_n_0\
    );
\rdata[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88808888AAAAAAAA"
    )
        port map (
      I0 => \rdata_reg[0]_4\,
      I1 => \rdata_reg[0]_5\,
      I2 => \rdata[8]_i_9_n_0\,
      I3 => \rdata_reg[8]\,
      I4 => \rdata_reg[8]_0\,
      I5 => \rdata_reg[8]_1\,
      O => int_A_14_read_reg
    );
\rdata[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA0AFC0CF000"
    )
        port map (
      I0 => int_B_9_q1(8),
      I1 => \rdata[31]_i_11\(5),
      I2 => int_B_8_read,
      I3 => \rdata[31]_i_11_0\(5),
      I4 => int_B_10_read,
      I5 => int_B_9_read,
      O => \rdata[8]_i_9_n_0\
    );
\rdata[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA0AFA0AFC0CF000"
    )
        port map (
      I0 => int_B_9_q1(9),
      I1 => \rdata[31]_i_11\(6),
      I2 => int_B_8_read,
      I3 => \rdata[31]_i_11_0\(6),
      I4 => int_B_10_read,
      I5 => int_B_9_read,
      O => \q1_reg[9]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram__parameterized0\ is
  port (
    int_B_14_read_reg : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 28 downto 0 );
    int_B_14_read_reg_0 : out STD_LOGIC;
    int_B_14_read_reg_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    ap_enable_reg_pp0_iter7 : in STD_LOGIC;
    \rdata[14]_i_5\ : in STD_LOGIC;
    int_B_14_read : in STD_LOGIC;
    int_B_15_read : in STD_LOGIC;
    \rdata[14]_i_5_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rdata[14]_i_5_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    int_C_ce1 : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram__parameterized0\ : entity is "matrix_mult_hw_control_s_axi_ram";
end \bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram__parameterized0\;

architecture STRUCTURE of \bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram__parameterized0\ is
  signal C_ce0_local : STD_LOGIC;
  signal int_C_q1 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "matrix_mult_hw_control_s_axi_ram/mem_reg";
  attribute RTL_RAM_STYLE : string;
  attribute RTL_RAM_STYLE of mem_reg : label is "auto";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 255;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 256;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 31;
begin
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => s_axi_control_ARADDR(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => address0(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => mem_reg_0(15 downto 0),
      DIBDI(15 downto 8) => p_1_in(31 downto 24),
      DIBDI(7 downto 0) => mem_reg_0(23 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15) => q1(12),
      DOADO(14) => int_C_q1(14),
      DOADO(13 downto 7) => q1(11 downto 5),
      DOADO(6) => int_C_q1(6),
      DOADO(5 downto 1) => q1(4 downto 0),
      DOADO(0) => int_C_q1(0),
      DOBDO(15 downto 0) => q1(28 downto 13),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => int_C_ce1,
      ENBWREN => C_ce0_local,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => ap_enable_reg_pp0_iter7,
      WEBWE(2) => ap_enable_reg_pp0_iter7,
      WEBWE(1) => ap_enable_reg_pp0_iter7,
      WEBWE(0) => ap_enable_reg_pp0_iter7
    );
mem_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7,
      I1 => mem_reg_0(24),
      O => p_1_in(24)
    );
mem_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter8,
      I1 => ap_enable_reg_pp0_iter7,
      O => C_ce0_local
    );
mem_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7,
      I1 => mem_reg_0(31),
      O => p_1_in(31)
    );
mem_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7,
      I1 => mem_reg_0(30),
      O => p_1_in(30)
    );
mem_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7,
      I1 => mem_reg_0(29),
      O => p_1_in(29)
    );
mem_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7,
      I1 => mem_reg_0(28),
      O => p_1_in(28)
    );
mem_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7,
      I1 => mem_reg_0(27),
      O => p_1_in(27)
    );
mem_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7,
      I1 => mem_reg_0(26),
      O => p_1_in(26)
    );
mem_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7,
      I1 => mem_reg_0(25),
      O => p_1_in(25)
    );
\rdata[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557DDDF7577FDFF"
    )
        port map (
      I0 => \rdata[14]_i_5\,
      I1 => int_B_14_read,
      I2 => int_B_15_read,
      I3 => int_C_q1(0),
      I4 => \rdata[14]_i_5_0\(0),
      I5 => \rdata[14]_i_5_1\(0),
      O => int_B_14_read_reg
    );
\rdata[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557DDDF7577FDFF"
    )
        port map (
      I0 => \rdata[14]_i_5\,
      I1 => int_B_14_read,
      I2 => int_B_15_read,
      I3 => int_C_q1(14),
      I4 => \rdata[14]_i_5_0\(2),
      I5 => \rdata[14]_i_5_1\(2),
      O => int_B_14_read_reg_1
    );
\rdata[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557DDDF7577FDFF"
    )
        port map (
      I0 => \rdata[14]_i_5\,
      I1 => int_B_14_read,
      I2 => int_B_15_read,
      I3 => int_C_q1(6),
      I4 => \rdata[14]_i_5_0\(1),
      I5 => \rdata[14]_i_5_1\(1),
      O => int_B_14_read_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_flow_control_loop_delay_pipe is
  port (
    rewind_ap_ready_reg : out STD_LOGIC;
    \icmp_ln38_reg_1161_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln38_fu_877_p2 : out STD_LOGIC;
    ap_loop_exit_ready : out STD_LOGIC;
    add_ln57_fu_853_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln39_reg_1156_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \j3_fu_244_reg[2]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    select_ln38_fu_781_p3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln39_fu_871_p2 : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    \icmp_ln39_reg_1156_reg[0]_0\ : out STD_LOGIC;
    \icmp_ln39_reg_1156_reg[0]_1\ : out STD_LOGIC;
    \icmp_ln39_reg_1156_reg[0]_2\ : out STD_LOGIC;
    \icmp_ln39_reg_1156_reg[0]_3\ : out STD_LOGIC;
    \icmp_ln39_reg_1156_reg[0]_4\ : out STD_LOGIC;
    \icmp_ln39_reg_1156_reg[0]_5\ : out STD_LOGIC;
    \icmp_ln39_reg_1156_reg[0]_6\ : out STD_LOGIC;
    \icmp_ln39_reg_1156_reg[0]_7\ : out STD_LOGIC;
    \icmp_ln39_reg_1156_reg[0]_8\ : out STD_LOGIC;
    \icmp_ln39_reg_1156_reg[0]_9\ : out STD_LOGIC;
    \j3_fu_244_reg[3]\ : out STD_LOGIC;
    \j3_fu_244_reg[3]_0\ : out STD_LOGIC;
    \j3_fu_244_reg[3]_1\ : out STD_LOGIC;
    \j3_fu_244_reg[3]_2\ : out STD_LOGIC;
    \j3_fu_244_reg[3]_3\ : out STD_LOGIC;
    \j3_fu_244_reg[2]_0\ : out STD_LOGIC;
    \j3_fu_244_reg[2]_1\ : out STD_LOGIC;
    \j3_fu_244_reg[2]_2\ : out STD_LOGIC;
    \j3_fu_244_reg[2]_3\ : out STD_LOGIC;
    \j3_fu_244_reg[2]_4\ : out STD_LOGIC;
    \j3_fu_244_reg[1]\ : out STD_LOGIC;
    \j3_fu_244_reg[1]_0\ : out STD_LOGIC;
    \j3_fu_244_reg[1]_1\ : out STD_LOGIC;
    \j3_fu_244_reg[1]_2\ : out STD_LOGIC;
    \j3_fu_244_reg[1]_3\ : out STD_LOGIC;
    \j3_fu_244_reg[0]\ : out STD_LOGIC;
    \j3_fu_244_reg[0]_0\ : out STD_LOGIC;
    \j3_fu_244_reg[0]_1\ : out STD_LOGIC;
    \j3_fu_244_reg[0]_2\ : out STD_LOGIC;
    \j3_fu_244_reg[0]_3\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    icmp_ln38_reg_1161 : in STD_LOGIC;
    icmp_ln39_reg_1156 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \j3_fu_244_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \i2_fu_240_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i2_fu_240_reg[2]\ : in STD_LOGIC;
    \i2_fu_240_reg[3]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_flow_control_loop_delay_pipe : entity is "matrix_mult_hw_flow_control_loop_delay_pipe";
end bd_0_hls_inst_0_matrix_mult_hw_flow_control_loop_delay_pipe;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_flow_control_loop_delay_pipe is
  signal \add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6_i_2_n_0\ : STD_LOGIC;
  signal \add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6_i_2_n_0\ : STD_LOGIC;
  signal \add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6_i_2_n_0\ : STD_LOGIC;
  signal \^ap_loop_exit_ready\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_i_1_n_0 : STD_LOGIC;
  signal \indvar_flatten1_fu_236[5]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten1_fu_236[7]_i_2_n_0\ : STD_LOGIC;
  signal mem_reg_0_15_0_0_i_10_n_0 : STD_LOGIC;
  signal mem_reg_0_15_0_0_i_11_n_0 : STD_LOGIC;
  signal mem_reg_0_15_0_0_i_12_n_0 : STD_LOGIC;
  signal mem_reg_0_15_0_0_i_13_n_0 : STD_LOGIC;
  signal \^rewind_ap_ready_reg\ : STD_LOGIC;
  signal rewind_ap_ready_reg_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of ap_loop_init_i_1 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \indvar_flatten1_fu_236[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \indvar_flatten1_fu_236[1]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \indvar_flatten1_fu_236[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \indvar_flatten1_fu_236[5]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \indvar_flatten1_fu_236[6]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \indvar_flatten1_fu_236[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \j3_fu_244[2]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \j3_fu_244[3]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of mem_reg_0_15_0_0_i_10 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of mem_reg_0_15_0_0_i_12 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of mem_reg_0_15_0_0_i_13 : label is "soft_lutpair20";
begin
  ap_loop_exit_ready <= \^ap_loop_exit_ready\;
  rewind_ap_ready_reg <= \^rewind_ap_ready_reg\;
\add_ln57_reg_1071[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F4CCCC00F0CCCC"
    )
        port map (
      I0 => icmp_ln38_reg_1161,
      I1 => icmp_ln39_reg_1156,
      I2 => ap_start,
      I3 => \^rewind_ap_ready_reg\,
      I4 => ap_loop_init,
      I5 => ap_enable_reg_pp0_iter1,
      O => \icmp_ln38_reg_1161_reg[0]\
    );
\add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCEEFCCC"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6_i_2_n_0\,
      I2 => mem_reg_0_15_0_0_i_13_n_0,
      I3 => \j3_fu_244_reg[4]\(4),
      I4 => \i2_fu_240_reg[3]\(0),
      O => add_ln57_fu_853_p2(0)
    );
\add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005D0C5D00000000"
    )
        port map (
      I0 => ap_loop_init,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln38_reg_1161,
      I3 => \i2_fu_240_reg[3]\(0),
      I4 => mem_reg_0_15_0_0_i_13_n_0,
      I5 => icmp_ln39_reg_1156,
      O => \add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6_i_2_n_0\
    );
\add_ln57_reg_1071_pp0_iter5_reg_reg[5]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444F0F0FF440000"
    )
        port map (
      I0 => \j3_fu_244_reg[4]\(4),
      I1 => mem_reg_0_15_0_0_i_11_n_0,
      I2 => \add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6_i_2_n_0\,
      I3 => mem_reg_0_15_0_0_i_13_n_0,
      I4 => \i2_fu_240_reg[3]\(1),
      I5 => \i2_fu_240_reg[3]\(0),
      O => add_ln57_fu_853_p2(1)
    );
\add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAFAFACC000000"
    )
        port map (
      I0 => \add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6_i_2_n_0\,
      I1 => \add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6_i_2_n_0\,
      I2 => mem_reg_0_15_0_0_i_13_n_0,
      I3 => \i2_fu_240_reg[3]\(1),
      I4 => \i2_fu_240_reg[3]\(0),
      I5 => \i2_fu_240_reg[3]\(2),
      O => add_ln57_fu_853_p2(2)
    );
\add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(4),
      O => \add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6_i_2_n_0\
    );
\add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44444400F000F0"
    )
        port map (
      I0 => \j3_fu_244_reg[4]\(4),
      I1 => mem_reg_0_15_0_0_i_11_n_0,
      I2 => \add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6_i_2_n_0\,
      I3 => \i2_fu_240_reg[3]_0\,
      I4 => mem_reg_0_15_0_0_i_13_n_0,
      I5 => \i2_fu_240_reg[3]\(3),
      O => add_ln57_fu_853_p2(3)
    );
\add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF080000FFAAFFAA"
    )
        port map (
      I0 => icmp_ln39_reg_1156,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln38_reg_1161,
      I3 => \j3_fu_244_reg[4]\(4),
      I4 => mem_reg_0_15_0_0_i_10_n_0,
      I5 => ap_loop_init,
      O => \add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6_i_2_n_0\
    );
ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => ap_loop_init,
      I1 => \^rewind_ap_ready_reg\,
      I2 => ap_start,
      I3 => \indvar_flatten1_fu_236[7]_i_2_n_0\,
      I4 => Q(6),
      I5 => Q(7),
      O => \^ap_loop_exit_ready\
    );
ap_loop_init_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDDFDFD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_loop_exit_ready\,
      I2 => ap_loop_init,
      I3 => \^rewind_ap_ready_reg\,
      I4 => ap_start,
      O => ap_loop_init_i_1_n_0
    );
ap_loop_init_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_i_1_n_0,
      Q => ap_loop_init,
      R => '0'
    );
\icmp_ln38_reg_1161[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040004040404040"
    )
        port map (
      I0 => \indvar_flatten1_fu_236[7]_i_2_n_0\,
      I1 => Q(6),
      I2 => Q(7),
      I3 => ap_loop_init,
      I4 => \^rewind_ap_ready_reg\,
      I5 => ap_start,
      O => icmp_ln38_fu_877_p2
    );
\icmp_ln39_reg_1156[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \j3_fu_244_reg[4]\(4),
      I1 => mem_reg_0_15_0_0_i_11_n_0,
      I2 => \j3_fu_244_reg[4]\(3),
      I3 => \j3_fu_244_reg[4]\(1),
      I4 => \j3_fu_244_reg[4]\(0),
      I5 => \j3_fu_244_reg[4]\(2),
      O => icmp_ln39_fu_871_p2
    );
\indvar_flatten1_fu_236[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init,
      I1 => Q(0),
      O => D(0)
    );
\indvar_flatten1_fu_236[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init,
      I1 => Q(0),
      I2 => Q(1),
      O => D(1)
    );
\indvar_flatten1_fu_236[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => ap_loop_init,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      O => D(2)
    );
\indvar_flatten1_fu_236[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_13_n_0,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      O => D(3)
    );
\indvar_flatten1_fu_236[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => mem_reg_0_15_0_0_i_13_n_0,
      I5 => Q(4),
      O => D(4)
    );
\indvar_flatten1_fu_236[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \indvar_flatten1_fu_236[5]_i_2_n_0\,
      I1 => ap_loop_init,
      I2 => Q(5),
      O => D(5)
    );
\indvar_flatten1_fu_236[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(4),
      O => \indvar_flatten1_fu_236[5]_i_2_n_0\
    );
\indvar_flatten1_fu_236[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \indvar_flatten1_fu_236[7]_i_2_n_0\,
      I1 => ap_loop_init,
      I2 => Q(6),
      O => D(6)
    );
\indvar_flatten1_fu_236[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B04"
    )
        port map (
      I0 => \indvar_flatten1_fu_236[7]_i_2_n_0\,
      I1 => Q(6),
      I2 => ap_loop_init,
      I3 => Q(7),
      O => D(7)
    );
\indvar_flatten1_fu_236[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(5),
      O => \indvar_flatten1_fu_236[7]_i_2_n_0\
    );
int_ap_idle_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B0000"
    )
        port map (
      I0 => \^rewind_ap_ready_reg\,
      I1 => ap_start,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => int_ap_idle_reg,
      O => ap_idle
    );
\j3_fu_244[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77F77777F7F7F7F7"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_13_n_0,
      I1 => \j3_fu_244_reg[4]\(0),
      I2 => icmp_ln39_reg_1156,
      I3 => icmp_ln38_reg_1161,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_loop_init,
      O => \j3_fu_244_reg[2]\(0)
    );
\j3_fu_244[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(0),
      I2 => \j3_fu_244_reg[4]\(1),
      O => \j3_fu_244_reg[2]\(1)
    );
\j3_fu_244[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(1),
      I2 => \j3_fu_244_reg[4]\(0),
      I3 => \j3_fu_244_reg[4]\(2),
      O => \j3_fu_244_reg[2]\(2)
    );
\j3_fu_244[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(2),
      I2 => \j3_fu_244_reg[4]\(0),
      I3 => \j3_fu_244_reg[4]\(1),
      I4 => \j3_fu_244_reg[4]\(3),
      O => \j3_fu_244_reg[2]\(3)
    );
\j3_fu_244[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \j3_fu_244_reg[4]\(2),
      I1 => \j3_fu_244_reg[4]\(0),
      I2 => \j3_fu_244_reg[4]\(1),
      I3 => \j3_fu_244_reg[4]\(3),
      I4 => mem_reg_0_15_0_0_i_11_n_0,
      I5 => \j3_fu_244_reg[4]\(4),
      O => \j3_fu_244_reg[2]\(4)
    );
mem_reg_0_15_0_0_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rewind_ap_ready_reg\,
      I1 => ap_start,
      O => mem_reg_0_15_0_0_i_10_n_0
    );
mem_reg_0_15_0_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CCF3FF4044F3FF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_loop_init,
      I2 => \^rewind_ap_ready_reg\,
      I3 => ap_start,
      I4 => icmp_ln39_reg_1156,
      I5 => icmp_ln38_reg_1161,
      O => mem_reg_0_15_0_0_i_11_n_0
    );
mem_reg_0_15_0_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0FFFF"
    )
        port map (
      I0 => \^rewind_ap_ready_reg\,
      I1 => ap_start,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln38_reg_1161,
      I4 => ap_loop_init,
      O => mem_reg_0_15_0_0_i_12_n_0
    );
mem_reg_0_15_0_0_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ap_start,
      I1 => \^rewind_ap_ready_reg\,
      I2 => ap_loop_init,
      O => mem_reg_0_15_0_0_i_13_n_0
    );
\mem_reg_0_15_0_0_i_2__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(0),
      O => select_ln38_fu_781_p3(0)
    );
\mem_reg_0_15_0_0_i_2__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(0),
      O => \j3_fu_244_reg[0]\
    );
\mem_reg_0_15_0_0_i_2__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(0),
      O => \j3_fu_244_reg[0]_0\
    );
\mem_reg_0_15_0_0_i_2__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(0),
      O => \j3_fu_244_reg[0]_1\
    );
\mem_reg_0_15_0_0_i_2__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(0),
      O => \j3_fu_244_reg[0]_2\
    );
\mem_reg_0_15_0_0_i_2__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(0),
      O => \j3_fu_244_reg[0]_3\
    );
\mem_reg_0_15_0_0_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(1),
      O => select_ln38_fu_781_p3(1)
    );
\mem_reg_0_15_0_0_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(1),
      O => \j3_fu_244_reg[1]\
    );
\mem_reg_0_15_0_0_i_3__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(1),
      O => \j3_fu_244_reg[1]_0\
    );
\mem_reg_0_15_0_0_i_3__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(1),
      O => \j3_fu_244_reg[1]_1\
    );
\mem_reg_0_15_0_0_i_3__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(1),
      O => \j3_fu_244_reg[1]_2\
    );
\mem_reg_0_15_0_0_i_3__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(1),
      O => \j3_fu_244_reg[1]_3\
    );
\mem_reg_0_15_0_0_i_4__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(2),
      O => select_ln38_fu_781_p3(2)
    );
\mem_reg_0_15_0_0_i_4__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(2),
      O => \j3_fu_244_reg[2]_0\
    );
\mem_reg_0_15_0_0_i_4__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(2),
      O => \j3_fu_244_reg[2]_1\
    );
\mem_reg_0_15_0_0_i_4__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(2),
      O => \j3_fu_244_reg[2]_2\
    );
\mem_reg_0_15_0_0_i_4__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(2),
      O => \j3_fu_244_reg[2]_3\
    );
\mem_reg_0_15_0_0_i_4__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(2),
      O => \j3_fu_244_reg[2]_4\
    );
\mem_reg_0_15_0_0_i_5__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(3),
      O => select_ln38_fu_781_p3(3)
    );
\mem_reg_0_15_0_0_i_5__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(3),
      O => \j3_fu_244_reg[3]\
    );
\mem_reg_0_15_0_0_i_5__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(3),
      O => \j3_fu_244_reg[3]_0\
    );
\mem_reg_0_15_0_0_i_5__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(3),
      O => \j3_fu_244_reg[3]_1\
    );
\mem_reg_0_15_0_0_i_5__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(3),
      O => \j3_fu_244_reg[3]_2\
    );
\mem_reg_0_15_0_0_i_5__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => \j3_fu_244_reg[4]\(3),
      O => \j3_fu_244_reg[3]_3\
    );
mem_reg_0_15_0_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAC0C0FFAA0000"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => icmp_ln39_reg_1156,
      I2 => mem_reg_0_15_0_0_i_12_n_0,
      I3 => mem_reg_0_15_0_0_i_13_n_0,
      I4 => \i2_fu_240_reg[3]\(1),
      I5 => \i2_fu_240_reg[3]\(0),
      O => \icmp_ln39_reg_1156_reg[0]\(1)
    );
\mem_reg_0_15_0_0_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A505AA0A65C5AA0A"
    )
        port map (
      I0 => \i2_fu_240_reg[3]\(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_loop_init,
      I3 => mem_reg_0_15_0_0_i_10_n_0,
      I4 => icmp_ln39_reg_1156,
      I5 => icmp_ln38_reg_1161,
      O => \icmp_ln39_reg_1156_reg[0]\(0)
    );
\mem_reg_0_15_0_0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAC0C0FFAA0000"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => icmp_ln39_reg_1156,
      I2 => mem_reg_0_15_0_0_i_12_n_0,
      I3 => mem_reg_0_15_0_0_i_13_n_0,
      I4 => \i2_fu_240_reg[3]\(1),
      I5 => \i2_fu_240_reg[3]\(0),
      O => \icmp_ln39_reg_1156_reg[0]_0\
    );
\mem_reg_0_15_0_0_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAC0C0FFAA0000"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => icmp_ln39_reg_1156,
      I2 => mem_reg_0_15_0_0_i_12_n_0,
      I3 => mem_reg_0_15_0_0_i_13_n_0,
      I4 => \i2_fu_240_reg[3]\(1),
      I5 => \i2_fu_240_reg[3]\(0),
      O => \icmp_ln39_reg_1156_reg[0]_1\
    );
\mem_reg_0_15_0_0_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAC0C0FFAA0000"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => icmp_ln39_reg_1156,
      I2 => mem_reg_0_15_0_0_i_12_n_0,
      I3 => mem_reg_0_15_0_0_i_13_n_0,
      I4 => \i2_fu_240_reg[3]\(1),
      I5 => \i2_fu_240_reg[3]\(0),
      O => \icmp_ln39_reg_1156_reg[0]_3\
    );
\mem_reg_0_15_0_0_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAC0C0FFAA0000"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => icmp_ln39_reg_1156,
      I2 => mem_reg_0_15_0_0_i_12_n_0,
      I3 => mem_reg_0_15_0_0_i_13_n_0,
      I4 => \i2_fu_240_reg[3]\(1),
      I5 => \i2_fu_240_reg[3]\(0),
      O => \icmp_ln39_reg_1156_reg[0]_4\
    );
mem_reg_0_15_0_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAA00C000C0"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => icmp_ln39_reg_1156,
      I2 => mem_reg_0_15_0_0_i_12_n_0,
      I3 => \i2_fu_240_reg[3]_0\,
      I4 => mem_reg_0_15_0_0_i_13_n_0,
      I5 => \i2_fu_240_reg[3]\(3),
      O => \icmp_ln39_reg_1156_reg[0]\(3)
    );
\mem_reg_0_15_0_0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAC0C0FFAA0000"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => icmp_ln39_reg_1156,
      I2 => mem_reg_0_15_0_0_i_12_n_0,
      I3 => mem_reg_0_15_0_0_i_13_n_0,
      I4 => \i2_fu_240_reg[3]\(1),
      I5 => \i2_fu_240_reg[3]\(0),
      O => \icmp_ln39_reg_1156_reg[0]_2\
    );
\mem_reg_0_15_0_0_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAA00C000C0"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => icmp_ln39_reg_1156,
      I2 => mem_reg_0_15_0_0_i_12_n_0,
      I3 => \i2_fu_240_reg[3]_0\,
      I4 => mem_reg_0_15_0_0_i_13_n_0,
      I5 => \i2_fu_240_reg[3]\(3),
      O => \icmp_ln39_reg_1156_reg[0]_5\
    );
\mem_reg_0_15_0_0_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAA00C000C0"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => icmp_ln39_reg_1156,
      I2 => mem_reg_0_15_0_0_i_12_n_0,
      I3 => \i2_fu_240_reg[3]_0\,
      I4 => mem_reg_0_15_0_0_i_13_n_0,
      I5 => \i2_fu_240_reg[3]\(3),
      O => \icmp_ln39_reg_1156_reg[0]_6\
    );
\mem_reg_0_15_0_0_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAA00C000C0"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => icmp_ln39_reg_1156,
      I2 => mem_reg_0_15_0_0_i_12_n_0,
      I3 => \i2_fu_240_reg[3]_0\,
      I4 => mem_reg_0_15_0_0_i_13_n_0,
      I5 => \i2_fu_240_reg[3]\(3),
      O => \icmp_ln39_reg_1156_reg[0]_8\
    );
\mem_reg_0_15_0_0_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAA00C000C0"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => icmp_ln39_reg_1156,
      I2 => mem_reg_0_15_0_0_i_12_n_0,
      I3 => \i2_fu_240_reg[3]_0\,
      I4 => mem_reg_0_15_0_0_i_13_n_0,
      I5 => \i2_fu_240_reg[3]\(3),
      O => \icmp_ln39_reg_1156_reg[0]_9\
    );
mem_reg_0_15_0_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAA0000C0C0"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => icmp_ln39_reg_1156,
      I2 => mem_reg_0_15_0_0_i_12_n_0,
      I3 => mem_reg_0_15_0_0_i_13_n_0,
      I4 => \i2_fu_240_reg[2]\,
      I5 => \i2_fu_240_reg[3]\(2),
      O => \icmp_ln39_reg_1156_reg[0]\(2)
    );
mem_reg_0_15_0_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAAAAA00C000C0"
    )
        port map (
      I0 => mem_reg_0_15_0_0_i_11_n_0,
      I1 => icmp_ln39_reg_1156,
      I2 => mem_reg_0_15_0_0_i_12_n_0,
      I3 => \i2_fu_240_reg[3]_0\,
      I4 => mem_reg_0_15_0_0_i_13_n_0,
      I5 => \i2_fu_240_reg[3]\(3),
      O => \icmp_ln39_reg_1156_reg[0]_7\
    );
rewind_ap_ready_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3730"
    )
        port map (
      I0 => ap_start,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => \^ap_loop_exit_ready\,
      I3 => \^rewind_ap_ready_reg\,
      O => rewind_ap_ready_reg_i_1_n_0
    );
rewind_ap_ready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rewind_ap_ready_reg_i_1_n_0,
      Q => \^rewind_ap_ready_reg\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1 : entity is "matrix_mult_hw_mul_32s_32s_32_2_1";
end bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1 is
  signal \buff0_reg[16]__0_n_0\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \sum_reg_1325[19]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1325[19]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1325[19]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1325[23]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1325[23]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1325[23]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1325[23]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1325[27]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1325[27]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1325[27]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1325[27]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1325[31]_i_2_n_0\ : STD_LOGIC;
  signal \sum_reg_1325[31]_i_3_n_0\ : STD_LOGIC;
  signal \sum_reg_1325[31]_i_4_n_0\ : STD_LOGIC;
  signal \sum_reg_1325[31]_i_5_n_0\ : STD_LOGIC;
  signal \sum_reg_1325_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1325_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1325_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1325_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1325_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1325_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1325_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1325_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1325_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \sum_reg_1325_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1325_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1325_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \sum_reg_1325_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \sum_reg_1325_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \sum_reg_1325_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_58 : STD_LOGIC;
  signal tmp_product_n_59 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_sum_reg_1325_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sum_reg_1325_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_reg_1325_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_reg_1325_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_reg_1325_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00_0(31),
      B(16) => q00_0(31),
      B(15) => q00_0(31),
      B(14 downto 0) => q00_0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_106\,
      PCIN(46) => \tmp_product__0_n_107\,
      PCIN(45) => \tmp_product__0_n_108\,
      PCIN(44) => \tmp_product__0_n_109\,
      PCIN(43) => \tmp_product__0_n_110\,
      PCIN(42) => \tmp_product__0_n_111\,
      PCIN(41) => \tmp_product__0_n_112\,
      PCIN(40) => \tmp_product__0_n_113\,
      PCIN(39) => \tmp_product__0_n_114\,
      PCIN(38) => \tmp_product__0_n_115\,
      PCIN(37) => \tmp_product__0_n_116\,
      PCIN(36) => \tmp_product__0_n_117\,
      PCIN(35) => \tmp_product__0_n_118\,
      PCIN(34) => \tmp_product__0_n_119\,
      PCIN(33) => \tmp_product__0_n_120\,
      PCIN(32) => \tmp_product__0_n_121\,
      PCIN(31) => \tmp_product__0_n_122\,
      PCIN(30) => \tmp_product__0_n_123\,
      PCIN(29) => \tmp_product__0_n_124\,
      PCIN(28) => \tmp_product__0_n_125\,
      PCIN(27) => \tmp_product__0_n_126\,
      PCIN(26) => \tmp_product__0_n_127\,
      PCIN(25) => \tmp_product__0_n_128\,
      PCIN(24) => \tmp_product__0_n_129\,
      PCIN(23) => \tmp_product__0_n_130\,
      PCIN(22) => \tmp_product__0_n_131\,
      PCIN(21) => \tmp_product__0_n_132\,
      PCIN(20) => \tmp_product__0_n_133\,
      PCIN(19) => \tmp_product__0_n_134\,
      PCIN(18) => \tmp_product__0_n_135\,
      PCIN(17) => \tmp_product__0_n_136\,
      PCIN(16) => \tmp_product__0_n_137\,
      PCIN(15) => \tmp_product__0_n_138\,
      PCIN(14) => \tmp_product__0_n_139\,
      PCIN(13) => \tmp_product__0_n_140\,
      PCIN(12) => \tmp_product__0_n_141\,
      PCIN(11) => \tmp_product__0_n_142\,
      PCIN(10) => \tmp_product__0_n_143\,
      PCIN(9) => \tmp_product__0_n_144\,
      PCIN(8) => \tmp_product__0_n_145\,
      PCIN(7) => \tmp_product__0_n_146\,
      PCIN(6) => \tmp_product__0_n_147\,
      PCIN(5) => \tmp_product__0_n_148\,
      PCIN(4) => \tmp_product__0_n_149\,
      PCIN(3) => \tmp_product__0_n_150\,
      PCIN(2) => \tmp_product__0_n_151\,
      PCIN(1) => \tmp_product__0_n_152\,
      PCIN(0) => \tmp_product__0_n_153\,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => D(0),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_95\,
      Q => D(10),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_94\,
      Q => D(11),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_93\,
      Q => D(12),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_92\,
      Q => D(13),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_91\,
      Q => D(14),
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_90\,
      Q => D(15),
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_89\,
      Q => \buff0_reg[16]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => D(1),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_103\,
      Q => D(2),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_102\,
      Q => D(3),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_101\,
      Q => D(4),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_100\,
      Q => D(5),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_99\,
      Q => D(6),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_98\,
      Q => D(7),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_97\,
      Q => D(8),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_96\,
      Q => D(9),
      R => '0'
    );
\sum_reg_1325[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => tmp_product_n_103,
      O => \sum_reg_1325[19]_i_2_n_0\
    );
\sum_reg_1325[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => tmp_product_n_104,
      O => \sum_reg_1325[19]_i_3_n_0\
    );
\sum_reg_1325[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => tmp_product_n_105,
      O => \sum_reg_1325[19]_i_4_n_0\
    );
\sum_reg_1325[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => tmp_product_n_99,
      O => \sum_reg_1325[23]_i_2_n_0\
    );
\sum_reg_1325[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => tmp_product_n_100,
      O => \sum_reg_1325[23]_i_3_n_0\
    );
\sum_reg_1325[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => tmp_product_n_101,
      O => \sum_reg_1325[23]_i_4_n_0\
    );
\sum_reg_1325[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => tmp_product_n_102,
      O => \sum_reg_1325[23]_i_5_n_0\
    );
\sum_reg_1325[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => tmp_product_n_95,
      O => \sum_reg_1325[27]_i_2_n_0\
    );
\sum_reg_1325[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => tmp_product_n_96,
      O => \sum_reg_1325[27]_i_3_n_0\
    );
\sum_reg_1325[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => tmp_product_n_97,
      O => \sum_reg_1325[27]_i_4_n_0\
    );
\sum_reg_1325[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => tmp_product_n_98,
      O => \sum_reg_1325[27]_i_5_n_0\
    );
\sum_reg_1325[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_91,
      I1 => tmp_product_n_91,
      O => \sum_reg_1325[31]_i_2_n_0\
    );
\sum_reg_1325[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_92,
      I1 => tmp_product_n_92,
      O => \sum_reg_1325[31]_i_3_n_0\
    );
\sum_reg_1325[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_93,
      I1 => tmp_product_n_93,
      O => \sum_reg_1325[31]_i_4_n_0\
    );
\sum_reg_1325[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => tmp_product_n_94,
      O => \sum_reg_1325[31]_i_5_n_0\
    );
\sum_reg_1325_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_reg_1325_reg[19]_i_1_n_0\,
      CO(2) => \sum_reg_1325_reg[19]_i_1_n_1\,
      CO(1) => \sum_reg_1325_reg[19]_i_1_n_2\,
      CO(0) => \sum_reg_1325_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_103,
      DI(2) => buff0_reg_n_104,
      DI(1) => buff0_reg_n_105,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \sum_reg_1325[19]_i_2_n_0\,
      S(2) => \sum_reg_1325[19]_i_3_n_0\,
      S(1) => \sum_reg_1325[19]_i_4_n_0\,
      S(0) => \buff0_reg[16]__0_n_0\
    );
\sum_reg_1325_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1325_reg[19]_i_1_n_0\,
      CO(3) => \sum_reg_1325_reg[23]_i_1_n_0\,
      CO(2) => \sum_reg_1325_reg[23]_i_1_n_1\,
      CO(1) => \sum_reg_1325_reg[23]_i_1_n_2\,
      CO(0) => \sum_reg_1325_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_99,
      DI(2) => buff0_reg_n_100,
      DI(1) => buff0_reg_n_101,
      DI(0) => buff0_reg_n_102,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \sum_reg_1325[23]_i_2_n_0\,
      S(2) => \sum_reg_1325[23]_i_3_n_0\,
      S(1) => \sum_reg_1325[23]_i_4_n_0\,
      S(0) => \sum_reg_1325[23]_i_5_n_0\
    );
\sum_reg_1325_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1325_reg[23]_i_1_n_0\,
      CO(3) => \sum_reg_1325_reg[27]_i_1_n_0\,
      CO(2) => \sum_reg_1325_reg[27]_i_1_n_1\,
      CO(1) => \sum_reg_1325_reg[27]_i_1_n_2\,
      CO(0) => \sum_reg_1325_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_95,
      DI(2) => buff0_reg_n_96,
      DI(1) => buff0_reg_n_97,
      DI(0) => buff0_reg_n_98,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \sum_reg_1325[27]_i_2_n_0\,
      S(2) => \sum_reg_1325[27]_i_3_n_0\,
      S(1) => \sum_reg_1325[27]_i_4_n_0\,
      S(0) => \sum_reg_1325[27]_i_5_n_0\
    );
\sum_reg_1325_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_reg_1325_reg[27]_i_1_n_0\,
      CO(3) => \NLW_sum_reg_1325_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sum_reg_1325_reg[31]_i_1_n_1\,
      CO(1) => \sum_reg_1325_reg[31]_i_1_n_2\,
      CO(0) => \sum_reg_1325_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => buff0_reg_n_92,
      DI(1) => buff0_reg_n_93,
      DI(0) => buff0_reg_n_94,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \sum_reg_1325[31]_i_2_n_0\,
      S(2) => \sum_reg_1325[31]_i_3_n_0\,
      S(1) => \sum_reg_1325[31]_i_4_n_0\,
      S(0) => \sum_reg_1325[31]_i_5_n_0\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(31),
      B(16) => q00(31),
      B(15) => q00(31),
      B(14 downto 0) => q00(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_58,
      P(46) => tmp_product_n_59,
      P(45) => tmp_product_n_60,
      P(44) => tmp_product_n_61,
      P(43) => tmp_product_n_62,
      P(42) => tmp_product_n_63,
      P(41) => tmp_product_n_64,
      P(40) => tmp_product_n_65,
      P(39) => tmp_product_n_66,
      P(38) => tmp_product_n_67,
      P(37) => tmp_product_n_68,
      P(36) => tmp_product_n_69,
      P(35) => tmp_product_n_70,
      P(34) => tmp_product_n_71,
      P(33) => tmp_product_n_72,
      P(32) => tmp_product_n_73,
      P(31) => tmp_product_n_74,
      P(30) => tmp_product_n_75,
      P(29) => tmp_product_n_76,
      P(28) => tmp_product_n_77,
      P(27) => tmp_product_n_78,
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8) => tmp_product_n_97,
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_106,
      PCOUT(46) => tmp_product_n_107,
      PCOUT(45) => tmp_product_n_108,
      PCOUT(44) => tmp_product_n_109,
      PCOUT(43) => tmp_product_n_110,
      PCOUT(42) => tmp_product_n_111,
      PCOUT(41) => tmp_product_n_112,
      PCOUT(40) => tmp_product_n_113,
      PCOUT(39) => tmp_product_n_114,
      PCOUT(38) => tmp_product_n_115,
      PCOUT(37) => tmp_product_n_116,
      PCOUT(36) => tmp_product_n_117,
      PCOUT(35) => tmp_product_n_118,
      PCOUT(34) => tmp_product_n_119,
      PCOUT(33) => tmp_product_n_120,
      PCOUT(32) => tmp_product_n_121,
      PCOUT(31) => tmp_product_n_122,
      PCOUT(30) => tmp_product_n_123,
      PCOUT(29) => tmp_product_n_124,
      PCOUT(28) => tmp_product_n_125,
      PCOUT(27) => tmp_product_n_126,
      PCOUT(26) => tmp_product_n_127,
      PCOUT(25) => tmp_product_n_128,
      PCOUT(24) => tmp_product_n_129,
      PCOUT(23) => tmp_product_n_130,
      PCOUT(22) => tmp_product_n_131,
      PCOUT(21) => tmp_product_n_132,
      PCOUT(20) => tmp_product_n_133,
      PCOUT(19) => tmp_product_n_134,
      PCOUT(18) => tmp_product_n_135,
      PCOUT(17) => tmp_product_n_136,
      PCOUT(16) => tmp_product_n_137,
      PCOUT(15) => tmp_product_n_138,
      PCOUT(14) => tmp_product_n_139,
      PCOUT(13) => tmp_product_n_140,
      PCOUT(12) => tmp_product_n_141,
      PCOUT(11) => tmp_product_n_142,
      PCOUT(10) => tmp_product_n_143,
      PCOUT(9) => tmp_product_n_144,
      PCOUT(8) => tmp_product_n_145,
      PCOUT(7) => tmp_product_n_146,
      PCOUT(6) => tmp_product_n_147,
      PCOUT(5) => tmp_product_n_148,
      PCOUT(4) => tmp_product_n_149,
      PCOUT(3) => tmp_product_n_150,
      PCOUT(2) => tmp_product_n_151,
      PCOUT(1) => tmp_product_n_152,
      PCOUT(0) => tmp_product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => q00_0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_58\,
      P(46) => \tmp_product__0_n_59\,
      P(45) => \tmp_product__0_n_60\,
      P(44) => \tmp_product__0_n_61\,
      P(43) => \tmp_product__0_n_62\,
      P(42) => \tmp_product__0_n_63\,
      P(41) => \tmp_product__0_n_64\,
      P(40) => \tmp_product__0_n_65\,
      P(39) => \tmp_product__0_n_66\,
      P(38) => \tmp_product__0_n_67\,
      P(37) => \tmp_product__0_n_68\,
      P(36) => \tmp_product__0_n_69\,
      P(35) => \tmp_product__0_n_70\,
      P(34) => \tmp_product__0_n_71\,
      P(33) => \tmp_product__0_n_72\,
      P(32) => \tmp_product__0_n_73\,
      P(31) => \tmp_product__0_n_74\,
      P(30) => \tmp_product__0_n_75\,
      P(29) => \tmp_product__0_n_76\,
      P(28) => \tmp_product__0_n_77\,
      P(27) => \tmp_product__0_n_78\,
      P(26) => \tmp_product__0_n_79\,
      P(25) => \tmp_product__0_n_80\,
      P(24) => \tmp_product__0_n_81\,
      P(23) => \tmp_product__0_n_82\,
      P(22) => \tmp_product__0_n_83\,
      P(21) => \tmp_product__0_n_84\,
      P(20) => \tmp_product__0_n_85\,
      P(19) => \tmp_product__0_n_86\,
      P(18) => \tmp_product__0_n_87\,
      P(17) => \tmp_product__0_n_88\,
      P(16) => \tmp_product__0_n_89\,
      P(15) => \tmp_product__0_n_90\,
      P(14) => \tmp_product__0_n_91\,
      P(13) => \tmp_product__0_n_92\,
      P(12) => \tmp_product__0_n_93\,
      P(11) => \tmp_product__0_n_94\,
      P(10) => \tmp_product__0_n_95\,
      P(9) => \tmp_product__0_n_96\,
      P(8) => \tmp_product__0_n_97\,
      P(7) => \tmp_product__0_n_98\,
      P(6) => \tmp_product__0_n_99\,
      P(5) => \tmp_product__0_n_100\,
      P(4) => \tmp_product__0_n_101\,
      P(3) => \tmp_product__0_n_102\,
      P(2) => \tmp_product__0_n_103\,
      P(1) => \tmp_product__0_n_104\,
      P(0) => \tmp_product__0_n_105\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_106\,
      PCOUT(46) => \tmp_product__0_n_107\,
      PCOUT(45) => \tmp_product__0_n_108\,
      PCOUT(44) => \tmp_product__0_n_109\,
      PCOUT(43) => \tmp_product__0_n_110\,
      PCOUT(42) => \tmp_product__0_n_111\,
      PCOUT(41) => \tmp_product__0_n_112\,
      PCOUT(40) => \tmp_product__0_n_113\,
      PCOUT(39) => \tmp_product__0_n_114\,
      PCOUT(38) => \tmp_product__0_n_115\,
      PCOUT(37) => \tmp_product__0_n_116\,
      PCOUT(36) => \tmp_product__0_n_117\,
      PCOUT(35) => \tmp_product__0_n_118\,
      PCOUT(34) => \tmp_product__0_n_119\,
      PCOUT(33) => \tmp_product__0_n_120\,
      PCOUT(32) => \tmp_product__0_n_121\,
      PCOUT(31) => \tmp_product__0_n_122\,
      PCOUT(30) => \tmp_product__0_n_123\,
      PCOUT(29) => \tmp_product__0_n_124\,
      PCOUT(28) => \tmp_product__0_n_125\,
      PCOUT(27) => \tmp_product__0_n_126\,
      PCOUT(26) => \tmp_product__0_n_127\,
      PCOUT(25) => \tmp_product__0_n_128\,
      PCOUT(24) => \tmp_product__0_n_129\,
      PCOUT(23) => \tmp_product__0_n_130\,
      PCOUT(22) => \tmp_product__0_n_131\,
      PCOUT(21) => \tmp_product__0_n_132\,
      PCOUT(20) => \tmp_product__0_n_133\,
      PCOUT(19) => \tmp_product__0_n_134\,
      PCOUT(18) => \tmp_product__0_n_135\,
      PCOUT(17) => \tmp_product__0_n_136\,
      PCOUT(16) => \tmp_product__0_n_137\,
      PCOUT(15) => \tmp_product__0_n_138\,
      PCOUT(14) => \tmp_product__0_n_139\,
      PCOUT(13) => \tmp_product__0_n_140\,
      PCOUT(12) => \tmp_product__0_n_141\,
      PCOUT(11) => \tmp_product__0_n_142\,
      PCOUT(10) => \tmp_product__0_n_143\,
      PCOUT(9) => \tmp_product__0_n_144\,
      PCOUT(8) => \tmp_product__0_n_145\,
      PCOUT(7) => \tmp_product__0_n_146\,
      PCOUT(6) => \tmp_product__0_n_147\,
      PCOUT(5) => \tmp_product__0_n_148\,
      PCOUT(4) => \tmp_product__0_n_149\,
      PCOUT(3) => \tmp_product__0_n_150\,
      PCOUT(2) => \tmp_product__0_n_151\,
      PCOUT(1) => \tmp_product__0_n_152\,
      PCOUT(0) => \tmp_product__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_0 : entity is "matrix_mult_hw_mul_32s_32s_32_2_1";
end bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_0;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_0 is
  signal \buff0_reg[16]__0_n_0\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \mul_ln55_8_reg_1370[19]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370[19]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370[19]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370[23]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370[23]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370[23]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370[23]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370[27]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370[27]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370[27]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370[27]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370[31]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370[31]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370[31]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370[31]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_8_reg_1370_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_58 : STD_LOGIC;
  signal tmp_product_n_59 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln55_8_reg_1370_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln55_8_reg_1370_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_8_reg_1370_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_8_reg_1370_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_8_reg_1370_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00_0(31),
      B(16) => q00_0(31),
      B(15) => q00_0(31),
      B(14 downto 0) => q00_0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_106\,
      PCIN(46) => \tmp_product__0_n_107\,
      PCIN(45) => \tmp_product__0_n_108\,
      PCIN(44) => \tmp_product__0_n_109\,
      PCIN(43) => \tmp_product__0_n_110\,
      PCIN(42) => \tmp_product__0_n_111\,
      PCIN(41) => \tmp_product__0_n_112\,
      PCIN(40) => \tmp_product__0_n_113\,
      PCIN(39) => \tmp_product__0_n_114\,
      PCIN(38) => \tmp_product__0_n_115\,
      PCIN(37) => \tmp_product__0_n_116\,
      PCIN(36) => \tmp_product__0_n_117\,
      PCIN(35) => \tmp_product__0_n_118\,
      PCIN(34) => \tmp_product__0_n_119\,
      PCIN(33) => \tmp_product__0_n_120\,
      PCIN(32) => \tmp_product__0_n_121\,
      PCIN(31) => \tmp_product__0_n_122\,
      PCIN(30) => \tmp_product__0_n_123\,
      PCIN(29) => \tmp_product__0_n_124\,
      PCIN(28) => \tmp_product__0_n_125\,
      PCIN(27) => \tmp_product__0_n_126\,
      PCIN(26) => \tmp_product__0_n_127\,
      PCIN(25) => \tmp_product__0_n_128\,
      PCIN(24) => \tmp_product__0_n_129\,
      PCIN(23) => \tmp_product__0_n_130\,
      PCIN(22) => \tmp_product__0_n_131\,
      PCIN(21) => \tmp_product__0_n_132\,
      PCIN(20) => \tmp_product__0_n_133\,
      PCIN(19) => \tmp_product__0_n_134\,
      PCIN(18) => \tmp_product__0_n_135\,
      PCIN(17) => \tmp_product__0_n_136\,
      PCIN(16) => \tmp_product__0_n_137\,
      PCIN(15) => \tmp_product__0_n_138\,
      PCIN(14) => \tmp_product__0_n_139\,
      PCIN(13) => \tmp_product__0_n_140\,
      PCIN(12) => \tmp_product__0_n_141\,
      PCIN(11) => \tmp_product__0_n_142\,
      PCIN(10) => \tmp_product__0_n_143\,
      PCIN(9) => \tmp_product__0_n_144\,
      PCIN(8) => \tmp_product__0_n_145\,
      PCIN(7) => \tmp_product__0_n_146\,
      PCIN(6) => \tmp_product__0_n_147\,
      PCIN(5) => \tmp_product__0_n_148\,
      PCIN(4) => \tmp_product__0_n_149\,
      PCIN(3) => \tmp_product__0_n_150\,
      PCIN(2) => \tmp_product__0_n_151\,
      PCIN(1) => \tmp_product__0_n_152\,
      PCIN(0) => \tmp_product__0_n_153\,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => D(0),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_95\,
      Q => D(10),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_94\,
      Q => D(11),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_93\,
      Q => D(12),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_92\,
      Q => D(13),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_91\,
      Q => D(14),
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_90\,
      Q => D(15),
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_89\,
      Q => \buff0_reg[16]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => D(1),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_103\,
      Q => D(2),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_102\,
      Q => D(3),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_101\,
      Q => D(4),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_100\,
      Q => D(5),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_99\,
      Q => D(6),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_98\,
      Q => D(7),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_97\,
      Q => D(8),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_96\,
      Q => D(9),
      R => '0'
    );
\mul_ln55_8_reg_1370[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => tmp_product_n_103,
      O => \mul_ln55_8_reg_1370[19]_i_2_n_0\
    );
\mul_ln55_8_reg_1370[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => tmp_product_n_104,
      O => \mul_ln55_8_reg_1370[19]_i_3_n_0\
    );
\mul_ln55_8_reg_1370[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => tmp_product_n_105,
      O => \mul_ln55_8_reg_1370[19]_i_4_n_0\
    );
\mul_ln55_8_reg_1370[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => tmp_product_n_99,
      O => \mul_ln55_8_reg_1370[23]_i_2_n_0\
    );
\mul_ln55_8_reg_1370[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => tmp_product_n_100,
      O => \mul_ln55_8_reg_1370[23]_i_3_n_0\
    );
\mul_ln55_8_reg_1370[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => tmp_product_n_101,
      O => \mul_ln55_8_reg_1370[23]_i_4_n_0\
    );
\mul_ln55_8_reg_1370[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => tmp_product_n_102,
      O => \mul_ln55_8_reg_1370[23]_i_5_n_0\
    );
\mul_ln55_8_reg_1370[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => tmp_product_n_95,
      O => \mul_ln55_8_reg_1370[27]_i_2_n_0\
    );
\mul_ln55_8_reg_1370[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => tmp_product_n_96,
      O => \mul_ln55_8_reg_1370[27]_i_3_n_0\
    );
\mul_ln55_8_reg_1370[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => tmp_product_n_97,
      O => \mul_ln55_8_reg_1370[27]_i_4_n_0\
    );
\mul_ln55_8_reg_1370[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => tmp_product_n_98,
      O => \mul_ln55_8_reg_1370[27]_i_5_n_0\
    );
\mul_ln55_8_reg_1370[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_91,
      I1 => tmp_product_n_91,
      O => \mul_ln55_8_reg_1370[31]_i_2_n_0\
    );
\mul_ln55_8_reg_1370[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_92,
      I1 => tmp_product_n_92,
      O => \mul_ln55_8_reg_1370[31]_i_3_n_0\
    );
\mul_ln55_8_reg_1370[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_93,
      I1 => tmp_product_n_93,
      O => \mul_ln55_8_reg_1370[31]_i_4_n_0\
    );
\mul_ln55_8_reg_1370[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => tmp_product_n_94,
      O => \mul_ln55_8_reg_1370[31]_i_5_n_0\
    );
\mul_ln55_8_reg_1370_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln55_8_reg_1370_reg[19]_i_1_n_0\,
      CO(2) => \mul_ln55_8_reg_1370_reg[19]_i_1_n_1\,
      CO(1) => \mul_ln55_8_reg_1370_reg[19]_i_1_n_2\,
      CO(0) => \mul_ln55_8_reg_1370_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_103,
      DI(2) => buff0_reg_n_104,
      DI(1) => buff0_reg_n_105,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \mul_ln55_8_reg_1370[19]_i_2_n_0\,
      S(2) => \mul_ln55_8_reg_1370[19]_i_3_n_0\,
      S(1) => \mul_ln55_8_reg_1370[19]_i_4_n_0\,
      S(0) => \buff0_reg[16]__0_n_0\
    );
\mul_ln55_8_reg_1370_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_8_reg_1370_reg[19]_i_1_n_0\,
      CO(3) => \mul_ln55_8_reg_1370_reg[23]_i_1_n_0\,
      CO(2) => \mul_ln55_8_reg_1370_reg[23]_i_1_n_1\,
      CO(1) => \mul_ln55_8_reg_1370_reg[23]_i_1_n_2\,
      CO(0) => \mul_ln55_8_reg_1370_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_99,
      DI(2) => buff0_reg_n_100,
      DI(1) => buff0_reg_n_101,
      DI(0) => buff0_reg_n_102,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \mul_ln55_8_reg_1370[23]_i_2_n_0\,
      S(2) => \mul_ln55_8_reg_1370[23]_i_3_n_0\,
      S(1) => \mul_ln55_8_reg_1370[23]_i_4_n_0\,
      S(0) => \mul_ln55_8_reg_1370[23]_i_5_n_0\
    );
\mul_ln55_8_reg_1370_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_8_reg_1370_reg[23]_i_1_n_0\,
      CO(3) => \mul_ln55_8_reg_1370_reg[27]_i_1_n_0\,
      CO(2) => \mul_ln55_8_reg_1370_reg[27]_i_1_n_1\,
      CO(1) => \mul_ln55_8_reg_1370_reg[27]_i_1_n_2\,
      CO(0) => \mul_ln55_8_reg_1370_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_95,
      DI(2) => buff0_reg_n_96,
      DI(1) => buff0_reg_n_97,
      DI(0) => buff0_reg_n_98,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \mul_ln55_8_reg_1370[27]_i_2_n_0\,
      S(2) => \mul_ln55_8_reg_1370[27]_i_3_n_0\,
      S(1) => \mul_ln55_8_reg_1370[27]_i_4_n_0\,
      S(0) => \mul_ln55_8_reg_1370[27]_i_5_n_0\
    );
\mul_ln55_8_reg_1370_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_8_reg_1370_reg[27]_i_1_n_0\,
      CO(3) => \NLW_mul_ln55_8_reg_1370_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln55_8_reg_1370_reg[31]_i_1_n_1\,
      CO(1) => \mul_ln55_8_reg_1370_reg[31]_i_1_n_2\,
      CO(0) => \mul_ln55_8_reg_1370_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => buff0_reg_n_92,
      DI(1) => buff0_reg_n_93,
      DI(0) => buff0_reg_n_94,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \mul_ln55_8_reg_1370[31]_i_2_n_0\,
      S(2) => \mul_ln55_8_reg_1370[31]_i_3_n_0\,
      S(1) => \mul_ln55_8_reg_1370[31]_i_4_n_0\,
      S(0) => \mul_ln55_8_reg_1370[31]_i_5_n_0\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(31),
      B(16) => q00(31),
      B(15) => q00(31),
      B(14 downto 0) => q00(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_58,
      P(46) => tmp_product_n_59,
      P(45) => tmp_product_n_60,
      P(44) => tmp_product_n_61,
      P(43) => tmp_product_n_62,
      P(42) => tmp_product_n_63,
      P(41) => tmp_product_n_64,
      P(40) => tmp_product_n_65,
      P(39) => tmp_product_n_66,
      P(38) => tmp_product_n_67,
      P(37) => tmp_product_n_68,
      P(36) => tmp_product_n_69,
      P(35) => tmp_product_n_70,
      P(34) => tmp_product_n_71,
      P(33) => tmp_product_n_72,
      P(32) => tmp_product_n_73,
      P(31) => tmp_product_n_74,
      P(30) => tmp_product_n_75,
      P(29) => tmp_product_n_76,
      P(28) => tmp_product_n_77,
      P(27) => tmp_product_n_78,
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8) => tmp_product_n_97,
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_106,
      PCOUT(46) => tmp_product_n_107,
      PCOUT(45) => tmp_product_n_108,
      PCOUT(44) => tmp_product_n_109,
      PCOUT(43) => tmp_product_n_110,
      PCOUT(42) => tmp_product_n_111,
      PCOUT(41) => tmp_product_n_112,
      PCOUT(40) => tmp_product_n_113,
      PCOUT(39) => tmp_product_n_114,
      PCOUT(38) => tmp_product_n_115,
      PCOUT(37) => tmp_product_n_116,
      PCOUT(36) => tmp_product_n_117,
      PCOUT(35) => tmp_product_n_118,
      PCOUT(34) => tmp_product_n_119,
      PCOUT(33) => tmp_product_n_120,
      PCOUT(32) => tmp_product_n_121,
      PCOUT(31) => tmp_product_n_122,
      PCOUT(30) => tmp_product_n_123,
      PCOUT(29) => tmp_product_n_124,
      PCOUT(28) => tmp_product_n_125,
      PCOUT(27) => tmp_product_n_126,
      PCOUT(26) => tmp_product_n_127,
      PCOUT(25) => tmp_product_n_128,
      PCOUT(24) => tmp_product_n_129,
      PCOUT(23) => tmp_product_n_130,
      PCOUT(22) => tmp_product_n_131,
      PCOUT(21) => tmp_product_n_132,
      PCOUT(20) => tmp_product_n_133,
      PCOUT(19) => tmp_product_n_134,
      PCOUT(18) => tmp_product_n_135,
      PCOUT(17) => tmp_product_n_136,
      PCOUT(16) => tmp_product_n_137,
      PCOUT(15) => tmp_product_n_138,
      PCOUT(14) => tmp_product_n_139,
      PCOUT(13) => tmp_product_n_140,
      PCOUT(12) => tmp_product_n_141,
      PCOUT(11) => tmp_product_n_142,
      PCOUT(10) => tmp_product_n_143,
      PCOUT(9) => tmp_product_n_144,
      PCOUT(8) => tmp_product_n_145,
      PCOUT(7) => tmp_product_n_146,
      PCOUT(6) => tmp_product_n_147,
      PCOUT(5) => tmp_product_n_148,
      PCOUT(4) => tmp_product_n_149,
      PCOUT(3) => tmp_product_n_150,
      PCOUT(2) => tmp_product_n_151,
      PCOUT(1) => tmp_product_n_152,
      PCOUT(0) => tmp_product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => q00_0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_58\,
      P(46) => \tmp_product__0_n_59\,
      P(45) => \tmp_product__0_n_60\,
      P(44) => \tmp_product__0_n_61\,
      P(43) => \tmp_product__0_n_62\,
      P(42) => \tmp_product__0_n_63\,
      P(41) => \tmp_product__0_n_64\,
      P(40) => \tmp_product__0_n_65\,
      P(39) => \tmp_product__0_n_66\,
      P(38) => \tmp_product__0_n_67\,
      P(37) => \tmp_product__0_n_68\,
      P(36) => \tmp_product__0_n_69\,
      P(35) => \tmp_product__0_n_70\,
      P(34) => \tmp_product__0_n_71\,
      P(33) => \tmp_product__0_n_72\,
      P(32) => \tmp_product__0_n_73\,
      P(31) => \tmp_product__0_n_74\,
      P(30) => \tmp_product__0_n_75\,
      P(29) => \tmp_product__0_n_76\,
      P(28) => \tmp_product__0_n_77\,
      P(27) => \tmp_product__0_n_78\,
      P(26) => \tmp_product__0_n_79\,
      P(25) => \tmp_product__0_n_80\,
      P(24) => \tmp_product__0_n_81\,
      P(23) => \tmp_product__0_n_82\,
      P(22) => \tmp_product__0_n_83\,
      P(21) => \tmp_product__0_n_84\,
      P(20) => \tmp_product__0_n_85\,
      P(19) => \tmp_product__0_n_86\,
      P(18) => \tmp_product__0_n_87\,
      P(17) => \tmp_product__0_n_88\,
      P(16) => \tmp_product__0_n_89\,
      P(15) => \tmp_product__0_n_90\,
      P(14) => \tmp_product__0_n_91\,
      P(13) => \tmp_product__0_n_92\,
      P(12) => \tmp_product__0_n_93\,
      P(11) => \tmp_product__0_n_94\,
      P(10) => \tmp_product__0_n_95\,
      P(9) => \tmp_product__0_n_96\,
      P(8) => \tmp_product__0_n_97\,
      P(7) => \tmp_product__0_n_98\,
      P(6) => \tmp_product__0_n_99\,
      P(5) => \tmp_product__0_n_100\,
      P(4) => \tmp_product__0_n_101\,
      P(3) => \tmp_product__0_n_102\,
      P(2) => \tmp_product__0_n_103\,
      P(1) => \tmp_product__0_n_104\,
      P(0) => \tmp_product__0_n_105\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_106\,
      PCOUT(46) => \tmp_product__0_n_107\,
      PCOUT(45) => \tmp_product__0_n_108\,
      PCOUT(44) => \tmp_product__0_n_109\,
      PCOUT(43) => \tmp_product__0_n_110\,
      PCOUT(42) => \tmp_product__0_n_111\,
      PCOUT(41) => \tmp_product__0_n_112\,
      PCOUT(40) => \tmp_product__0_n_113\,
      PCOUT(39) => \tmp_product__0_n_114\,
      PCOUT(38) => \tmp_product__0_n_115\,
      PCOUT(37) => \tmp_product__0_n_116\,
      PCOUT(36) => \tmp_product__0_n_117\,
      PCOUT(35) => \tmp_product__0_n_118\,
      PCOUT(34) => \tmp_product__0_n_119\,
      PCOUT(33) => \tmp_product__0_n_120\,
      PCOUT(32) => \tmp_product__0_n_121\,
      PCOUT(31) => \tmp_product__0_n_122\,
      PCOUT(30) => \tmp_product__0_n_123\,
      PCOUT(29) => \tmp_product__0_n_124\,
      PCOUT(28) => \tmp_product__0_n_125\,
      PCOUT(27) => \tmp_product__0_n_126\,
      PCOUT(26) => \tmp_product__0_n_127\,
      PCOUT(25) => \tmp_product__0_n_128\,
      PCOUT(24) => \tmp_product__0_n_129\,
      PCOUT(23) => \tmp_product__0_n_130\,
      PCOUT(22) => \tmp_product__0_n_131\,
      PCOUT(21) => \tmp_product__0_n_132\,
      PCOUT(20) => \tmp_product__0_n_133\,
      PCOUT(19) => \tmp_product__0_n_134\,
      PCOUT(18) => \tmp_product__0_n_135\,
      PCOUT(17) => \tmp_product__0_n_136\,
      PCOUT(16) => \tmp_product__0_n_137\,
      PCOUT(15) => \tmp_product__0_n_138\,
      PCOUT(14) => \tmp_product__0_n_139\,
      PCOUT(13) => \tmp_product__0_n_140\,
      PCOUT(12) => \tmp_product__0_n_141\,
      PCOUT(11) => \tmp_product__0_n_142\,
      PCOUT(10) => \tmp_product__0_n_143\,
      PCOUT(9) => \tmp_product__0_n_144\,
      PCOUT(8) => \tmp_product__0_n_145\,
      PCOUT(7) => \tmp_product__0_n_146\,
      PCOUT(6) => \tmp_product__0_n_147\,
      PCOUT(5) => \tmp_product__0_n_148\,
      PCOUT(4) => \tmp_product__0_n_149\,
      PCOUT(3) => \tmp_product__0_n_150\,
      PCOUT(2) => \tmp_product__0_n_151\,
      PCOUT(1) => \tmp_product__0_n_152\,
      PCOUT(0) => \tmp_product__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_1 : entity is "matrix_mult_hw_mul_32s_32s_32_2_1";
end bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_1;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_1 is
  signal \buff0_reg[16]__0_n_0\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \mul_ln55_9_reg_1375[19]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375[19]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375[19]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375[23]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375[23]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375[23]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375[23]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375[27]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375[27]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375[27]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375[27]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375[31]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375[31]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375[31]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375[31]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_9_reg_1375_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_58 : STD_LOGIC;
  signal tmp_product_n_59 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln55_9_reg_1375_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln55_9_reg_1375_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_9_reg_1375_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_9_reg_1375_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_9_reg_1375_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00_0(31),
      B(16) => q00_0(31),
      B(15) => q00_0(31),
      B(14 downto 0) => q00_0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_106\,
      PCIN(46) => \tmp_product__0_n_107\,
      PCIN(45) => \tmp_product__0_n_108\,
      PCIN(44) => \tmp_product__0_n_109\,
      PCIN(43) => \tmp_product__0_n_110\,
      PCIN(42) => \tmp_product__0_n_111\,
      PCIN(41) => \tmp_product__0_n_112\,
      PCIN(40) => \tmp_product__0_n_113\,
      PCIN(39) => \tmp_product__0_n_114\,
      PCIN(38) => \tmp_product__0_n_115\,
      PCIN(37) => \tmp_product__0_n_116\,
      PCIN(36) => \tmp_product__0_n_117\,
      PCIN(35) => \tmp_product__0_n_118\,
      PCIN(34) => \tmp_product__0_n_119\,
      PCIN(33) => \tmp_product__0_n_120\,
      PCIN(32) => \tmp_product__0_n_121\,
      PCIN(31) => \tmp_product__0_n_122\,
      PCIN(30) => \tmp_product__0_n_123\,
      PCIN(29) => \tmp_product__0_n_124\,
      PCIN(28) => \tmp_product__0_n_125\,
      PCIN(27) => \tmp_product__0_n_126\,
      PCIN(26) => \tmp_product__0_n_127\,
      PCIN(25) => \tmp_product__0_n_128\,
      PCIN(24) => \tmp_product__0_n_129\,
      PCIN(23) => \tmp_product__0_n_130\,
      PCIN(22) => \tmp_product__0_n_131\,
      PCIN(21) => \tmp_product__0_n_132\,
      PCIN(20) => \tmp_product__0_n_133\,
      PCIN(19) => \tmp_product__0_n_134\,
      PCIN(18) => \tmp_product__0_n_135\,
      PCIN(17) => \tmp_product__0_n_136\,
      PCIN(16) => \tmp_product__0_n_137\,
      PCIN(15) => \tmp_product__0_n_138\,
      PCIN(14) => \tmp_product__0_n_139\,
      PCIN(13) => \tmp_product__0_n_140\,
      PCIN(12) => \tmp_product__0_n_141\,
      PCIN(11) => \tmp_product__0_n_142\,
      PCIN(10) => \tmp_product__0_n_143\,
      PCIN(9) => \tmp_product__0_n_144\,
      PCIN(8) => \tmp_product__0_n_145\,
      PCIN(7) => \tmp_product__0_n_146\,
      PCIN(6) => \tmp_product__0_n_147\,
      PCIN(5) => \tmp_product__0_n_148\,
      PCIN(4) => \tmp_product__0_n_149\,
      PCIN(3) => \tmp_product__0_n_150\,
      PCIN(2) => \tmp_product__0_n_151\,
      PCIN(1) => \tmp_product__0_n_152\,
      PCIN(0) => \tmp_product__0_n_153\,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => D(0),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_95\,
      Q => D(10),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_94\,
      Q => D(11),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_93\,
      Q => D(12),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_92\,
      Q => D(13),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_91\,
      Q => D(14),
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_90\,
      Q => D(15),
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_89\,
      Q => \buff0_reg[16]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => D(1),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_103\,
      Q => D(2),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_102\,
      Q => D(3),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_101\,
      Q => D(4),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_100\,
      Q => D(5),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_99\,
      Q => D(6),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_98\,
      Q => D(7),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_97\,
      Q => D(8),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_96\,
      Q => D(9),
      R => '0'
    );
\mul_ln55_9_reg_1375[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => tmp_product_n_103,
      O => \mul_ln55_9_reg_1375[19]_i_2_n_0\
    );
\mul_ln55_9_reg_1375[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => tmp_product_n_104,
      O => \mul_ln55_9_reg_1375[19]_i_3_n_0\
    );
\mul_ln55_9_reg_1375[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => tmp_product_n_105,
      O => \mul_ln55_9_reg_1375[19]_i_4_n_0\
    );
\mul_ln55_9_reg_1375[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => tmp_product_n_99,
      O => \mul_ln55_9_reg_1375[23]_i_2_n_0\
    );
\mul_ln55_9_reg_1375[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => tmp_product_n_100,
      O => \mul_ln55_9_reg_1375[23]_i_3_n_0\
    );
\mul_ln55_9_reg_1375[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => tmp_product_n_101,
      O => \mul_ln55_9_reg_1375[23]_i_4_n_0\
    );
\mul_ln55_9_reg_1375[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => tmp_product_n_102,
      O => \mul_ln55_9_reg_1375[23]_i_5_n_0\
    );
\mul_ln55_9_reg_1375[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => tmp_product_n_95,
      O => \mul_ln55_9_reg_1375[27]_i_2_n_0\
    );
\mul_ln55_9_reg_1375[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => tmp_product_n_96,
      O => \mul_ln55_9_reg_1375[27]_i_3_n_0\
    );
\mul_ln55_9_reg_1375[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => tmp_product_n_97,
      O => \mul_ln55_9_reg_1375[27]_i_4_n_0\
    );
\mul_ln55_9_reg_1375[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => tmp_product_n_98,
      O => \mul_ln55_9_reg_1375[27]_i_5_n_0\
    );
\mul_ln55_9_reg_1375[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_91,
      I1 => tmp_product_n_91,
      O => \mul_ln55_9_reg_1375[31]_i_2_n_0\
    );
\mul_ln55_9_reg_1375[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_92,
      I1 => tmp_product_n_92,
      O => \mul_ln55_9_reg_1375[31]_i_3_n_0\
    );
\mul_ln55_9_reg_1375[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_93,
      I1 => tmp_product_n_93,
      O => \mul_ln55_9_reg_1375[31]_i_4_n_0\
    );
\mul_ln55_9_reg_1375[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => tmp_product_n_94,
      O => \mul_ln55_9_reg_1375[31]_i_5_n_0\
    );
\mul_ln55_9_reg_1375_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln55_9_reg_1375_reg[19]_i_1_n_0\,
      CO(2) => \mul_ln55_9_reg_1375_reg[19]_i_1_n_1\,
      CO(1) => \mul_ln55_9_reg_1375_reg[19]_i_1_n_2\,
      CO(0) => \mul_ln55_9_reg_1375_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_103,
      DI(2) => buff0_reg_n_104,
      DI(1) => buff0_reg_n_105,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \mul_ln55_9_reg_1375[19]_i_2_n_0\,
      S(2) => \mul_ln55_9_reg_1375[19]_i_3_n_0\,
      S(1) => \mul_ln55_9_reg_1375[19]_i_4_n_0\,
      S(0) => \buff0_reg[16]__0_n_0\
    );
\mul_ln55_9_reg_1375_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_9_reg_1375_reg[19]_i_1_n_0\,
      CO(3) => \mul_ln55_9_reg_1375_reg[23]_i_1_n_0\,
      CO(2) => \mul_ln55_9_reg_1375_reg[23]_i_1_n_1\,
      CO(1) => \mul_ln55_9_reg_1375_reg[23]_i_1_n_2\,
      CO(0) => \mul_ln55_9_reg_1375_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_99,
      DI(2) => buff0_reg_n_100,
      DI(1) => buff0_reg_n_101,
      DI(0) => buff0_reg_n_102,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \mul_ln55_9_reg_1375[23]_i_2_n_0\,
      S(2) => \mul_ln55_9_reg_1375[23]_i_3_n_0\,
      S(1) => \mul_ln55_9_reg_1375[23]_i_4_n_0\,
      S(0) => \mul_ln55_9_reg_1375[23]_i_5_n_0\
    );
\mul_ln55_9_reg_1375_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_9_reg_1375_reg[23]_i_1_n_0\,
      CO(3) => \mul_ln55_9_reg_1375_reg[27]_i_1_n_0\,
      CO(2) => \mul_ln55_9_reg_1375_reg[27]_i_1_n_1\,
      CO(1) => \mul_ln55_9_reg_1375_reg[27]_i_1_n_2\,
      CO(0) => \mul_ln55_9_reg_1375_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_95,
      DI(2) => buff0_reg_n_96,
      DI(1) => buff0_reg_n_97,
      DI(0) => buff0_reg_n_98,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \mul_ln55_9_reg_1375[27]_i_2_n_0\,
      S(2) => \mul_ln55_9_reg_1375[27]_i_3_n_0\,
      S(1) => \mul_ln55_9_reg_1375[27]_i_4_n_0\,
      S(0) => \mul_ln55_9_reg_1375[27]_i_5_n_0\
    );
\mul_ln55_9_reg_1375_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_9_reg_1375_reg[27]_i_1_n_0\,
      CO(3) => \NLW_mul_ln55_9_reg_1375_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln55_9_reg_1375_reg[31]_i_1_n_1\,
      CO(1) => \mul_ln55_9_reg_1375_reg[31]_i_1_n_2\,
      CO(0) => \mul_ln55_9_reg_1375_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => buff0_reg_n_92,
      DI(1) => buff0_reg_n_93,
      DI(0) => buff0_reg_n_94,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \mul_ln55_9_reg_1375[31]_i_2_n_0\,
      S(2) => \mul_ln55_9_reg_1375[31]_i_3_n_0\,
      S(1) => \mul_ln55_9_reg_1375[31]_i_4_n_0\,
      S(0) => \mul_ln55_9_reg_1375[31]_i_5_n_0\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(31),
      B(16) => q00(31),
      B(15) => q00(31),
      B(14 downto 0) => q00(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_58,
      P(46) => tmp_product_n_59,
      P(45) => tmp_product_n_60,
      P(44) => tmp_product_n_61,
      P(43) => tmp_product_n_62,
      P(42) => tmp_product_n_63,
      P(41) => tmp_product_n_64,
      P(40) => tmp_product_n_65,
      P(39) => tmp_product_n_66,
      P(38) => tmp_product_n_67,
      P(37) => tmp_product_n_68,
      P(36) => tmp_product_n_69,
      P(35) => tmp_product_n_70,
      P(34) => tmp_product_n_71,
      P(33) => tmp_product_n_72,
      P(32) => tmp_product_n_73,
      P(31) => tmp_product_n_74,
      P(30) => tmp_product_n_75,
      P(29) => tmp_product_n_76,
      P(28) => tmp_product_n_77,
      P(27) => tmp_product_n_78,
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8) => tmp_product_n_97,
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_106,
      PCOUT(46) => tmp_product_n_107,
      PCOUT(45) => tmp_product_n_108,
      PCOUT(44) => tmp_product_n_109,
      PCOUT(43) => tmp_product_n_110,
      PCOUT(42) => tmp_product_n_111,
      PCOUT(41) => tmp_product_n_112,
      PCOUT(40) => tmp_product_n_113,
      PCOUT(39) => tmp_product_n_114,
      PCOUT(38) => tmp_product_n_115,
      PCOUT(37) => tmp_product_n_116,
      PCOUT(36) => tmp_product_n_117,
      PCOUT(35) => tmp_product_n_118,
      PCOUT(34) => tmp_product_n_119,
      PCOUT(33) => tmp_product_n_120,
      PCOUT(32) => tmp_product_n_121,
      PCOUT(31) => tmp_product_n_122,
      PCOUT(30) => tmp_product_n_123,
      PCOUT(29) => tmp_product_n_124,
      PCOUT(28) => tmp_product_n_125,
      PCOUT(27) => tmp_product_n_126,
      PCOUT(26) => tmp_product_n_127,
      PCOUT(25) => tmp_product_n_128,
      PCOUT(24) => tmp_product_n_129,
      PCOUT(23) => tmp_product_n_130,
      PCOUT(22) => tmp_product_n_131,
      PCOUT(21) => tmp_product_n_132,
      PCOUT(20) => tmp_product_n_133,
      PCOUT(19) => tmp_product_n_134,
      PCOUT(18) => tmp_product_n_135,
      PCOUT(17) => tmp_product_n_136,
      PCOUT(16) => tmp_product_n_137,
      PCOUT(15) => tmp_product_n_138,
      PCOUT(14) => tmp_product_n_139,
      PCOUT(13) => tmp_product_n_140,
      PCOUT(12) => tmp_product_n_141,
      PCOUT(11) => tmp_product_n_142,
      PCOUT(10) => tmp_product_n_143,
      PCOUT(9) => tmp_product_n_144,
      PCOUT(8) => tmp_product_n_145,
      PCOUT(7) => tmp_product_n_146,
      PCOUT(6) => tmp_product_n_147,
      PCOUT(5) => tmp_product_n_148,
      PCOUT(4) => tmp_product_n_149,
      PCOUT(3) => tmp_product_n_150,
      PCOUT(2) => tmp_product_n_151,
      PCOUT(1) => tmp_product_n_152,
      PCOUT(0) => tmp_product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => q00_0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_58\,
      P(46) => \tmp_product__0_n_59\,
      P(45) => \tmp_product__0_n_60\,
      P(44) => \tmp_product__0_n_61\,
      P(43) => \tmp_product__0_n_62\,
      P(42) => \tmp_product__0_n_63\,
      P(41) => \tmp_product__0_n_64\,
      P(40) => \tmp_product__0_n_65\,
      P(39) => \tmp_product__0_n_66\,
      P(38) => \tmp_product__0_n_67\,
      P(37) => \tmp_product__0_n_68\,
      P(36) => \tmp_product__0_n_69\,
      P(35) => \tmp_product__0_n_70\,
      P(34) => \tmp_product__0_n_71\,
      P(33) => \tmp_product__0_n_72\,
      P(32) => \tmp_product__0_n_73\,
      P(31) => \tmp_product__0_n_74\,
      P(30) => \tmp_product__0_n_75\,
      P(29) => \tmp_product__0_n_76\,
      P(28) => \tmp_product__0_n_77\,
      P(27) => \tmp_product__0_n_78\,
      P(26) => \tmp_product__0_n_79\,
      P(25) => \tmp_product__0_n_80\,
      P(24) => \tmp_product__0_n_81\,
      P(23) => \tmp_product__0_n_82\,
      P(22) => \tmp_product__0_n_83\,
      P(21) => \tmp_product__0_n_84\,
      P(20) => \tmp_product__0_n_85\,
      P(19) => \tmp_product__0_n_86\,
      P(18) => \tmp_product__0_n_87\,
      P(17) => \tmp_product__0_n_88\,
      P(16) => \tmp_product__0_n_89\,
      P(15) => \tmp_product__0_n_90\,
      P(14) => \tmp_product__0_n_91\,
      P(13) => \tmp_product__0_n_92\,
      P(12) => \tmp_product__0_n_93\,
      P(11) => \tmp_product__0_n_94\,
      P(10) => \tmp_product__0_n_95\,
      P(9) => \tmp_product__0_n_96\,
      P(8) => \tmp_product__0_n_97\,
      P(7) => \tmp_product__0_n_98\,
      P(6) => \tmp_product__0_n_99\,
      P(5) => \tmp_product__0_n_100\,
      P(4) => \tmp_product__0_n_101\,
      P(3) => \tmp_product__0_n_102\,
      P(2) => \tmp_product__0_n_103\,
      P(1) => \tmp_product__0_n_104\,
      P(0) => \tmp_product__0_n_105\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_106\,
      PCOUT(46) => \tmp_product__0_n_107\,
      PCOUT(45) => \tmp_product__0_n_108\,
      PCOUT(44) => \tmp_product__0_n_109\,
      PCOUT(43) => \tmp_product__0_n_110\,
      PCOUT(42) => \tmp_product__0_n_111\,
      PCOUT(41) => \tmp_product__0_n_112\,
      PCOUT(40) => \tmp_product__0_n_113\,
      PCOUT(39) => \tmp_product__0_n_114\,
      PCOUT(38) => \tmp_product__0_n_115\,
      PCOUT(37) => \tmp_product__0_n_116\,
      PCOUT(36) => \tmp_product__0_n_117\,
      PCOUT(35) => \tmp_product__0_n_118\,
      PCOUT(34) => \tmp_product__0_n_119\,
      PCOUT(33) => \tmp_product__0_n_120\,
      PCOUT(32) => \tmp_product__0_n_121\,
      PCOUT(31) => \tmp_product__0_n_122\,
      PCOUT(30) => \tmp_product__0_n_123\,
      PCOUT(29) => \tmp_product__0_n_124\,
      PCOUT(28) => \tmp_product__0_n_125\,
      PCOUT(27) => \tmp_product__0_n_126\,
      PCOUT(26) => \tmp_product__0_n_127\,
      PCOUT(25) => \tmp_product__0_n_128\,
      PCOUT(24) => \tmp_product__0_n_129\,
      PCOUT(23) => \tmp_product__0_n_130\,
      PCOUT(22) => \tmp_product__0_n_131\,
      PCOUT(21) => \tmp_product__0_n_132\,
      PCOUT(20) => \tmp_product__0_n_133\,
      PCOUT(19) => \tmp_product__0_n_134\,
      PCOUT(18) => \tmp_product__0_n_135\,
      PCOUT(17) => \tmp_product__0_n_136\,
      PCOUT(16) => \tmp_product__0_n_137\,
      PCOUT(15) => \tmp_product__0_n_138\,
      PCOUT(14) => \tmp_product__0_n_139\,
      PCOUT(13) => \tmp_product__0_n_140\,
      PCOUT(12) => \tmp_product__0_n_141\,
      PCOUT(11) => \tmp_product__0_n_142\,
      PCOUT(10) => \tmp_product__0_n_143\,
      PCOUT(9) => \tmp_product__0_n_144\,
      PCOUT(8) => \tmp_product__0_n_145\,
      PCOUT(7) => \tmp_product__0_n_146\,
      PCOUT(6) => \tmp_product__0_n_147\,
      PCOUT(5) => \tmp_product__0_n_148\,
      PCOUT(4) => \tmp_product__0_n_149\,
      PCOUT(3) => \tmp_product__0_n_150\,
      PCOUT(2) => \tmp_product__0_n_151\,
      PCOUT(1) => \tmp_product__0_n_152\,
      PCOUT(0) => \tmp_product__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_10 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_10 : entity is "matrix_mult_hw_mul_32s_32s_32_2_1";
end bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_10;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_10 is
  signal \buff0_reg[16]__0_n_0\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \mul_ln55_3_reg_1345[19]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345[19]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345[19]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345[23]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345[23]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345[23]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345[23]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345[27]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345[27]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345[27]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345[27]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345[31]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345[31]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345[31]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345[31]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_3_reg_1345_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_58 : STD_LOGIC;
  signal tmp_product_n_59 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln55_3_reg_1345_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln55_3_reg_1345_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_3_reg_1345_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_3_reg_1345_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_3_reg_1345_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00_0(31),
      B(16) => q00_0(31),
      B(15) => q00_0(31),
      B(14 downto 0) => q00_0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_106\,
      PCIN(46) => \tmp_product__0_n_107\,
      PCIN(45) => \tmp_product__0_n_108\,
      PCIN(44) => \tmp_product__0_n_109\,
      PCIN(43) => \tmp_product__0_n_110\,
      PCIN(42) => \tmp_product__0_n_111\,
      PCIN(41) => \tmp_product__0_n_112\,
      PCIN(40) => \tmp_product__0_n_113\,
      PCIN(39) => \tmp_product__0_n_114\,
      PCIN(38) => \tmp_product__0_n_115\,
      PCIN(37) => \tmp_product__0_n_116\,
      PCIN(36) => \tmp_product__0_n_117\,
      PCIN(35) => \tmp_product__0_n_118\,
      PCIN(34) => \tmp_product__0_n_119\,
      PCIN(33) => \tmp_product__0_n_120\,
      PCIN(32) => \tmp_product__0_n_121\,
      PCIN(31) => \tmp_product__0_n_122\,
      PCIN(30) => \tmp_product__0_n_123\,
      PCIN(29) => \tmp_product__0_n_124\,
      PCIN(28) => \tmp_product__0_n_125\,
      PCIN(27) => \tmp_product__0_n_126\,
      PCIN(26) => \tmp_product__0_n_127\,
      PCIN(25) => \tmp_product__0_n_128\,
      PCIN(24) => \tmp_product__0_n_129\,
      PCIN(23) => \tmp_product__0_n_130\,
      PCIN(22) => \tmp_product__0_n_131\,
      PCIN(21) => \tmp_product__0_n_132\,
      PCIN(20) => \tmp_product__0_n_133\,
      PCIN(19) => \tmp_product__0_n_134\,
      PCIN(18) => \tmp_product__0_n_135\,
      PCIN(17) => \tmp_product__0_n_136\,
      PCIN(16) => \tmp_product__0_n_137\,
      PCIN(15) => \tmp_product__0_n_138\,
      PCIN(14) => \tmp_product__0_n_139\,
      PCIN(13) => \tmp_product__0_n_140\,
      PCIN(12) => \tmp_product__0_n_141\,
      PCIN(11) => \tmp_product__0_n_142\,
      PCIN(10) => \tmp_product__0_n_143\,
      PCIN(9) => \tmp_product__0_n_144\,
      PCIN(8) => \tmp_product__0_n_145\,
      PCIN(7) => \tmp_product__0_n_146\,
      PCIN(6) => \tmp_product__0_n_147\,
      PCIN(5) => \tmp_product__0_n_148\,
      PCIN(4) => \tmp_product__0_n_149\,
      PCIN(3) => \tmp_product__0_n_150\,
      PCIN(2) => \tmp_product__0_n_151\,
      PCIN(1) => \tmp_product__0_n_152\,
      PCIN(0) => \tmp_product__0_n_153\,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => D(0),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_95\,
      Q => D(10),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_94\,
      Q => D(11),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_93\,
      Q => D(12),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_92\,
      Q => D(13),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_91\,
      Q => D(14),
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_90\,
      Q => D(15),
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_89\,
      Q => \buff0_reg[16]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => D(1),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_103\,
      Q => D(2),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_102\,
      Q => D(3),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_101\,
      Q => D(4),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_100\,
      Q => D(5),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_99\,
      Q => D(6),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_98\,
      Q => D(7),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_97\,
      Q => D(8),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_96\,
      Q => D(9),
      R => '0'
    );
\mul_ln55_3_reg_1345[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => tmp_product_n_103,
      O => \mul_ln55_3_reg_1345[19]_i_2_n_0\
    );
\mul_ln55_3_reg_1345[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => tmp_product_n_104,
      O => \mul_ln55_3_reg_1345[19]_i_3_n_0\
    );
\mul_ln55_3_reg_1345[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => tmp_product_n_105,
      O => \mul_ln55_3_reg_1345[19]_i_4_n_0\
    );
\mul_ln55_3_reg_1345[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => tmp_product_n_99,
      O => \mul_ln55_3_reg_1345[23]_i_2_n_0\
    );
\mul_ln55_3_reg_1345[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => tmp_product_n_100,
      O => \mul_ln55_3_reg_1345[23]_i_3_n_0\
    );
\mul_ln55_3_reg_1345[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => tmp_product_n_101,
      O => \mul_ln55_3_reg_1345[23]_i_4_n_0\
    );
\mul_ln55_3_reg_1345[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => tmp_product_n_102,
      O => \mul_ln55_3_reg_1345[23]_i_5_n_0\
    );
\mul_ln55_3_reg_1345[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => tmp_product_n_95,
      O => \mul_ln55_3_reg_1345[27]_i_2_n_0\
    );
\mul_ln55_3_reg_1345[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => tmp_product_n_96,
      O => \mul_ln55_3_reg_1345[27]_i_3_n_0\
    );
\mul_ln55_3_reg_1345[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => tmp_product_n_97,
      O => \mul_ln55_3_reg_1345[27]_i_4_n_0\
    );
\mul_ln55_3_reg_1345[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => tmp_product_n_98,
      O => \mul_ln55_3_reg_1345[27]_i_5_n_0\
    );
\mul_ln55_3_reg_1345[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_91,
      I1 => tmp_product_n_91,
      O => \mul_ln55_3_reg_1345[31]_i_2_n_0\
    );
\mul_ln55_3_reg_1345[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_92,
      I1 => tmp_product_n_92,
      O => \mul_ln55_3_reg_1345[31]_i_3_n_0\
    );
\mul_ln55_3_reg_1345[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_93,
      I1 => tmp_product_n_93,
      O => \mul_ln55_3_reg_1345[31]_i_4_n_0\
    );
\mul_ln55_3_reg_1345[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => tmp_product_n_94,
      O => \mul_ln55_3_reg_1345[31]_i_5_n_0\
    );
\mul_ln55_3_reg_1345_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln55_3_reg_1345_reg[19]_i_1_n_0\,
      CO(2) => \mul_ln55_3_reg_1345_reg[19]_i_1_n_1\,
      CO(1) => \mul_ln55_3_reg_1345_reg[19]_i_1_n_2\,
      CO(0) => \mul_ln55_3_reg_1345_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_103,
      DI(2) => buff0_reg_n_104,
      DI(1) => buff0_reg_n_105,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \mul_ln55_3_reg_1345[19]_i_2_n_0\,
      S(2) => \mul_ln55_3_reg_1345[19]_i_3_n_0\,
      S(1) => \mul_ln55_3_reg_1345[19]_i_4_n_0\,
      S(0) => \buff0_reg[16]__0_n_0\
    );
\mul_ln55_3_reg_1345_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_3_reg_1345_reg[19]_i_1_n_0\,
      CO(3) => \mul_ln55_3_reg_1345_reg[23]_i_1_n_0\,
      CO(2) => \mul_ln55_3_reg_1345_reg[23]_i_1_n_1\,
      CO(1) => \mul_ln55_3_reg_1345_reg[23]_i_1_n_2\,
      CO(0) => \mul_ln55_3_reg_1345_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_99,
      DI(2) => buff0_reg_n_100,
      DI(1) => buff0_reg_n_101,
      DI(0) => buff0_reg_n_102,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \mul_ln55_3_reg_1345[23]_i_2_n_0\,
      S(2) => \mul_ln55_3_reg_1345[23]_i_3_n_0\,
      S(1) => \mul_ln55_3_reg_1345[23]_i_4_n_0\,
      S(0) => \mul_ln55_3_reg_1345[23]_i_5_n_0\
    );
\mul_ln55_3_reg_1345_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_3_reg_1345_reg[23]_i_1_n_0\,
      CO(3) => \mul_ln55_3_reg_1345_reg[27]_i_1_n_0\,
      CO(2) => \mul_ln55_3_reg_1345_reg[27]_i_1_n_1\,
      CO(1) => \mul_ln55_3_reg_1345_reg[27]_i_1_n_2\,
      CO(0) => \mul_ln55_3_reg_1345_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_95,
      DI(2) => buff0_reg_n_96,
      DI(1) => buff0_reg_n_97,
      DI(0) => buff0_reg_n_98,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \mul_ln55_3_reg_1345[27]_i_2_n_0\,
      S(2) => \mul_ln55_3_reg_1345[27]_i_3_n_0\,
      S(1) => \mul_ln55_3_reg_1345[27]_i_4_n_0\,
      S(0) => \mul_ln55_3_reg_1345[27]_i_5_n_0\
    );
\mul_ln55_3_reg_1345_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_3_reg_1345_reg[27]_i_1_n_0\,
      CO(3) => \NLW_mul_ln55_3_reg_1345_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln55_3_reg_1345_reg[31]_i_1_n_1\,
      CO(1) => \mul_ln55_3_reg_1345_reg[31]_i_1_n_2\,
      CO(0) => \mul_ln55_3_reg_1345_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => buff0_reg_n_92,
      DI(1) => buff0_reg_n_93,
      DI(0) => buff0_reg_n_94,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \mul_ln55_3_reg_1345[31]_i_2_n_0\,
      S(2) => \mul_ln55_3_reg_1345[31]_i_3_n_0\,
      S(1) => \mul_ln55_3_reg_1345[31]_i_4_n_0\,
      S(0) => \mul_ln55_3_reg_1345[31]_i_5_n_0\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(31),
      B(16) => q00(31),
      B(15) => q00(31),
      B(14 downto 0) => q00(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_58,
      P(46) => tmp_product_n_59,
      P(45) => tmp_product_n_60,
      P(44) => tmp_product_n_61,
      P(43) => tmp_product_n_62,
      P(42) => tmp_product_n_63,
      P(41) => tmp_product_n_64,
      P(40) => tmp_product_n_65,
      P(39) => tmp_product_n_66,
      P(38) => tmp_product_n_67,
      P(37) => tmp_product_n_68,
      P(36) => tmp_product_n_69,
      P(35) => tmp_product_n_70,
      P(34) => tmp_product_n_71,
      P(33) => tmp_product_n_72,
      P(32) => tmp_product_n_73,
      P(31) => tmp_product_n_74,
      P(30) => tmp_product_n_75,
      P(29) => tmp_product_n_76,
      P(28) => tmp_product_n_77,
      P(27) => tmp_product_n_78,
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8) => tmp_product_n_97,
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_106,
      PCOUT(46) => tmp_product_n_107,
      PCOUT(45) => tmp_product_n_108,
      PCOUT(44) => tmp_product_n_109,
      PCOUT(43) => tmp_product_n_110,
      PCOUT(42) => tmp_product_n_111,
      PCOUT(41) => tmp_product_n_112,
      PCOUT(40) => tmp_product_n_113,
      PCOUT(39) => tmp_product_n_114,
      PCOUT(38) => tmp_product_n_115,
      PCOUT(37) => tmp_product_n_116,
      PCOUT(36) => tmp_product_n_117,
      PCOUT(35) => tmp_product_n_118,
      PCOUT(34) => tmp_product_n_119,
      PCOUT(33) => tmp_product_n_120,
      PCOUT(32) => tmp_product_n_121,
      PCOUT(31) => tmp_product_n_122,
      PCOUT(30) => tmp_product_n_123,
      PCOUT(29) => tmp_product_n_124,
      PCOUT(28) => tmp_product_n_125,
      PCOUT(27) => tmp_product_n_126,
      PCOUT(26) => tmp_product_n_127,
      PCOUT(25) => tmp_product_n_128,
      PCOUT(24) => tmp_product_n_129,
      PCOUT(23) => tmp_product_n_130,
      PCOUT(22) => tmp_product_n_131,
      PCOUT(21) => tmp_product_n_132,
      PCOUT(20) => tmp_product_n_133,
      PCOUT(19) => tmp_product_n_134,
      PCOUT(18) => tmp_product_n_135,
      PCOUT(17) => tmp_product_n_136,
      PCOUT(16) => tmp_product_n_137,
      PCOUT(15) => tmp_product_n_138,
      PCOUT(14) => tmp_product_n_139,
      PCOUT(13) => tmp_product_n_140,
      PCOUT(12) => tmp_product_n_141,
      PCOUT(11) => tmp_product_n_142,
      PCOUT(10) => tmp_product_n_143,
      PCOUT(9) => tmp_product_n_144,
      PCOUT(8) => tmp_product_n_145,
      PCOUT(7) => tmp_product_n_146,
      PCOUT(6) => tmp_product_n_147,
      PCOUT(5) => tmp_product_n_148,
      PCOUT(4) => tmp_product_n_149,
      PCOUT(3) => tmp_product_n_150,
      PCOUT(2) => tmp_product_n_151,
      PCOUT(1) => tmp_product_n_152,
      PCOUT(0) => tmp_product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => q00_0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_58\,
      P(46) => \tmp_product__0_n_59\,
      P(45) => \tmp_product__0_n_60\,
      P(44) => \tmp_product__0_n_61\,
      P(43) => \tmp_product__0_n_62\,
      P(42) => \tmp_product__0_n_63\,
      P(41) => \tmp_product__0_n_64\,
      P(40) => \tmp_product__0_n_65\,
      P(39) => \tmp_product__0_n_66\,
      P(38) => \tmp_product__0_n_67\,
      P(37) => \tmp_product__0_n_68\,
      P(36) => \tmp_product__0_n_69\,
      P(35) => \tmp_product__0_n_70\,
      P(34) => \tmp_product__0_n_71\,
      P(33) => \tmp_product__0_n_72\,
      P(32) => \tmp_product__0_n_73\,
      P(31) => \tmp_product__0_n_74\,
      P(30) => \tmp_product__0_n_75\,
      P(29) => \tmp_product__0_n_76\,
      P(28) => \tmp_product__0_n_77\,
      P(27) => \tmp_product__0_n_78\,
      P(26) => \tmp_product__0_n_79\,
      P(25) => \tmp_product__0_n_80\,
      P(24) => \tmp_product__0_n_81\,
      P(23) => \tmp_product__0_n_82\,
      P(22) => \tmp_product__0_n_83\,
      P(21) => \tmp_product__0_n_84\,
      P(20) => \tmp_product__0_n_85\,
      P(19) => \tmp_product__0_n_86\,
      P(18) => \tmp_product__0_n_87\,
      P(17) => \tmp_product__0_n_88\,
      P(16) => \tmp_product__0_n_89\,
      P(15) => \tmp_product__0_n_90\,
      P(14) => \tmp_product__0_n_91\,
      P(13) => \tmp_product__0_n_92\,
      P(12) => \tmp_product__0_n_93\,
      P(11) => \tmp_product__0_n_94\,
      P(10) => \tmp_product__0_n_95\,
      P(9) => \tmp_product__0_n_96\,
      P(8) => \tmp_product__0_n_97\,
      P(7) => \tmp_product__0_n_98\,
      P(6) => \tmp_product__0_n_99\,
      P(5) => \tmp_product__0_n_100\,
      P(4) => \tmp_product__0_n_101\,
      P(3) => \tmp_product__0_n_102\,
      P(2) => \tmp_product__0_n_103\,
      P(1) => \tmp_product__0_n_104\,
      P(0) => \tmp_product__0_n_105\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_106\,
      PCOUT(46) => \tmp_product__0_n_107\,
      PCOUT(45) => \tmp_product__0_n_108\,
      PCOUT(44) => \tmp_product__0_n_109\,
      PCOUT(43) => \tmp_product__0_n_110\,
      PCOUT(42) => \tmp_product__0_n_111\,
      PCOUT(41) => \tmp_product__0_n_112\,
      PCOUT(40) => \tmp_product__0_n_113\,
      PCOUT(39) => \tmp_product__0_n_114\,
      PCOUT(38) => \tmp_product__0_n_115\,
      PCOUT(37) => \tmp_product__0_n_116\,
      PCOUT(36) => \tmp_product__0_n_117\,
      PCOUT(35) => \tmp_product__0_n_118\,
      PCOUT(34) => \tmp_product__0_n_119\,
      PCOUT(33) => \tmp_product__0_n_120\,
      PCOUT(32) => \tmp_product__0_n_121\,
      PCOUT(31) => \tmp_product__0_n_122\,
      PCOUT(30) => \tmp_product__0_n_123\,
      PCOUT(29) => \tmp_product__0_n_124\,
      PCOUT(28) => \tmp_product__0_n_125\,
      PCOUT(27) => \tmp_product__0_n_126\,
      PCOUT(26) => \tmp_product__0_n_127\,
      PCOUT(25) => \tmp_product__0_n_128\,
      PCOUT(24) => \tmp_product__0_n_129\,
      PCOUT(23) => \tmp_product__0_n_130\,
      PCOUT(22) => \tmp_product__0_n_131\,
      PCOUT(21) => \tmp_product__0_n_132\,
      PCOUT(20) => \tmp_product__0_n_133\,
      PCOUT(19) => \tmp_product__0_n_134\,
      PCOUT(18) => \tmp_product__0_n_135\,
      PCOUT(17) => \tmp_product__0_n_136\,
      PCOUT(16) => \tmp_product__0_n_137\,
      PCOUT(15) => \tmp_product__0_n_138\,
      PCOUT(14) => \tmp_product__0_n_139\,
      PCOUT(13) => \tmp_product__0_n_140\,
      PCOUT(12) => \tmp_product__0_n_141\,
      PCOUT(11) => \tmp_product__0_n_142\,
      PCOUT(10) => \tmp_product__0_n_143\,
      PCOUT(9) => \tmp_product__0_n_144\,
      PCOUT(8) => \tmp_product__0_n_145\,
      PCOUT(7) => \tmp_product__0_n_146\,
      PCOUT(6) => \tmp_product__0_n_147\,
      PCOUT(5) => \tmp_product__0_n_148\,
      PCOUT(4) => \tmp_product__0_n_149\,
      PCOUT(3) => \tmp_product__0_n_150\,
      PCOUT(2) => \tmp_product__0_n_151\,
      PCOUT(1) => \tmp_product__0_n_152\,
      PCOUT(0) => \tmp_product__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_product_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_11 : entity is "matrix_mult_hw_mul_32s_32s_32_2_1";
end bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_11;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_11 is
  signal \buff0_reg[16]__0_n_0\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \mul_ln55_4_reg_1350[19]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350[19]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350[19]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350[23]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350[23]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350[23]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350[23]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350[27]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350[27]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350[27]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350[27]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350[31]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350[31]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350[31]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350[31]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_4_reg_1350_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_58 : STD_LOGIC;
  signal tmp_product_n_59 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln55_4_reg_1350_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln55_4_reg_1350_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_4_reg_1350_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_4_reg_1350_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_4_reg_1350_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00_0(31),
      B(16) => q00_0(31),
      B(15) => q00_0(31),
      B(14 downto 0) => q00_0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_106\,
      PCIN(46) => \tmp_product__0_n_107\,
      PCIN(45) => \tmp_product__0_n_108\,
      PCIN(44) => \tmp_product__0_n_109\,
      PCIN(43) => \tmp_product__0_n_110\,
      PCIN(42) => \tmp_product__0_n_111\,
      PCIN(41) => \tmp_product__0_n_112\,
      PCIN(40) => \tmp_product__0_n_113\,
      PCIN(39) => \tmp_product__0_n_114\,
      PCIN(38) => \tmp_product__0_n_115\,
      PCIN(37) => \tmp_product__0_n_116\,
      PCIN(36) => \tmp_product__0_n_117\,
      PCIN(35) => \tmp_product__0_n_118\,
      PCIN(34) => \tmp_product__0_n_119\,
      PCIN(33) => \tmp_product__0_n_120\,
      PCIN(32) => \tmp_product__0_n_121\,
      PCIN(31) => \tmp_product__0_n_122\,
      PCIN(30) => \tmp_product__0_n_123\,
      PCIN(29) => \tmp_product__0_n_124\,
      PCIN(28) => \tmp_product__0_n_125\,
      PCIN(27) => \tmp_product__0_n_126\,
      PCIN(26) => \tmp_product__0_n_127\,
      PCIN(25) => \tmp_product__0_n_128\,
      PCIN(24) => \tmp_product__0_n_129\,
      PCIN(23) => \tmp_product__0_n_130\,
      PCIN(22) => \tmp_product__0_n_131\,
      PCIN(21) => \tmp_product__0_n_132\,
      PCIN(20) => \tmp_product__0_n_133\,
      PCIN(19) => \tmp_product__0_n_134\,
      PCIN(18) => \tmp_product__0_n_135\,
      PCIN(17) => \tmp_product__0_n_136\,
      PCIN(16) => \tmp_product__0_n_137\,
      PCIN(15) => \tmp_product__0_n_138\,
      PCIN(14) => \tmp_product__0_n_139\,
      PCIN(13) => \tmp_product__0_n_140\,
      PCIN(12) => \tmp_product__0_n_141\,
      PCIN(11) => \tmp_product__0_n_142\,
      PCIN(10) => \tmp_product__0_n_143\,
      PCIN(9) => \tmp_product__0_n_144\,
      PCIN(8) => \tmp_product__0_n_145\,
      PCIN(7) => \tmp_product__0_n_146\,
      PCIN(6) => \tmp_product__0_n_147\,
      PCIN(5) => \tmp_product__0_n_148\,
      PCIN(4) => \tmp_product__0_n_149\,
      PCIN(3) => \tmp_product__0_n_150\,
      PCIN(2) => \tmp_product__0_n_151\,
      PCIN(1) => \tmp_product__0_n_152\,
      PCIN(0) => \tmp_product__0_n_153\,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => D(0),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_95\,
      Q => D(10),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_94\,
      Q => D(11),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_93\,
      Q => D(12),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_92\,
      Q => D(13),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_91\,
      Q => D(14),
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_90\,
      Q => D(15),
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_89\,
      Q => \buff0_reg[16]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => D(1),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_103\,
      Q => D(2),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_102\,
      Q => D(3),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_101\,
      Q => D(4),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_100\,
      Q => D(5),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_99\,
      Q => D(6),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_98\,
      Q => D(7),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_97\,
      Q => D(8),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_96\,
      Q => D(9),
      R => '0'
    );
\mul_ln55_4_reg_1350[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => tmp_product_n_103,
      O => \mul_ln55_4_reg_1350[19]_i_2_n_0\
    );
\mul_ln55_4_reg_1350[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => tmp_product_n_104,
      O => \mul_ln55_4_reg_1350[19]_i_3_n_0\
    );
\mul_ln55_4_reg_1350[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => tmp_product_n_105,
      O => \mul_ln55_4_reg_1350[19]_i_4_n_0\
    );
\mul_ln55_4_reg_1350[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => tmp_product_n_99,
      O => \mul_ln55_4_reg_1350[23]_i_2_n_0\
    );
\mul_ln55_4_reg_1350[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => tmp_product_n_100,
      O => \mul_ln55_4_reg_1350[23]_i_3_n_0\
    );
\mul_ln55_4_reg_1350[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => tmp_product_n_101,
      O => \mul_ln55_4_reg_1350[23]_i_4_n_0\
    );
\mul_ln55_4_reg_1350[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => tmp_product_n_102,
      O => \mul_ln55_4_reg_1350[23]_i_5_n_0\
    );
\mul_ln55_4_reg_1350[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => tmp_product_n_95,
      O => \mul_ln55_4_reg_1350[27]_i_2_n_0\
    );
\mul_ln55_4_reg_1350[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => tmp_product_n_96,
      O => \mul_ln55_4_reg_1350[27]_i_3_n_0\
    );
\mul_ln55_4_reg_1350[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => tmp_product_n_97,
      O => \mul_ln55_4_reg_1350[27]_i_4_n_0\
    );
\mul_ln55_4_reg_1350[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => tmp_product_n_98,
      O => \mul_ln55_4_reg_1350[27]_i_5_n_0\
    );
\mul_ln55_4_reg_1350[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_91,
      I1 => tmp_product_n_91,
      O => \mul_ln55_4_reg_1350[31]_i_2_n_0\
    );
\mul_ln55_4_reg_1350[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_92,
      I1 => tmp_product_n_92,
      O => \mul_ln55_4_reg_1350[31]_i_3_n_0\
    );
\mul_ln55_4_reg_1350[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_93,
      I1 => tmp_product_n_93,
      O => \mul_ln55_4_reg_1350[31]_i_4_n_0\
    );
\mul_ln55_4_reg_1350[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => tmp_product_n_94,
      O => \mul_ln55_4_reg_1350[31]_i_5_n_0\
    );
\mul_ln55_4_reg_1350_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln55_4_reg_1350_reg[19]_i_1_n_0\,
      CO(2) => \mul_ln55_4_reg_1350_reg[19]_i_1_n_1\,
      CO(1) => \mul_ln55_4_reg_1350_reg[19]_i_1_n_2\,
      CO(0) => \mul_ln55_4_reg_1350_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_103,
      DI(2) => buff0_reg_n_104,
      DI(1) => buff0_reg_n_105,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \mul_ln55_4_reg_1350[19]_i_2_n_0\,
      S(2) => \mul_ln55_4_reg_1350[19]_i_3_n_0\,
      S(1) => \mul_ln55_4_reg_1350[19]_i_4_n_0\,
      S(0) => \buff0_reg[16]__0_n_0\
    );
\mul_ln55_4_reg_1350_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_4_reg_1350_reg[19]_i_1_n_0\,
      CO(3) => \mul_ln55_4_reg_1350_reg[23]_i_1_n_0\,
      CO(2) => \mul_ln55_4_reg_1350_reg[23]_i_1_n_1\,
      CO(1) => \mul_ln55_4_reg_1350_reg[23]_i_1_n_2\,
      CO(0) => \mul_ln55_4_reg_1350_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_99,
      DI(2) => buff0_reg_n_100,
      DI(1) => buff0_reg_n_101,
      DI(0) => buff0_reg_n_102,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \mul_ln55_4_reg_1350[23]_i_2_n_0\,
      S(2) => \mul_ln55_4_reg_1350[23]_i_3_n_0\,
      S(1) => \mul_ln55_4_reg_1350[23]_i_4_n_0\,
      S(0) => \mul_ln55_4_reg_1350[23]_i_5_n_0\
    );
\mul_ln55_4_reg_1350_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_4_reg_1350_reg[23]_i_1_n_0\,
      CO(3) => \mul_ln55_4_reg_1350_reg[27]_i_1_n_0\,
      CO(2) => \mul_ln55_4_reg_1350_reg[27]_i_1_n_1\,
      CO(1) => \mul_ln55_4_reg_1350_reg[27]_i_1_n_2\,
      CO(0) => \mul_ln55_4_reg_1350_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_95,
      DI(2) => buff0_reg_n_96,
      DI(1) => buff0_reg_n_97,
      DI(0) => buff0_reg_n_98,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \mul_ln55_4_reg_1350[27]_i_2_n_0\,
      S(2) => \mul_ln55_4_reg_1350[27]_i_3_n_0\,
      S(1) => \mul_ln55_4_reg_1350[27]_i_4_n_0\,
      S(0) => \mul_ln55_4_reg_1350[27]_i_5_n_0\
    );
\mul_ln55_4_reg_1350_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_4_reg_1350_reg[27]_i_1_n_0\,
      CO(3) => \NLW_mul_ln55_4_reg_1350_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln55_4_reg_1350_reg[31]_i_1_n_1\,
      CO(1) => \mul_ln55_4_reg_1350_reg[31]_i_1_n_2\,
      CO(0) => \mul_ln55_4_reg_1350_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => buff0_reg_n_92,
      DI(1) => buff0_reg_n_93,
      DI(0) => buff0_reg_n_94,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \mul_ln55_4_reg_1350[31]_i_2_n_0\,
      S(2) => \mul_ln55_4_reg_1350[31]_i_3_n_0\,
      S(1) => \mul_ln55_4_reg_1350[31]_i_4_n_0\,
      S(0) => \mul_ln55_4_reg_1350[31]_i_5_n_0\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(31),
      B(16) => q00(31),
      B(15) => q00(31),
      B(14 downto 0) => q00(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => tmp_product_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => tmp_product_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_58,
      P(46) => tmp_product_n_59,
      P(45) => tmp_product_n_60,
      P(44) => tmp_product_n_61,
      P(43) => tmp_product_n_62,
      P(42) => tmp_product_n_63,
      P(41) => tmp_product_n_64,
      P(40) => tmp_product_n_65,
      P(39) => tmp_product_n_66,
      P(38) => tmp_product_n_67,
      P(37) => tmp_product_n_68,
      P(36) => tmp_product_n_69,
      P(35) => tmp_product_n_70,
      P(34) => tmp_product_n_71,
      P(33) => tmp_product_n_72,
      P(32) => tmp_product_n_73,
      P(31) => tmp_product_n_74,
      P(30) => tmp_product_n_75,
      P(29) => tmp_product_n_76,
      P(28) => tmp_product_n_77,
      P(27) => tmp_product_n_78,
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8) => tmp_product_n_97,
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_106,
      PCOUT(46) => tmp_product_n_107,
      PCOUT(45) => tmp_product_n_108,
      PCOUT(44) => tmp_product_n_109,
      PCOUT(43) => tmp_product_n_110,
      PCOUT(42) => tmp_product_n_111,
      PCOUT(41) => tmp_product_n_112,
      PCOUT(40) => tmp_product_n_113,
      PCOUT(39) => tmp_product_n_114,
      PCOUT(38) => tmp_product_n_115,
      PCOUT(37) => tmp_product_n_116,
      PCOUT(36) => tmp_product_n_117,
      PCOUT(35) => tmp_product_n_118,
      PCOUT(34) => tmp_product_n_119,
      PCOUT(33) => tmp_product_n_120,
      PCOUT(32) => tmp_product_n_121,
      PCOUT(31) => tmp_product_n_122,
      PCOUT(30) => tmp_product_n_123,
      PCOUT(29) => tmp_product_n_124,
      PCOUT(28) => tmp_product_n_125,
      PCOUT(27) => tmp_product_n_126,
      PCOUT(26) => tmp_product_n_127,
      PCOUT(25) => tmp_product_n_128,
      PCOUT(24) => tmp_product_n_129,
      PCOUT(23) => tmp_product_n_130,
      PCOUT(22) => tmp_product_n_131,
      PCOUT(21) => tmp_product_n_132,
      PCOUT(20) => tmp_product_n_133,
      PCOUT(19) => tmp_product_n_134,
      PCOUT(18) => tmp_product_n_135,
      PCOUT(17) => tmp_product_n_136,
      PCOUT(16) => tmp_product_n_137,
      PCOUT(15) => tmp_product_n_138,
      PCOUT(14) => tmp_product_n_139,
      PCOUT(13) => tmp_product_n_140,
      PCOUT(12) => tmp_product_n_141,
      PCOUT(11) => tmp_product_n_142,
      PCOUT(10) => tmp_product_n_143,
      PCOUT(9) => tmp_product_n_144,
      PCOUT(8) => tmp_product_n_145,
      PCOUT(7) => tmp_product_n_146,
      PCOUT(6) => tmp_product_n_147,
      PCOUT(5) => tmp_product_n_148,
      PCOUT(4) => tmp_product_n_149,
      PCOUT(3) => tmp_product_n_150,
      PCOUT(2) => tmp_product_n_151,
      PCOUT(1) => tmp_product_n_152,
      PCOUT(0) => tmp_product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => q00_0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_58\,
      P(46) => \tmp_product__0_n_59\,
      P(45) => \tmp_product__0_n_60\,
      P(44) => \tmp_product__0_n_61\,
      P(43) => \tmp_product__0_n_62\,
      P(42) => \tmp_product__0_n_63\,
      P(41) => \tmp_product__0_n_64\,
      P(40) => \tmp_product__0_n_65\,
      P(39) => \tmp_product__0_n_66\,
      P(38) => \tmp_product__0_n_67\,
      P(37) => \tmp_product__0_n_68\,
      P(36) => \tmp_product__0_n_69\,
      P(35) => \tmp_product__0_n_70\,
      P(34) => \tmp_product__0_n_71\,
      P(33) => \tmp_product__0_n_72\,
      P(32) => \tmp_product__0_n_73\,
      P(31) => \tmp_product__0_n_74\,
      P(30) => \tmp_product__0_n_75\,
      P(29) => \tmp_product__0_n_76\,
      P(28) => \tmp_product__0_n_77\,
      P(27) => \tmp_product__0_n_78\,
      P(26) => \tmp_product__0_n_79\,
      P(25) => \tmp_product__0_n_80\,
      P(24) => \tmp_product__0_n_81\,
      P(23) => \tmp_product__0_n_82\,
      P(22) => \tmp_product__0_n_83\,
      P(21) => \tmp_product__0_n_84\,
      P(20) => \tmp_product__0_n_85\,
      P(19) => \tmp_product__0_n_86\,
      P(18) => \tmp_product__0_n_87\,
      P(17) => \tmp_product__0_n_88\,
      P(16) => \tmp_product__0_n_89\,
      P(15) => \tmp_product__0_n_90\,
      P(14) => \tmp_product__0_n_91\,
      P(13) => \tmp_product__0_n_92\,
      P(12) => \tmp_product__0_n_93\,
      P(11) => \tmp_product__0_n_94\,
      P(10) => \tmp_product__0_n_95\,
      P(9) => \tmp_product__0_n_96\,
      P(8) => \tmp_product__0_n_97\,
      P(7) => \tmp_product__0_n_98\,
      P(6) => \tmp_product__0_n_99\,
      P(5) => \tmp_product__0_n_100\,
      P(4) => \tmp_product__0_n_101\,
      P(3) => \tmp_product__0_n_102\,
      P(2) => \tmp_product__0_n_103\,
      P(1) => \tmp_product__0_n_104\,
      P(0) => \tmp_product__0_n_105\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_106\,
      PCOUT(46) => \tmp_product__0_n_107\,
      PCOUT(45) => \tmp_product__0_n_108\,
      PCOUT(44) => \tmp_product__0_n_109\,
      PCOUT(43) => \tmp_product__0_n_110\,
      PCOUT(42) => \tmp_product__0_n_111\,
      PCOUT(41) => \tmp_product__0_n_112\,
      PCOUT(40) => \tmp_product__0_n_113\,
      PCOUT(39) => \tmp_product__0_n_114\,
      PCOUT(38) => \tmp_product__0_n_115\,
      PCOUT(37) => \tmp_product__0_n_116\,
      PCOUT(36) => \tmp_product__0_n_117\,
      PCOUT(35) => \tmp_product__0_n_118\,
      PCOUT(34) => \tmp_product__0_n_119\,
      PCOUT(33) => \tmp_product__0_n_120\,
      PCOUT(32) => \tmp_product__0_n_121\,
      PCOUT(31) => \tmp_product__0_n_122\,
      PCOUT(30) => \tmp_product__0_n_123\,
      PCOUT(29) => \tmp_product__0_n_124\,
      PCOUT(28) => \tmp_product__0_n_125\,
      PCOUT(27) => \tmp_product__0_n_126\,
      PCOUT(26) => \tmp_product__0_n_127\,
      PCOUT(25) => \tmp_product__0_n_128\,
      PCOUT(24) => \tmp_product__0_n_129\,
      PCOUT(23) => \tmp_product__0_n_130\,
      PCOUT(22) => \tmp_product__0_n_131\,
      PCOUT(21) => \tmp_product__0_n_132\,
      PCOUT(20) => \tmp_product__0_n_133\,
      PCOUT(19) => \tmp_product__0_n_134\,
      PCOUT(18) => \tmp_product__0_n_135\,
      PCOUT(17) => \tmp_product__0_n_136\,
      PCOUT(16) => \tmp_product__0_n_137\,
      PCOUT(15) => \tmp_product__0_n_138\,
      PCOUT(14) => \tmp_product__0_n_139\,
      PCOUT(13) => \tmp_product__0_n_140\,
      PCOUT(12) => \tmp_product__0_n_141\,
      PCOUT(11) => \tmp_product__0_n_142\,
      PCOUT(10) => \tmp_product__0_n_143\,
      PCOUT(9) => \tmp_product__0_n_144\,
      PCOUT(8) => \tmp_product__0_n_145\,
      PCOUT(7) => \tmp_product__0_n_146\,
      PCOUT(6) => \tmp_product__0_n_147\,
      PCOUT(5) => \tmp_product__0_n_148\,
      PCOUT(4) => \tmp_product__0_n_149\,
      PCOUT(3) => \tmp_product__0_n_150\,
      PCOUT(2) => \tmp_product__0_n_151\,
      PCOUT(1) => \tmp_product__0_n_152\,
      PCOUT(0) => \tmp_product__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_product__0_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_12 : entity is "matrix_mult_hw_mul_32s_32s_32_2_1";
end bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_12;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_12 is
  signal \buff0_reg[16]__0_n_0\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \mul_ln55_5_reg_1355[19]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355[19]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355[19]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355[23]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355[23]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355[23]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355[23]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355[27]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355[27]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355[27]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355[27]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355[31]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355[31]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355[31]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355[31]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_5_reg_1355_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_58 : STD_LOGIC;
  signal tmp_product_n_59 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln55_5_reg_1355_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln55_5_reg_1355_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_5_reg_1355_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_5_reg_1355_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_5_reg_1355_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00_0(31),
      B(16) => q00_0(31),
      B(15) => q00_0(31),
      B(14 downto 0) => q00_0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_106\,
      PCIN(46) => \tmp_product__0_n_107\,
      PCIN(45) => \tmp_product__0_n_108\,
      PCIN(44) => \tmp_product__0_n_109\,
      PCIN(43) => \tmp_product__0_n_110\,
      PCIN(42) => \tmp_product__0_n_111\,
      PCIN(41) => \tmp_product__0_n_112\,
      PCIN(40) => \tmp_product__0_n_113\,
      PCIN(39) => \tmp_product__0_n_114\,
      PCIN(38) => \tmp_product__0_n_115\,
      PCIN(37) => \tmp_product__0_n_116\,
      PCIN(36) => \tmp_product__0_n_117\,
      PCIN(35) => \tmp_product__0_n_118\,
      PCIN(34) => \tmp_product__0_n_119\,
      PCIN(33) => \tmp_product__0_n_120\,
      PCIN(32) => \tmp_product__0_n_121\,
      PCIN(31) => \tmp_product__0_n_122\,
      PCIN(30) => \tmp_product__0_n_123\,
      PCIN(29) => \tmp_product__0_n_124\,
      PCIN(28) => \tmp_product__0_n_125\,
      PCIN(27) => \tmp_product__0_n_126\,
      PCIN(26) => \tmp_product__0_n_127\,
      PCIN(25) => \tmp_product__0_n_128\,
      PCIN(24) => \tmp_product__0_n_129\,
      PCIN(23) => \tmp_product__0_n_130\,
      PCIN(22) => \tmp_product__0_n_131\,
      PCIN(21) => \tmp_product__0_n_132\,
      PCIN(20) => \tmp_product__0_n_133\,
      PCIN(19) => \tmp_product__0_n_134\,
      PCIN(18) => \tmp_product__0_n_135\,
      PCIN(17) => \tmp_product__0_n_136\,
      PCIN(16) => \tmp_product__0_n_137\,
      PCIN(15) => \tmp_product__0_n_138\,
      PCIN(14) => \tmp_product__0_n_139\,
      PCIN(13) => \tmp_product__0_n_140\,
      PCIN(12) => \tmp_product__0_n_141\,
      PCIN(11) => \tmp_product__0_n_142\,
      PCIN(10) => \tmp_product__0_n_143\,
      PCIN(9) => \tmp_product__0_n_144\,
      PCIN(8) => \tmp_product__0_n_145\,
      PCIN(7) => \tmp_product__0_n_146\,
      PCIN(6) => \tmp_product__0_n_147\,
      PCIN(5) => \tmp_product__0_n_148\,
      PCIN(4) => \tmp_product__0_n_149\,
      PCIN(3) => \tmp_product__0_n_150\,
      PCIN(2) => \tmp_product__0_n_151\,
      PCIN(1) => \tmp_product__0_n_152\,
      PCIN(0) => \tmp_product__0_n_153\,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => D(0),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_95\,
      Q => D(10),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_94\,
      Q => D(11),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_93\,
      Q => D(12),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_92\,
      Q => D(13),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_91\,
      Q => D(14),
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_90\,
      Q => D(15),
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_89\,
      Q => \buff0_reg[16]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => D(1),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_103\,
      Q => D(2),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_102\,
      Q => D(3),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_101\,
      Q => D(4),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_100\,
      Q => D(5),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_99\,
      Q => D(6),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_98\,
      Q => D(7),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_97\,
      Q => D(8),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_96\,
      Q => D(9),
      R => '0'
    );
\mul_ln55_5_reg_1355[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => tmp_product_n_103,
      O => \mul_ln55_5_reg_1355[19]_i_2_n_0\
    );
\mul_ln55_5_reg_1355[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => tmp_product_n_104,
      O => \mul_ln55_5_reg_1355[19]_i_3_n_0\
    );
\mul_ln55_5_reg_1355[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => tmp_product_n_105,
      O => \mul_ln55_5_reg_1355[19]_i_4_n_0\
    );
\mul_ln55_5_reg_1355[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => tmp_product_n_99,
      O => \mul_ln55_5_reg_1355[23]_i_2_n_0\
    );
\mul_ln55_5_reg_1355[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => tmp_product_n_100,
      O => \mul_ln55_5_reg_1355[23]_i_3_n_0\
    );
\mul_ln55_5_reg_1355[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => tmp_product_n_101,
      O => \mul_ln55_5_reg_1355[23]_i_4_n_0\
    );
\mul_ln55_5_reg_1355[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => tmp_product_n_102,
      O => \mul_ln55_5_reg_1355[23]_i_5_n_0\
    );
\mul_ln55_5_reg_1355[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => tmp_product_n_95,
      O => \mul_ln55_5_reg_1355[27]_i_2_n_0\
    );
\mul_ln55_5_reg_1355[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => tmp_product_n_96,
      O => \mul_ln55_5_reg_1355[27]_i_3_n_0\
    );
\mul_ln55_5_reg_1355[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => tmp_product_n_97,
      O => \mul_ln55_5_reg_1355[27]_i_4_n_0\
    );
\mul_ln55_5_reg_1355[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => tmp_product_n_98,
      O => \mul_ln55_5_reg_1355[27]_i_5_n_0\
    );
\mul_ln55_5_reg_1355[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_91,
      I1 => tmp_product_n_91,
      O => \mul_ln55_5_reg_1355[31]_i_2_n_0\
    );
\mul_ln55_5_reg_1355[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_92,
      I1 => tmp_product_n_92,
      O => \mul_ln55_5_reg_1355[31]_i_3_n_0\
    );
\mul_ln55_5_reg_1355[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_93,
      I1 => tmp_product_n_93,
      O => \mul_ln55_5_reg_1355[31]_i_4_n_0\
    );
\mul_ln55_5_reg_1355[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => tmp_product_n_94,
      O => \mul_ln55_5_reg_1355[31]_i_5_n_0\
    );
\mul_ln55_5_reg_1355_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln55_5_reg_1355_reg[19]_i_1_n_0\,
      CO(2) => \mul_ln55_5_reg_1355_reg[19]_i_1_n_1\,
      CO(1) => \mul_ln55_5_reg_1355_reg[19]_i_1_n_2\,
      CO(0) => \mul_ln55_5_reg_1355_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_103,
      DI(2) => buff0_reg_n_104,
      DI(1) => buff0_reg_n_105,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \mul_ln55_5_reg_1355[19]_i_2_n_0\,
      S(2) => \mul_ln55_5_reg_1355[19]_i_3_n_0\,
      S(1) => \mul_ln55_5_reg_1355[19]_i_4_n_0\,
      S(0) => \buff0_reg[16]__0_n_0\
    );
\mul_ln55_5_reg_1355_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_5_reg_1355_reg[19]_i_1_n_0\,
      CO(3) => \mul_ln55_5_reg_1355_reg[23]_i_1_n_0\,
      CO(2) => \mul_ln55_5_reg_1355_reg[23]_i_1_n_1\,
      CO(1) => \mul_ln55_5_reg_1355_reg[23]_i_1_n_2\,
      CO(0) => \mul_ln55_5_reg_1355_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_99,
      DI(2) => buff0_reg_n_100,
      DI(1) => buff0_reg_n_101,
      DI(0) => buff0_reg_n_102,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \mul_ln55_5_reg_1355[23]_i_2_n_0\,
      S(2) => \mul_ln55_5_reg_1355[23]_i_3_n_0\,
      S(1) => \mul_ln55_5_reg_1355[23]_i_4_n_0\,
      S(0) => \mul_ln55_5_reg_1355[23]_i_5_n_0\
    );
\mul_ln55_5_reg_1355_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_5_reg_1355_reg[23]_i_1_n_0\,
      CO(3) => \mul_ln55_5_reg_1355_reg[27]_i_1_n_0\,
      CO(2) => \mul_ln55_5_reg_1355_reg[27]_i_1_n_1\,
      CO(1) => \mul_ln55_5_reg_1355_reg[27]_i_1_n_2\,
      CO(0) => \mul_ln55_5_reg_1355_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_95,
      DI(2) => buff0_reg_n_96,
      DI(1) => buff0_reg_n_97,
      DI(0) => buff0_reg_n_98,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \mul_ln55_5_reg_1355[27]_i_2_n_0\,
      S(2) => \mul_ln55_5_reg_1355[27]_i_3_n_0\,
      S(1) => \mul_ln55_5_reg_1355[27]_i_4_n_0\,
      S(0) => \mul_ln55_5_reg_1355[27]_i_5_n_0\
    );
\mul_ln55_5_reg_1355_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_5_reg_1355_reg[27]_i_1_n_0\,
      CO(3) => \NLW_mul_ln55_5_reg_1355_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln55_5_reg_1355_reg[31]_i_1_n_1\,
      CO(1) => \mul_ln55_5_reg_1355_reg[31]_i_1_n_2\,
      CO(0) => \mul_ln55_5_reg_1355_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => buff0_reg_n_92,
      DI(1) => buff0_reg_n_93,
      DI(0) => buff0_reg_n_94,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \mul_ln55_5_reg_1355[31]_i_2_n_0\,
      S(2) => \mul_ln55_5_reg_1355[31]_i_3_n_0\,
      S(1) => \mul_ln55_5_reg_1355[31]_i_4_n_0\,
      S(0) => \mul_ln55_5_reg_1355[31]_i_5_n_0\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(31),
      B(16) => q00(31),
      B(15) => q00(31),
      B(14 downto 0) => q00(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \tmp_product__0_0\,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \tmp_product__0_0\,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_58,
      P(46) => tmp_product_n_59,
      P(45) => tmp_product_n_60,
      P(44) => tmp_product_n_61,
      P(43) => tmp_product_n_62,
      P(42) => tmp_product_n_63,
      P(41) => tmp_product_n_64,
      P(40) => tmp_product_n_65,
      P(39) => tmp_product_n_66,
      P(38) => tmp_product_n_67,
      P(37) => tmp_product_n_68,
      P(36) => tmp_product_n_69,
      P(35) => tmp_product_n_70,
      P(34) => tmp_product_n_71,
      P(33) => tmp_product_n_72,
      P(32) => tmp_product_n_73,
      P(31) => tmp_product_n_74,
      P(30) => tmp_product_n_75,
      P(29) => tmp_product_n_76,
      P(28) => tmp_product_n_77,
      P(27) => tmp_product_n_78,
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8) => tmp_product_n_97,
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_106,
      PCOUT(46) => tmp_product_n_107,
      PCOUT(45) => tmp_product_n_108,
      PCOUT(44) => tmp_product_n_109,
      PCOUT(43) => tmp_product_n_110,
      PCOUT(42) => tmp_product_n_111,
      PCOUT(41) => tmp_product_n_112,
      PCOUT(40) => tmp_product_n_113,
      PCOUT(39) => tmp_product_n_114,
      PCOUT(38) => tmp_product_n_115,
      PCOUT(37) => tmp_product_n_116,
      PCOUT(36) => tmp_product_n_117,
      PCOUT(35) => tmp_product_n_118,
      PCOUT(34) => tmp_product_n_119,
      PCOUT(33) => tmp_product_n_120,
      PCOUT(32) => tmp_product_n_121,
      PCOUT(31) => tmp_product_n_122,
      PCOUT(30) => tmp_product_n_123,
      PCOUT(29) => tmp_product_n_124,
      PCOUT(28) => tmp_product_n_125,
      PCOUT(27) => tmp_product_n_126,
      PCOUT(26) => tmp_product_n_127,
      PCOUT(25) => tmp_product_n_128,
      PCOUT(24) => tmp_product_n_129,
      PCOUT(23) => tmp_product_n_130,
      PCOUT(22) => tmp_product_n_131,
      PCOUT(21) => tmp_product_n_132,
      PCOUT(20) => tmp_product_n_133,
      PCOUT(19) => tmp_product_n_134,
      PCOUT(18) => tmp_product_n_135,
      PCOUT(17) => tmp_product_n_136,
      PCOUT(16) => tmp_product_n_137,
      PCOUT(15) => tmp_product_n_138,
      PCOUT(14) => tmp_product_n_139,
      PCOUT(13) => tmp_product_n_140,
      PCOUT(12) => tmp_product_n_141,
      PCOUT(11) => tmp_product_n_142,
      PCOUT(10) => tmp_product_n_143,
      PCOUT(9) => tmp_product_n_144,
      PCOUT(8) => tmp_product_n_145,
      PCOUT(7) => tmp_product_n_146,
      PCOUT(6) => tmp_product_n_147,
      PCOUT(5) => tmp_product_n_148,
      PCOUT(4) => tmp_product_n_149,
      PCOUT(3) => tmp_product_n_150,
      PCOUT(2) => tmp_product_n_151,
      PCOUT(1) => tmp_product_n_152,
      PCOUT(0) => tmp_product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => q00_0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \tmp_product__0_0\,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \tmp_product__0_0\,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_58\,
      P(46) => \tmp_product__0_n_59\,
      P(45) => \tmp_product__0_n_60\,
      P(44) => \tmp_product__0_n_61\,
      P(43) => \tmp_product__0_n_62\,
      P(42) => \tmp_product__0_n_63\,
      P(41) => \tmp_product__0_n_64\,
      P(40) => \tmp_product__0_n_65\,
      P(39) => \tmp_product__0_n_66\,
      P(38) => \tmp_product__0_n_67\,
      P(37) => \tmp_product__0_n_68\,
      P(36) => \tmp_product__0_n_69\,
      P(35) => \tmp_product__0_n_70\,
      P(34) => \tmp_product__0_n_71\,
      P(33) => \tmp_product__0_n_72\,
      P(32) => \tmp_product__0_n_73\,
      P(31) => \tmp_product__0_n_74\,
      P(30) => \tmp_product__0_n_75\,
      P(29) => \tmp_product__0_n_76\,
      P(28) => \tmp_product__0_n_77\,
      P(27) => \tmp_product__0_n_78\,
      P(26) => \tmp_product__0_n_79\,
      P(25) => \tmp_product__0_n_80\,
      P(24) => \tmp_product__0_n_81\,
      P(23) => \tmp_product__0_n_82\,
      P(22) => \tmp_product__0_n_83\,
      P(21) => \tmp_product__0_n_84\,
      P(20) => \tmp_product__0_n_85\,
      P(19) => \tmp_product__0_n_86\,
      P(18) => \tmp_product__0_n_87\,
      P(17) => \tmp_product__0_n_88\,
      P(16) => \tmp_product__0_n_89\,
      P(15) => \tmp_product__0_n_90\,
      P(14) => \tmp_product__0_n_91\,
      P(13) => \tmp_product__0_n_92\,
      P(12) => \tmp_product__0_n_93\,
      P(11) => \tmp_product__0_n_94\,
      P(10) => \tmp_product__0_n_95\,
      P(9) => \tmp_product__0_n_96\,
      P(8) => \tmp_product__0_n_97\,
      P(7) => \tmp_product__0_n_98\,
      P(6) => \tmp_product__0_n_99\,
      P(5) => \tmp_product__0_n_100\,
      P(4) => \tmp_product__0_n_101\,
      P(3) => \tmp_product__0_n_102\,
      P(2) => \tmp_product__0_n_103\,
      P(1) => \tmp_product__0_n_104\,
      P(0) => \tmp_product__0_n_105\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_106\,
      PCOUT(46) => \tmp_product__0_n_107\,
      PCOUT(45) => \tmp_product__0_n_108\,
      PCOUT(44) => \tmp_product__0_n_109\,
      PCOUT(43) => \tmp_product__0_n_110\,
      PCOUT(42) => \tmp_product__0_n_111\,
      PCOUT(41) => \tmp_product__0_n_112\,
      PCOUT(40) => \tmp_product__0_n_113\,
      PCOUT(39) => \tmp_product__0_n_114\,
      PCOUT(38) => \tmp_product__0_n_115\,
      PCOUT(37) => \tmp_product__0_n_116\,
      PCOUT(36) => \tmp_product__0_n_117\,
      PCOUT(35) => \tmp_product__0_n_118\,
      PCOUT(34) => \tmp_product__0_n_119\,
      PCOUT(33) => \tmp_product__0_n_120\,
      PCOUT(32) => \tmp_product__0_n_121\,
      PCOUT(31) => \tmp_product__0_n_122\,
      PCOUT(30) => \tmp_product__0_n_123\,
      PCOUT(29) => \tmp_product__0_n_124\,
      PCOUT(28) => \tmp_product__0_n_125\,
      PCOUT(27) => \tmp_product__0_n_126\,
      PCOUT(26) => \tmp_product__0_n_127\,
      PCOUT(25) => \tmp_product__0_n_128\,
      PCOUT(24) => \tmp_product__0_n_129\,
      PCOUT(23) => \tmp_product__0_n_130\,
      PCOUT(22) => \tmp_product__0_n_131\,
      PCOUT(21) => \tmp_product__0_n_132\,
      PCOUT(20) => \tmp_product__0_n_133\,
      PCOUT(19) => \tmp_product__0_n_134\,
      PCOUT(18) => \tmp_product__0_n_135\,
      PCOUT(17) => \tmp_product__0_n_136\,
      PCOUT(16) => \tmp_product__0_n_137\,
      PCOUT(15) => \tmp_product__0_n_138\,
      PCOUT(14) => \tmp_product__0_n_139\,
      PCOUT(13) => \tmp_product__0_n_140\,
      PCOUT(12) => \tmp_product__0_n_141\,
      PCOUT(11) => \tmp_product__0_n_142\,
      PCOUT(10) => \tmp_product__0_n_143\,
      PCOUT(9) => \tmp_product__0_n_144\,
      PCOUT(8) => \tmp_product__0_n_145\,
      PCOUT(7) => \tmp_product__0_n_146\,
      PCOUT(6) => \tmp_product__0_n_147\,
      PCOUT(5) => \tmp_product__0_n_148\,
      PCOUT(4) => \tmp_product__0_n_149\,
      PCOUT(3) => \tmp_product__0_n_150\,
      PCOUT(2) => \tmp_product__0_n_151\,
      PCOUT(1) => \tmp_product__0_n_152\,
      PCOUT(0) => \tmp_product__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_13 : entity is "matrix_mult_hw_mul_32s_32s_32_2_1";
end bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_13;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_13 is
  signal \buff0_reg[16]__0_n_0\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \mul_ln55_6_reg_1360[19]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360[19]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360[19]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360[23]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360[23]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360[23]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360[23]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360[27]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360[27]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360[27]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360[27]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360[31]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360[31]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360[31]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360[31]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_6_reg_1360_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_58 : STD_LOGIC;
  signal tmp_product_n_59 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln55_6_reg_1360_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln55_6_reg_1360_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_6_reg_1360_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_6_reg_1360_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_6_reg_1360_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00_0(31),
      B(16) => q00_0(31),
      B(15) => q00_0(31),
      B(14 downto 0) => q00_0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_106\,
      PCIN(46) => \tmp_product__0_n_107\,
      PCIN(45) => \tmp_product__0_n_108\,
      PCIN(44) => \tmp_product__0_n_109\,
      PCIN(43) => \tmp_product__0_n_110\,
      PCIN(42) => \tmp_product__0_n_111\,
      PCIN(41) => \tmp_product__0_n_112\,
      PCIN(40) => \tmp_product__0_n_113\,
      PCIN(39) => \tmp_product__0_n_114\,
      PCIN(38) => \tmp_product__0_n_115\,
      PCIN(37) => \tmp_product__0_n_116\,
      PCIN(36) => \tmp_product__0_n_117\,
      PCIN(35) => \tmp_product__0_n_118\,
      PCIN(34) => \tmp_product__0_n_119\,
      PCIN(33) => \tmp_product__0_n_120\,
      PCIN(32) => \tmp_product__0_n_121\,
      PCIN(31) => \tmp_product__0_n_122\,
      PCIN(30) => \tmp_product__0_n_123\,
      PCIN(29) => \tmp_product__0_n_124\,
      PCIN(28) => \tmp_product__0_n_125\,
      PCIN(27) => \tmp_product__0_n_126\,
      PCIN(26) => \tmp_product__0_n_127\,
      PCIN(25) => \tmp_product__0_n_128\,
      PCIN(24) => \tmp_product__0_n_129\,
      PCIN(23) => \tmp_product__0_n_130\,
      PCIN(22) => \tmp_product__0_n_131\,
      PCIN(21) => \tmp_product__0_n_132\,
      PCIN(20) => \tmp_product__0_n_133\,
      PCIN(19) => \tmp_product__0_n_134\,
      PCIN(18) => \tmp_product__0_n_135\,
      PCIN(17) => \tmp_product__0_n_136\,
      PCIN(16) => \tmp_product__0_n_137\,
      PCIN(15) => \tmp_product__0_n_138\,
      PCIN(14) => \tmp_product__0_n_139\,
      PCIN(13) => \tmp_product__0_n_140\,
      PCIN(12) => \tmp_product__0_n_141\,
      PCIN(11) => \tmp_product__0_n_142\,
      PCIN(10) => \tmp_product__0_n_143\,
      PCIN(9) => \tmp_product__0_n_144\,
      PCIN(8) => \tmp_product__0_n_145\,
      PCIN(7) => \tmp_product__0_n_146\,
      PCIN(6) => \tmp_product__0_n_147\,
      PCIN(5) => \tmp_product__0_n_148\,
      PCIN(4) => \tmp_product__0_n_149\,
      PCIN(3) => \tmp_product__0_n_150\,
      PCIN(2) => \tmp_product__0_n_151\,
      PCIN(1) => \tmp_product__0_n_152\,
      PCIN(0) => \tmp_product__0_n_153\,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => D(0),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_95\,
      Q => D(10),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_94\,
      Q => D(11),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_93\,
      Q => D(12),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_92\,
      Q => D(13),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_91\,
      Q => D(14),
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_90\,
      Q => D(15),
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_89\,
      Q => \buff0_reg[16]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => D(1),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_103\,
      Q => D(2),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_102\,
      Q => D(3),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_101\,
      Q => D(4),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_100\,
      Q => D(5),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_99\,
      Q => D(6),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_98\,
      Q => D(7),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_97\,
      Q => D(8),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_96\,
      Q => D(9),
      R => '0'
    );
\mul_ln55_6_reg_1360[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => tmp_product_n_103,
      O => \mul_ln55_6_reg_1360[19]_i_2_n_0\
    );
\mul_ln55_6_reg_1360[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => tmp_product_n_104,
      O => \mul_ln55_6_reg_1360[19]_i_3_n_0\
    );
\mul_ln55_6_reg_1360[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => tmp_product_n_105,
      O => \mul_ln55_6_reg_1360[19]_i_4_n_0\
    );
\mul_ln55_6_reg_1360[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => tmp_product_n_99,
      O => \mul_ln55_6_reg_1360[23]_i_2_n_0\
    );
\mul_ln55_6_reg_1360[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => tmp_product_n_100,
      O => \mul_ln55_6_reg_1360[23]_i_3_n_0\
    );
\mul_ln55_6_reg_1360[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => tmp_product_n_101,
      O => \mul_ln55_6_reg_1360[23]_i_4_n_0\
    );
\mul_ln55_6_reg_1360[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => tmp_product_n_102,
      O => \mul_ln55_6_reg_1360[23]_i_5_n_0\
    );
\mul_ln55_6_reg_1360[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => tmp_product_n_95,
      O => \mul_ln55_6_reg_1360[27]_i_2_n_0\
    );
\mul_ln55_6_reg_1360[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => tmp_product_n_96,
      O => \mul_ln55_6_reg_1360[27]_i_3_n_0\
    );
\mul_ln55_6_reg_1360[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => tmp_product_n_97,
      O => \mul_ln55_6_reg_1360[27]_i_4_n_0\
    );
\mul_ln55_6_reg_1360[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => tmp_product_n_98,
      O => \mul_ln55_6_reg_1360[27]_i_5_n_0\
    );
\mul_ln55_6_reg_1360[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_91,
      I1 => tmp_product_n_91,
      O => \mul_ln55_6_reg_1360[31]_i_2_n_0\
    );
\mul_ln55_6_reg_1360[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_92,
      I1 => tmp_product_n_92,
      O => \mul_ln55_6_reg_1360[31]_i_3_n_0\
    );
\mul_ln55_6_reg_1360[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_93,
      I1 => tmp_product_n_93,
      O => \mul_ln55_6_reg_1360[31]_i_4_n_0\
    );
\mul_ln55_6_reg_1360[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => tmp_product_n_94,
      O => \mul_ln55_6_reg_1360[31]_i_5_n_0\
    );
\mul_ln55_6_reg_1360_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln55_6_reg_1360_reg[19]_i_1_n_0\,
      CO(2) => \mul_ln55_6_reg_1360_reg[19]_i_1_n_1\,
      CO(1) => \mul_ln55_6_reg_1360_reg[19]_i_1_n_2\,
      CO(0) => \mul_ln55_6_reg_1360_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_103,
      DI(2) => buff0_reg_n_104,
      DI(1) => buff0_reg_n_105,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \mul_ln55_6_reg_1360[19]_i_2_n_0\,
      S(2) => \mul_ln55_6_reg_1360[19]_i_3_n_0\,
      S(1) => \mul_ln55_6_reg_1360[19]_i_4_n_0\,
      S(0) => \buff0_reg[16]__0_n_0\
    );
\mul_ln55_6_reg_1360_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_6_reg_1360_reg[19]_i_1_n_0\,
      CO(3) => \mul_ln55_6_reg_1360_reg[23]_i_1_n_0\,
      CO(2) => \mul_ln55_6_reg_1360_reg[23]_i_1_n_1\,
      CO(1) => \mul_ln55_6_reg_1360_reg[23]_i_1_n_2\,
      CO(0) => \mul_ln55_6_reg_1360_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_99,
      DI(2) => buff0_reg_n_100,
      DI(1) => buff0_reg_n_101,
      DI(0) => buff0_reg_n_102,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \mul_ln55_6_reg_1360[23]_i_2_n_0\,
      S(2) => \mul_ln55_6_reg_1360[23]_i_3_n_0\,
      S(1) => \mul_ln55_6_reg_1360[23]_i_4_n_0\,
      S(0) => \mul_ln55_6_reg_1360[23]_i_5_n_0\
    );
\mul_ln55_6_reg_1360_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_6_reg_1360_reg[23]_i_1_n_0\,
      CO(3) => \mul_ln55_6_reg_1360_reg[27]_i_1_n_0\,
      CO(2) => \mul_ln55_6_reg_1360_reg[27]_i_1_n_1\,
      CO(1) => \mul_ln55_6_reg_1360_reg[27]_i_1_n_2\,
      CO(0) => \mul_ln55_6_reg_1360_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_95,
      DI(2) => buff0_reg_n_96,
      DI(1) => buff0_reg_n_97,
      DI(0) => buff0_reg_n_98,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \mul_ln55_6_reg_1360[27]_i_2_n_0\,
      S(2) => \mul_ln55_6_reg_1360[27]_i_3_n_0\,
      S(1) => \mul_ln55_6_reg_1360[27]_i_4_n_0\,
      S(0) => \mul_ln55_6_reg_1360[27]_i_5_n_0\
    );
\mul_ln55_6_reg_1360_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_6_reg_1360_reg[27]_i_1_n_0\,
      CO(3) => \NLW_mul_ln55_6_reg_1360_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln55_6_reg_1360_reg[31]_i_1_n_1\,
      CO(1) => \mul_ln55_6_reg_1360_reg[31]_i_1_n_2\,
      CO(0) => \mul_ln55_6_reg_1360_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => buff0_reg_n_92,
      DI(1) => buff0_reg_n_93,
      DI(0) => buff0_reg_n_94,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \mul_ln55_6_reg_1360[31]_i_2_n_0\,
      S(2) => \mul_ln55_6_reg_1360[31]_i_3_n_0\,
      S(1) => \mul_ln55_6_reg_1360[31]_i_4_n_0\,
      S(0) => \mul_ln55_6_reg_1360[31]_i_5_n_0\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(31),
      B(16) => q00(31),
      B(15) => q00(31),
      B(14 downto 0) => q00(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_58,
      P(46) => tmp_product_n_59,
      P(45) => tmp_product_n_60,
      P(44) => tmp_product_n_61,
      P(43) => tmp_product_n_62,
      P(42) => tmp_product_n_63,
      P(41) => tmp_product_n_64,
      P(40) => tmp_product_n_65,
      P(39) => tmp_product_n_66,
      P(38) => tmp_product_n_67,
      P(37) => tmp_product_n_68,
      P(36) => tmp_product_n_69,
      P(35) => tmp_product_n_70,
      P(34) => tmp_product_n_71,
      P(33) => tmp_product_n_72,
      P(32) => tmp_product_n_73,
      P(31) => tmp_product_n_74,
      P(30) => tmp_product_n_75,
      P(29) => tmp_product_n_76,
      P(28) => tmp_product_n_77,
      P(27) => tmp_product_n_78,
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8) => tmp_product_n_97,
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_106,
      PCOUT(46) => tmp_product_n_107,
      PCOUT(45) => tmp_product_n_108,
      PCOUT(44) => tmp_product_n_109,
      PCOUT(43) => tmp_product_n_110,
      PCOUT(42) => tmp_product_n_111,
      PCOUT(41) => tmp_product_n_112,
      PCOUT(40) => tmp_product_n_113,
      PCOUT(39) => tmp_product_n_114,
      PCOUT(38) => tmp_product_n_115,
      PCOUT(37) => tmp_product_n_116,
      PCOUT(36) => tmp_product_n_117,
      PCOUT(35) => tmp_product_n_118,
      PCOUT(34) => tmp_product_n_119,
      PCOUT(33) => tmp_product_n_120,
      PCOUT(32) => tmp_product_n_121,
      PCOUT(31) => tmp_product_n_122,
      PCOUT(30) => tmp_product_n_123,
      PCOUT(29) => tmp_product_n_124,
      PCOUT(28) => tmp_product_n_125,
      PCOUT(27) => tmp_product_n_126,
      PCOUT(26) => tmp_product_n_127,
      PCOUT(25) => tmp_product_n_128,
      PCOUT(24) => tmp_product_n_129,
      PCOUT(23) => tmp_product_n_130,
      PCOUT(22) => tmp_product_n_131,
      PCOUT(21) => tmp_product_n_132,
      PCOUT(20) => tmp_product_n_133,
      PCOUT(19) => tmp_product_n_134,
      PCOUT(18) => tmp_product_n_135,
      PCOUT(17) => tmp_product_n_136,
      PCOUT(16) => tmp_product_n_137,
      PCOUT(15) => tmp_product_n_138,
      PCOUT(14) => tmp_product_n_139,
      PCOUT(13) => tmp_product_n_140,
      PCOUT(12) => tmp_product_n_141,
      PCOUT(11) => tmp_product_n_142,
      PCOUT(10) => tmp_product_n_143,
      PCOUT(9) => tmp_product_n_144,
      PCOUT(8) => tmp_product_n_145,
      PCOUT(7) => tmp_product_n_146,
      PCOUT(6) => tmp_product_n_147,
      PCOUT(5) => tmp_product_n_148,
      PCOUT(4) => tmp_product_n_149,
      PCOUT(3) => tmp_product_n_150,
      PCOUT(2) => tmp_product_n_151,
      PCOUT(1) => tmp_product_n_152,
      PCOUT(0) => tmp_product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => q00_0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_58\,
      P(46) => \tmp_product__0_n_59\,
      P(45) => \tmp_product__0_n_60\,
      P(44) => \tmp_product__0_n_61\,
      P(43) => \tmp_product__0_n_62\,
      P(42) => \tmp_product__0_n_63\,
      P(41) => \tmp_product__0_n_64\,
      P(40) => \tmp_product__0_n_65\,
      P(39) => \tmp_product__0_n_66\,
      P(38) => \tmp_product__0_n_67\,
      P(37) => \tmp_product__0_n_68\,
      P(36) => \tmp_product__0_n_69\,
      P(35) => \tmp_product__0_n_70\,
      P(34) => \tmp_product__0_n_71\,
      P(33) => \tmp_product__0_n_72\,
      P(32) => \tmp_product__0_n_73\,
      P(31) => \tmp_product__0_n_74\,
      P(30) => \tmp_product__0_n_75\,
      P(29) => \tmp_product__0_n_76\,
      P(28) => \tmp_product__0_n_77\,
      P(27) => \tmp_product__0_n_78\,
      P(26) => \tmp_product__0_n_79\,
      P(25) => \tmp_product__0_n_80\,
      P(24) => \tmp_product__0_n_81\,
      P(23) => \tmp_product__0_n_82\,
      P(22) => \tmp_product__0_n_83\,
      P(21) => \tmp_product__0_n_84\,
      P(20) => \tmp_product__0_n_85\,
      P(19) => \tmp_product__0_n_86\,
      P(18) => \tmp_product__0_n_87\,
      P(17) => \tmp_product__0_n_88\,
      P(16) => \tmp_product__0_n_89\,
      P(15) => \tmp_product__0_n_90\,
      P(14) => \tmp_product__0_n_91\,
      P(13) => \tmp_product__0_n_92\,
      P(12) => \tmp_product__0_n_93\,
      P(11) => \tmp_product__0_n_94\,
      P(10) => \tmp_product__0_n_95\,
      P(9) => \tmp_product__0_n_96\,
      P(8) => \tmp_product__0_n_97\,
      P(7) => \tmp_product__0_n_98\,
      P(6) => \tmp_product__0_n_99\,
      P(5) => \tmp_product__0_n_100\,
      P(4) => \tmp_product__0_n_101\,
      P(3) => \tmp_product__0_n_102\,
      P(2) => \tmp_product__0_n_103\,
      P(1) => \tmp_product__0_n_104\,
      P(0) => \tmp_product__0_n_105\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_106\,
      PCOUT(46) => \tmp_product__0_n_107\,
      PCOUT(45) => \tmp_product__0_n_108\,
      PCOUT(44) => \tmp_product__0_n_109\,
      PCOUT(43) => \tmp_product__0_n_110\,
      PCOUT(42) => \tmp_product__0_n_111\,
      PCOUT(41) => \tmp_product__0_n_112\,
      PCOUT(40) => \tmp_product__0_n_113\,
      PCOUT(39) => \tmp_product__0_n_114\,
      PCOUT(38) => \tmp_product__0_n_115\,
      PCOUT(37) => \tmp_product__0_n_116\,
      PCOUT(36) => \tmp_product__0_n_117\,
      PCOUT(35) => \tmp_product__0_n_118\,
      PCOUT(34) => \tmp_product__0_n_119\,
      PCOUT(33) => \tmp_product__0_n_120\,
      PCOUT(32) => \tmp_product__0_n_121\,
      PCOUT(31) => \tmp_product__0_n_122\,
      PCOUT(30) => \tmp_product__0_n_123\,
      PCOUT(29) => \tmp_product__0_n_124\,
      PCOUT(28) => \tmp_product__0_n_125\,
      PCOUT(27) => \tmp_product__0_n_126\,
      PCOUT(26) => \tmp_product__0_n_127\,
      PCOUT(25) => \tmp_product__0_n_128\,
      PCOUT(24) => \tmp_product__0_n_129\,
      PCOUT(23) => \tmp_product__0_n_130\,
      PCOUT(22) => \tmp_product__0_n_131\,
      PCOUT(21) => \tmp_product__0_n_132\,
      PCOUT(20) => \tmp_product__0_n_133\,
      PCOUT(19) => \tmp_product__0_n_134\,
      PCOUT(18) => \tmp_product__0_n_135\,
      PCOUT(17) => \tmp_product__0_n_136\,
      PCOUT(16) => \tmp_product__0_n_137\,
      PCOUT(15) => \tmp_product__0_n_138\,
      PCOUT(14) => \tmp_product__0_n_139\,
      PCOUT(13) => \tmp_product__0_n_140\,
      PCOUT(12) => \tmp_product__0_n_141\,
      PCOUT(11) => \tmp_product__0_n_142\,
      PCOUT(10) => \tmp_product__0_n_143\,
      PCOUT(9) => \tmp_product__0_n_144\,
      PCOUT(8) => \tmp_product__0_n_145\,
      PCOUT(7) => \tmp_product__0_n_146\,
      PCOUT(6) => \tmp_product__0_n_147\,
      PCOUT(5) => \tmp_product__0_n_148\,
      PCOUT(4) => \tmp_product__0_n_149\,
      PCOUT(3) => \tmp_product__0_n_150\,
      PCOUT(2) => \tmp_product__0_n_151\,
      PCOUT(1) => \tmp_product__0_n_152\,
      PCOUT(0) => \tmp_product__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_product_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_14 : entity is "matrix_mult_hw_mul_32s_32s_32_2_1";
end bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_14;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_14 is
  signal \buff0_reg[16]__0_n_0\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \mul_ln55_7_reg_1365[19]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365[19]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365[19]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365[23]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365[23]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365[23]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365[23]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365[27]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365[27]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365[27]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365[27]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365[31]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365[31]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365[31]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365[31]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_7_reg_1365_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_58 : STD_LOGIC;
  signal tmp_product_n_59 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln55_7_reg_1365_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln55_7_reg_1365_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_7_reg_1365_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_7_reg_1365_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_7_reg_1365_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00_0(31),
      B(16) => q00_0(31),
      B(15) => q00_0(31),
      B(14 downto 0) => q00_0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_106\,
      PCIN(46) => \tmp_product__0_n_107\,
      PCIN(45) => \tmp_product__0_n_108\,
      PCIN(44) => \tmp_product__0_n_109\,
      PCIN(43) => \tmp_product__0_n_110\,
      PCIN(42) => \tmp_product__0_n_111\,
      PCIN(41) => \tmp_product__0_n_112\,
      PCIN(40) => \tmp_product__0_n_113\,
      PCIN(39) => \tmp_product__0_n_114\,
      PCIN(38) => \tmp_product__0_n_115\,
      PCIN(37) => \tmp_product__0_n_116\,
      PCIN(36) => \tmp_product__0_n_117\,
      PCIN(35) => \tmp_product__0_n_118\,
      PCIN(34) => \tmp_product__0_n_119\,
      PCIN(33) => \tmp_product__0_n_120\,
      PCIN(32) => \tmp_product__0_n_121\,
      PCIN(31) => \tmp_product__0_n_122\,
      PCIN(30) => \tmp_product__0_n_123\,
      PCIN(29) => \tmp_product__0_n_124\,
      PCIN(28) => \tmp_product__0_n_125\,
      PCIN(27) => \tmp_product__0_n_126\,
      PCIN(26) => \tmp_product__0_n_127\,
      PCIN(25) => \tmp_product__0_n_128\,
      PCIN(24) => \tmp_product__0_n_129\,
      PCIN(23) => \tmp_product__0_n_130\,
      PCIN(22) => \tmp_product__0_n_131\,
      PCIN(21) => \tmp_product__0_n_132\,
      PCIN(20) => \tmp_product__0_n_133\,
      PCIN(19) => \tmp_product__0_n_134\,
      PCIN(18) => \tmp_product__0_n_135\,
      PCIN(17) => \tmp_product__0_n_136\,
      PCIN(16) => \tmp_product__0_n_137\,
      PCIN(15) => \tmp_product__0_n_138\,
      PCIN(14) => \tmp_product__0_n_139\,
      PCIN(13) => \tmp_product__0_n_140\,
      PCIN(12) => \tmp_product__0_n_141\,
      PCIN(11) => \tmp_product__0_n_142\,
      PCIN(10) => \tmp_product__0_n_143\,
      PCIN(9) => \tmp_product__0_n_144\,
      PCIN(8) => \tmp_product__0_n_145\,
      PCIN(7) => \tmp_product__0_n_146\,
      PCIN(6) => \tmp_product__0_n_147\,
      PCIN(5) => \tmp_product__0_n_148\,
      PCIN(4) => \tmp_product__0_n_149\,
      PCIN(3) => \tmp_product__0_n_150\,
      PCIN(2) => \tmp_product__0_n_151\,
      PCIN(1) => \tmp_product__0_n_152\,
      PCIN(0) => \tmp_product__0_n_153\,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => D(0),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_95\,
      Q => D(10),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_94\,
      Q => D(11),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_93\,
      Q => D(12),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_92\,
      Q => D(13),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_91\,
      Q => D(14),
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_90\,
      Q => D(15),
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_89\,
      Q => \buff0_reg[16]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => D(1),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_103\,
      Q => D(2),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_102\,
      Q => D(3),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_101\,
      Q => D(4),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_100\,
      Q => D(5),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_99\,
      Q => D(6),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_98\,
      Q => D(7),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_97\,
      Q => D(8),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_96\,
      Q => D(9),
      R => '0'
    );
\mul_ln55_7_reg_1365[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => tmp_product_n_103,
      O => \mul_ln55_7_reg_1365[19]_i_2_n_0\
    );
\mul_ln55_7_reg_1365[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => tmp_product_n_104,
      O => \mul_ln55_7_reg_1365[19]_i_3_n_0\
    );
\mul_ln55_7_reg_1365[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => tmp_product_n_105,
      O => \mul_ln55_7_reg_1365[19]_i_4_n_0\
    );
\mul_ln55_7_reg_1365[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => tmp_product_n_99,
      O => \mul_ln55_7_reg_1365[23]_i_2_n_0\
    );
\mul_ln55_7_reg_1365[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => tmp_product_n_100,
      O => \mul_ln55_7_reg_1365[23]_i_3_n_0\
    );
\mul_ln55_7_reg_1365[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => tmp_product_n_101,
      O => \mul_ln55_7_reg_1365[23]_i_4_n_0\
    );
\mul_ln55_7_reg_1365[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => tmp_product_n_102,
      O => \mul_ln55_7_reg_1365[23]_i_5_n_0\
    );
\mul_ln55_7_reg_1365[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => tmp_product_n_95,
      O => \mul_ln55_7_reg_1365[27]_i_2_n_0\
    );
\mul_ln55_7_reg_1365[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => tmp_product_n_96,
      O => \mul_ln55_7_reg_1365[27]_i_3_n_0\
    );
\mul_ln55_7_reg_1365[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => tmp_product_n_97,
      O => \mul_ln55_7_reg_1365[27]_i_4_n_0\
    );
\mul_ln55_7_reg_1365[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => tmp_product_n_98,
      O => \mul_ln55_7_reg_1365[27]_i_5_n_0\
    );
\mul_ln55_7_reg_1365[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_91,
      I1 => tmp_product_n_91,
      O => \mul_ln55_7_reg_1365[31]_i_2_n_0\
    );
\mul_ln55_7_reg_1365[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_92,
      I1 => tmp_product_n_92,
      O => \mul_ln55_7_reg_1365[31]_i_3_n_0\
    );
\mul_ln55_7_reg_1365[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_93,
      I1 => tmp_product_n_93,
      O => \mul_ln55_7_reg_1365[31]_i_4_n_0\
    );
\mul_ln55_7_reg_1365[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => tmp_product_n_94,
      O => \mul_ln55_7_reg_1365[31]_i_5_n_0\
    );
\mul_ln55_7_reg_1365_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln55_7_reg_1365_reg[19]_i_1_n_0\,
      CO(2) => \mul_ln55_7_reg_1365_reg[19]_i_1_n_1\,
      CO(1) => \mul_ln55_7_reg_1365_reg[19]_i_1_n_2\,
      CO(0) => \mul_ln55_7_reg_1365_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_103,
      DI(2) => buff0_reg_n_104,
      DI(1) => buff0_reg_n_105,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \mul_ln55_7_reg_1365[19]_i_2_n_0\,
      S(2) => \mul_ln55_7_reg_1365[19]_i_3_n_0\,
      S(1) => \mul_ln55_7_reg_1365[19]_i_4_n_0\,
      S(0) => \buff0_reg[16]__0_n_0\
    );
\mul_ln55_7_reg_1365_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_7_reg_1365_reg[19]_i_1_n_0\,
      CO(3) => \mul_ln55_7_reg_1365_reg[23]_i_1_n_0\,
      CO(2) => \mul_ln55_7_reg_1365_reg[23]_i_1_n_1\,
      CO(1) => \mul_ln55_7_reg_1365_reg[23]_i_1_n_2\,
      CO(0) => \mul_ln55_7_reg_1365_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_99,
      DI(2) => buff0_reg_n_100,
      DI(1) => buff0_reg_n_101,
      DI(0) => buff0_reg_n_102,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \mul_ln55_7_reg_1365[23]_i_2_n_0\,
      S(2) => \mul_ln55_7_reg_1365[23]_i_3_n_0\,
      S(1) => \mul_ln55_7_reg_1365[23]_i_4_n_0\,
      S(0) => \mul_ln55_7_reg_1365[23]_i_5_n_0\
    );
\mul_ln55_7_reg_1365_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_7_reg_1365_reg[23]_i_1_n_0\,
      CO(3) => \mul_ln55_7_reg_1365_reg[27]_i_1_n_0\,
      CO(2) => \mul_ln55_7_reg_1365_reg[27]_i_1_n_1\,
      CO(1) => \mul_ln55_7_reg_1365_reg[27]_i_1_n_2\,
      CO(0) => \mul_ln55_7_reg_1365_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_95,
      DI(2) => buff0_reg_n_96,
      DI(1) => buff0_reg_n_97,
      DI(0) => buff0_reg_n_98,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \mul_ln55_7_reg_1365[27]_i_2_n_0\,
      S(2) => \mul_ln55_7_reg_1365[27]_i_3_n_0\,
      S(1) => \mul_ln55_7_reg_1365[27]_i_4_n_0\,
      S(0) => \mul_ln55_7_reg_1365[27]_i_5_n_0\
    );
\mul_ln55_7_reg_1365_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_7_reg_1365_reg[27]_i_1_n_0\,
      CO(3) => \NLW_mul_ln55_7_reg_1365_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln55_7_reg_1365_reg[31]_i_1_n_1\,
      CO(1) => \mul_ln55_7_reg_1365_reg[31]_i_1_n_2\,
      CO(0) => \mul_ln55_7_reg_1365_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => buff0_reg_n_92,
      DI(1) => buff0_reg_n_93,
      DI(0) => buff0_reg_n_94,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \mul_ln55_7_reg_1365[31]_i_2_n_0\,
      S(2) => \mul_ln55_7_reg_1365[31]_i_3_n_0\,
      S(1) => \mul_ln55_7_reg_1365[31]_i_4_n_0\,
      S(0) => \mul_ln55_7_reg_1365[31]_i_5_n_0\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(31),
      B(16) => q00(31),
      B(15) => q00(31),
      B(14 downto 0) => q00(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => tmp_product_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => tmp_product_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_58,
      P(46) => tmp_product_n_59,
      P(45) => tmp_product_n_60,
      P(44) => tmp_product_n_61,
      P(43) => tmp_product_n_62,
      P(42) => tmp_product_n_63,
      P(41) => tmp_product_n_64,
      P(40) => tmp_product_n_65,
      P(39) => tmp_product_n_66,
      P(38) => tmp_product_n_67,
      P(37) => tmp_product_n_68,
      P(36) => tmp_product_n_69,
      P(35) => tmp_product_n_70,
      P(34) => tmp_product_n_71,
      P(33) => tmp_product_n_72,
      P(32) => tmp_product_n_73,
      P(31) => tmp_product_n_74,
      P(30) => tmp_product_n_75,
      P(29) => tmp_product_n_76,
      P(28) => tmp_product_n_77,
      P(27) => tmp_product_n_78,
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8) => tmp_product_n_97,
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_106,
      PCOUT(46) => tmp_product_n_107,
      PCOUT(45) => tmp_product_n_108,
      PCOUT(44) => tmp_product_n_109,
      PCOUT(43) => tmp_product_n_110,
      PCOUT(42) => tmp_product_n_111,
      PCOUT(41) => tmp_product_n_112,
      PCOUT(40) => tmp_product_n_113,
      PCOUT(39) => tmp_product_n_114,
      PCOUT(38) => tmp_product_n_115,
      PCOUT(37) => tmp_product_n_116,
      PCOUT(36) => tmp_product_n_117,
      PCOUT(35) => tmp_product_n_118,
      PCOUT(34) => tmp_product_n_119,
      PCOUT(33) => tmp_product_n_120,
      PCOUT(32) => tmp_product_n_121,
      PCOUT(31) => tmp_product_n_122,
      PCOUT(30) => tmp_product_n_123,
      PCOUT(29) => tmp_product_n_124,
      PCOUT(28) => tmp_product_n_125,
      PCOUT(27) => tmp_product_n_126,
      PCOUT(26) => tmp_product_n_127,
      PCOUT(25) => tmp_product_n_128,
      PCOUT(24) => tmp_product_n_129,
      PCOUT(23) => tmp_product_n_130,
      PCOUT(22) => tmp_product_n_131,
      PCOUT(21) => tmp_product_n_132,
      PCOUT(20) => tmp_product_n_133,
      PCOUT(19) => tmp_product_n_134,
      PCOUT(18) => tmp_product_n_135,
      PCOUT(17) => tmp_product_n_136,
      PCOUT(16) => tmp_product_n_137,
      PCOUT(15) => tmp_product_n_138,
      PCOUT(14) => tmp_product_n_139,
      PCOUT(13) => tmp_product_n_140,
      PCOUT(12) => tmp_product_n_141,
      PCOUT(11) => tmp_product_n_142,
      PCOUT(10) => tmp_product_n_143,
      PCOUT(9) => tmp_product_n_144,
      PCOUT(8) => tmp_product_n_145,
      PCOUT(7) => tmp_product_n_146,
      PCOUT(6) => tmp_product_n_147,
      PCOUT(5) => tmp_product_n_148,
      PCOUT(4) => tmp_product_n_149,
      PCOUT(3) => tmp_product_n_150,
      PCOUT(2) => tmp_product_n_151,
      PCOUT(1) => tmp_product_n_152,
      PCOUT(0) => tmp_product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => q00_0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_58\,
      P(46) => \tmp_product__0_n_59\,
      P(45) => \tmp_product__0_n_60\,
      P(44) => \tmp_product__0_n_61\,
      P(43) => \tmp_product__0_n_62\,
      P(42) => \tmp_product__0_n_63\,
      P(41) => \tmp_product__0_n_64\,
      P(40) => \tmp_product__0_n_65\,
      P(39) => \tmp_product__0_n_66\,
      P(38) => \tmp_product__0_n_67\,
      P(37) => \tmp_product__0_n_68\,
      P(36) => \tmp_product__0_n_69\,
      P(35) => \tmp_product__0_n_70\,
      P(34) => \tmp_product__0_n_71\,
      P(33) => \tmp_product__0_n_72\,
      P(32) => \tmp_product__0_n_73\,
      P(31) => \tmp_product__0_n_74\,
      P(30) => \tmp_product__0_n_75\,
      P(29) => \tmp_product__0_n_76\,
      P(28) => \tmp_product__0_n_77\,
      P(27) => \tmp_product__0_n_78\,
      P(26) => \tmp_product__0_n_79\,
      P(25) => \tmp_product__0_n_80\,
      P(24) => \tmp_product__0_n_81\,
      P(23) => \tmp_product__0_n_82\,
      P(22) => \tmp_product__0_n_83\,
      P(21) => \tmp_product__0_n_84\,
      P(20) => \tmp_product__0_n_85\,
      P(19) => \tmp_product__0_n_86\,
      P(18) => \tmp_product__0_n_87\,
      P(17) => \tmp_product__0_n_88\,
      P(16) => \tmp_product__0_n_89\,
      P(15) => \tmp_product__0_n_90\,
      P(14) => \tmp_product__0_n_91\,
      P(13) => \tmp_product__0_n_92\,
      P(12) => \tmp_product__0_n_93\,
      P(11) => \tmp_product__0_n_94\,
      P(10) => \tmp_product__0_n_95\,
      P(9) => \tmp_product__0_n_96\,
      P(8) => \tmp_product__0_n_97\,
      P(7) => \tmp_product__0_n_98\,
      P(6) => \tmp_product__0_n_99\,
      P(5) => \tmp_product__0_n_100\,
      P(4) => \tmp_product__0_n_101\,
      P(3) => \tmp_product__0_n_102\,
      P(2) => \tmp_product__0_n_103\,
      P(1) => \tmp_product__0_n_104\,
      P(0) => \tmp_product__0_n_105\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_106\,
      PCOUT(46) => \tmp_product__0_n_107\,
      PCOUT(45) => \tmp_product__0_n_108\,
      PCOUT(44) => \tmp_product__0_n_109\,
      PCOUT(43) => \tmp_product__0_n_110\,
      PCOUT(42) => \tmp_product__0_n_111\,
      PCOUT(41) => \tmp_product__0_n_112\,
      PCOUT(40) => \tmp_product__0_n_113\,
      PCOUT(39) => \tmp_product__0_n_114\,
      PCOUT(38) => \tmp_product__0_n_115\,
      PCOUT(37) => \tmp_product__0_n_116\,
      PCOUT(36) => \tmp_product__0_n_117\,
      PCOUT(35) => \tmp_product__0_n_118\,
      PCOUT(34) => \tmp_product__0_n_119\,
      PCOUT(33) => \tmp_product__0_n_120\,
      PCOUT(32) => \tmp_product__0_n_121\,
      PCOUT(31) => \tmp_product__0_n_122\,
      PCOUT(30) => \tmp_product__0_n_123\,
      PCOUT(29) => \tmp_product__0_n_124\,
      PCOUT(28) => \tmp_product__0_n_125\,
      PCOUT(27) => \tmp_product__0_n_126\,
      PCOUT(26) => \tmp_product__0_n_127\,
      PCOUT(25) => \tmp_product__0_n_128\,
      PCOUT(24) => \tmp_product__0_n_129\,
      PCOUT(23) => \tmp_product__0_n_130\,
      PCOUT(22) => \tmp_product__0_n_131\,
      PCOUT(21) => \tmp_product__0_n_132\,
      PCOUT(20) => \tmp_product__0_n_133\,
      PCOUT(19) => \tmp_product__0_n_134\,
      PCOUT(18) => \tmp_product__0_n_135\,
      PCOUT(17) => \tmp_product__0_n_136\,
      PCOUT(16) => \tmp_product__0_n_137\,
      PCOUT(15) => \tmp_product__0_n_138\,
      PCOUT(14) => \tmp_product__0_n_139\,
      PCOUT(13) => \tmp_product__0_n_140\,
      PCOUT(12) => \tmp_product__0_n_141\,
      PCOUT(11) => \tmp_product__0_n_142\,
      PCOUT(10) => \tmp_product__0_n_143\,
      PCOUT(9) => \tmp_product__0_n_144\,
      PCOUT(8) => \tmp_product__0_n_145\,
      PCOUT(7) => \tmp_product__0_n_146\,
      PCOUT(6) => \tmp_product__0_n_147\,
      PCOUT(5) => \tmp_product__0_n_148\,
      PCOUT(4) => \tmp_product__0_n_149\,
      PCOUT(3) => \tmp_product__0_n_150\,
      PCOUT(2) => \tmp_product__0_n_151\,
      PCOUT(1) => \tmp_product__0_n_152\,
      PCOUT(0) => \tmp_product__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_2 : entity is "matrix_mult_hw_mul_32s_32s_32_2_1";
end bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_2;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_2 is
  signal \buff0_reg[16]__0_n_0\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \mul_ln55_10_reg_1380[19]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380[19]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380[19]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380[23]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380[23]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380[23]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380[23]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380[27]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380[27]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380[27]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380[27]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380[31]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380[31]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380[31]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380[31]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_10_reg_1380_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_58 : STD_LOGIC;
  signal tmp_product_n_59 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln55_10_reg_1380_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln55_10_reg_1380_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_10_reg_1380_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_10_reg_1380_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_10_reg_1380_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00_0(31),
      B(16) => q00_0(31),
      B(15) => q00_0(31),
      B(14 downto 0) => q00_0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_106\,
      PCIN(46) => \tmp_product__0_n_107\,
      PCIN(45) => \tmp_product__0_n_108\,
      PCIN(44) => \tmp_product__0_n_109\,
      PCIN(43) => \tmp_product__0_n_110\,
      PCIN(42) => \tmp_product__0_n_111\,
      PCIN(41) => \tmp_product__0_n_112\,
      PCIN(40) => \tmp_product__0_n_113\,
      PCIN(39) => \tmp_product__0_n_114\,
      PCIN(38) => \tmp_product__0_n_115\,
      PCIN(37) => \tmp_product__0_n_116\,
      PCIN(36) => \tmp_product__0_n_117\,
      PCIN(35) => \tmp_product__0_n_118\,
      PCIN(34) => \tmp_product__0_n_119\,
      PCIN(33) => \tmp_product__0_n_120\,
      PCIN(32) => \tmp_product__0_n_121\,
      PCIN(31) => \tmp_product__0_n_122\,
      PCIN(30) => \tmp_product__0_n_123\,
      PCIN(29) => \tmp_product__0_n_124\,
      PCIN(28) => \tmp_product__0_n_125\,
      PCIN(27) => \tmp_product__0_n_126\,
      PCIN(26) => \tmp_product__0_n_127\,
      PCIN(25) => \tmp_product__0_n_128\,
      PCIN(24) => \tmp_product__0_n_129\,
      PCIN(23) => \tmp_product__0_n_130\,
      PCIN(22) => \tmp_product__0_n_131\,
      PCIN(21) => \tmp_product__0_n_132\,
      PCIN(20) => \tmp_product__0_n_133\,
      PCIN(19) => \tmp_product__0_n_134\,
      PCIN(18) => \tmp_product__0_n_135\,
      PCIN(17) => \tmp_product__0_n_136\,
      PCIN(16) => \tmp_product__0_n_137\,
      PCIN(15) => \tmp_product__0_n_138\,
      PCIN(14) => \tmp_product__0_n_139\,
      PCIN(13) => \tmp_product__0_n_140\,
      PCIN(12) => \tmp_product__0_n_141\,
      PCIN(11) => \tmp_product__0_n_142\,
      PCIN(10) => \tmp_product__0_n_143\,
      PCIN(9) => \tmp_product__0_n_144\,
      PCIN(8) => \tmp_product__0_n_145\,
      PCIN(7) => \tmp_product__0_n_146\,
      PCIN(6) => \tmp_product__0_n_147\,
      PCIN(5) => \tmp_product__0_n_148\,
      PCIN(4) => \tmp_product__0_n_149\,
      PCIN(3) => \tmp_product__0_n_150\,
      PCIN(2) => \tmp_product__0_n_151\,
      PCIN(1) => \tmp_product__0_n_152\,
      PCIN(0) => \tmp_product__0_n_153\,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => D(0),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_95\,
      Q => D(10),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_94\,
      Q => D(11),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_93\,
      Q => D(12),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_92\,
      Q => D(13),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_91\,
      Q => D(14),
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_90\,
      Q => D(15),
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_89\,
      Q => \buff0_reg[16]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => D(1),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_103\,
      Q => D(2),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_102\,
      Q => D(3),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_101\,
      Q => D(4),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_100\,
      Q => D(5),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_99\,
      Q => D(6),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_98\,
      Q => D(7),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_97\,
      Q => D(8),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_96\,
      Q => D(9),
      R => '0'
    );
\mul_ln55_10_reg_1380[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => tmp_product_n_103,
      O => \mul_ln55_10_reg_1380[19]_i_2_n_0\
    );
\mul_ln55_10_reg_1380[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => tmp_product_n_104,
      O => \mul_ln55_10_reg_1380[19]_i_3_n_0\
    );
\mul_ln55_10_reg_1380[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => tmp_product_n_105,
      O => \mul_ln55_10_reg_1380[19]_i_4_n_0\
    );
\mul_ln55_10_reg_1380[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => tmp_product_n_99,
      O => \mul_ln55_10_reg_1380[23]_i_2_n_0\
    );
\mul_ln55_10_reg_1380[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => tmp_product_n_100,
      O => \mul_ln55_10_reg_1380[23]_i_3_n_0\
    );
\mul_ln55_10_reg_1380[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => tmp_product_n_101,
      O => \mul_ln55_10_reg_1380[23]_i_4_n_0\
    );
\mul_ln55_10_reg_1380[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => tmp_product_n_102,
      O => \mul_ln55_10_reg_1380[23]_i_5_n_0\
    );
\mul_ln55_10_reg_1380[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => tmp_product_n_95,
      O => \mul_ln55_10_reg_1380[27]_i_2_n_0\
    );
\mul_ln55_10_reg_1380[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => tmp_product_n_96,
      O => \mul_ln55_10_reg_1380[27]_i_3_n_0\
    );
\mul_ln55_10_reg_1380[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => tmp_product_n_97,
      O => \mul_ln55_10_reg_1380[27]_i_4_n_0\
    );
\mul_ln55_10_reg_1380[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => tmp_product_n_98,
      O => \mul_ln55_10_reg_1380[27]_i_5_n_0\
    );
\mul_ln55_10_reg_1380[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_91,
      I1 => tmp_product_n_91,
      O => \mul_ln55_10_reg_1380[31]_i_2_n_0\
    );
\mul_ln55_10_reg_1380[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_92,
      I1 => tmp_product_n_92,
      O => \mul_ln55_10_reg_1380[31]_i_3_n_0\
    );
\mul_ln55_10_reg_1380[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_93,
      I1 => tmp_product_n_93,
      O => \mul_ln55_10_reg_1380[31]_i_4_n_0\
    );
\mul_ln55_10_reg_1380[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => tmp_product_n_94,
      O => \mul_ln55_10_reg_1380[31]_i_5_n_0\
    );
\mul_ln55_10_reg_1380_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln55_10_reg_1380_reg[19]_i_1_n_0\,
      CO(2) => \mul_ln55_10_reg_1380_reg[19]_i_1_n_1\,
      CO(1) => \mul_ln55_10_reg_1380_reg[19]_i_1_n_2\,
      CO(0) => \mul_ln55_10_reg_1380_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_103,
      DI(2) => buff0_reg_n_104,
      DI(1) => buff0_reg_n_105,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \mul_ln55_10_reg_1380[19]_i_2_n_0\,
      S(2) => \mul_ln55_10_reg_1380[19]_i_3_n_0\,
      S(1) => \mul_ln55_10_reg_1380[19]_i_4_n_0\,
      S(0) => \buff0_reg[16]__0_n_0\
    );
\mul_ln55_10_reg_1380_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_10_reg_1380_reg[19]_i_1_n_0\,
      CO(3) => \mul_ln55_10_reg_1380_reg[23]_i_1_n_0\,
      CO(2) => \mul_ln55_10_reg_1380_reg[23]_i_1_n_1\,
      CO(1) => \mul_ln55_10_reg_1380_reg[23]_i_1_n_2\,
      CO(0) => \mul_ln55_10_reg_1380_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_99,
      DI(2) => buff0_reg_n_100,
      DI(1) => buff0_reg_n_101,
      DI(0) => buff0_reg_n_102,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \mul_ln55_10_reg_1380[23]_i_2_n_0\,
      S(2) => \mul_ln55_10_reg_1380[23]_i_3_n_0\,
      S(1) => \mul_ln55_10_reg_1380[23]_i_4_n_0\,
      S(0) => \mul_ln55_10_reg_1380[23]_i_5_n_0\
    );
\mul_ln55_10_reg_1380_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_10_reg_1380_reg[23]_i_1_n_0\,
      CO(3) => \mul_ln55_10_reg_1380_reg[27]_i_1_n_0\,
      CO(2) => \mul_ln55_10_reg_1380_reg[27]_i_1_n_1\,
      CO(1) => \mul_ln55_10_reg_1380_reg[27]_i_1_n_2\,
      CO(0) => \mul_ln55_10_reg_1380_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_95,
      DI(2) => buff0_reg_n_96,
      DI(1) => buff0_reg_n_97,
      DI(0) => buff0_reg_n_98,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \mul_ln55_10_reg_1380[27]_i_2_n_0\,
      S(2) => \mul_ln55_10_reg_1380[27]_i_3_n_0\,
      S(1) => \mul_ln55_10_reg_1380[27]_i_4_n_0\,
      S(0) => \mul_ln55_10_reg_1380[27]_i_5_n_0\
    );
\mul_ln55_10_reg_1380_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_10_reg_1380_reg[27]_i_1_n_0\,
      CO(3) => \NLW_mul_ln55_10_reg_1380_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln55_10_reg_1380_reg[31]_i_1_n_1\,
      CO(1) => \mul_ln55_10_reg_1380_reg[31]_i_1_n_2\,
      CO(0) => \mul_ln55_10_reg_1380_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => buff0_reg_n_92,
      DI(1) => buff0_reg_n_93,
      DI(0) => buff0_reg_n_94,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \mul_ln55_10_reg_1380[31]_i_2_n_0\,
      S(2) => \mul_ln55_10_reg_1380[31]_i_3_n_0\,
      S(1) => \mul_ln55_10_reg_1380[31]_i_4_n_0\,
      S(0) => \mul_ln55_10_reg_1380[31]_i_5_n_0\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(31),
      B(16) => q00(31),
      B(15) => q00(31),
      B(14 downto 0) => q00(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_58,
      P(46) => tmp_product_n_59,
      P(45) => tmp_product_n_60,
      P(44) => tmp_product_n_61,
      P(43) => tmp_product_n_62,
      P(42) => tmp_product_n_63,
      P(41) => tmp_product_n_64,
      P(40) => tmp_product_n_65,
      P(39) => tmp_product_n_66,
      P(38) => tmp_product_n_67,
      P(37) => tmp_product_n_68,
      P(36) => tmp_product_n_69,
      P(35) => tmp_product_n_70,
      P(34) => tmp_product_n_71,
      P(33) => tmp_product_n_72,
      P(32) => tmp_product_n_73,
      P(31) => tmp_product_n_74,
      P(30) => tmp_product_n_75,
      P(29) => tmp_product_n_76,
      P(28) => tmp_product_n_77,
      P(27) => tmp_product_n_78,
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8) => tmp_product_n_97,
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_106,
      PCOUT(46) => tmp_product_n_107,
      PCOUT(45) => tmp_product_n_108,
      PCOUT(44) => tmp_product_n_109,
      PCOUT(43) => tmp_product_n_110,
      PCOUT(42) => tmp_product_n_111,
      PCOUT(41) => tmp_product_n_112,
      PCOUT(40) => tmp_product_n_113,
      PCOUT(39) => tmp_product_n_114,
      PCOUT(38) => tmp_product_n_115,
      PCOUT(37) => tmp_product_n_116,
      PCOUT(36) => tmp_product_n_117,
      PCOUT(35) => tmp_product_n_118,
      PCOUT(34) => tmp_product_n_119,
      PCOUT(33) => tmp_product_n_120,
      PCOUT(32) => tmp_product_n_121,
      PCOUT(31) => tmp_product_n_122,
      PCOUT(30) => tmp_product_n_123,
      PCOUT(29) => tmp_product_n_124,
      PCOUT(28) => tmp_product_n_125,
      PCOUT(27) => tmp_product_n_126,
      PCOUT(26) => tmp_product_n_127,
      PCOUT(25) => tmp_product_n_128,
      PCOUT(24) => tmp_product_n_129,
      PCOUT(23) => tmp_product_n_130,
      PCOUT(22) => tmp_product_n_131,
      PCOUT(21) => tmp_product_n_132,
      PCOUT(20) => tmp_product_n_133,
      PCOUT(19) => tmp_product_n_134,
      PCOUT(18) => tmp_product_n_135,
      PCOUT(17) => tmp_product_n_136,
      PCOUT(16) => tmp_product_n_137,
      PCOUT(15) => tmp_product_n_138,
      PCOUT(14) => tmp_product_n_139,
      PCOUT(13) => tmp_product_n_140,
      PCOUT(12) => tmp_product_n_141,
      PCOUT(11) => tmp_product_n_142,
      PCOUT(10) => tmp_product_n_143,
      PCOUT(9) => tmp_product_n_144,
      PCOUT(8) => tmp_product_n_145,
      PCOUT(7) => tmp_product_n_146,
      PCOUT(6) => tmp_product_n_147,
      PCOUT(5) => tmp_product_n_148,
      PCOUT(4) => tmp_product_n_149,
      PCOUT(3) => tmp_product_n_150,
      PCOUT(2) => tmp_product_n_151,
      PCOUT(1) => tmp_product_n_152,
      PCOUT(0) => tmp_product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => q00_0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_58\,
      P(46) => \tmp_product__0_n_59\,
      P(45) => \tmp_product__0_n_60\,
      P(44) => \tmp_product__0_n_61\,
      P(43) => \tmp_product__0_n_62\,
      P(42) => \tmp_product__0_n_63\,
      P(41) => \tmp_product__0_n_64\,
      P(40) => \tmp_product__0_n_65\,
      P(39) => \tmp_product__0_n_66\,
      P(38) => \tmp_product__0_n_67\,
      P(37) => \tmp_product__0_n_68\,
      P(36) => \tmp_product__0_n_69\,
      P(35) => \tmp_product__0_n_70\,
      P(34) => \tmp_product__0_n_71\,
      P(33) => \tmp_product__0_n_72\,
      P(32) => \tmp_product__0_n_73\,
      P(31) => \tmp_product__0_n_74\,
      P(30) => \tmp_product__0_n_75\,
      P(29) => \tmp_product__0_n_76\,
      P(28) => \tmp_product__0_n_77\,
      P(27) => \tmp_product__0_n_78\,
      P(26) => \tmp_product__0_n_79\,
      P(25) => \tmp_product__0_n_80\,
      P(24) => \tmp_product__0_n_81\,
      P(23) => \tmp_product__0_n_82\,
      P(22) => \tmp_product__0_n_83\,
      P(21) => \tmp_product__0_n_84\,
      P(20) => \tmp_product__0_n_85\,
      P(19) => \tmp_product__0_n_86\,
      P(18) => \tmp_product__0_n_87\,
      P(17) => \tmp_product__0_n_88\,
      P(16) => \tmp_product__0_n_89\,
      P(15) => \tmp_product__0_n_90\,
      P(14) => \tmp_product__0_n_91\,
      P(13) => \tmp_product__0_n_92\,
      P(12) => \tmp_product__0_n_93\,
      P(11) => \tmp_product__0_n_94\,
      P(10) => \tmp_product__0_n_95\,
      P(9) => \tmp_product__0_n_96\,
      P(8) => \tmp_product__0_n_97\,
      P(7) => \tmp_product__0_n_98\,
      P(6) => \tmp_product__0_n_99\,
      P(5) => \tmp_product__0_n_100\,
      P(4) => \tmp_product__0_n_101\,
      P(3) => \tmp_product__0_n_102\,
      P(2) => \tmp_product__0_n_103\,
      P(1) => \tmp_product__0_n_104\,
      P(0) => \tmp_product__0_n_105\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_106\,
      PCOUT(46) => \tmp_product__0_n_107\,
      PCOUT(45) => \tmp_product__0_n_108\,
      PCOUT(44) => \tmp_product__0_n_109\,
      PCOUT(43) => \tmp_product__0_n_110\,
      PCOUT(42) => \tmp_product__0_n_111\,
      PCOUT(41) => \tmp_product__0_n_112\,
      PCOUT(40) => \tmp_product__0_n_113\,
      PCOUT(39) => \tmp_product__0_n_114\,
      PCOUT(38) => \tmp_product__0_n_115\,
      PCOUT(37) => \tmp_product__0_n_116\,
      PCOUT(36) => \tmp_product__0_n_117\,
      PCOUT(35) => \tmp_product__0_n_118\,
      PCOUT(34) => \tmp_product__0_n_119\,
      PCOUT(33) => \tmp_product__0_n_120\,
      PCOUT(32) => \tmp_product__0_n_121\,
      PCOUT(31) => \tmp_product__0_n_122\,
      PCOUT(30) => \tmp_product__0_n_123\,
      PCOUT(29) => \tmp_product__0_n_124\,
      PCOUT(28) => \tmp_product__0_n_125\,
      PCOUT(27) => \tmp_product__0_n_126\,
      PCOUT(26) => \tmp_product__0_n_127\,
      PCOUT(25) => \tmp_product__0_n_128\,
      PCOUT(24) => \tmp_product__0_n_129\,
      PCOUT(23) => \tmp_product__0_n_130\,
      PCOUT(22) => \tmp_product__0_n_131\,
      PCOUT(21) => \tmp_product__0_n_132\,
      PCOUT(20) => \tmp_product__0_n_133\,
      PCOUT(19) => \tmp_product__0_n_134\,
      PCOUT(18) => \tmp_product__0_n_135\,
      PCOUT(17) => \tmp_product__0_n_136\,
      PCOUT(16) => \tmp_product__0_n_137\,
      PCOUT(15) => \tmp_product__0_n_138\,
      PCOUT(14) => \tmp_product__0_n_139\,
      PCOUT(13) => \tmp_product__0_n_140\,
      PCOUT(12) => \tmp_product__0_n_141\,
      PCOUT(11) => \tmp_product__0_n_142\,
      PCOUT(10) => \tmp_product__0_n_143\,
      PCOUT(9) => \tmp_product__0_n_144\,
      PCOUT(8) => \tmp_product__0_n_145\,
      PCOUT(7) => \tmp_product__0_n_146\,
      PCOUT(6) => \tmp_product__0_n_147\,
      PCOUT(5) => \tmp_product__0_n_148\,
      PCOUT(4) => \tmp_product__0_n_149\,
      PCOUT(3) => \tmp_product__0_n_150\,
      PCOUT(2) => \tmp_product__0_n_151\,
      PCOUT(1) => \tmp_product__0_n_152\,
      PCOUT(0) => \tmp_product__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tmp_product_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_3 : entity is "matrix_mult_hw_mul_32s_32s_32_2_1";
end bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_3;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_3 is
  signal \buff0_reg[16]__0_n_0\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \mul_ln55_11_reg_1385[19]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385[19]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385[19]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385[23]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385[23]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385[23]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385[23]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385[27]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385[27]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385[27]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385[27]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385[31]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385[31]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385[31]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385[31]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_11_reg_1385_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_58 : STD_LOGIC;
  signal tmp_product_n_59 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln55_11_reg_1385_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln55_11_reg_1385_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_11_reg_1385_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_11_reg_1385_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_11_reg_1385_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00_0(31),
      B(16) => q00_0(31),
      B(15) => q00_0(31),
      B(14 downto 0) => q00_0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_106\,
      PCIN(46) => \tmp_product__0_n_107\,
      PCIN(45) => \tmp_product__0_n_108\,
      PCIN(44) => \tmp_product__0_n_109\,
      PCIN(43) => \tmp_product__0_n_110\,
      PCIN(42) => \tmp_product__0_n_111\,
      PCIN(41) => \tmp_product__0_n_112\,
      PCIN(40) => \tmp_product__0_n_113\,
      PCIN(39) => \tmp_product__0_n_114\,
      PCIN(38) => \tmp_product__0_n_115\,
      PCIN(37) => \tmp_product__0_n_116\,
      PCIN(36) => \tmp_product__0_n_117\,
      PCIN(35) => \tmp_product__0_n_118\,
      PCIN(34) => \tmp_product__0_n_119\,
      PCIN(33) => \tmp_product__0_n_120\,
      PCIN(32) => \tmp_product__0_n_121\,
      PCIN(31) => \tmp_product__0_n_122\,
      PCIN(30) => \tmp_product__0_n_123\,
      PCIN(29) => \tmp_product__0_n_124\,
      PCIN(28) => \tmp_product__0_n_125\,
      PCIN(27) => \tmp_product__0_n_126\,
      PCIN(26) => \tmp_product__0_n_127\,
      PCIN(25) => \tmp_product__0_n_128\,
      PCIN(24) => \tmp_product__0_n_129\,
      PCIN(23) => \tmp_product__0_n_130\,
      PCIN(22) => \tmp_product__0_n_131\,
      PCIN(21) => \tmp_product__0_n_132\,
      PCIN(20) => \tmp_product__0_n_133\,
      PCIN(19) => \tmp_product__0_n_134\,
      PCIN(18) => \tmp_product__0_n_135\,
      PCIN(17) => \tmp_product__0_n_136\,
      PCIN(16) => \tmp_product__0_n_137\,
      PCIN(15) => \tmp_product__0_n_138\,
      PCIN(14) => \tmp_product__0_n_139\,
      PCIN(13) => \tmp_product__0_n_140\,
      PCIN(12) => \tmp_product__0_n_141\,
      PCIN(11) => \tmp_product__0_n_142\,
      PCIN(10) => \tmp_product__0_n_143\,
      PCIN(9) => \tmp_product__0_n_144\,
      PCIN(8) => \tmp_product__0_n_145\,
      PCIN(7) => \tmp_product__0_n_146\,
      PCIN(6) => \tmp_product__0_n_147\,
      PCIN(5) => \tmp_product__0_n_148\,
      PCIN(4) => \tmp_product__0_n_149\,
      PCIN(3) => \tmp_product__0_n_150\,
      PCIN(2) => \tmp_product__0_n_151\,
      PCIN(1) => \tmp_product__0_n_152\,
      PCIN(0) => \tmp_product__0_n_153\,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => D(0),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_95\,
      Q => D(10),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_94\,
      Q => D(11),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_93\,
      Q => D(12),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_92\,
      Q => D(13),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_91\,
      Q => D(14),
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_90\,
      Q => D(15),
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_89\,
      Q => \buff0_reg[16]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => D(1),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_103\,
      Q => D(2),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_102\,
      Q => D(3),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_101\,
      Q => D(4),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_100\,
      Q => D(5),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_99\,
      Q => D(6),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_98\,
      Q => D(7),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_97\,
      Q => D(8),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_96\,
      Q => D(9),
      R => '0'
    );
\mul_ln55_11_reg_1385[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => tmp_product_n_103,
      O => \mul_ln55_11_reg_1385[19]_i_2_n_0\
    );
\mul_ln55_11_reg_1385[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => tmp_product_n_104,
      O => \mul_ln55_11_reg_1385[19]_i_3_n_0\
    );
\mul_ln55_11_reg_1385[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => tmp_product_n_105,
      O => \mul_ln55_11_reg_1385[19]_i_4_n_0\
    );
\mul_ln55_11_reg_1385[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => tmp_product_n_99,
      O => \mul_ln55_11_reg_1385[23]_i_2_n_0\
    );
\mul_ln55_11_reg_1385[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => tmp_product_n_100,
      O => \mul_ln55_11_reg_1385[23]_i_3_n_0\
    );
\mul_ln55_11_reg_1385[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => tmp_product_n_101,
      O => \mul_ln55_11_reg_1385[23]_i_4_n_0\
    );
\mul_ln55_11_reg_1385[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => tmp_product_n_102,
      O => \mul_ln55_11_reg_1385[23]_i_5_n_0\
    );
\mul_ln55_11_reg_1385[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => tmp_product_n_95,
      O => \mul_ln55_11_reg_1385[27]_i_2_n_0\
    );
\mul_ln55_11_reg_1385[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => tmp_product_n_96,
      O => \mul_ln55_11_reg_1385[27]_i_3_n_0\
    );
\mul_ln55_11_reg_1385[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => tmp_product_n_97,
      O => \mul_ln55_11_reg_1385[27]_i_4_n_0\
    );
\mul_ln55_11_reg_1385[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => tmp_product_n_98,
      O => \mul_ln55_11_reg_1385[27]_i_5_n_0\
    );
\mul_ln55_11_reg_1385[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_91,
      I1 => tmp_product_n_91,
      O => \mul_ln55_11_reg_1385[31]_i_2_n_0\
    );
\mul_ln55_11_reg_1385[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_92,
      I1 => tmp_product_n_92,
      O => \mul_ln55_11_reg_1385[31]_i_3_n_0\
    );
\mul_ln55_11_reg_1385[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_93,
      I1 => tmp_product_n_93,
      O => \mul_ln55_11_reg_1385[31]_i_4_n_0\
    );
\mul_ln55_11_reg_1385[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => tmp_product_n_94,
      O => \mul_ln55_11_reg_1385[31]_i_5_n_0\
    );
\mul_ln55_11_reg_1385_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln55_11_reg_1385_reg[19]_i_1_n_0\,
      CO(2) => \mul_ln55_11_reg_1385_reg[19]_i_1_n_1\,
      CO(1) => \mul_ln55_11_reg_1385_reg[19]_i_1_n_2\,
      CO(0) => \mul_ln55_11_reg_1385_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_103,
      DI(2) => buff0_reg_n_104,
      DI(1) => buff0_reg_n_105,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \mul_ln55_11_reg_1385[19]_i_2_n_0\,
      S(2) => \mul_ln55_11_reg_1385[19]_i_3_n_0\,
      S(1) => \mul_ln55_11_reg_1385[19]_i_4_n_0\,
      S(0) => \buff0_reg[16]__0_n_0\
    );
\mul_ln55_11_reg_1385_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_11_reg_1385_reg[19]_i_1_n_0\,
      CO(3) => \mul_ln55_11_reg_1385_reg[23]_i_1_n_0\,
      CO(2) => \mul_ln55_11_reg_1385_reg[23]_i_1_n_1\,
      CO(1) => \mul_ln55_11_reg_1385_reg[23]_i_1_n_2\,
      CO(0) => \mul_ln55_11_reg_1385_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_99,
      DI(2) => buff0_reg_n_100,
      DI(1) => buff0_reg_n_101,
      DI(0) => buff0_reg_n_102,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \mul_ln55_11_reg_1385[23]_i_2_n_0\,
      S(2) => \mul_ln55_11_reg_1385[23]_i_3_n_0\,
      S(1) => \mul_ln55_11_reg_1385[23]_i_4_n_0\,
      S(0) => \mul_ln55_11_reg_1385[23]_i_5_n_0\
    );
\mul_ln55_11_reg_1385_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_11_reg_1385_reg[23]_i_1_n_0\,
      CO(3) => \mul_ln55_11_reg_1385_reg[27]_i_1_n_0\,
      CO(2) => \mul_ln55_11_reg_1385_reg[27]_i_1_n_1\,
      CO(1) => \mul_ln55_11_reg_1385_reg[27]_i_1_n_2\,
      CO(0) => \mul_ln55_11_reg_1385_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_95,
      DI(2) => buff0_reg_n_96,
      DI(1) => buff0_reg_n_97,
      DI(0) => buff0_reg_n_98,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \mul_ln55_11_reg_1385[27]_i_2_n_0\,
      S(2) => \mul_ln55_11_reg_1385[27]_i_3_n_0\,
      S(1) => \mul_ln55_11_reg_1385[27]_i_4_n_0\,
      S(0) => \mul_ln55_11_reg_1385[27]_i_5_n_0\
    );
\mul_ln55_11_reg_1385_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_11_reg_1385_reg[27]_i_1_n_0\,
      CO(3) => \NLW_mul_ln55_11_reg_1385_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln55_11_reg_1385_reg[31]_i_1_n_1\,
      CO(1) => \mul_ln55_11_reg_1385_reg[31]_i_1_n_2\,
      CO(0) => \mul_ln55_11_reg_1385_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => buff0_reg_n_92,
      DI(1) => buff0_reg_n_93,
      DI(0) => buff0_reg_n_94,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \mul_ln55_11_reg_1385[31]_i_2_n_0\,
      S(2) => \mul_ln55_11_reg_1385[31]_i_3_n_0\,
      S(1) => \mul_ln55_11_reg_1385[31]_i_4_n_0\,
      S(0) => \mul_ln55_11_reg_1385[31]_i_5_n_0\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(31),
      B(16) => q00(31),
      B(15) => q00(31),
      B(14 downto 0) => q00(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => tmp_product_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => tmp_product_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_58,
      P(46) => tmp_product_n_59,
      P(45) => tmp_product_n_60,
      P(44) => tmp_product_n_61,
      P(43) => tmp_product_n_62,
      P(42) => tmp_product_n_63,
      P(41) => tmp_product_n_64,
      P(40) => tmp_product_n_65,
      P(39) => tmp_product_n_66,
      P(38) => tmp_product_n_67,
      P(37) => tmp_product_n_68,
      P(36) => tmp_product_n_69,
      P(35) => tmp_product_n_70,
      P(34) => tmp_product_n_71,
      P(33) => tmp_product_n_72,
      P(32) => tmp_product_n_73,
      P(31) => tmp_product_n_74,
      P(30) => tmp_product_n_75,
      P(29) => tmp_product_n_76,
      P(28) => tmp_product_n_77,
      P(27) => tmp_product_n_78,
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8) => tmp_product_n_97,
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_106,
      PCOUT(46) => tmp_product_n_107,
      PCOUT(45) => tmp_product_n_108,
      PCOUT(44) => tmp_product_n_109,
      PCOUT(43) => tmp_product_n_110,
      PCOUT(42) => tmp_product_n_111,
      PCOUT(41) => tmp_product_n_112,
      PCOUT(40) => tmp_product_n_113,
      PCOUT(39) => tmp_product_n_114,
      PCOUT(38) => tmp_product_n_115,
      PCOUT(37) => tmp_product_n_116,
      PCOUT(36) => tmp_product_n_117,
      PCOUT(35) => tmp_product_n_118,
      PCOUT(34) => tmp_product_n_119,
      PCOUT(33) => tmp_product_n_120,
      PCOUT(32) => tmp_product_n_121,
      PCOUT(31) => tmp_product_n_122,
      PCOUT(30) => tmp_product_n_123,
      PCOUT(29) => tmp_product_n_124,
      PCOUT(28) => tmp_product_n_125,
      PCOUT(27) => tmp_product_n_126,
      PCOUT(26) => tmp_product_n_127,
      PCOUT(25) => tmp_product_n_128,
      PCOUT(24) => tmp_product_n_129,
      PCOUT(23) => tmp_product_n_130,
      PCOUT(22) => tmp_product_n_131,
      PCOUT(21) => tmp_product_n_132,
      PCOUT(20) => tmp_product_n_133,
      PCOUT(19) => tmp_product_n_134,
      PCOUT(18) => tmp_product_n_135,
      PCOUT(17) => tmp_product_n_136,
      PCOUT(16) => tmp_product_n_137,
      PCOUT(15) => tmp_product_n_138,
      PCOUT(14) => tmp_product_n_139,
      PCOUT(13) => tmp_product_n_140,
      PCOUT(12) => tmp_product_n_141,
      PCOUT(11) => tmp_product_n_142,
      PCOUT(10) => tmp_product_n_143,
      PCOUT(9) => tmp_product_n_144,
      PCOUT(8) => tmp_product_n_145,
      PCOUT(7) => tmp_product_n_146,
      PCOUT(6) => tmp_product_n_147,
      PCOUT(5) => tmp_product_n_148,
      PCOUT(4) => tmp_product_n_149,
      PCOUT(3) => tmp_product_n_150,
      PCOUT(2) => tmp_product_n_151,
      PCOUT(1) => tmp_product_n_152,
      PCOUT(0) => tmp_product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => q00_0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_58\,
      P(46) => \tmp_product__0_n_59\,
      P(45) => \tmp_product__0_n_60\,
      P(44) => \tmp_product__0_n_61\,
      P(43) => \tmp_product__0_n_62\,
      P(42) => \tmp_product__0_n_63\,
      P(41) => \tmp_product__0_n_64\,
      P(40) => \tmp_product__0_n_65\,
      P(39) => \tmp_product__0_n_66\,
      P(38) => \tmp_product__0_n_67\,
      P(37) => \tmp_product__0_n_68\,
      P(36) => \tmp_product__0_n_69\,
      P(35) => \tmp_product__0_n_70\,
      P(34) => \tmp_product__0_n_71\,
      P(33) => \tmp_product__0_n_72\,
      P(32) => \tmp_product__0_n_73\,
      P(31) => \tmp_product__0_n_74\,
      P(30) => \tmp_product__0_n_75\,
      P(29) => \tmp_product__0_n_76\,
      P(28) => \tmp_product__0_n_77\,
      P(27) => \tmp_product__0_n_78\,
      P(26) => \tmp_product__0_n_79\,
      P(25) => \tmp_product__0_n_80\,
      P(24) => \tmp_product__0_n_81\,
      P(23) => \tmp_product__0_n_82\,
      P(22) => \tmp_product__0_n_83\,
      P(21) => \tmp_product__0_n_84\,
      P(20) => \tmp_product__0_n_85\,
      P(19) => \tmp_product__0_n_86\,
      P(18) => \tmp_product__0_n_87\,
      P(17) => \tmp_product__0_n_88\,
      P(16) => \tmp_product__0_n_89\,
      P(15) => \tmp_product__0_n_90\,
      P(14) => \tmp_product__0_n_91\,
      P(13) => \tmp_product__0_n_92\,
      P(12) => \tmp_product__0_n_93\,
      P(11) => \tmp_product__0_n_94\,
      P(10) => \tmp_product__0_n_95\,
      P(9) => \tmp_product__0_n_96\,
      P(8) => \tmp_product__0_n_97\,
      P(7) => \tmp_product__0_n_98\,
      P(6) => \tmp_product__0_n_99\,
      P(5) => \tmp_product__0_n_100\,
      P(4) => \tmp_product__0_n_101\,
      P(3) => \tmp_product__0_n_102\,
      P(2) => \tmp_product__0_n_103\,
      P(1) => \tmp_product__0_n_104\,
      P(0) => \tmp_product__0_n_105\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_106\,
      PCOUT(46) => \tmp_product__0_n_107\,
      PCOUT(45) => \tmp_product__0_n_108\,
      PCOUT(44) => \tmp_product__0_n_109\,
      PCOUT(43) => \tmp_product__0_n_110\,
      PCOUT(42) => \tmp_product__0_n_111\,
      PCOUT(41) => \tmp_product__0_n_112\,
      PCOUT(40) => \tmp_product__0_n_113\,
      PCOUT(39) => \tmp_product__0_n_114\,
      PCOUT(38) => \tmp_product__0_n_115\,
      PCOUT(37) => \tmp_product__0_n_116\,
      PCOUT(36) => \tmp_product__0_n_117\,
      PCOUT(35) => \tmp_product__0_n_118\,
      PCOUT(34) => \tmp_product__0_n_119\,
      PCOUT(33) => \tmp_product__0_n_120\,
      PCOUT(32) => \tmp_product__0_n_121\,
      PCOUT(31) => \tmp_product__0_n_122\,
      PCOUT(30) => \tmp_product__0_n_123\,
      PCOUT(29) => \tmp_product__0_n_124\,
      PCOUT(28) => \tmp_product__0_n_125\,
      PCOUT(27) => \tmp_product__0_n_126\,
      PCOUT(26) => \tmp_product__0_n_127\,
      PCOUT(25) => \tmp_product__0_n_128\,
      PCOUT(24) => \tmp_product__0_n_129\,
      PCOUT(23) => \tmp_product__0_n_130\,
      PCOUT(22) => \tmp_product__0_n_131\,
      PCOUT(21) => \tmp_product__0_n_132\,
      PCOUT(20) => \tmp_product__0_n_133\,
      PCOUT(19) => \tmp_product__0_n_134\,
      PCOUT(18) => \tmp_product__0_n_135\,
      PCOUT(17) => \tmp_product__0_n_136\,
      PCOUT(16) => \tmp_product__0_n_137\,
      PCOUT(15) => \tmp_product__0_n_138\,
      PCOUT(14) => \tmp_product__0_n_139\,
      PCOUT(13) => \tmp_product__0_n_140\,
      PCOUT(12) => \tmp_product__0_n_141\,
      PCOUT(11) => \tmp_product__0_n_142\,
      PCOUT(10) => \tmp_product__0_n_143\,
      PCOUT(9) => \tmp_product__0_n_144\,
      PCOUT(8) => \tmp_product__0_n_145\,
      PCOUT(7) => \tmp_product__0_n_146\,
      PCOUT(6) => \tmp_product__0_n_147\,
      PCOUT(5) => \tmp_product__0_n_148\,
      PCOUT(4) => \tmp_product__0_n_149\,
      PCOUT(3) => \tmp_product__0_n_150\,
      PCOUT(2) => \tmp_product__0_n_151\,
      PCOUT(1) => \tmp_product__0_n_152\,
      PCOUT(0) => \tmp_product__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_product__0_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_4 : entity is "matrix_mult_hw_mul_32s_32s_32_2_1";
end bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_4;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_4 is
  signal \buff0_reg[16]__0_n_0\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \mul_ln55_12_reg_1390[19]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390[19]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390[19]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390[23]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390[23]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390[23]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390[23]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390[27]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390[27]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390[27]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390[27]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390[31]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390[31]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390[31]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390[31]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_12_reg_1390_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_58 : STD_LOGIC;
  signal tmp_product_n_59 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln55_12_reg_1390_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln55_12_reg_1390_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_12_reg_1390_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_12_reg_1390_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_12_reg_1390_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00_0(31),
      B(16) => q00_0(31),
      B(15) => q00_0(31),
      B(14 downto 0) => q00_0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_106\,
      PCIN(46) => \tmp_product__0_n_107\,
      PCIN(45) => \tmp_product__0_n_108\,
      PCIN(44) => \tmp_product__0_n_109\,
      PCIN(43) => \tmp_product__0_n_110\,
      PCIN(42) => \tmp_product__0_n_111\,
      PCIN(41) => \tmp_product__0_n_112\,
      PCIN(40) => \tmp_product__0_n_113\,
      PCIN(39) => \tmp_product__0_n_114\,
      PCIN(38) => \tmp_product__0_n_115\,
      PCIN(37) => \tmp_product__0_n_116\,
      PCIN(36) => \tmp_product__0_n_117\,
      PCIN(35) => \tmp_product__0_n_118\,
      PCIN(34) => \tmp_product__0_n_119\,
      PCIN(33) => \tmp_product__0_n_120\,
      PCIN(32) => \tmp_product__0_n_121\,
      PCIN(31) => \tmp_product__0_n_122\,
      PCIN(30) => \tmp_product__0_n_123\,
      PCIN(29) => \tmp_product__0_n_124\,
      PCIN(28) => \tmp_product__0_n_125\,
      PCIN(27) => \tmp_product__0_n_126\,
      PCIN(26) => \tmp_product__0_n_127\,
      PCIN(25) => \tmp_product__0_n_128\,
      PCIN(24) => \tmp_product__0_n_129\,
      PCIN(23) => \tmp_product__0_n_130\,
      PCIN(22) => \tmp_product__0_n_131\,
      PCIN(21) => \tmp_product__0_n_132\,
      PCIN(20) => \tmp_product__0_n_133\,
      PCIN(19) => \tmp_product__0_n_134\,
      PCIN(18) => \tmp_product__0_n_135\,
      PCIN(17) => \tmp_product__0_n_136\,
      PCIN(16) => \tmp_product__0_n_137\,
      PCIN(15) => \tmp_product__0_n_138\,
      PCIN(14) => \tmp_product__0_n_139\,
      PCIN(13) => \tmp_product__0_n_140\,
      PCIN(12) => \tmp_product__0_n_141\,
      PCIN(11) => \tmp_product__0_n_142\,
      PCIN(10) => \tmp_product__0_n_143\,
      PCIN(9) => \tmp_product__0_n_144\,
      PCIN(8) => \tmp_product__0_n_145\,
      PCIN(7) => \tmp_product__0_n_146\,
      PCIN(6) => \tmp_product__0_n_147\,
      PCIN(5) => \tmp_product__0_n_148\,
      PCIN(4) => \tmp_product__0_n_149\,
      PCIN(3) => \tmp_product__0_n_150\,
      PCIN(2) => \tmp_product__0_n_151\,
      PCIN(1) => \tmp_product__0_n_152\,
      PCIN(0) => \tmp_product__0_n_153\,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => D(0),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_95\,
      Q => D(10),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_94\,
      Q => D(11),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_93\,
      Q => D(12),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_92\,
      Q => D(13),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_91\,
      Q => D(14),
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_90\,
      Q => D(15),
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_89\,
      Q => \buff0_reg[16]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => D(1),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_103\,
      Q => D(2),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_102\,
      Q => D(3),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_101\,
      Q => D(4),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_100\,
      Q => D(5),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_99\,
      Q => D(6),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_98\,
      Q => D(7),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_97\,
      Q => D(8),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_96\,
      Q => D(9),
      R => '0'
    );
\mul_ln55_12_reg_1390[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => tmp_product_n_103,
      O => \mul_ln55_12_reg_1390[19]_i_2_n_0\
    );
\mul_ln55_12_reg_1390[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => tmp_product_n_104,
      O => \mul_ln55_12_reg_1390[19]_i_3_n_0\
    );
\mul_ln55_12_reg_1390[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => tmp_product_n_105,
      O => \mul_ln55_12_reg_1390[19]_i_4_n_0\
    );
\mul_ln55_12_reg_1390[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => tmp_product_n_99,
      O => \mul_ln55_12_reg_1390[23]_i_2_n_0\
    );
\mul_ln55_12_reg_1390[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => tmp_product_n_100,
      O => \mul_ln55_12_reg_1390[23]_i_3_n_0\
    );
\mul_ln55_12_reg_1390[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => tmp_product_n_101,
      O => \mul_ln55_12_reg_1390[23]_i_4_n_0\
    );
\mul_ln55_12_reg_1390[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => tmp_product_n_102,
      O => \mul_ln55_12_reg_1390[23]_i_5_n_0\
    );
\mul_ln55_12_reg_1390[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => tmp_product_n_95,
      O => \mul_ln55_12_reg_1390[27]_i_2_n_0\
    );
\mul_ln55_12_reg_1390[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => tmp_product_n_96,
      O => \mul_ln55_12_reg_1390[27]_i_3_n_0\
    );
\mul_ln55_12_reg_1390[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => tmp_product_n_97,
      O => \mul_ln55_12_reg_1390[27]_i_4_n_0\
    );
\mul_ln55_12_reg_1390[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => tmp_product_n_98,
      O => \mul_ln55_12_reg_1390[27]_i_5_n_0\
    );
\mul_ln55_12_reg_1390[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_91,
      I1 => tmp_product_n_91,
      O => \mul_ln55_12_reg_1390[31]_i_2_n_0\
    );
\mul_ln55_12_reg_1390[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_92,
      I1 => tmp_product_n_92,
      O => \mul_ln55_12_reg_1390[31]_i_3_n_0\
    );
\mul_ln55_12_reg_1390[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_93,
      I1 => tmp_product_n_93,
      O => \mul_ln55_12_reg_1390[31]_i_4_n_0\
    );
\mul_ln55_12_reg_1390[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => tmp_product_n_94,
      O => \mul_ln55_12_reg_1390[31]_i_5_n_0\
    );
\mul_ln55_12_reg_1390_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln55_12_reg_1390_reg[19]_i_1_n_0\,
      CO(2) => \mul_ln55_12_reg_1390_reg[19]_i_1_n_1\,
      CO(1) => \mul_ln55_12_reg_1390_reg[19]_i_1_n_2\,
      CO(0) => \mul_ln55_12_reg_1390_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_103,
      DI(2) => buff0_reg_n_104,
      DI(1) => buff0_reg_n_105,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \mul_ln55_12_reg_1390[19]_i_2_n_0\,
      S(2) => \mul_ln55_12_reg_1390[19]_i_3_n_0\,
      S(1) => \mul_ln55_12_reg_1390[19]_i_4_n_0\,
      S(0) => \buff0_reg[16]__0_n_0\
    );
\mul_ln55_12_reg_1390_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_12_reg_1390_reg[19]_i_1_n_0\,
      CO(3) => \mul_ln55_12_reg_1390_reg[23]_i_1_n_0\,
      CO(2) => \mul_ln55_12_reg_1390_reg[23]_i_1_n_1\,
      CO(1) => \mul_ln55_12_reg_1390_reg[23]_i_1_n_2\,
      CO(0) => \mul_ln55_12_reg_1390_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_99,
      DI(2) => buff0_reg_n_100,
      DI(1) => buff0_reg_n_101,
      DI(0) => buff0_reg_n_102,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \mul_ln55_12_reg_1390[23]_i_2_n_0\,
      S(2) => \mul_ln55_12_reg_1390[23]_i_3_n_0\,
      S(1) => \mul_ln55_12_reg_1390[23]_i_4_n_0\,
      S(0) => \mul_ln55_12_reg_1390[23]_i_5_n_0\
    );
\mul_ln55_12_reg_1390_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_12_reg_1390_reg[23]_i_1_n_0\,
      CO(3) => \mul_ln55_12_reg_1390_reg[27]_i_1_n_0\,
      CO(2) => \mul_ln55_12_reg_1390_reg[27]_i_1_n_1\,
      CO(1) => \mul_ln55_12_reg_1390_reg[27]_i_1_n_2\,
      CO(0) => \mul_ln55_12_reg_1390_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_95,
      DI(2) => buff0_reg_n_96,
      DI(1) => buff0_reg_n_97,
      DI(0) => buff0_reg_n_98,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \mul_ln55_12_reg_1390[27]_i_2_n_0\,
      S(2) => \mul_ln55_12_reg_1390[27]_i_3_n_0\,
      S(1) => \mul_ln55_12_reg_1390[27]_i_4_n_0\,
      S(0) => \mul_ln55_12_reg_1390[27]_i_5_n_0\
    );
\mul_ln55_12_reg_1390_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_12_reg_1390_reg[27]_i_1_n_0\,
      CO(3) => \NLW_mul_ln55_12_reg_1390_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln55_12_reg_1390_reg[31]_i_1_n_1\,
      CO(1) => \mul_ln55_12_reg_1390_reg[31]_i_1_n_2\,
      CO(0) => \mul_ln55_12_reg_1390_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => buff0_reg_n_92,
      DI(1) => buff0_reg_n_93,
      DI(0) => buff0_reg_n_94,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \mul_ln55_12_reg_1390[31]_i_2_n_0\,
      S(2) => \mul_ln55_12_reg_1390[31]_i_3_n_0\,
      S(1) => \mul_ln55_12_reg_1390[31]_i_4_n_0\,
      S(0) => \mul_ln55_12_reg_1390[31]_i_5_n_0\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(31),
      B(16) => q00(31),
      B(15) => q00(31),
      B(14 downto 0) => q00(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \tmp_product__0_0\,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \tmp_product__0_0\,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_58,
      P(46) => tmp_product_n_59,
      P(45) => tmp_product_n_60,
      P(44) => tmp_product_n_61,
      P(43) => tmp_product_n_62,
      P(42) => tmp_product_n_63,
      P(41) => tmp_product_n_64,
      P(40) => tmp_product_n_65,
      P(39) => tmp_product_n_66,
      P(38) => tmp_product_n_67,
      P(37) => tmp_product_n_68,
      P(36) => tmp_product_n_69,
      P(35) => tmp_product_n_70,
      P(34) => tmp_product_n_71,
      P(33) => tmp_product_n_72,
      P(32) => tmp_product_n_73,
      P(31) => tmp_product_n_74,
      P(30) => tmp_product_n_75,
      P(29) => tmp_product_n_76,
      P(28) => tmp_product_n_77,
      P(27) => tmp_product_n_78,
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8) => tmp_product_n_97,
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_106,
      PCOUT(46) => tmp_product_n_107,
      PCOUT(45) => tmp_product_n_108,
      PCOUT(44) => tmp_product_n_109,
      PCOUT(43) => tmp_product_n_110,
      PCOUT(42) => tmp_product_n_111,
      PCOUT(41) => tmp_product_n_112,
      PCOUT(40) => tmp_product_n_113,
      PCOUT(39) => tmp_product_n_114,
      PCOUT(38) => tmp_product_n_115,
      PCOUT(37) => tmp_product_n_116,
      PCOUT(36) => tmp_product_n_117,
      PCOUT(35) => tmp_product_n_118,
      PCOUT(34) => tmp_product_n_119,
      PCOUT(33) => tmp_product_n_120,
      PCOUT(32) => tmp_product_n_121,
      PCOUT(31) => tmp_product_n_122,
      PCOUT(30) => tmp_product_n_123,
      PCOUT(29) => tmp_product_n_124,
      PCOUT(28) => tmp_product_n_125,
      PCOUT(27) => tmp_product_n_126,
      PCOUT(26) => tmp_product_n_127,
      PCOUT(25) => tmp_product_n_128,
      PCOUT(24) => tmp_product_n_129,
      PCOUT(23) => tmp_product_n_130,
      PCOUT(22) => tmp_product_n_131,
      PCOUT(21) => tmp_product_n_132,
      PCOUT(20) => tmp_product_n_133,
      PCOUT(19) => tmp_product_n_134,
      PCOUT(18) => tmp_product_n_135,
      PCOUT(17) => tmp_product_n_136,
      PCOUT(16) => tmp_product_n_137,
      PCOUT(15) => tmp_product_n_138,
      PCOUT(14) => tmp_product_n_139,
      PCOUT(13) => tmp_product_n_140,
      PCOUT(12) => tmp_product_n_141,
      PCOUT(11) => tmp_product_n_142,
      PCOUT(10) => tmp_product_n_143,
      PCOUT(9) => tmp_product_n_144,
      PCOUT(8) => tmp_product_n_145,
      PCOUT(7) => tmp_product_n_146,
      PCOUT(6) => tmp_product_n_147,
      PCOUT(5) => tmp_product_n_148,
      PCOUT(4) => tmp_product_n_149,
      PCOUT(3) => tmp_product_n_150,
      PCOUT(2) => tmp_product_n_151,
      PCOUT(1) => tmp_product_n_152,
      PCOUT(0) => tmp_product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => q00_0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \tmp_product__0_0\,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \tmp_product__0_0\,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_58\,
      P(46) => \tmp_product__0_n_59\,
      P(45) => \tmp_product__0_n_60\,
      P(44) => \tmp_product__0_n_61\,
      P(43) => \tmp_product__0_n_62\,
      P(42) => \tmp_product__0_n_63\,
      P(41) => \tmp_product__0_n_64\,
      P(40) => \tmp_product__0_n_65\,
      P(39) => \tmp_product__0_n_66\,
      P(38) => \tmp_product__0_n_67\,
      P(37) => \tmp_product__0_n_68\,
      P(36) => \tmp_product__0_n_69\,
      P(35) => \tmp_product__0_n_70\,
      P(34) => \tmp_product__0_n_71\,
      P(33) => \tmp_product__0_n_72\,
      P(32) => \tmp_product__0_n_73\,
      P(31) => \tmp_product__0_n_74\,
      P(30) => \tmp_product__0_n_75\,
      P(29) => \tmp_product__0_n_76\,
      P(28) => \tmp_product__0_n_77\,
      P(27) => \tmp_product__0_n_78\,
      P(26) => \tmp_product__0_n_79\,
      P(25) => \tmp_product__0_n_80\,
      P(24) => \tmp_product__0_n_81\,
      P(23) => \tmp_product__0_n_82\,
      P(22) => \tmp_product__0_n_83\,
      P(21) => \tmp_product__0_n_84\,
      P(20) => \tmp_product__0_n_85\,
      P(19) => \tmp_product__0_n_86\,
      P(18) => \tmp_product__0_n_87\,
      P(17) => \tmp_product__0_n_88\,
      P(16) => \tmp_product__0_n_89\,
      P(15) => \tmp_product__0_n_90\,
      P(14) => \tmp_product__0_n_91\,
      P(13) => \tmp_product__0_n_92\,
      P(12) => \tmp_product__0_n_93\,
      P(11) => \tmp_product__0_n_94\,
      P(10) => \tmp_product__0_n_95\,
      P(9) => \tmp_product__0_n_96\,
      P(8) => \tmp_product__0_n_97\,
      P(7) => \tmp_product__0_n_98\,
      P(6) => \tmp_product__0_n_99\,
      P(5) => \tmp_product__0_n_100\,
      P(4) => \tmp_product__0_n_101\,
      P(3) => \tmp_product__0_n_102\,
      P(2) => \tmp_product__0_n_103\,
      P(1) => \tmp_product__0_n_104\,
      P(0) => \tmp_product__0_n_105\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_106\,
      PCOUT(46) => \tmp_product__0_n_107\,
      PCOUT(45) => \tmp_product__0_n_108\,
      PCOUT(44) => \tmp_product__0_n_109\,
      PCOUT(43) => \tmp_product__0_n_110\,
      PCOUT(42) => \tmp_product__0_n_111\,
      PCOUT(41) => \tmp_product__0_n_112\,
      PCOUT(40) => \tmp_product__0_n_113\,
      PCOUT(39) => \tmp_product__0_n_114\,
      PCOUT(38) => \tmp_product__0_n_115\,
      PCOUT(37) => \tmp_product__0_n_116\,
      PCOUT(36) => \tmp_product__0_n_117\,
      PCOUT(35) => \tmp_product__0_n_118\,
      PCOUT(34) => \tmp_product__0_n_119\,
      PCOUT(33) => \tmp_product__0_n_120\,
      PCOUT(32) => \tmp_product__0_n_121\,
      PCOUT(31) => \tmp_product__0_n_122\,
      PCOUT(30) => \tmp_product__0_n_123\,
      PCOUT(29) => \tmp_product__0_n_124\,
      PCOUT(28) => \tmp_product__0_n_125\,
      PCOUT(27) => \tmp_product__0_n_126\,
      PCOUT(26) => \tmp_product__0_n_127\,
      PCOUT(25) => \tmp_product__0_n_128\,
      PCOUT(24) => \tmp_product__0_n_129\,
      PCOUT(23) => \tmp_product__0_n_130\,
      PCOUT(22) => \tmp_product__0_n_131\,
      PCOUT(21) => \tmp_product__0_n_132\,
      PCOUT(20) => \tmp_product__0_n_133\,
      PCOUT(19) => \tmp_product__0_n_134\,
      PCOUT(18) => \tmp_product__0_n_135\,
      PCOUT(17) => \tmp_product__0_n_136\,
      PCOUT(16) => \tmp_product__0_n_137\,
      PCOUT(15) => \tmp_product__0_n_138\,
      PCOUT(14) => \tmp_product__0_n_139\,
      PCOUT(13) => \tmp_product__0_n_140\,
      PCOUT(12) => \tmp_product__0_n_141\,
      PCOUT(11) => \tmp_product__0_n_142\,
      PCOUT(10) => \tmp_product__0_n_143\,
      PCOUT(9) => \tmp_product__0_n_144\,
      PCOUT(8) => \tmp_product__0_n_145\,
      PCOUT(7) => \tmp_product__0_n_146\,
      PCOUT(6) => \tmp_product__0_n_147\,
      PCOUT(5) => \tmp_product__0_n_148\,
      PCOUT(4) => \tmp_product__0_n_149\,
      PCOUT(3) => \tmp_product__0_n_150\,
      PCOUT(2) => \tmp_product__0_n_151\,
      PCOUT(1) => \tmp_product__0_n_152\,
      PCOUT(0) => \tmp_product__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_5 : entity is "matrix_mult_hw_mul_32s_32s_32_2_1";
end bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_5;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_5 is
  signal \buff0_reg[16]__0_n_0\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \mul_ln55_13_reg_1395[19]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395[19]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395[19]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395[23]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395[23]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395[23]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395[23]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395[27]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395[27]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395[27]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395[27]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395[31]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395[31]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395[31]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395[31]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_13_reg_1395_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_58 : STD_LOGIC;
  signal tmp_product_n_59 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln55_13_reg_1395_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln55_13_reg_1395_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_13_reg_1395_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_13_reg_1395_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_13_reg_1395_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00_0(31),
      B(16) => q00_0(31),
      B(15) => q00_0(31),
      B(14 downto 0) => q00_0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_106\,
      PCIN(46) => \tmp_product__0_n_107\,
      PCIN(45) => \tmp_product__0_n_108\,
      PCIN(44) => \tmp_product__0_n_109\,
      PCIN(43) => \tmp_product__0_n_110\,
      PCIN(42) => \tmp_product__0_n_111\,
      PCIN(41) => \tmp_product__0_n_112\,
      PCIN(40) => \tmp_product__0_n_113\,
      PCIN(39) => \tmp_product__0_n_114\,
      PCIN(38) => \tmp_product__0_n_115\,
      PCIN(37) => \tmp_product__0_n_116\,
      PCIN(36) => \tmp_product__0_n_117\,
      PCIN(35) => \tmp_product__0_n_118\,
      PCIN(34) => \tmp_product__0_n_119\,
      PCIN(33) => \tmp_product__0_n_120\,
      PCIN(32) => \tmp_product__0_n_121\,
      PCIN(31) => \tmp_product__0_n_122\,
      PCIN(30) => \tmp_product__0_n_123\,
      PCIN(29) => \tmp_product__0_n_124\,
      PCIN(28) => \tmp_product__0_n_125\,
      PCIN(27) => \tmp_product__0_n_126\,
      PCIN(26) => \tmp_product__0_n_127\,
      PCIN(25) => \tmp_product__0_n_128\,
      PCIN(24) => \tmp_product__0_n_129\,
      PCIN(23) => \tmp_product__0_n_130\,
      PCIN(22) => \tmp_product__0_n_131\,
      PCIN(21) => \tmp_product__0_n_132\,
      PCIN(20) => \tmp_product__0_n_133\,
      PCIN(19) => \tmp_product__0_n_134\,
      PCIN(18) => \tmp_product__0_n_135\,
      PCIN(17) => \tmp_product__0_n_136\,
      PCIN(16) => \tmp_product__0_n_137\,
      PCIN(15) => \tmp_product__0_n_138\,
      PCIN(14) => \tmp_product__0_n_139\,
      PCIN(13) => \tmp_product__0_n_140\,
      PCIN(12) => \tmp_product__0_n_141\,
      PCIN(11) => \tmp_product__0_n_142\,
      PCIN(10) => \tmp_product__0_n_143\,
      PCIN(9) => \tmp_product__0_n_144\,
      PCIN(8) => \tmp_product__0_n_145\,
      PCIN(7) => \tmp_product__0_n_146\,
      PCIN(6) => \tmp_product__0_n_147\,
      PCIN(5) => \tmp_product__0_n_148\,
      PCIN(4) => \tmp_product__0_n_149\,
      PCIN(3) => \tmp_product__0_n_150\,
      PCIN(2) => \tmp_product__0_n_151\,
      PCIN(1) => \tmp_product__0_n_152\,
      PCIN(0) => \tmp_product__0_n_153\,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => D(0),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_95\,
      Q => D(10),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_94\,
      Q => D(11),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_93\,
      Q => D(12),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_92\,
      Q => D(13),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_91\,
      Q => D(14),
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_90\,
      Q => D(15),
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_89\,
      Q => \buff0_reg[16]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => D(1),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_103\,
      Q => D(2),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_102\,
      Q => D(3),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_101\,
      Q => D(4),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_100\,
      Q => D(5),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_99\,
      Q => D(6),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_98\,
      Q => D(7),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_97\,
      Q => D(8),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_96\,
      Q => D(9),
      R => '0'
    );
\mul_ln55_13_reg_1395[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => tmp_product_n_103,
      O => \mul_ln55_13_reg_1395[19]_i_2_n_0\
    );
\mul_ln55_13_reg_1395[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => tmp_product_n_104,
      O => \mul_ln55_13_reg_1395[19]_i_3_n_0\
    );
\mul_ln55_13_reg_1395[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => tmp_product_n_105,
      O => \mul_ln55_13_reg_1395[19]_i_4_n_0\
    );
\mul_ln55_13_reg_1395[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => tmp_product_n_99,
      O => \mul_ln55_13_reg_1395[23]_i_2_n_0\
    );
\mul_ln55_13_reg_1395[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => tmp_product_n_100,
      O => \mul_ln55_13_reg_1395[23]_i_3_n_0\
    );
\mul_ln55_13_reg_1395[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => tmp_product_n_101,
      O => \mul_ln55_13_reg_1395[23]_i_4_n_0\
    );
\mul_ln55_13_reg_1395[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => tmp_product_n_102,
      O => \mul_ln55_13_reg_1395[23]_i_5_n_0\
    );
\mul_ln55_13_reg_1395[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => tmp_product_n_95,
      O => \mul_ln55_13_reg_1395[27]_i_2_n_0\
    );
\mul_ln55_13_reg_1395[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => tmp_product_n_96,
      O => \mul_ln55_13_reg_1395[27]_i_3_n_0\
    );
\mul_ln55_13_reg_1395[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => tmp_product_n_97,
      O => \mul_ln55_13_reg_1395[27]_i_4_n_0\
    );
\mul_ln55_13_reg_1395[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => tmp_product_n_98,
      O => \mul_ln55_13_reg_1395[27]_i_5_n_0\
    );
\mul_ln55_13_reg_1395[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_91,
      I1 => tmp_product_n_91,
      O => \mul_ln55_13_reg_1395[31]_i_2_n_0\
    );
\mul_ln55_13_reg_1395[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_92,
      I1 => tmp_product_n_92,
      O => \mul_ln55_13_reg_1395[31]_i_3_n_0\
    );
\mul_ln55_13_reg_1395[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_93,
      I1 => tmp_product_n_93,
      O => \mul_ln55_13_reg_1395[31]_i_4_n_0\
    );
\mul_ln55_13_reg_1395[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => tmp_product_n_94,
      O => \mul_ln55_13_reg_1395[31]_i_5_n_0\
    );
\mul_ln55_13_reg_1395_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln55_13_reg_1395_reg[19]_i_1_n_0\,
      CO(2) => \mul_ln55_13_reg_1395_reg[19]_i_1_n_1\,
      CO(1) => \mul_ln55_13_reg_1395_reg[19]_i_1_n_2\,
      CO(0) => \mul_ln55_13_reg_1395_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_103,
      DI(2) => buff0_reg_n_104,
      DI(1) => buff0_reg_n_105,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \mul_ln55_13_reg_1395[19]_i_2_n_0\,
      S(2) => \mul_ln55_13_reg_1395[19]_i_3_n_0\,
      S(1) => \mul_ln55_13_reg_1395[19]_i_4_n_0\,
      S(0) => \buff0_reg[16]__0_n_0\
    );
\mul_ln55_13_reg_1395_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_13_reg_1395_reg[19]_i_1_n_0\,
      CO(3) => \mul_ln55_13_reg_1395_reg[23]_i_1_n_0\,
      CO(2) => \mul_ln55_13_reg_1395_reg[23]_i_1_n_1\,
      CO(1) => \mul_ln55_13_reg_1395_reg[23]_i_1_n_2\,
      CO(0) => \mul_ln55_13_reg_1395_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_99,
      DI(2) => buff0_reg_n_100,
      DI(1) => buff0_reg_n_101,
      DI(0) => buff0_reg_n_102,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \mul_ln55_13_reg_1395[23]_i_2_n_0\,
      S(2) => \mul_ln55_13_reg_1395[23]_i_3_n_0\,
      S(1) => \mul_ln55_13_reg_1395[23]_i_4_n_0\,
      S(0) => \mul_ln55_13_reg_1395[23]_i_5_n_0\
    );
\mul_ln55_13_reg_1395_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_13_reg_1395_reg[23]_i_1_n_0\,
      CO(3) => \mul_ln55_13_reg_1395_reg[27]_i_1_n_0\,
      CO(2) => \mul_ln55_13_reg_1395_reg[27]_i_1_n_1\,
      CO(1) => \mul_ln55_13_reg_1395_reg[27]_i_1_n_2\,
      CO(0) => \mul_ln55_13_reg_1395_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_95,
      DI(2) => buff0_reg_n_96,
      DI(1) => buff0_reg_n_97,
      DI(0) => buff0_reg_n_98,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \mul_ln55_13_reg_1395[27]_i_2_n_0\,
      S(2) => \mul_ln55_13_reg_1395[27]_i_3_n_0\,
      S(1) => \mul_ln55_13_reg_1395[27]_i_4_n_0\,
      S(0) => \mul_ln55_13_reg_1395[27]_i_5_n_0\
    );
\mul_ln55_13_reg_1395_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_13_reg_1395_reg[27]_i_1_n_0\,
      CO(3) => \NLW_mul_ln55_13_reg_1395_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln55_13_reg_1395_reg[31]_i_1_n_1\,
      CO(1) => \mul_ln55_13_reg_1395_reg[31]_i_1_n_2\,
      CO(0) => \mul_ln55_13_reg_1395_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => buff0_reg_n_92,
      DI(1) => buff0_reg_n_93,
      DI(0) => buff0_reg_n_94,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \mul_ln55_13_reg_1395[31]_i_2_n_0\,
      S(2) => \mul_ln55_13_reg_1395[31]_i_3_n_0\,
      S(1) => \mul_ln55_13_reg_1395[31]_i_4_n_0\,
      S(0) => \mul_ln55_13_reg_1395[31]_i_5_n_0\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(31),
      B(16) => q00(31),
      B(15) => q00(31),
      B(14 downto 0) => q00(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_58,
      P(46) => tmp_product_n_59,
      P(45) => tmp_product_n_60,
      P(44) => tmp_product_n_61,
      P(43) => tmp_product_n_62,
      P(42) => tmp_product_n_63,
      P(41) => tmp_product_n_64,
      P(40) => tmp_product_n_65,
      P(39) => tmp_product_n_66,
      P(38) => tmp_product_n_67,
      P(37) => tmp_product_n_68,
      P(36) => tmp_product_n_69,
      P(35) => tmp_product_n_70,
      P(34) => tmp_product_n_71,
      P(33) => tmp_product_n_72,
      P(32) => tmp_product_n_73,
      P(31) => tmp_product_n_74,
      P(30) => tmp_product_n_75,
      P(29) => tmp_product_n_76,
      P(28) => tmp_product_n_77,
      P(27) => tmp_product_n_78,
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8) => tmp_product_n_97,
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_106,
      PCOUT(46) => tmp_product_n_107,
      PCOUT(45) => tmp_product_n_108,
      PCOUT(44) => tmp_product_n_109,
      PCOUT(43) => tmp_product_n_110,
      PCOUT(42) => tmp_product_n_111,
      PCOUT(41) => tmp_product_n_112,
      PCOUT(40) => tmp_product_n_113,
      PCOUT(39) => tmp_product_n_114,
      PCOUT(38) => tmp_product_n_115,
      PCOUT(37) => tmp_product_n_116,
      PCOUT(36) => tmp_product_n_117,
      PCOUT(35) => tmp_product_n_118,
      PCOUT(34) => tmp_product_n_119,
      PCOUT(33) => tmp_product_n_120,
      PCOUT(32) => tmp_product_n_121,
      PCOUT(31) => tmp_product_n_122,
      PCOUT(30) => tmp_product_n_123,
      PCOUT(29) => tmp_product_n_124,
      PCOUT(28) => tmp_product_n_125,
      PCOUT(27) => tmp_product_n_126,
      PCOUT(26) => tmp_product_n_127,
      PCOUT(25) => tmp_product_n_128,
      PCOUT(24) => tmp_product_n_129,
      PCOUT(23) => tmp_product_n_130,
      PCOUT(22) => tmp_product_n_131,
      PCOUT(21) => tmp_product_n_132,
      PCOUT(20) => tmp_product_n_133,
      PCOUT(19) => tmp_product_n_134,
      PCOUT(18) => tmp_product_n_135,
      PCOUT(17) => tmp_product_n_136,
      PCOUT(16) => tmp_product_n_137,
      PCOUT(15) => tmp_product_n_138,
      PCOUT(14) => tmp_product_n_139,
      PCOUT(13) => tmp_product_n_140,
      PCOUT(12) => tmp_product_n_141,
      PCOUT(11) => tmp_product_n_142,
      PCOUT(10) => tmp_product_n_143,
      PCOUT(9) => tmp_product_n_144,
      PCOUT(8) => tmp_product_n_145,
      PCOUT(7) => tmp_product_n_146,
      PCOUT(6) => tmp_product_n_147,
      PCOUT(5) => tmp_product_n_148,
      PCOUT(4) => tmp_product_n_149,
      PCOUT(3) => tmp_product_n_150,
      PCOUT(2) => tmp_product_n_151,
      PCOUT(1) => tmp_product_n_152,
      PCOUT(0) => tmp_product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => q00_0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_58\,
      P(46) => \tmp_product__0_n_59\,
      P(45) => \tmp_product__0_n_60\,
      P(44) => \tmp_product__0_n_61\,
      P(43) => \tmp_product__0_n_62\,
      P(42) => \tmp_product__0_n_63\,
      P(41) => \tmp_product__0_n_64\,
      P(40) => \tmp_product__0_n_65\,
      P(39) => \tmp_product__0_n_66\,
      P(38) => \tmp_product__0_n_67\,
      P(37) => \tmp_product__0_n_68\,
      P(36) => \tmp_product__0_n_69\,
      P(35) => \tmp_product__0_n_70\,
      P(34) => \tmp_product__0_n_71\,
      P(33) => \tmp_product__0_n_72\,
      P(32) => \tmp_product__0_n_73\,
      P(31) => \tmp_product__0_n_74\,
      P(30) => \tmp_product__0_n_75\,
      P(29) => \tmp_product__0_n_76\,
      P(28) => \tmp_product__0_n_77\,
      P(27) => \tmp_product__0_n_78\,
      P(26) => \tmp_product__0_n_79\,
      P(25) => \tmp_product__0_n_80\,
      P(24) => \tmp_product__0_n_81\,
      P(23) => \tmp_product__0_n_82\,
      P(22) => \tmp_product__0_n_83\,
      P(21) => \tmp_product__0_n_84\,
      P(20) => \tmp_product__0_n_85\,
      P(19) => \tmp_product__0_n_86\,
      P(18) => \tmp_product__0_n_87\,
      P(17) => \tmp_product__0_n_88\,
      P(16) => \tmp_product__0_n_89\,
      P(15) => \tmp_product__0_n_90\,
      P(14) => \tmp_product__0_n_91\,
      P(13) => \tmp_product__0_n_92\,
      P(12) => \tmp_product__0_n_93\,
      P(11) => \tmp_product__0_n_94\,
      P(10) => \tmp_product__0_n_95\,
      P(9) => \tmp_product__0_n_96\,
      P(8) => \tmp_product__0_n_97\,
      P(7) => \tmp_product__0_n_98\,
      P(6) => \tmp_product__0_n_99\,
      P(5) => \tmp_product__0_n_100\,
      P(4) => \tmp_product__0_n_101\,
      P(3) => \tmp_product__0_n_102\,
      P(2) => \tmp_product__0_n_103\,
      P(1) => \tmp_product__0_n_104\,
      P(0) => \tmp_product__0_n_105\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_106\,
      PCOUT(46) => \tmp_product__0_n_107\,
      PCOUT(45) => \tmp_product__0_n_108\,
      PCOUT(44) => \tmp_product__0_n_109\,
      PCOUT(43) => \tmp_product__0_n_110\,
      PCOUT(42) => \tmp_product__0_n_111\,
      PCOUT(41) => \tmp_product__0_n_112\,
      PCOUT(40) => \tmp_product__0_n_113\,
      PCOUT(39) => \tmp_product__0_n_114\,
      PCOUT(38) => \tmp_product__0_n_115\,
      PCOUT(37) => \tmp_product__0_n_116\,
      PCOUT(36) => \tmp_product__0_n_117\,
      PCOUT(35) => \tmp_product__0_n_118\,
      PCOUT(34) => \tmp_product__0_n_119\,
      PCOUT(33) => \tmp_product__0_n_120\,
      PCOUT(32) => \tmp_product__0_n_121\,
      PCOUT(31) => \tmp_product__0_n_122\,
      PCOUT(30) => \tmp_product__0_n_123\,
      PCOUT(29) => \tmp_product__0_n_124\,
      PCOUT(28) => \tmp_product__0_n_125\,
      PCOUT(27) => \tmp_product__0_n_126\,
      PCOUT(26) => \tmp_product__0_n_127\,
      PCOUT(25) => \tmp_product__0_n_128\,
      PCOUT(24) => \tmp_product__0_n_129\,
      PCOUT(23) => \tmp_product__0_n_130\,
      PCOUT(22) => \tmp_product__0_n_131\,
      PCOUT(21) => \tmp_product__0_n_132\,
      PCOUT(20) => \tmp_product__0_n_133\,
      PCOUT(19) => \tmp_product__0_n_134\,
      PCOUT(18) => \tmp_product__0_n_135\,
      PCOUT(17) => \tmp_product__0_n_136\,
      PCOUT(16) => \tmp_product__0_n_137\,
      PCOUT(15) => \tmp_product__0_n_138\,
      PCOUT(14) => \tmp_product__0_n_139\,
      PCOUT(13) => \tmp_product__0_n_140\,
      PCOUT(12) => \tmp_product__0_n_141\,
      PCOUT(11) => \tmp_product__0_n_142\,
      PCOUT(10) => \tmp_product__0_n_143\,
      PCOUT(9) => \tmp_product__0_n_144\,
      PCOUT(8) => \tmp_product__0_n_145\,
      PCOUT(7) => \tmp_product__0_n_146\,
      PCOUT(6) => \tmp_product__0_n_147\,
      PCOUT(5) => \tmp_product__0_n_148\,
      PCOUT(4) => \tmp_product__0_n_149\,
      PCOUT(3) => \tmp_product__0_n_150\,
      PCOUT(2) => \tmp_product__0_n_151\,
      PCOUT(1) => \tmp_product__0_n_152\,
      PCOUT(0) => \tmp_product__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_6 : entity is "matrix_mult_hw_mul_32s_32s_32_2_1";
end bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_6;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_6 is
  signal \buff0_reg[16]__0_n_0\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \mul_ln55_14_reg_1400[19]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400[19]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400[19]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400[23]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400[23]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400[23]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400[23]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400[27]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400[27]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400[27]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400[27]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400[31]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400[31]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400[31]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400[31]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_14_reg_1400_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_58 : STD_LOGIC;
  signal tmp_product_n_59 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln55_14_reg_1400_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln55_14_reg_1400_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_14_reg_1400_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_14_reg_1400_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_14_reg_1400_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00_0(31),
      B(16) => q00_0(31),
      B(15) => q00_0(31),
      B(14 downto 0) => q00_0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_106\,
      PCIN(46) => \tmp_product__0_n_107\,
      PCIN(45) => \tmp_product__0_n_108\,
      PCIN(44) => \tmp_product__0_n_109\,
      PCIN(43) => \tmp_product__0_n_110\,
      PCIN(42) => \tmp_product__0_n_111\,
      PCIN(41) => \tmp_product__0_n_112\,
      PCIN(40) => \tmp_product__0_n_113\,
      PCIN(39) => \tmp_product__0_n_114\,
      PCIN(38) => \tmp_product__0_n_115\,
      PCIN(37) => \tmp_product__0_n_116\,
      PCIN(36) => \tmp_product__0_n_117\,
      PCIN(35) => \tmp_product__0_n_118\,
      PCIN(34) => \tmp_product__0_n_119\,
      PCIN(33) => \tmp_product__0_n_120\,
      PCIN(32) => \tmp_product__0_n_121\,
      PCIN(31) => \tmp_product__0_n_122\,
      PCIN(30) => \tmp_product__0_n_123\,
      PCIN(29) => \tmp_product__0_n_124\,
      PCIN(28) => \tmp_product__0_n_125\,
      PCIN(27) => \tmp_product__0_n_126\,
      PCIN(26) => \tmp_product__0_n_127\,
      PCIN(25) => \tmp_product__0_n_128\,
      PCIN(24) => \tmp_product__0_n_129\,
      PCIN(23) => \tmp_product__0_n_130\,
      PCIN(22) => \tmp_product__0_n_131\,
      PCIN(21) => \tmp_product__0_n_132\,
      PCIN(20) => \tmp_product__0_n_133\,
      PCIN(19) => \tmp_product__0_n_134\,
      PCIN(18) => \tmp_product__0_n_135\,
      PCIN(17) => \tmp_product__0_n_136\,
      PCIN(16) => \tmp_product__0_n_137\,
      PCIN(15) => \tmp_product__0_n_138\,
      PCIN(14) => \tmp_product__0_n_139\,
      PCIN(13) => \tmp_product__0_n_140\,
      PCIN(12) => \tmp_product__0_n_141\,
      PCIN(11) => \tmp_product__0_n_142\,
      PCIN(10) => \tmp_product__0_n_143\,
      PCIN(9) => \tmp_product__0_n_144\,
      PCIN(8) => \tmp_product__0_n_145\,
      PCIN(7) => \tmp_product__0_n_146\,
      PCIN(6) => \tmp_product__0_n_147\,
      PCIN(5) => \tmp_product__0_n_148\,
      PCIN(4) => \tmp_product__0_n_149\,
      PCIN(3) => \tmp_product__0_n_150\,
      PCIN(2) => \tmp_product__0_n_151\,
      PCIN(1) => \tmp_product__0_n_152\,
      PCIN(0) => \tmp_product__0_n_153\,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => D(0),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_95\,
      Q => D(10),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_94\,
      Q => D(11),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_93\,
      Q => D(12),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_92\,
      Q => D(13),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_91\,
      Q => D(14),
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_90\,
      Q => D(15),
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_89\,
      Q => \buff0_reg[16]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => D(1),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_103\,
      Q => D(2),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_102\,
      Q => D(3),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_101\,
      Q => D(4),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_100\,
      Q => D(5),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_99\,
      Q => D(6),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_98\,
      Q => D(7),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_97\,
      Q => D(8),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_96\,
      Q => D(9),
      R => '0'
    );
\mul_ln55_14_reg_1400[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => tmp_product_n_103,
      O => \mul_ln55_14_reg_1400[19]_i_2_n_0\
    );
\mul_ln55_14_reg_1400[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => tmp_product_n_104,
      O => \mul_ln55_14_reg_1400[19]_i_3_n_0\
    );
\mul_ln55_14_reg_1400[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => tmp_product_n_105,
      O => \mul_ln55_14_reg_1400[19]_i_4_n_0\
    );
\mul_ln55_14_reg_1400[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => tmp_product_n_99,
      O => \mul_ln55_14_reg_1400[23]_i_2_n_0\
    );
\mul_ln55_14_reg_1400[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => tmp_product_n_100,
      O => \mul_ln55_14_reg_1400[23]_i_3_n_0\
    );
\mul_ln55_14_reg_1400[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => tmp_product_n_101,
      O => \mul_ln55_14_reg_1400[23]_i_4_n_0\
    );
\mul_ln55_14_reg_1400[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => tmp_product_n_102,
      O => \mul_ln55_14_reg_1400[23]_i_5_n_0\
    );
\mul_ln55_14_reg_1400[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => tmp_product_n_95,
      O => \mul_ln55_14_reg_1400[27]_i_2_n_0\
    );
\mul_ln55_14_reg_1400[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => tmp_product_n_96,
      O => \mul_ln55_14_reg_1400[27]_i_3_n_0\
    );
\mul_ln55_14_reg_1400[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => tmp_product_n_97,
      O => \mul_ln55_14_reg_1400[27]_i_4_n_0\
    );
\mul_ln55_14_reg_1400[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => tmp_product_n_98,
      O => \mul_ln55_14_reg_1400[27]_i_5_n_0\
    );
\mul_ln55_14_reg_1400[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_91,
      I1 => tmp_product_n_91,
      O => \mul_ln55_14_reg_1400[31]_i_2_n_0\
    );
\mul_ln55_14_reg_1400[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_92,
      I1 => tmp_product_n_92,
      O => \mul_ln55_14_reg_1400[31]_i_3_n_0\
    );
\mul_ln55_14_reg_1400[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_93,
      I1 => tmp_product_n_93,
      O => \mul_ln55_14_reg_1400[31]_i_4_n_0\
    );
\mul_ln55_14_reg_1400[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => tmp_product_n_94,
      O => \mul_ln55_14_reg_1400[31]_i_5_n_0\
    );
\mul_ln55_14_reg_1400_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln55_14_reg_1400_reg[19]_i_1_n_0\,
      CO(2) => \mul_ln55_14_reg_1400_reg[19]_i_1_n_1\,
      CO(1) => \mul_ln55_14_reg_1400_reg[19]_i_1_n_2\,
      CO(0) => \mul_ln55_14_reg_1400_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_103,
      DI(2) => buff0_reg_n_104,
      DI(1) => buff0_reg_n_105,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \mul_ln55_14_reg_1400[19]_i_2_n_0\,
      S(2) => \mul_ln55_14_reg_1400[19]_i_3_n_0\,
      S(1) => \mul_ln55_14_reg_1400[19]_i_4_n_0\,
      S(0) => \buff0_reg[16]__0_n_0\
    );
\mul_ln55_14_reg_1400_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_14_reg_1400_reg[19]_i_1_n_0\,
      CO(3) => \mul_ln55_14_reg_1400_reg[23]_i_1_n_0\,
      CO(2) => \mul_ln55_14_reg_1400_reg[23]_i_1_n_1\,
      CO(1) => \mul_ln55_14_reg_1400_reg[23]_i_1_n_2\,
      CO(0) => \mul_ln55_14_reg_1400_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_99,
      DI(2) => buff0_reg_n_100,
      DI(1) => buff0_reg_n_101,
      DI(0) => buff0_reg_n_102,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \mul_ln55_14_reg_1400[23]_i_2_n_0\,
      S(2) => \mul_ln55_14_reg_1400[23]_i_3_n_0\,
      S(1) => \mul_ln55_14_reg_1400[23]_i_4_n_0\,
      S(0) => \mul_ln55_14_reg_1400[23]_i_5_n_0\
    );
\mul_ln55_14_reg_1400_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_14_reg_1400_reg[23]_i_1_n_0\,
      CO(3) => \mul_ln55_14_reg_1400_reg[27]_i_1_n_0\,
      CO(2) => \mul_ln55_14_reg_1400_reg[27]_i_1_n_1\,
      CO(1) => \mul_ln55_14_reg_1400_reg[27]_i_1_n_2\,
      CO(0) => \mul_ln55_14_reg_1400_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_95,
      DI(2) => buff0_reg_n_96,
      DI(1) => buff0_reg_n_97,
      DI(0) => buff0_reg_n_98,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \mul_ln55_14_reg_1400[27]_i_2_n_0\,
      S(2) => \mul_ln55_14_reg_1400[27]_i_3_n_0\,
      S(1) => \mul_ln55_14_reg_1400[27]_i_4_n_0\,
      S(0) => \mul_ln55_14_reg_1400[27]_i_5_n_0\
    );
\mul_ln55_14_reg_1400_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_14_reg_1400_reg[27]_i_1_n_0\,
      CO(3) => \NLW_mul_ln55_14_reg_1400_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln55_14_reg_1400_reg[31]_i_1_n_1\,
      CO(1) => \mul_ln55_14_reg_1400_reg[31]_i_1_n_2\,
      CO(0) => \mul_ln55_14_reg_1400_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => buff0_reg_n_92,
      DI(1) => buff0_reg_n_93,
      DI(0) => buff0_reg_n_94,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \mul_ln55_14_reg_1400[31]_i_2_n_0\,
      S(2) => \mul_ln55_14_reg_1400[31]_i_3_n_0\,
      S(1) => \mul_ln55_14_reg_1400[31]_i_4_n_0\,
      S(0) => \mul_ln55_14_reg_1400[31]_i_5_n_0\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(31),
      B(16) => q00(31),
      B(15) => q00(31),
      B(14 downto 0) => q00(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_58,
      P(46) => tmp_product_n_59,
      P(45) => tmp_product_n_60,
      P(44) => tmp_product_n_61,
      P(43) => tmp_product_n_62,
      P(42) => tmp_product_n_63,
      P(41) => tmp_product_n_64,
      P(40) => tmp_product_n_65,
      P(39) => tmp_product_n_66,
      P(38) => tmp_product_n_67,
      P(37) => tmp_product_n_68,
      P(36) => tmp_product_n_69,
      P(35) => tmp_product_n_70,
      P(34) => tmp_product_n_71,
      P(33) => tmp_product_n_72,
      P(32) => tmp_product_n_73,
      P(31) => tmp_product_n_74,
      P(30) => tmp_product_n_75,
      P(29) => tmp_product_n_76,
      P(28) => tmp_product_n_77,
      P(27) => tmp_product_n_78,
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8) => tmp_product_n_97,
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_106,
      PCOUT(46) => tmp_product_n_107,
      PCOUT(45) => tmp_product_n_108,
      PCOUT(44) => tmp_product_n_109,
      PCOUT(43) => tmp_product_n_110,
      PCOUT(42) => tmp_product_n_111,
      PCOUT(41) => tmp_product_n_112,
      PCOUT(40) => tmp_product_n_113,
      PCOUT(39) => tmp_product_n_114,
      PCOUT(38) => tmp_product_n_115,
      PCOUT(37) => tmp_product_n_116,
      PCOUT(36) => tmp_product_n_117,
      PCOUT(35) => tmp_product_n_118,
      PCOUT(34) => tmp_product_n_119,
      PCOUT(33) => tmp_product_n_120,
      PCOUT(32) => tmp_product_n_121,
      PCOUT(31) => tmp_product_n_122,
      PCOUT(30) => tmp_product_n_123,
      PCOUT(29) => tmp_product_n_124,
      PCOUT(28) => tmp_product_n_125,
      PCOUT(27) => tmp_product_n_126,
      PCOUT(26) => tmp_product_n_127,
      PCOUT(25) => tmp_product_n_128,
      PCOUT(24) => tmp_product_n_129,
      PCOUT(23) => tmp_product_n_130,
      PCOUT(22) => tmp_product_n_131,
      PCOUT(21) => tmp_product_n_132,
      PCOUT(20) => tmp_product_n_133,
      PCOUT(19) => tmp_product_n_134,
      PCOUT(18) => tmp_product_n_135,
      PCOUT(17) => tmp_product_n_136,
      PCOUT(16) => tmp_product_n_137,
      PCOUT(15) => tmp_product_n_138,
      PCOUT(14) => tmp_product_n_139,
      PCOUT(13) => tmp_product_n_140,
      PCOUT(12) => tmp_product_n_141,
      PCOUT(11) => tmp_product_n_142,
      PCOUT(10) => tmp_product_n_143,
      PCOUT(9) => tmp_product_n_144,
      PCOUT(8) => tmp_product_n_145,
      PCOUT(7) => tmp_product_n_146,
      PCOUT(6) => tmp_product_n_147,
      PCOUT(5) => tmp_product_n_148,
      PCOUT(4) => tmp_product_n_149,
      PCOUT(3) => tmp_product_n_150,
      PCOUT(2) => tmp_product_n_151,
      PCOUT(1) => tmp_product_n_152,
      PCOUT(0) => tmp_product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => q00_0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_58\,
      P(46) => \tmp_product__0_n_59\,
      P(45) => \tmp_product__0_n_60\,
      P(44) => \tmp_product__0_n_61\,
      P(43) => \tmp_product__0_n_62\,
      P(42) => \tmp_product__0_n_63\,
      P(41) => \tmp_product__0_n_64\,
      P(40) => \tmp_product__0_n_65\,
      P(39) => \tmp_product__0_n_66\,
      P(38) => \tmp_product__0_n_67\,
      P(37) => \tmp_product__0_n_68\,
      P(36) => \tmp_product__0_n_69\,
      P(35) => \tmp_product__0_n_70\,
      P(34) => \tmp_product__0_n_71\,
      P(33) => \tmp_product__0_n_72\,
      P(32) => \tmp_product__0_n_73\,
      P(31) => \tmp_product__0_n_74\,
      P(30) => \tmp_product__0_n_75\,
      P(29) => \tmp_product__0_n_76\,
      P(28) => \tmp_product__0_n_77\,
      P(27) => \tmp_product__0_n_78\,
      P(26) => \tmp_product__0_n_79\,
      P(25) => \tmp_product__0_n_80\,
      P(24) => \tmp_product__0_n_81\,
      P(23) => \tmp_product__0_n_82\,
      P(22) => \tmp_product__0_n_83\,
      P(21) => \tmp_product__0_n_84\,
      P(20) => \tmp_product__0_n_85\,
      P(19) => \tmp_product__0_n_86\,
      P(18) => \tmp_product__0_n_87\,
      P(17) => \tmp_product__0_n_88\,
      P(16) => \tmp_product__0_n_89\,
      P(15) => \tmp_product__0_n_90\,
      P(14) => \tmp_product__0_n_91\,
      P(13) => \tmp_product__0_n_92\,
      P(12) => \tmp_product__0_n_93\,
      P(11) => \tmp_product__0_n_94\,
      P(10) => \tmp_product__0_n_95\,
      P(9) => \tmp_product__0_n_96\,
      P(8) => \tmp_product__0_n_97\,
      P(7) => \tmp_product__0_n_98\,
      P(6) => \tmp_product__0_n_99\,
      P(5) => \tmp_product__0_n_100\,
      P(4) => \tmp_product__0_n_101\,
      P(3) => \tmp_product__0_n_102\,
      P(2) => \tmp_product__0_n_103\,
      P(1) => \tmp_product__0_n_104\,
      P(0) => \tmp_product__0_n_105\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_106\,
      PCOUT(46) => \tmp_product__0_n_107\,
      PCOUT(45) => \tmp_product__0_n_108\,
      PCOUT(44) => \tmp_product__0_n_109\,
      PCOUT(43) => \tmp_product__0_n_110\,
      PCOUT(42) => \tmp_product__0_n_111\,
      PCOUT(41) => \tmp_product__0_n_112\,
      PCOUT(40) => \tmp_product__0_n_113\,
      PCOUT(39) => \tmp_product__0_n_114\,
      PCOUT(38) => \tmp_product__0_n_115\,
      PCOUT(37) => \tmp_product__0_n_116\,
      PCOUT(36) => \tmp_product__0_n_117\,
      PCOUT(35) => \tmp_product__0_n_118\,
      PCOUT(34) => \tmp_product__0_n_119\,
      PCOUT(33) => \tmp_product__0_n_120\,
      PCOUT(32) => \tmp_product__0_n_121\,
      PCOUT(31) => \tmp_product__0_n_122\,
      PCOUT(30) => \tmp_product__0_n_123\,
      PCOUT(29) => \tmp_product__0_n_124\,
      PCOUT(28) => \tmp_product__0_n_125\,
      PCOUT(27) => \tmp_product__0_n_126\,
      PCOUT(26) => \tmp_product__0_n_127\,
      PCOUT(25) => \tmp_product__0_n_128\,
      PCOUT(24) => \tmp_product__0_n_129\,
      PCOUT(23) => \tmp_product__0_n_130\,
      PCOUT(22) => \tmp_product__0_n_131\,
      PCOUT(21) => \tmp_product__0_n_132\,
      PCOUT(20) => \tmp_product__0_n_133\,
      PCOUT(19) => \tmp_product__0_n_134\,
      PCOUT(18) => \tmp_product__0_n_135\,
      PCOUT(17) => \tmp_product__0_n_136\,
      PCOUT(16) => \tmp_product__0_n_137\,
      PCOUT(15) => \tmp_product__0_n_138\,
      PCOUT(14) => \tmp_product__0_n_139\,
      PCOUT(13) => \tmp_product__0_n_140\,
      PCOUT(12) => \tmp_product__0_n_141\,
      PCOUT(11) => \tmp_product__0_n_142\,
      PCOUT(10) => \tmp_product__0_n_143\,
      PCOUT(9) => \tmp_product__0_n_144\,
      PCOUT(8) => \tmp_product__0_n_145\,
      PCOUT(7) => \tmp_product__0_n_146\,
      PCOUT(6) => \tmp_product__0_n_147\,
      PCOUT(5) => \tmp_product__0_n_148\,
      PCOUT(4) => \tmp_product__0_n_149\,
      PCOUT(3) => \tmp_product__0_n_150\,
      PCOUT(2) => \tmp_product__0_n_151\,
      PCOUT(1) => \tmp_product__0_n_152\,
      PCOUT(0) => \tmp_product__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_product__0_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_0 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_7 : entity is "matrix_mult_hw_mul_32s_32s_32_2_1";
end bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_7;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_7 is
  signal \buff0_reg[16]__0_n_0\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \mul_ln55_reg_1330[19]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_reg_1330[19]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_reg_1330[19]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_reg_1330[23]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_reg_1330[23]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_reg_1330[23]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_reg_1330[23]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_reg_1330[27]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_reg_1330[27]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_reg_1330[27]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_reg_1330[27]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_reg_1330[31]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_reg_1330[31]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_reg_1330[31]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_reg_1330[31]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_reg_1330_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_reg_1330_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_reg_1330_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_reg_1330_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_reg_1330_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_reg_1330_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_reg_1330_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_reg_1330_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_reg_1330_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_reg_1330_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_reg_1330_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_reg_1330_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_reg_1330_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_reg_1330_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_reg_1330_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_58 : STD_LOGIC;
  signal tmp_product_n_59 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln55_reg_1330_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln55_reg_1330_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_reg_1330_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_reg_1330_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_reg_1330_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00_0(31),
      B(16) => q00_0(31),
      B(15) => q00_0(31),
      B(14 downto 0) => q00_0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_106\,
      PCIN(46) => \tmp_product__0_n_107\,
      PCIN(45) => \tmp_product__0_n_108\,
      PCIN(44) => \tmp_product__0_n_109\,
      PCIN(43) => \tmp_product__0_n_110\,
      PCIN(42) => \tmp_product__0_n_111\,
      PCIN(41) => \tmp_product__0_n_112\,
      PCIN(40) => \tmp_product__0_n_113\,
      PCIN(39) => \tmp_product__0_n_114\,
      PCIN(38) => \tmp_product__0_n_115\,
      PCIN(37) => \tmp_product__0_n_116\,
      PCIN(36) => \tmp_product__0_n_117\,
      PCIN(35) => \tmp_product__0_n_118\,
      PCIN(34) => \tmp_product__0_n_119\,
      PCIN(33) => \tmp_product__0_n_120\,
      PCIN(32) => \tmp_product__0_n_121\,
      PCIN(31) => \tmp_product__0_n_122\,
      PCIN(30) => \tmp_product__0_n_123\,
      PCIN(29) => \tmp_product__0_n_124\,
      PCIN(28) => \tmp_product__0_n_125\,
      PCIN(27) => \tmp_product__0_n_126\,
      PCIN(26) => \tmp_product__0_n_127\,
      PCIN(25) => \tmp_product__0_n_128\,
      PCIN(24) => \tmp_product__0_n_129\,
      PCIN(23) => \tmp_product__0_n_130\,
      PCIN(22) => \tmp_product__0_n_131\,
      PCIN(21) => \tmp_product__0_n_132\,
      PCIN(20) => \tmp_product__0_n_133\,
      PCIN(19) => \tmp_product__0_n_134\,
      PCIN(18) => \tmp_product__0_n_135\,
      PCIN(17) => \tmp_product__0_n_136\,
      PCIN(16) => \tmp_product__0_n_137\,
      PCIN(15) => \tmp_product__0_n_138\,
      PCIN(14) => \tmp_product__0_n_139\,
      PCIN(13) => \tmp_product__0_n_140\,
      PCIN(12) => \tmp_product__0_n_141\,
      PCIN(11) => \tmp_product__0_n_142\,
      PCIN(10) => \tmp_product__0_n_143\,
      PCIN(9) => \tmp_product__0_n_144\,
      PCIN(8) => \tmp_product__0_n_145\,
      PCIN(7) => \tmp_product__0_n_146\,
      PCIN(6) => \tmp_product__0_n_147\,
      PCIN(5) => \tmp_product__0_n_148\,
      PCIN(4) => \tmp_product__0_n_149\,
      PCIN(3) => \tmp_product__0_n_150\,
      PCIN(2) => \tmp_product__0_n_151\,
      PCIN(1) => \tmp_product__0_n_152\,
      PCIN(0) => \tmp_product__0_n_153\,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => D(0),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_95\,
      Q => D(10),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_94\,
      Q => D(11),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_93\,
      Q => D(12),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_92\,
      Q => D(13),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_91\,
      Q => D(14),
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_90\,
      Q => D(15),
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_89\,
      Q => \buff0_reg[16]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => D(1),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_103\,
      Q => D(2),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_102\,
      Q => D(3),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_101\,
      Q => D(4),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_100\,
      Q => D(5),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_99\,
      Q => D(6),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_98\,
      Q => D(7),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_97\,
      Q => D(8),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_96\,
      Q => D(9),
      R => '0'
    );
\mul_ln55_reg_1330[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => tmp_product_n_103,
      O => \mul_ln55_reg_1330[19]_i_2_n_0\
    );
\mul_ln55_reg_1330[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => tmp_product_n_104,
      O => \mul_ln55_reg_1330[19]_i_3_n_0\
    );
\mul_ln55_reg_1330[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => tmp_product_n_105,
      O => \mul_ln55_reg_1330[19]_i_4_n_0\
    );
\mul_ln55_reg_1330[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => tmp_product_n_99,
      O => \mul_ln55_reg_1330[23]_i_2_n_0\
    );
\mul_ln55_reg_1330[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => tmp_product_n_100,
      O => \mul_ln55_reg_1330[23]_i_3_n_0\
    );
\mul_ln55_reg_1330[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => tmp_product_n_101,
      O => \mul_ln55_reg_1330[23]_i_4_n_0\
    );
\mul_ln55_reg_1330[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => tmp_product_n_102,
      O => \mul_ln55_reg_1330[23]_i_5_n_0\
    );
\mul_ln55_reg_1330[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => tmp_product_n_95,
      O => \mul_ln55_reg_1330[27]_i_2_n_0\
    );
\mul_ln55_reg_1330[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => tmp_product_n_96,
      O => \mul_ln55_reg_1330[27]_i_3_n_0\
    );
\mul_ln55_reg_1330[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => tmp_product_n_97,
      O => \mul_ln55_reg_1330[27]_i_4_n_0\
    );
\mul_ln55_reg_1330[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => tmp_product_n_98,
      O => \mul_ln55_reg_1330[27]_i_5_n_0\
    );
\mul_ln55_reg_1330[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_91,
      I1 => tmp_product_n_91,
      O => \mul_ln55_reg_1330[31]_i_2_n_0\
    );
\mul_ln55_reg_1330[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_92,
      I1 => tmp_product_n_92,
      O => \mul_ln55_reg_1330[31]_i_3_n_0\
    );
\mul_ln55_reg_1330[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_93,
      I1 => tmp_product_n_93,
      O => \mul_ln55_reg_1330[31]_i_4_n_0\
    );
\mul_ln55_reg_1330[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => tmp_product_n_94,
      O => \mul_ln55_reg_1330[31]_i_5_n_0\
    );
\mul_ln55_reg_1330_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln55_reg_1330_reg[19]_i_1_n_0\,
      CO(2) => \mul_ln55_reg_1330_reg[19]_i_1_n_1\,
      CO(1) => \mul_ln55_reg_1330_reg[19]_i_1_n_2\,
      CO(0) => \mul_ln55_reg_1330_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_103,
      DI(2) => buff0_reg_n_104,
      DI(1) => buff0_reg_n_105,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \mul_ln55_reg_1330[19]_i_2_n_0\,
      S(2) => \mul_ln55_reg_1330[19]_i_3_n_0\,
      S(1) => \mul_ln55_reg_1330[19]_i_4_n_0\,
      S(0) => \buff0_reg[16]__0_n_0\
    );
\mul_ln55_reg_1330_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_reg_1330_reg[19]_i_1_n_0\,
      CO(3) => \mul_ln55_reg_1330_reg[23]_i_1_n_0\,
      CO(2) => \mul_ln55_reg_1330_reg[23]_i_1_n_1\,
      CO(1) => \mul_ln55_reg_1330_reg[23]_i_1_n_2\,
      CO(0) => \mul_ln55_reg_1330_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_99,
      DI(2) => buff0_reg_n_100,
      DI(1) => buff0_reg_n_101,
      DI(0) => buff0_reg_n_102,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \mul_ln55_reg_1330[23]_i_2_n_0\,
      S(2) => \mul_ln55_reg_1330[23]_i_3_n_0\,
      S(1) => \mul_ln55_reg_1330[23]_i_4_n_0\,
      S(0) => \mul_ln55_reg_1330[23]_i_5_n_0\
    );
\mul_ln55_reg_1330_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_reg_1330_reg[23]_i_1_n_0\,
      CO(3) => \mul_ln55_reg_1330_reg[27]_i_1_n_0\,
      CO(2) => \mul_ln55_reg_1330_reg[27]_i_1_n_1\,
      CO(1) => \mul_ln55_reg_1330_reg[27]_i_1_n_2\,
      CO(0) => \mul_ln55_reg_1330_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_95,
      DI(2) => buff0_reg_n_96,
      DI(1) => buff0_reg_n_97,
      DI(0) => buff0_reg_n_98,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \mul_ln55_reg_1330[27]_i_2_n_0\,
      S(2) => \mul_ln55_reg_1330[27]_i_3_n_0\,
      S(1) => \mul_ln55_reg_1330[27]_i_4_n_0\,
      S(0) => \mul_ln55_reg_1330[27]_i_5_n_0\
    );
\mul_ln55_reg_1330_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_reg_1330_reg[27]_i_1_n_0\,
      CO(3) => \NLW_mul_ln55_reg_1330_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln55_reg_1330_reg[31]_i_1_n_1\,
      CO(1) => \mul_ln55_reg_1330_reg[31]_i_1_n_2\,
      CO(0) => \mul_ln55_reg_1330_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => buff0_reg_n_92,
      DI(1) => buff0_reg_n_93,
      DI(0) => buff0_reg_n_94,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \mul_ln55_reg_1330[31]_i_2_n_0\,
      S(2) => \mul_ln55_reg_1330[31]_i_3_n_0\,
      S(1) => \mul_ln55_reg_1330[31]_i_4_n_0\,
      S(0) => \mul_ln55_reg_1330[31]_i_5_n_0\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(31),
      B(16) => q00(31),
      B(15) => q00(31),
      B(14 downto 0) => q00(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \tmp_product__0_0\,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \tmp_product__0_0\,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_58,
      P(46) => tmp_product_n_59,
      P(45) => tmp_product_n_60,
      P(44) => tmp_product_n_61,
      P(43) => tmp_product_n_62,
      P(42) => tmp_product_n_63,
      P(41) => tmp_product_n_64,
      P(40) => tmp_product_n_65,
      P(39) => tmp_product_n_66,
      P(38) => tmp_product_n_67,
      P(37) => tmp_product_n_68,
      P(36) => tmp_product_n_69,
      P(35) => tmp_product_n_70,
      P(34) => tmp_product_n_71,
      P(33) => tmp_product_n_72,
      P(32) => tmp_product_n_73,
      P(31) => tmp_product_n_74,
      P(30) => tmp_product_n_75,
      P(29) => tmp_product_n_76,
      P(28) => tmp_product_n_77,
      P(27) => tmp_product_n_78,
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8) => tmp_product_n_97,
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_106,
      PCOUT(46) => tmp_product_n_107,
      PCOUT(45) => tmp_product_n_108,
      PCOUT(44) => tmp_product_n_109,
      PCOUT(43) => tmp_product_n_110,
      PCOUT(42) => tmp_product_n_111,
      PCOUT(41) => tmp_product_n_112,
      PCOUT(40) => tmp_product_n_113,
      PCOUT(39) => tmp_product_n_114,
      PCOUT(38) => tmp_product_n_115,
      PCOUT(37) => tmp_product_n_116,
      PCOUT(36) => tmp_product_n_117,
      PCOUT(35) => tmp_product_n_118,
      PCOUT(34) => tmp_product_n_119,
      PCOUT(33) => tmp_product_n_120,
      PCOUT(32) => tmp_product_n_121,
      PCOUT(31) => tmp_product_n_122,
      PCOUT(30) => tmp_product_n_123,
      PCOUT(29) => tmp_product_n_124,
      PCOUT(28) => tmp_product_n_125,
      PCOUT(27) => tmp_product_n_126,
      PCOUT(26) => tmp_product_n_127,
      PCOUT(25) => tmp_product_n_128,
      PCOUT(24) => tmp_product_n_129,
      PCOUT(23) => tmp_product_n_130,
      PCOUT(22) => tmp_product_n_131,
      PCOUT(21) => tmp_product_n_132,
      PCOUT(20) => tmp_product_n_133,
      PCOUT(19) => tmp_product_n_134,
      PCOUT(18) => tmp_product_n_135,
      PCOUT(17) => tmp_product_n_136,
      PCOUT(16) => tmp_product_n_137,
      PCOUT(15) => tmp_product_n_138,
      PCOUT(14) => tmp_product_n_139,
      PCOUT(13) => tmp_product_n_140,
      PCOUT(12) => tmp_product_n_141,
      PCOUT(11) => tmp_product_n_142,
      PCOUT(10) => tmp_product_n_143,
      PCOUT(9) => tmp_product_n_144,
      PCOUT(8) => tmp_product_n_145,
      PCOUT(7) => tmp_product_n_146,
      PCOUT(6) => tmp_product_n_147,
      PCOUT(5) => tmp_product_n_148,
      PCOUT(4) => tmp_product_n_149,
      PCOUT(3) => tmp_product_n_150,
      PCOUT(2) => tmp_product_n_151,
      PCOUT(1) => tmp_product_n_152,
      PCOUT(0) => tmp_product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => q00_0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => \tmp_product__0_0\,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \tmp_product__0_0\,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_58\,
      P(46) => \tmp_product__0_n_59\,
      P(45) => \tmp_product__0_n_60\,
      P(44) => \tmp_product__0_n_61\,
      P(43) => \tmp_product__0_n_62\,
      P(42) => \tmp_product__0_n_63\,
      P(41) => \tmp_product__0_n_64\,
      P(40) => \tmp_product__0_n_65\,
      P(39) => \tmp_product__0_n_66\,
      P(38) => \tmp_product__0_n_67\,
      P(37) => \tmp_product__0_n_68\,
      P(36) => \tmp_product__0_n_69\,
      P(35) => \tmp_product__0_n_70\,
      P(34) => \tmp_product__0_n_71\,
      P(33) => \tmp_product__0_n_72\,
      P(32) => \tmp_product__0_n_73\,
      P(31) => \tmp_product__0_n_74\,
      P(30) => \tmp_product__0_n_75\,
      P(29) => \tmp_product__0_n_76\,
      P(28) => \tmp_product__0_n_77\,
      P(27) => \tmp_product__0_n_78\,
      P(26) => \tmp_product__0_n_79\,
      P(25) => \tmp_product__0_n_80\,
      P(24) => \tmp_product__0_n_81\,
      P(23) => \tmp_product__0_n_82\,
      P(22) => \tmp_product__0_n_83\,
      P(21) => \tmp_product__0_n_84\,
      P(20) => \tmp_product__0_n_85\,
      P(19) => \tmp_product__0_n_86\,
      P(18) => \tmp_product__0_n_87\,
      P(17) => \tmp_product__0_n_88\,
      P(16) => \tmp_product__0_n_89\,
      P(15) => \tmp_product__0_n_90\,
      P(14) => \tmp_product__0_n_91\,
      P(13) => \tmp_product__0_n_92\,
      P(12) => \tmp_product__0_n_93\,
      P(11) => \tmp_product__0_n_94\,
      P(10) => \tmp_product__0_n_95\,
      P(9) => \tmp_product__0_n_96\,
      P(8) => \tmp_product__0_n_97\,
      P(7) => \tmp_product__0_n_98\,
      P(6) => \tmp_product__0_n_99\,
      P(5) => \tmp_product__0_n_100\,
      P(4) => \tmp_product__0_n_101\,
      P(3) => \tmp_product__0_n_102\,
      P(2) => \tmp_product__0_n_103\,
      P(1) => \tmp_product__0_n_104\,
      P(0) => \tmp_product__0_n_105\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_106\,
      PCOUT(46) => \tmp_product__0_n_107\,
      PCOUT(45) => \tmp_product__0_n_108\,
      PCOUT(44) => \tmp_product__0_n_109\,
      PCOUT(43) => \tmp_product__0_n_110\,
      PCOUT(42) => \tmp_product__0_n_111\,
      PCOUT(41) => \tmp_product__0_n_112\,
      PCOUT(40) => \tmp_product__0_n_113\,
      PCOUT(39) => \tmp_product__0_n_114\,
      PCOUT(38) => \tmp_product__0_n_115\,
      PCOUT(37) => \tmp_product__0_n_116\,
      PCOUT(36) => \tmp_product__0_n_117\,
      PCOUT(35) => \tmp_product__0_n_118\,
      PCOUT(34) => \tmp_product__0_n_119\,
      PCOUT(33) => \tmp_product__0_n_120\,
      PCOUT(32) => \tmp_product__0_n_121\,
      PCOUT(31) => \tmp_product__0_n_122\,
      PCOUT(30) => \tmp_product__0_n_123\,
      PCOUT(29) => \tmp_product__0_n_124\,
      PCOUT(28) => \tmp_product__0_n_125\,
      PCOUT(27) => \tmp_product__0_n_126\,
      PCOUT(26) => \tmp_product__0_n_127\,
      PCOUT(25) => \tmp_product__0_n_128\,
      PCOUT(24) => \tmp_product__0_n_129\,
      PCOUT(23) => \tmp_product__0_n_130\,
      PCOUT(22) => \tmp_product__0_n_131\,
      PCOUT(21) => \tmp_product__0_n_132\,
      PCOUT(20) => \tmp_product__0_n_133\,
      PCOUT(19) => \tmp_product__0_n_134\,
      PCOUT(18) => \tmp_product__0_n_135\,
      PCOUT(17) => \tmp_product__0_n_136\,
      PCOUT(16) => \tmp_product__0_n_137\,
      PCOUT(15) => \tmp_product__0_n_138\,
      PCOUT(14) => \tmp_product__0_n_139\,
      PCOUT(13) => \tmp_product__0_n_140\,
      PCOUT(12) => \tmp_product__0_n_141\,
      PCOUT(11) => \tmp_product__0_n_142\,
      PCOUT(10) => \tmp_product__0_n_143\,
      PCOUT(9) => \tmp_product__0_n_144\,
      PCOUT(8) => \tmp_product__0_n_145\,
      PCOUT(7) => \tmp_product__0_n_146\,
      PCOUT(6) => \tmp_product__0_n_147\,
      PCOUT(5) => \tmp_product__0_n_148\,
      PCOUT(4) => \tmp_product__0_n_149\,
      PCOUT(3) => \tmp_product__0_n_150\,
      PCOUT(2) => \tmp_product__0_n_151\,
      PCOUT(1) => \tmp_product__0_n_152\,
      PCOUT(0) => \tmp_product__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_8 : entity is "matrix_mult_hw_mul_32s_32s_32_2_1";
end bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_8;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_8 is
  signal \buff0_reg[16]__0_n_0\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \mul_ln55_1_reg_1335[19]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335[19]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335[19]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335[23]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335[23]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335[23]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335[23]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335[27]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335[27]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335[27]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335[27]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335[31]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335[31]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335[31]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335[31]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_1_reg_1335_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_58 : STD_LOGIC;
  signal tmp_product_n_59 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln55_1_reg_1335_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln55_1_reg_1335_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_1_reg_1335_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_1_reg_1335_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_1_reg_1335_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00_0(31),
      B(16) => q00_0(31),
      B(15) => q00_0(31),
      B(14 downto 0) => q00_0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_106\,
      PCIN(46) => \tmp_product__0_n_107\,
      PCIN(45) => \tmp_product__0_n_108\,
      PCIN(44) => \tmp_product__0_n_109\,
      PCIN(43) => \tmp_product__0_n_110\,
      PCIN(42) => \tmp_product__0_n_111\,
      PCIN(41) => \tmp_product__0_n_112\,
      PCIN(40) => \tmp_product__0_n_113\,
      PCIN(39) => \tmp_product__0_n_114\,
      PCIN(38) => \tmp_product__0_n_115\,
      PCIN(37) => \tmp_product__0_n_116\,
      PCIN(36) => \tmp_product__0_n_117\,
      PCIN(35) => \tmp_product__0_n_118\,
      PCIN(34) => \tmp_product__0_n_119\,
      PCIN(33) => \tmp_product__0_n_120\,
      PCIN(32) => \tmp_product__0_n_121\,
      PCIN(31) => \tmp_product__0_n_122\,
      PCIN(30) => \tmp_product__0_n_123\,
      PCIN(29) => \tmp_product__0_n_124\,
      PCIN(28) => \tmp_product__0_n_125\,
      PCIN(27) => \tmp_product__0_n_126\,
      PCIN(26) => \tmp_product__0_n_127\,
      PCIN(25) => \tmp_product__0_n_128\,
      PCIN(24) => \tmp_product__0_n_129\,
      PCIN(23) => \tmp_product__0_n_130\,
      PCIN(22) => \tmp_product__0_n_131\,
      PCIN(21) => \tmp_product__0_n_132\,
      PCIN(20) => \tmp_product__0_n_133\,
      PCIN(19) => \tmp_product__0_n_134\,
      PCIN(18) => \tmp_product__0_n_135\,
      PCIN(17) => \tmp_product__0_n_136\,
      PCIN(16) => \tmp_product__0_n_137\,
      PCIN(15) => \tmp_product__0_n_138\,
      PCIN(14) => \tmp_product__0_n_139\,
      PCIN(13) => \tmp_product__0_n_140\,
      PCIN(12) => \tmp_product__0_n_141\,
      PCIN(11) => \tmp_product__0_n_142\,
      PCIN(10) => \tmp_product__0_n_143\,
      PCIN(9) => \tmp_product__0_n_144\,
      PCIN(8) => \tmp_product__0_n_145\,
      PCIN(7) => \tmp_product__0_n_146\,
      PCIN(6) => \tmp_product__0_n_147\,
      PCIN(5) => \tmp_product__0_n_148\,
      PCIN(4) => \tmp_product__0_n_149\,
      PCIN(3) => \tmp_product__0_n_150\,
      PCIN(2) => \tmp_product__0_n_151\,
      PCIN(1) => \tmp_product__0_n_152\,
      PCIN(0) => \tmp_product__0_n_153\,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => D(0),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_95\,
      Q => D(10),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_94\,
      Q => D(11),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_93\,
      Q => D(12),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_92\,
      Q => D(13),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_91\,
      Q => D(14),
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_90\,
      Q => D(15),
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_89\,
      Q => \buff0_reg[16]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => D(1),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_103\,
      Q => D(2),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_102\,
      Q => D(3),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_101\,
      Q => D(4),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_100\,
      Q => D(5),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_99\,
      Q => D(6),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_98\,
      Q => D(7),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_97\,
      Q => D(8),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_96\,
      Q => D(9),
      R => '0'
    );
\mul_ln55_1_reg_1335[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => tmp_product_n_103,
      O => \mul_ln55_1_reg_1335[19]_i_2_n_0\
    );
\mul_ln55_1_reg_1335[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => tmp_product_n_104,
      O => \mul_ln55_1_reg_1335[19]_i_3_n_0\
    );
\mul_ln55_1_reg_1335[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => tmp_product_n_105,
      O => \mul_ln55_1_reg_1335[19]_i_4_n_0\
    );
\mul_ln55_1_reg_1335[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => tmp_product_n_99,
      O => \mul_ln55_1_reg_1335[23]_i_2_n_0\
    );
\mul_ln55_1_reg_1335[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => tmp_product_n_100,
      O => \mul_ln55_1_reg_1335[23]_i_3_n_0\
    );
\mul_ln55_1_reg_1335[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => tmp_product_n_101,
      O => \mul_ln55_1_reg_1335[23]_i_4_n_0\
    );
\mul_ln55_1_reg_1335[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => tmp_product_n_102,
      O => \mul_ln55_1_reg_1335[23]_i_5_n_0\
    );
\mul_ln55_1_reg_1335[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => tmp_product_n_95,
      O => \mul_ln55_1_reg_1335[27]_i_2_n_0\
    );
\mul_ln55_1_reg_1335[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => tmp_product_n_96,
      O => \mul_ln55_1_reg_1335[27]_i_3_n_0\
    );
\mul_ln55_1_reg_1335[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => tmp_product_n_97,
      O => \mul_ln55_1_reg_1335[27]_i_4_n_0\
    );
\mul_ln55_1_reg_1335[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => tmp_product_n_98,
      O => \mul_ln55_1_reg_1335[27]_i_5_n_0\
    );
\mul_ln55_1_reg_1335[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_91,
      I1 => tmp_product_n_91,
      O => \mul_ln55_1_reg_1335[31]_i_2_n_0\
    );
\mul_ln55_1_reg_1335[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_92,
      I1 => tmp_product_n_92,
      O => \mul_ln55_1_reg_1335[31]_i_3_n_0\
    );
\mul_ln55_1_reg_1335[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_93,
      I1 => tmp_product_n_93,
      O => \mul_ln55_1_reg_1335[31]_i_4_n_0\
    );
\mul_ln55_1_reg_1335[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => tmp_product_n_94,
      O => \mul_ln55_1_reg_1335[31]_i_5_n_0\
    );
\mul_ln55_1_reg_1335_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln55_1_reg_1335_reg[19]_i_1_n_0\,
      CO(2) => \mul_ln55_1_reg_1335_reg[19]_i_1_n_1\,
      CO(1) => \mul_ln55_1_reg_1335_reg[19]_i_1_n_2\,
      CO(0) => \mul_ln55_1_reg_1335_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_103,
      DI(2) => buff0_reg_n_104,
      DI(1) => buff0_reg_n_105,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \mul_ln55_1_reg_1335[19]_i_2_n_0\,
      S(2) => \mul_ln55_1_reg_1335[19]_i_3_n_0\,
      S(1) => \mul_ln55_1_reg_1335[19]_i_4_n_0\,
      S(0) => \buff0_reg[16]__0_n_0\
    );
\mul_ln55_1_reg_1335_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_1_reg_1335_reg[19]_i_1_n_0\,
      CO(3) => \mul_ln55_1_reg_1335_reg[23]_i_1_n_0\,
      CO(2) => \mul_ln55_1_reg_1335_reg[23]_i_1_n_1\,
      CO(1) => \mul_ln55_1_reg_1335_reg[23]_i_1_n_2\,
      CO(0) => \mul_ln55_1_reg_1335_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_99,
      DI(2) => buff0_reg_n_100,
      DI(1) => buff0_reg_n_101,
      DI(0) => buff0_reg_n_102,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \mul_ln55_1_reg_1335[23]_i_2_n_0\,
      S(2) => \mul_ln55_1_reg_1335[23]_i_3_n_0\,
      S(1) => \mul_ln55_1_reg_1335[23]_i_4_n_0\,
      S(0) => \mul_ln55_1_reg_1335[23]_i_5_n_0\
    );
\mul_ln55_1_reg_1335_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_1_reg_1335_reg[23]_i_1_n_0\,
      CO(3) => \mul_ln55_1_reg_1335_reg[27]_i_1_n_0\,
      CO(2) => \mul_ln55_1_reg_1335_reg[27]_i_1_n_1\,
      CO(1) => \mul_ln55_1_reg_1335_reg[27]_i_1_n_2\,
      CO(0) => \mul_ln55_1_reg_1335_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_95,
      DI(2) => buff0_reg_n_96,
      DI(1) => buff0_reg_n_97,
      DI(0) => buff0_reg_n_98,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \mul_ln55_1_reg_1335[27]_i_2_n_0\,
      S(2) => \mul_ln55_1_reg_1335[27]_i_3_n_0\,
      S(1) => \mul_ln55_1_reg_1335[27]_i_4_n_0\,
      S(0) => \mul_ln55_1_reg_1335[27]_i_5_n_0\
    );
\mul_ln55_1_reg_1335_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_1_reg_1335_reg[27]_i_1_n_0\,
      CO(3) => \NLW_mul_ln55_1_reg_1335_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln55_1_reg_1335_reg[31]_i_1_n_1\,
      CO(1) => \mul_ln55_1_reg_1335_reg[31]_i_1_n_2\,
      CO(0) => \mul_ln55_1_reg_1335_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => buff0_reg_n_92,
      DI(1) => buff0_reg_n_93,
      DI(0) => buff0_reg_n_94,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \mul_ln55_1_reg_1335[31]_i_2_n_0\,
      S(2) => \mul_ln55_1_reg_1335[31]_i_3_n_0\,
      S(1) => \mul_ln55_1_reg_1335[31]_i_4_n_0\,
      S(0) => \mul_ln55_1_reg_1335[31]_i_5_n_0\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(31),
      B(16) => q00(31),
      B(15) => q00(31),
      B(14 downto 0) => q00(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_58,
      P(46) => tmp_product_n_59,
      P(45) => tmp_product_n_60,
      P(44) => tmp_product_n_61,
      P(43) => tmp_product_n_62,
      P(42) => tmp_product_n_63,
      P(41) => tmp_product_n_64,
      P(40) => tmp_product_n_65,
      P(39) => tmp_product_n_66,
      P(38) => tmp_product_n_67,
      P(37) => tmp_product_n_68,
      P(36) => tmp_product_n_69,
      P(35) => tmp_product_n_70,
      P(34) => tmp_product_n_71,
      P(33) => tmp_product_n_72,
      P(32) => tmp_product_n_73,
      P(31) => tmp_product_n_74,
      P(30) => tmp_product_n_75,
      P(29) => tmp_product_n_76,
      P(28) => tmp_product_n_77,
      P(27) => tmp_product_n_78,
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8) => tmp_product_n_97,
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_106,
      PCOUT(46) => tmp_product_n_107,
      PCOUT(45) => tmp_product_n_108,
      PCOUT(44) => tmp_product_n_109,
      PCOUT(43) => tmp_product_n_110,
      PCOUT(42) => tmp_product_n_111,
      PCOUT(41) => tmp_product_n_112,
      PCOUT(40) => tmp_product_n_113,
      PCOUT(39) => tmp_product_n_114,
      PCOUT(38) => tmp_product_n_115,
      PCOUT(37) => tmp_product_n_116,
      PCOUT(36) => tmp_product_n_117,
      PCOUT(35) => tmp_product_n_118,
      PCOUT(34) => tmp_product_n_119,
      PCOUT(33) => tmp_product_n_120,
      PCOUT(32) => tmp_product_n_121,
      PCOUT(31) => tmp_product_n_122,
      PCOUT(30) => tmp_product_n_123,
      PCOUT(29) => tmp_product_n_124,
      PCOUT(28) => tmp_product_n_125,
      PCOUT(27) => tmp_product_n_126,
      PCOUT(26) => tmp_product_n_127,
      PCOUT(25) => tmp_product_n_128,
      PCOUT(24) => tmp_product_n_129,
      PCOUT(23) => tmp_product_n_130,
      PCOUT(22) => tmp_product_n_131,
      PCOUT(21) => tmp_product_n_132,
      PCOUT(20) => tmp_product_n_133,
      PCOUT(19) => tmp_product_n_134,
      PCOUT(18) => tmp_product_n_135,
      PCOUT(17) => tmp_product_n_136,
      PCOUT(16) => tmp_product_n_137,
      PCOUT(15) => tmp_product_n_138,
      PCOUT(14) => tmp_product_n_139,
      PCOUT(13) => tmp_product_n_140,
      PCOUT(12) => tmp_product_n_141,
      PCOUT(11) => tmp_product_n_142,
      PCOUT(10) => tmp_product_n_143,
      PCOUT(9) => tmp_product_n_144,
      PCOUT(8) => tmp_product_n_145,
      PCOUT(7) => tmp_product_n_146,
      PCOUT(6) => tmp_product_n_147,
      PCOUT(5) => tmp_product_n_148,
      PCOUT(4) => tmp_product_n_149,
      PCOUT(3) => tmp_product_n_150,
      PCOUT(2) => tmp_product_n_151,
      PCOUT(1) => tmp_product_n_152,
      PCOUT(0) => tmp_product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => q00_0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_58\,
      P(46) => \tmp_product__0_n_59\,
      P(45) => \tmp_product__0_n_60\,
      P(44) => \tmp_product__0_n_61\,
      P(43) => \tmp_product__0_n_62\,
      P(42) => \tmp_product__0_n_63\,
      P(41) => \tmp_product__0_n_64\,
      P(40) => \tmp_product__0_n_65\,
      P(39) => \tmp_product__0_n_66\,
      P(38) => \tmp_product__0_n_67\,
      P(37) => \tmp_product__0_n_68\,
      P(36) => \tmp_product__0_n_69\,
      P(35) => \tmp_product__0_n_70\,
      P(34) => \tmp_product__0_n_71\,
      P(33) => \tmp_product__0_n_72\,
      P(32) => \tmp_product__0_n_73\,
      P(31) => \tmp_product__0_n_74\,
      P(30) => \tmp_product__0_n_75\,
      P(29) => \tmp_product__0_n_76\,
      P(28) => \tmp_product__0_n_77\,
      P(27) => \tmp_product__0_n_78\,
      P(26) => \tmp_product__0_n_79\,
      P(25) => \tmp_product__0_n_80\,
      P(24) => \tmp_product__0_n_81\,
      P(23) => \tmp_product__0_n_82\,
      P(22) => \tmp_product__0_n_83\,
      P(21) => \tmp_product__0_n_84\,
      P(20) => \tmp_product__0_n_85\,
      P(19) => \tmp_product__0_n_86\,
      P(18) => \tmp_product__0_n_87\,
      P(17) => \tmp_product__0_n_88\,
      P(16) => \tmp_product__0_n_89\,
      P(15) => \tmp_product__0_n_90\,
      P(14) => \tmp_product__0_n_91\,
      P(13) => \tmp_product__0_n_92\,
      P(12) => \tmp_product__0_n_93\,
      P(11) => \tmp_product__0_n_94\,
      P(10) => \tmp_product__0_n_95\,
      P(9) => \tmp_product__0_n_96\,
      P(8) => \tmp_product__0_n_97\,
      P(7) => \tmp_product__0_n_98\,
      P(6) => \tmp_product__0_n_99\,
      P(5) => \tmp_product__0_n_100\,
      P(4) => \tmp_product__0_n_101\,
      P(3) => \tmp_product__0_n_102\,
      P(2) => \tmp_product__0_n_103\,
      P(1) => \tmp_product__0_n_104\,
      P(0) => \tmp_product__0_n_105\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_106\,
      PCOUT(46) => \tmp_product__0_n_107\,
      PCOUT(45) => \tmp_product__0_n_108\,
      PCOUT(44) => \tmp_product__0_n_109\,
      PCOUT(43) => \tmp_product__0_n_110\,
      PCOUT(42) => \tmp_product__0_n_111\,
      PCOUT(41) => \tmp_product__0_n_112\,
      PCOUT(40) => \tmp_product__0_n_113\,
      PCOUT(39) => \tmp_product__0_n_114\,
      PCOUT(38) => \tmp_product__0_n_115\,
      PCOUT(37) => \tmp_product__0_n_116\,
      PCOUT(36) => \tmp_product__0_n_117\,
      PCOUT(35) => \tmp_product__0_n_118\,
      PCOUT(34) => \tmp_product__0_n_119\,
      PCOUT(33) => \tmp_product__0_n_120\,
      PCOUT(32) => \tmp_product__0_n_121\,
      PCOUT(31) => \tmp_product__0_n_122\,
      PCOUT(30) => \tmp_product__0_n_123\,
      PCOUT(29) => \tmp_product__0_n_124\,
      PCOUT(28) => \tmp_product__0_n_125\,
      PCOUT(27) => \tmp_product__0_n_126\,
      PCOUT(26) => \tmp_product__0_n_127\,
      PCOUT(25) => \tmp_product__0_n_128\,
      PCOUT(24) => \tmp_product__0_n_129\,
      PCOUT(23) => \tmp_product__0_n_130\,
      PCOUT(22) => \tmp_product__0_n_131\,
      PCOUT(21) => \tmp_product__0_n_132\,
      PCOUT(20) => \tmp_product__0_n_133\,
      PCOUT(19) => \tmp_product__0_n_134\,
      PCOUT(18) => \tmp_product__0_n_135\,
      PCOUT(17) => \tmp_product__0_n_136\,
      PCOUT(16) => \tmp_product__0_n_137\,
      PCOUT(15) => \tmp_product__0_n_138\,
      PCOUT(14) => \tmp_product__0_n_139\,
      PCOUT(13) => \tmp_product__0_n_140\,
      PCOUT(12) => \tmp_product__0_n_141\,
      PCOUT(11) => \tmp_product__0_n_142\,
      PCOUT(10) => \tmp_product__0_n_143\,
      PCOUT(9) => \tmp_product__0_n_144\,
      PCOUT(8) => \tmp_product__0_n_145\,
      PCOUT(7) => \tmp_product__0_n_146\,
      PCOUT(6) => \tmp_product__0_n_147\,
      PCOUT(5) => \tmp_product__0_n_148\,
      PCOUT(4) => \tmp_product__0_n_149\,
      PCOUT(3) => \tmp_product__0_n_150\,
      PCOUT(2) => \tmp_product__0_n_151\,
      PCOUT(1) => \tmp_product__0_n_152\,
      PCOUT(0) => \tmp_product__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    buff0_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_0 : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_9 : entity is "matrix_mult_hw_mul_32s_32s_32_2_1";
end bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_9;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_9 is
  signal \buff0_reg[16]__0_n_0\ : STD_LOGIC;
  signal buff0_reg_n_100 : STD_LOGIC;
  signal buff0_reg_n_101 : STD_LOGIC;
  signal buff0_reg_n_102 : STD_LOGIC;
  signal buff0_reg_n_103 : STD_LOGIC;
  signal buff0_reg_n_104 : STD_LOGIC;
  signal buff0_reg_n_105 : STD_LOGIC;
  signal buff0_reg_n_58 : STD_LOGIC;
  signal buff0_reg_n_59 : STD_LOGIC;
  signal buff0_reg_n_60 : STD_LOGIC;
  signal buff0_reg_n_61 : STD_LOGIC;
  signal buff0_reg_n_62 : STD_LOGIC;
  signal buff0_reg_n_63 : STD_LOGIC;
  signal buff0_reg_n_64 : STD_LOGIC;
  signal buff0_reg_n_65 : STD_LOGIC;
  signal buff0_reg_n_66 : STD_LOGIC;
  signal buff0_reg_n_67 : STD_LOGIC;
  signal buff0_reg_n_68 : STD_LOGIC;
  signal buff0_reg_n_69 : STD_LOGIC;
  signal buff0_reg_n_70 : STD_LOGIC;
  signal buff0_reg_n_71 : STD_LOGIC;
  signal buff0_reg_n_72 : STD_LOGIC;
  signal buff0_reg_n_73 : STD_LOGIC;
  signal buff0_reg_n_74 : STD_LOGIC;
  signal buff0_reg_n_75 : STD_LOGIC;
  signal buff0_reg_n_76 : STD_LOGIC;
  signal buff0_reg_n_77 : STD_LOGIC;
  signal buff0_reg_n_78 : STD_LOGIC;
  signal buff0_reg_n_79 : STD_LOGIC;
  signal buff0_reg_n_80 : STD_LOGIC;
  signal buff0_reg_n_81 : STD_LOGIC;
  signal buff0_reg_n_82 : STD_LOGIC;
  signal buff0_reg_n_83 : STD_LOGIC;
  signal buff0_reg_n_84 : STD_LOGIC;
  signal buff0_reg_n_85 : STD_LOGIC;
  signal buff0_reg_n_86 : STD_LOGIC;
  signal buff0_reg_n_87 : STD_LOGIC;
  signal buff0_reg_n_88 : STD_LOGIC;
  signal buff0_reg_n_89 : STD_LOGIC;
  signal buff0_reg_n_90 : STD_LOGIC;
  signal buff0_reg_n_91 : STD_LOGIC;
  signal buff0_reg_n_92 : STD_LOGIC;
  signal buff0_reg_n_93 : STD_LOGIC;
  signal buff0_reg_n_94 : STD_LOGIC;
  signal buff0_reg_n_95 : STD_LOGIC;
  signal buff0_reg_n_96 : STD_LOGIC;
  signal buff0_reg_n_97 : STD_LOGIC;
  signal buff0_reg_n_98 : STD_LOGIC;
  signal buff0_reg_n_99 : STD_LOGIC;
  signal \mul_ln55_2_reg_1340[19]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340[19]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340[19]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340[23]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340[23]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340[23]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340[23]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340[27]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340[27]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340[27]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340[27]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340[31]_i_2_n_0\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340[31]_i_3_n_0\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340[31]_i_4_n_0\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340[31]_i_5_n_0\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \mul_ln55_2_reg_1340_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_product__0_n_100\ : STD_LOGIC;
  signal \tmp_product__0_n_101\ : STD_LOGIC;
  signal \tmp_product__0_n_102\ : STD_LOGIC;
  signal \tmp_product__0_n_103\ : STD_LOGIC;
  signal \tmp_product__0_n_104\ : STD_LOGIC;
  signal \tmp_product__0_n_105\ : STD_LOGIC;
  signal \tmp_product__0_n_106\ : STD_LOGIC;
  signal \tmp_product__0_n_107\ : STD_LOGIC;
  signal \tmp_product__0_n_108\ : STD_LOGIC;
  signal \tmp_product__0_n_109\ : STD_LOGIC;
  signal \tmp_product__0_n_110\ : STD_LOGIC;
  signal \tmp_product__0_n_111\ : STD_LOGIC;
  signal \tmp_product__0_n_112\ : STD_LOGIC;
  signal \tmp_product__0_n_113\ : STD_LOGIC;
  signal \tmp_product__0_n_114\ : STD_LOGIC;
  signal \tmp_product__0_n_115\ : STD_LOGIC;
  signal \tmp_product__0_n_116\ : STD_LOGIC;
  signal \tmp_product__0_n_117\ : STD_LOGIC;
  signal \tmp_product__0_n_118\ : STD_LOGIC;
  signal \tmp_product__0_n_119\ : STD_LOGIC;
  signal \tmp_product__0_n_120\ : STD_LOGIC;
  signal \tmp_product__0_n_121\ : STD_LOGIC;
  signal \tmp_product__0_n_122\ : STD_LOGIC;
  signal \tmp_product__0_n_123\ : STD_LOGIC;
  signal \tmp_product__0_n_124\ : STD_LOGIC;
  signal \tmp_product__0_n_125\ : STD_LOGIC;
  signal \tmp_product__0_n_126\ : STD_LOGIC;
  signal \tmp_product__0_n_127\ : STD_LOGIC;
  signal \tmp_product__0_n_128\ : STD_LOGIC;
  signal \tmp_product__0_n_129\ : STD_LOGIC;
  signal \tmp_product__0_n_130\ : STD_LOGIC;
  signal \tmp_product__0_n_131\ : STD_LOGIC;
  signal \tmp_product__0_n_132\ : STD_LOGIC;
  signal \tmp_product__0_n_133\ : STD_LOGIC;
  signal \tmp_product__0_n_134\ : STD_LOGIC;
  signal \tmp_product__0_n_135\ : STD_LOGIC;
  signal \tmp_product__0_n_136\ : STD_LOGIC;
  signal \tmp_product__0_n_137\ : STD_LOGIC;
  signal \tmp_product__0_n_138\ : STD_LOGIC;
  signal \tmp_product__0_n_139\ : STD_LOGIC;
  signal \tmp_product__0_n_140\ : STD_LOGIC;
  signal \tmp_product__0_n_141\ : STD_LOGIC;
  signal \tmp_product__0_n_142\ : STD_LOGIC;
  signal \tmp_product__0_n_143\ : STD_LOGIC;
  signal \tmp_product__0_n_144\ : STD_LOGIC;
  signal \tmp_product__0_n_145\ : STD_LOGIC;
  signal \tmp_product__0_n_146\ : STD_LOGIC;
  signal \tmp_product__0_n_147\ : STD_LOGIC;
  signal \tmp_product__0_n_148\ : STD_LOGIC;
  signal \tmp_product__0_n_149\ : STD_LOGIC;
  signal \tmp_product__0_n_150\ : STD_LOGIC;
  signal \tmp_product__0_n_151\ : STD_LOGIC;
  signal \tmp_product__0_n_152\ : STD_LOGIC;
  signal \tmp_product__0_n_153\ : STD_LOGIC;
  signal \tmp_product__0_n_58\ : STD_LOGIC;
  signal \tmp_product__0_n_59\ : STD_LOGIC;
  signal \tmp_product__0_n_60\ : STD_LOGIC;
  signal \tmp_product__0_n_61\ : STD_LOGIC;
  signal \tmp_product__0_n_62\ : STD_LOGIC;
  signal \tmp_product__0_n_63\ : STD_LOGIC;
  signal \tmp_product__0_n_64\ : STD_LOGIC;
  signal \tmp_product__0_n_65\ : STD_LOGIC;
  signal \tmp_product__0_n_66\ : STD_LOGIC;
  signal \tmp_product__0_n_67\ : STD_LOGIC;
  signal \tmp_product__0_n_68\ : STD_LOGIC;
  signal \tmp_product__0_n_69\ : STD_LOGIC;
  signal \tmp_product__0_n_70\ : STD_LOGIC;
  signal \tmp_product__0_n_71\ : STD_LOGIC;
  signal \tmp_product__0_n_72\ : STD_LOGIC;
  signal \tmp_product__0_n_73\ : STD_LOGIC;
  signal \tmp_product__0_n_74\ : STD_LOGIC;
  signal \tmp_product__0_n_75\ : STD_LOGIC;
  signal \tmp_product__0_n_76\ : STD_LOGIC;
  signal \tmp_product__0_n_77\ : STD_LOGIC;
  signal \tmp_product__0_n_78\ : STD_LOGIC;
  signal \tmp_product__0_n_79\ : STD_LOGIC;
  signal \tmp_product__0_n_80\ : STD_LOGIC;
  signal \tmp_product__0_n_81\ : STD_LOGIC;
  signal \tmp_product__0_n_82\ : STD_LOGIC;
  signal \tmp_product__0_n_83\ : STD_LOGIC;
  signal \tmp_product__0_n_84\ : STD_LOGIC;
  signal \tmp_product__0_n_85\ : STD_LOGIC;
  signal \tmp_product__0_n_86\ : STD_LOGIC;
  signal \tmp_product__0_n_87\ : STD_LOGIC;
  signal \tmp_product__0_n_88\ : STD_LOGIC;
  signal \tmp_product__0_n_89\ : STD_LOGIC;
  signal \tmp_product__0_n_90\ : STD_LOGIC;
  signal \tmp_product__0_n_91\ : STD_LOGIC;
  signal \tmp_product__0_n_92\ : STD_LOGIC;
  signal \tmp_product__0_n_93\ : STD_LOGIC;
  signal \tmp_product__0_n_94\ : STD_LOGIC;
  signal \tmp_product__0_n_95\ : STD_LOGIC;
  signal \tmp_product__0_n_96\ : STD_LOGIC;
  signal \tmp_product__0_n_97\ : STD_LOGIC;
  signal \tmp_product__0_n_98\ : STD_LOGIC;
  signal \tmp_product__0_n_99\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_106 : STD_LOGIC;
  signal tmp_product_n_107 : STD_LOGIC;
  signal tmp_product_n_108 : STD_LOGIC;
  signal tmp_product_n_109 : STD_LOGIC;
  signal tmp_product_n_110 : STD_LOGIC;
  signal tmp_product_n_111 : STD_LOGIC;
  signal tmp_product_n_112 : STD_LOGIC;
  signal tmp_product_n_113 : STD_LOGIC;
  signal tmp_product_n_114 : STD_LOGIC;
  signal tmp_product_n_115 : STD_LOGIC;
  signal tmp_product_n_116 : STD_LOGIC;
  signal tmp_product_n_117 : STD_LOGIC;
  signal tmp_product_n_118 : STD_LOGIC;
  signal tmp_product_n_119 : STD_LOGIC;
  signal tmp_product_n_120 : STD_LOGIC;
  signal tmp_product_n_121 : STD_LOGIC;
  signal tmp_product_n_122 : STD_LOGIC;
  signal tmp_product_n_123 : STD_LOGIC;
  signal tmp_product_n_124 : STD_LOGIC;
  signal tmp_product_n_125 : STD_LOGIC;
  signal tmp_product_n_126 : STD_LOGIC;
  signal tmp_product_n_127 : STD_LOGIC;
  signal tmp_product_n_128 : STD_LOGIC;
  signal tmp_product_n_129 : STD_LOGIC;
  signal tmp_product_n_130 : STD_LOGIC;
  signal tmp_product_n_131 : STD_LOGIC;
  signal tmp_product_n_132 : STD_LOGIC;
  signal tmp_product_n_133 : STD_LOGIC;
  signal tmp_product_n_134 : STD_LOGIC;
  signal tmp_product_n_135 : STD_LOGIC;
  signal tmp_product_n_136 : STD_LOGIC;
  signal tmp_product_n_137 : STD_LOGIC;
  signal tmp_product_n_138 : STD_LOGIC;
  signal tmp_product_n_139 : STD_LOGIC;
  signal tmp_product_n_140 : STD_LOGIC;
  signal tmp_product_n_141 : STD_LOGIC;
  signal tmp_product_n_142 : STD_LOGIC;
  signal tmp_product_n_143 : STD_LOGIC;
  signal tmp_product_n_144 : STD_LOGIC;
  signal tmp_product_n_145 : STD_LOGIC;
  signal tmp_product_n_146 : STD_LOGIC;
  signal tmp_product_n_147 : STD_LOGIC;
  signal tmp_product_n_148 : STD_LOGIC;
  signal tmp_product_n_149 : STD_LOGIC;
  signal tmp_product_n_150 : STD_LOGIC;
  signal tmp_product_n_151 : STD_LOGIC;
  signal tmp_product_n_152 : STD_LOGIC;
  signal tmp_product_n_153 : STD_LOGIC;
  signal tmp_product_n_58 : STD_LOGIC;
  signal tmp_product_n_59 : STD_LOGIC;
  signal tmp_product_n_60 : STD_LOGIC;
  signal tmp_product_n_61 : STD_LOGIC;
  signal tmp_product_n_62 : STD_LOGIC;
  signal tmp_product_n_63 : STD_LOGIC;
  signal tmp_product_n_64 : STD_LOGIC;
  signal tmp_product_n_65 : STD_LOGIC;
  signal tmp_product_n_66 : STD_LOGIC;
  signal tmp_product_n_67 : STD_LOGIC;
  signal tmp_product_n_68 : STD_LOGIC;
  signal tmp_product_n_69 : STD_LOGIC;
  signal tmp_product_n_70 : STD_LOGIC;
  signal tmp_product_n_71 : STD_LOGIC;
  signal tmp_product_n_72 : STD_LOGIC;
  signal tmp_product_n_73 : STD_LOGIC;
  signal tmp_product_n_74 : STD_LOGIC;
  signal tmp_product_n_75 : STD_LOGIC;
  signal tmp_product_n_76 : STD_LOGIC;
  signal tmp_product_n_77 : STD_LOGIC;
  signal tmp_product_n_78 : STD_LOGIC;
  signal tmp_product_n_79 : STD_LOGIC;
  signal tmp_product_n_80 : STD_LOGIC;
  signal tmp_product_n_81 : STD_LOGIC;
  signal tmp_product_n_82 : STD_LOGIC;
  signal tmp_product_n_83 : STD_LOGIC;
  signal tmp_product_n_84 : STD_LOGIC;
  signal tmp_product_n_85 : STD_LOGIC;
  signal tmp_product_n_86 : STD_LOGIC;
  signal tmp_product_n_87 : STD_LOGIC;
  signal tmp_product_n_88 : STD_LOGIC;
  signal tmp_product_n_89 : STD_LOGIC;
  signal tmp_product_n_90 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_93 : STD_LOGIC;
  signal tmp_product_n_94 : STD_LOGIC;
  signal tmp_product_n_95 : STD_LOGIC;
  signal tmp_product_n_96 : STD_LOGIC;
  signal tmp_product_n_97 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff0_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff0_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff0_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff0_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln55_2_reg_1340_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_tmp_product__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_tmp_product__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of buff0_reg : label is "{SYNTH-10 {cell *THIS*} {string 18x15 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \mul_ln55_2_reg_1340_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_2_reg_1340_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_2_reg_1340_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \mul_ln55_2_reg_1340_reg[31]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-10 {cell *THIS*} {string 15x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \tmp_product__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
begin
buff0_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff0_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00_0(31),
      B(16) => q00_0(31),
      B(15) => q00_0(31),
      B(14 downto 0) => q00_0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff0_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff0_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff0_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff0_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff0_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff0_reg_n_58,
      P(46) => buff0_reg_n_59,
      P(45) => buff0_reg_n_60,
      P(44) => buff0_reg_n_61,
      P(43) => buff0_reg_n_62,
      P(42) => buff0_reg_n_63,
      P(41) => buff0_reg_n_64,
      P(40) => buff0_reg_n_65,
      P(39) => buff0_reg_n_66,
      P(38) => buff0_reg_n_67,
      P(37) => buff0_reg_n_68,
      P(36) => buff0_reg_n_69,
      P(35) => buff0_reg_n_70,
      P(34) => buff0_reg_n_71,
      P(33) => buff0_reg_n_72,
      P(32) => buff0_reg_n_73,
      P(31) => buff0_reg_n_74,
      P(30) => buff0_reg_n_75,
      P(29) => buff0_reg_n_76,
      P(28) => buff0_reg_n_77,
      P(27) => buff0_reg_n_78,
      P(26) => buff0_reg_n_79,
      P(25) => buff0_reg_n_80,
      P(24) => buff0_reg_n_81,
      P(23) => buff0_reg_n_82,
      P(22) => buff0_reg_n_83,
      P(21) => buff0_reg_n_84,
      P(20) => buff0_reg_n_85,
      P(19) => buff0_reg_n_86,
      P(18) => buff0_reg_n_87,
      P(17) => buff0_reg_n_88,
      P(16) => buff0_reg_n_89,
      P(15) => buff0_reg_n_90,
      P(14) => buff0_reg_n_91,
      P(13) => buff0_reg_n_92,
      P(12) => buff0_reg_n_93,
      P(11) => buff0_reg_n_94,
      P(10) => buff0_reg_n_95,
      P(9) => buff0_reg_n_96,
      P(8) => buff0_reg_n_97,
      P(7) => buff0_reg_n_98,
      P(6) => buff0_reg_n_99,
      P(5) => buff0_reg_n_100,
      P(4) => buff0_reg_n_101,
      P(3) => buff0_reg_n_102,
      P(2) => buff0_reg_n_103,
      P(1) => buff0_reg_n_104,
      P(0) => buff0_reg_n_105,
      PATTERNBDETECT => NLW_buff0_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff0_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => \tmp_product__0_n_106\,
      PCIN(46) => \tmp_product__0_n_107\,
      PCIN(45) => \tmp_product__0_n_108\,
      PCIN(44) => \tmp_product__0_n_109\,
      PCIN(43) => \tmp_product__0_n_110\,
      PCIN(42) => \tmp_product__0_n_111\,
      PCIN(41) => \tmp_product__0_n_112\,
      PCIN(40) => \tmp_product__0_n_113\,
      PCIN(39) => \tmp_product__0_n_114\,
      PCIN(38) => \tmp_product__0_n_115\,
      PCIN(37) => \tmp_product__0_n_116\,
      PCIN(36) => \tmp_product__0_n_117\,
      PCIN(35) => \tmp_product__0_n_118\,
      PCIN(34) => \tmp_product__0_n_119\,
      PCIN(33) => \tmp_product__0_n_120\,
      PCIN(32) => \tmp_product__0_n_121\,
      PCIN(31) => \tmp_product__0_n_122\,
      PCIN(30) => \tmp_product__0_n_123\,
      PCIN(29) => \tmp_product__0_n_124\,
      PCIN(28) => \tmp_product__0_n_125\,
      PCIN(27) => \tmp_product__0_n_126\,
      PCIN(26) => \tmp_product__0_n_127\,
      PCIN(25) => \tmp_product__0_n_128\,
      PCIN(24) => \tmp_product__0_n_129\,
      PCIN(23) => \tmp_product__0_n_130\,
      PCIN(22) => \tmp_product__0_n_131\,
      PCIN(21) => \tmp_product__0_n_132\,
      PCIN(20) => \tmp_product__0_n_133\,
      PCIN(19) => \tmp_product__0_n_134\,
      PCIN(18) => \tmp_product__0_n_135\,
      PCIN(17) => \tmp_product__0_n_136\,
      PCIN(16) => \tmp_product__0_n_137\,
      PCIN(15) => \tmp_product__0_n_138\,
      PCIN(14) => \tmp_product__0_n_139\,
      PCIN(13) => \tmp_product__0_n_140\,
      PCIN(12) => \tmp_product__0_n_141\,
      PCIN(11) => \tmp_product__0_n_142\,
      PCIN(10) => \tmp_product__0_n_143\,
      PCIN(9) => \tmp_product__0_n_144\,
      PCIN(8) => \tmp_product__0_n_145\,
      PCIN(7) => \tmp_product__0_n_146\,
      PCIN(6) => \tmp_product__0_n_147\,
      PCIN(5) => \tmp_product__0_n_148\,
      PCIN(4) => \tmp_product__0_n_149\,
      PCIN(3) => \tmp_product__0_n_150\,
      PCIN(2) => \tmp_product__0_n_151\,
      PCIN(1) => \tmp_product__0_n_152\,
      PCIN(0) => \tmp_product__0_n_153\,
      PCOUT(47 downto 0) => NLW_buff0_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff0_reg_UNDERFLOW_UNCONNECTED
    );
\buff0_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_105\,
      Q => D(0),
      R => '0'
    );
\buff0_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_95\,
      Q => D(10),
      R => '0'
    );
\buff0_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_94\,
      Q => D(11),
      R => '0'
    );
\buff0_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_93\,
      Q => D(12),
      R => '0'
    );
\buff0_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_92\,
      Q => D(13),
      R => '0'
    );
\buff0_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_91\,
      Q => D(14),
      R => '0'
    );
\buff0_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_90\,
      Q => D(15),
      R => '0'
    );
\buff0_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_89\,
      Q => \buff0_reg[16]__0_n_0\,
      R => '0'
    );
\buff0_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_104\,
      Q => D(1),
      R => '0'
    );
\buff0_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_103\,
      Q => D(2),
      R => '0'
    );
\buff0_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_102\,
      Q => D(3),
      R => '0'
    );
\buff0_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_101\,
      Q => D(4),
      R => '0'
    );
\buff0_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_100\,
      Q => D(5),
      R => '0'
    );
\buff0_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_99\,
      Q => D(6),
      R => '0'
    );
\buff0_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_98\,
      Q => D(7),
      R => '0'
    );
\buff0_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_97\,
      Q => D(8),
      R => '0'
    );
\buff0_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_product__0_n_96\,
      Q => D(9),
      R => '0'
    );
\mul_ln55_2_reg_1340[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_103,
      I1 => tmp_product_n_103,
      O => \mul_ln55_2_reg_1340[19]_i_2_n_0\
    );
\mul_ln55_2_reg_1340[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_104,
      I1 => tmp_product_n_104,
      O => \mul_ln55_2_reg_1340[19]_i_3_n_0\
    );
\mul_ln55_2_reg_1340[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_105,
      I1 => tmp_product_n_105,
      O => \mul_ln55_2_reg_1340[19]_i_4_n_0\
    );
\mul_ln55_2_reg_1340[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_99,
      I1 => tmp_product_n_99,
      O => \mul_ln55_2_reg_1340[23]_i_2_n_0\
    );
\mul_ln55_2_reg_1340[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_100,
      I1 => tmp_product_n_100,
      O => \mul_ln55_2_reg_1340[23]_i_3_n_0\
    );
\mul_ln55_2_reg_1340[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_101,
      I1 => tmp_product_n_101,
      O => \mul_ln55_2_reg_1340[23]_i_4_n_0\
    );
\mul_ln55_2_reg_1340[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_102,
      I1 => tmp_product_n_102,
      O => \mul_ln55_2_reg_1340[23]_i_5_n_0\
    );
\mul_ln55_2_reg_1340[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_95,
      I1 => tmp_product_n_95,
      O => \mul_ln55_2_reg_1340[27]_i_2_n_0\
    );
\mul_ln55_2_reg_1340[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_96,
      I1 => tmp_product_n_96,
      O => \mul_ln55_2_reg_1340[27]_i_3_n_0\
    );
\mul_ln55_2_reg_1340[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_97,
      I1 => tmp_product_n_97,
      O => \mul_ln55_2_reg_1340[27]_i_4_n_0\
    );
\mul_ln55_2_reg_1340[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_98,
      I1 => tmp_product_n_98,
      O => \mul_ln55_2_reg_1340[27]_i_5_n_0\
    );
\mul_ln55_2_reg_1340[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_91,
      I1 => tmp_product_n_91,
      O => \mul_ln55_2_reg_1340[31]_i_2_n_0\
    );
\mul_ln55_2_reg_1340[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_92,
      I1 => tmp_product_n_92,
      O => \mul_ln55_2_reg_1340[31]_i_3_n_0\
    );
\mul_ln55_2_reg_1340[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_93,
      I1 => tmp_product_n_93,
      O => \mul_ln55_2_reg_1340[31]_i_4_n_0\
    );
\mul_ln55_2_reg_1340[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => buff0_reg_n_94,
      I1 => tmp_product_n_94,
      O => \mul_ln55_2_reg_1340[31]_i_5_n_0\
    );
\mul_ln55_2_reg_1340_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mul_ln55_2_reg_1340_reg[19]_i_1_n_0\,
      CO(2) => \mul_ln55_2_reg_1340_reg[19]_i_1_n_1\,
      CO(1) => \mul_ln55_2_reg_1340_reg[19]_i_1_n_2\,
      CO(0) => \mul_ln55_2_reg_1340_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_103,
      DI(2) => buff0_reg_n_104,
      DI(1) => buff0_reg_n_105,
      DI(0) => '0',
      O(3 downto 0) => D(19 downto 16),
      S(3) => \mul_ln55_2_reg_1340[19]_i_2_n_0\,
      S(2) => \mul_ln55_2_reg_1340[19]_i_3_n_0\,
      S(1) => \mul_ln55_2_reg_1340[19]_i_4_n_0\,
      S(0) => \buff0_reg[16]__0_n_0\
    );
\mul_ln55_2_reg_1340_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_2_reg_1340_reg[19]_i_1_n_0\,
      CO(3) => \mul_ln55_2_reg_1340_reg[23]_i_1_n_0\,
      CO(2) => \mul_ln55_2_reg_1340_reg[23]_i_1_n_1\,
      CO(1) => \mul_ln55_2_reg_1340_reg[23]_i_1_n_2\,
      CO(0) => \mul_ln55_2_reg_1340_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_99,
      DI(2) => buff0_reg_n_100,
      DI(1) => buff0_reg_n_101,
      DI(0) => buff0_reg_n_102,
      O(3 downto 0) => D(23 downto 20),
      S(3) => \mul_ln55_2_reg_1340[23]_i_2_n_0\,
      S(2) => \mul_ln55_2_reg_1340[23]_i_3_n_0\,
      S(1) => \mul_ln55_2_reg_1340[23]_i_4_n_0\,
      S(0) => \mul_ln55_2_reg_1340[23]_i_5_n_0\
    );
\mul_ln55_2_reg_1340_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_2_reg_1340_reg[23]_i_1_n_0\,
      CO(3) => \mul_ln55_2_reg_1340_reg[27]_i_1_n_0\,
      CO(2) => \mul_ln55_2_reg_1340_reg[27]_i_1_n_1\,
      CO(1) => \mul_ln55_2_reg_1340_reg[27]_i_1_n_2\,
      CO(0) => \mul_ln55_2_reg_1340_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => buff0_reg_n_95,
      DI(2) => buff0_reg_n_96,
      DI(1) => buff0_reg_n_97,
      DI(0) => buff0_reg_n_98,
      O(3 downto 0) => D(27 downto 24),
      S(3) => \mul_ln55_2_reg_1340[27]_i_2_n_0\,
      S(2) => \mul_ln55_2_reg_1340[27]_i_3_n_0\,
      S(1) => \mul_ln55_2_reg_1340[27]_i_4_n_0\,
      S(0) => \mul_ln55_2_reg_1340[27]_i_5_n_0\
    );
\mul_ln55_2_reg_1340_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \mul_ln55_2_reg_1340_reg[27]_i_1_n_0\,
      CO(3) => \NLW_mul_ln55_2_reg_1340_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \mul_ln55_2_reg_1340_reg[31]_i_1_n_1\,
      CO(1) => \mul_ln55_2_reg_1340_reg[31]_i_1_n_2\,
      CO(0) => \mul_ln55_2_reg_1340_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => buff0_reg_n_92,
      DI(1) => buff0_reg_n_93,
      DI(0) => buff0_reg_n_94,
      O(3 downto 0) => D(31 downto 28),
      S(3) => \mul_ln55_2_reg_1340[31]_i_2_n_0\,
      S(2) => \mul_ln55_2_reg_1340[31]_i_3_n_0\,
      S(1) => \mul_ln55_2_reg_1340[31]_i_4_n_0\,
      S(0) => \mul_ln55_2_reg_1340[31]_i_5_n_0\
    );
tmp_product: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(31),
      B(16) => q00(31),
      B(15) => q00(31),
      B(14 downto 0) => q00(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47) => tmp_product_n_58,
      P(46) => tmp_product_n_59,
      P(45) => tmp_product_n_60,
      P(44) => tmp_product_n_61,
      P(43) => tmp_product_n_62,
      P(42) => tmp_product_n_63,
      P(41) => tmp_product_n_64,
      P(40) => tmp_product_n_65,
      P(39) => tmp_product_n_66,
      P(38) => tmp_product_n_67,
      P(37) => tmp_product_n_68,
      P(36) => tmp_product_n_69,
      P(35) => tmp_product_n_70,
      P(34) => tmp_product_n_71,
      P(33) => tmp_product_n_72,
      P(32) => tmp_product_n_73,
      P(31) => tmp_product_n_74,
      P(30) => tmp_product_n_75,
      P(29) => tmp_product_n_76,
      P(28) => tmp_product_n_77,
      P(27) => tmp_product_n_78,
      P(26) => tmp_product_n_79,
      P(25) => tmp_product_n_80,
      P(24) => tmp_product_n_81,
      P(23) => tmp_product_n_82,
      P(22) => tmp_product_n_83,
      P(21) => tmp_product_n_84,
      P(20) => tmp_product_n_85,
      P(19) => tmp_product_n_86,
      P(18) => tmp_product_n_87,
      P(17) => tmp_product_n_88,
      P(16) => tmp_product_n_89,
      P(15) => tmp_product_n_90,
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12) => tmp_product_n_93,
      P(11) => tmp_product_n_94,
      P(10) => tmp_product_n_95,
      P(9) => tmp_product_n_96,
      P(8) => tmp_product_n_97,
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => tmp_product_n_106,
      PCOUT(46) => tmp_product_n_107,
      PCOUT(45) => tmp_product_n_108,
      PCOUT(44) => tmp_product_n_109,
      PCOUT(43) => tmp_product_n_110,
      PCOUT(42) => tmp_product_n_111,
      PCOUT(41) => tmp_product_n_112,
      PCOUT(40) => tmp_product_n_113,
      PCOUT(39) => tmp_product_n_114,
      PCOUT(38) => tmp_product_n_115,
      PCOUT(37) => tmp_product_n_116,
      PCOUT(36) => tmp_product_n_117,
      PCOUT(35) => tmp_product_n_118,
      PCOUT(34) => tmp_product_n_119,
      PCOUT(33) => tmp_product_n_120,
      PCOUT(32) => tmp_product_n_121,
      PCOUT(31) => tmp_product_n_122,
      PCOUT(30) => tmp_product_n_123,
      PCOUT(29) => tmp_product_n_124,
      PCOUT(28) => tmp_product_n_125,
      PCOUT(27) => tmp_product_n_126,
      PCOUT(26) => tmp_product_n_127,
      PCOUT(25) => tmp_product_n_128,
      PCOUT(24) => tmp_product_n_129,
      PCOUT(23) => tmp_product_n_130,
      PCOUT(22) => tmp_product_n_131,
      PCOUT(21) => tmp_product_n_132,
      PCOUT(20) => tmp_product_n_133,
      PCOUT(19) => tmp_product_n_134,
      PCOUT(18) => tmp_product_n_135,
      PCOUT(17) => tmp_product_n_136,
      PCOUT(16) => tmp_product_n_137,
      PCOUT(15) => tmp_product_n_138,
      PCOUT(14) => tmp_product_n_139,
      PCOUT(13) => tmp_product_n_140,
      PCOUT(12) => tmp_product_n_141,
      PCOUT(11) => tmp_product_n_142,
      PCOUT(10) => tmp_product_n_143,
      PCOUT(9) => tmp_product_n_144,
      PCOUT(8) => tmp_product_n_145,
      PCOUT(7) => tmp_product_n_146,
      PCOUT(6) => tmp_product_n_147,
      PCOUT(5) => tmp_product_n_148,
      PCOUT(4) => tmp_product_n_149,
      PCOUT(3) => tmp_product_n_150,
      PCOUT(2) => tmp_product_n_151,
      PCOUT(1) => tmp_product_n_152,
      PCOUT(0) => tmp_product_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED
    );
\tmp_product__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => q00(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_tmp_product__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => q00_0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_tmp_product__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_tmp_product__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => buff0_reg_0,
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff0_reg_0,
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_tmp_product__0_OVERFLOW_UNCONNECTED\,
      P(47) => \tmp_product__0_n_58\,
      P(46) => \tmp_product__0_n_59\,
      P(45) => \tmp_product__0_n_60\,
      P(44) => \tmp_product__0_n_61\,
      P(43) => \tmp_product__0_n_62\,
      P(42) => \tmp_product__0_n_63\,
      P(41) => \tmp_product__0_n_64\,
      P(40) => \tmp_product__0_n_65\,
      P(39) => \tmp_product__0_n_66\,
      P(38) => \tmp_product__0_n_67\,
      P(37) => \tmp_product__0_n_68\,
      P(36) => \tmp_product__0_n_69\,
      P(35) => \tmp_product__0_n_70\,
      P(34) => \tmp_product__0_n_71\,
      P(33) => \tmp_product__0_n_72\,
      P(32) => \tmp_product__0_n_73\,
      P(31) => \tmp_product__0_n_74\,
      P(30) => \tmp_product__0_n_75\,
      P(29) => \tmp_product__0_n_76\,
      P(28) => \tmp_product__0_n_77\,
      P(27) => \tmp_product__0_n_78\,
      P(26) => \tmp_product__0_n_79\,
      P(25) => \tmp_product__0_n_80\,
      P(24) => \tmp_product__0_n_81\,
      P(23) => \tmp_product__0_n_82\,
      P(22) => \tmp_product__0_n_83\,
      P(21) => \tmp_product__0_n_84\,
      P(20) => \tmp_product__0_n_85\,
      P(19) => \tmp_product__0_n_86\,
      P(18) => \tmp_product__0_n_87\,
      P(17) => \tmp_product__0_n_88\,
      P(16) => \tmp_product__0_n_89\,
      P(15) => \tmp_product__0_n_90\,
      P(14) => \tmp_product__0_n_91\,
      P(13) => \tmp_product__0_n_92\,
      P(12) => \tmp_product__0_n_93\,
      P(11) => \tmp_product__0_n_94\,
      P(10) => \tmp_product__0_n_95\,
      P(9) => \tmp_product__0_n_96\,
      P(8) => \tmp_product__0_n_97\,
      P(7) => \tmp_product__0_n_98\,
      P(6) => \tmp_product__0_n_99\,
      P(5) => \tmp_product__0_n_100\,
      P(4) => \tmp_product__0_n_101\,
      P(3) => \tmp_product__0_n_102\,
      P(2) => \tmp_product__0_n_103\,
      P(1) => \tmp_product__0_n_104\,
      P(0) => \tmp_product__0_n_105\,
      PATTERNBDETECT => \NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \tmp_product__0_n_106\,
      PCOUT(46) => \tmp_product__0_n_107\,
      PCOUT(45) => \tmp_product__0_n_108\,
      PCOUT(44) => \tmp_product__0_n_109\,
      PCOUT(43) => \tmp_product__0_n_110\,
      PCOUT(42) => \tmp_product__0_n_111\,
      PCOUT(41) => \tmp_product__0_n_112\,
      PCOUT(40) => \tmp_product__0_n_113\,
      PCOUT(39) => \tmp_product__0_n_114\,
      PCOUT(38) => \tmp_product__0_n_115\,
      PCOUT(37) => \tmp_product__0_n_116\,
      PCOUT(36) => \tmp_product__0_n_117\,
      PCOUT(35) => \tmp_product__0_n_118\,
      PCOUT(34) => \tmp_product__0_n_119\,
      PCOUT(33) => \tmp_product__0_n_120\,
      PCOUT(32) => \tmp_product__0_n_121\,
      PCOUT(31) => \tmp_product__0_n_122\,
      PCOUT(30) => \tmp_product__0_n_123\,
      PCOUT(29) => \tmp_product__0_n_124\,
      PCOUT(28) => \tmp_product__0_n_125\,
      PCOUT(27) => \tmp_product__0_n_126\,
      PCOUT(26) => \tmp_product__0_n_127\,
      PCOUT(25) => \tmp_product__0_n_128\,
      PCOUT(24) => \tmp_product__0_n_129\,
      PCOUT(23) => \tmp_product__0_n_130\,
      PCOUT(22) => \tmp_product__0_n_131\,
      PCOUT(21) => \tmp_product__0_n_132\,
      PCOUT(20) => \tmp_product__0_n_133\,
      PCOUT(19) => \tmp_product__0_n_134\,
      PCOUT(18) => \tmp_product__0_n_135\,
      PCOUT(17) => \tmp_product__0_n_136\,
      PCOUT(16) => \tmp_product__0_n_137\,
      PCOUT(15) => \tmp_product__0_n_138\,
      PCOUT(14) => \tmp_product__0_n_139\,
      PCOUT(13) => \tmp_product__0_n_140\,
      PCOUT(12) => \tmp_product__0_n_141\,
      PCOUT(11) => \tmp_product__0_n_142\,
      PCOUT(10) => \tmp_product__0_n_143\,
      PCOUT(9) => \tmp_product__0_n_144\,
      PCOUT(8) => \tmp_product__0_n_145\,
      PCOUT(7) => \tmp_product__0_n_146\,
      PCOUT(6) => \tmp_product__0_n_147\,
      PCOUT(5) => \tmp_product__0_n_148\,
      PCOUT(4) => \tmp_product__0_n_149\,
      PCOUT(3) => \tmp_product__0_n_150\,
      PCOUT(2) => \tmp_product__0_n_151\,
      PCOUT(1) => \tmp_product__0_n_152\,
      PCOUT(0) => \tmp_product__0_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_tmp_product__0_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw_control_s_axi is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    \i2_fu_240_reg[1]\ : out STD_LOGIC;
    \i2_fu_240_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter6_reg : out STD_LOGIC;
    int_ap_start_reg_0 : out STD_LOGIC;
    int_ap_start_reg_1 : out STD_LOGIC;
    int_ap_start_reg_2 : out STD_LOGIC;
    int_ap_start_reg_3 : out STD_LOGIC;
    int_ap_start_reg_4 : out STD_LOGIC;
    int_ap_start_reg_5 : out STD_LOGIC;
    int_ap_start_reg_6 : out STD_LOGIC;
    int_ap_start_reg_7 : out STD_LOGIC;
    int_ap_start_reg_8 : out STD_LOGIC;
    int_ap_start_reg_9 : out STD_LOGIC;
    int_ap_start_reg_10 : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    q00 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_0 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_1 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_2 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_4 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_5 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_6 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_7 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_8 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_9 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_10 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_11 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_12 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_13 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_14 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_15 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_16 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_17 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_18 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_19 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_20 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_21 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_22 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_23 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_24 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_25 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_26 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_27 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_28 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_29 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    q00_30 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    rewind_ap_ready_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter8 : in STD_LOGIC;
    ap_enable_reg_pp0_iter7 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    i_fu_789_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    buff0_reg : in STD_LOGIC;
    buff0_reg_0 : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    buff0_reg_1 : in STD_LOGIC;
    buff0_reg_2 : in STD_LOGIC;
    buff0_reg_3 : in STD_LOGIC;
    buff0_reg_4 : in STD_LOGIC;
    buff0_reg_5 : in STD_LOGIC;
    buff0_reg_6 : in STD_LOGIC;
    buff0_reg_7 : in STD_LOGIC;
    buff0_reg_8 : in STD_LOGIC;
    \tmp_product__0\ : in STD_LOGIC;
    \tmp_product__0_0\ : in STD_LOGIC;
    \tmp_product__0_1\ : in STD_LOGIC;
    \tmp_product__0_2\ : in STD_LOGIC;
    \tmp_product__0_3\ : in STD_LOGIC;
    \tmp_product__0_4\ : in STD_LOGIC;
    \tmp_product__0_5\ : in STD_LOGIC;
    \tmp_product__0_6\ : in STD_LOGIC;
    \tmp_product__0_7\ : in STD_LOGIC;
    \tmp_product__0_8\ : in STD_LOGIC;
    \tmp_product__0_9\ : in STD_LOGIC;
    \tmp_product__0_10\ : in STD_LOGIC;
    \tmp_product__0_11\ : in STD_LOGIC;
    \tmp_product__0_12\ : in STD_LOGIC;
    \tmp_product__0_13\ : in STD_LOGIC;
    \tmp_product__0_14\ : in STD_LOGIC;
    \tmp_product__0_15\ : in STD_LOGIC;
    \tmp_product__0_16\ : in STD_LOGIC;
    \tmp_product__0_17\ : in STD_LOGIC;
    \tmp_product__0_18\ : in STD_LOGIC;
    select_ln38_fu_781_p3 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    address0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter8_reg : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    ap_idle : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi : entity is "matrix_mult_hw_control_s_axi";
end bd_0_hls_inst_0_matrix_mult_hw_control_s_axi;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw_control_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_rep__0_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_rep__1_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_rep__2_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate_reg[2]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate_reg[2]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate_reg_n_0_[2]\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal auto_restart_status_i_1_n_0 : STD_LOGIC;
  signal auto_restart_status_reg_n_0 : STD_LOGIC;
  signal aw_hs : STD_LOGIC;
  signal int_A_0_address1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal int_A_0_n_10 : STD_LOGIC;
  signal int_A_0_n_11 : STD_LOGIC;
  signal int_A_0_n_12 : STD_LOGIC;
  signal int_A_0_n_13 : STD_LOGIC;
  signal int_A_0_n_14 : STD_LOGIC;
  signal int_A_0_n_15 : STD_LOGIC;
  signal int_A_0_n_16 : STD_LOGIC;
  signal int_A_0_n_17 : STD_LOGIC;
  signal int_A_0_n_18 : STD_LOGIC;
  signal int_A_0_n_19 : STD_LOGIC;
  signal int_A_0_n_20 : STD_LOGIC;
  signal int_A_0_n_21 : STD_LOGIC;
  signal int_A_0_n_22 : STD_LOGIC;
  signal int_A_0_n_23 : STD_LOGIC;
  signal int_A_0_n_24 : STD_LOGIC;
  signal int_A_0_n_25 : STD_LOGIC;
  signal int_A_0_n_26 : STD_LOGIC;
  signal int_A_0_n_27 : STD_LOGIC;
  signal int_A_0_n_28 : STD_LOGIC;
  signal int_A_0_n_29 : STD_LOGIC;
  signal int_A_0_n_30 : STD_LOGIC;
  signal int_A_0_n_31 : STD_LOGIC;
  signal int_A_0_n_4 : STD_LOGIC;
  signal int_A_0_n_5 : STD_LOGIC;
  signal int_A_0_n_6 : STD_LOGIC;
  signal int_A_0_n_7 : STD_LOGIC;
  signal int_A_0_n_8 : STD_LOGIC;
  signal int_A_0_n_9 : STD_LOGIC;
  signal int_A_0_q1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal int_A_0_read : STD_LOGIC;
  signal int_A_0_read0 : STD_LOGIC;
  signal int_A_0_write0 : STD_LOGIC;
  signal int_A_0_write_i_1_n_0 : STD_LOGIC;
  signal int_A_0_write_i_3_n_0 : STD_LOGIC;
  signal int_A_0_write_reg_n_0 : STD_LOGIC;
  signal int_A_10_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_A_10_read : STD_LOGIC;
  signal int_A_10_read0 : STD_LOGIC;
  signal int_A_10_write0 : STD_LOGIC;
  signal int_A_10_write_i_1_n_0 : STD_LOGIC;
  signal int_A_10_write_reg_n_0 : STD_LOGIC;
  signal int_A_11_n_0 : STD_LOGIC;
  signal int_A_11_n_26 : STD_LOGIC;
  signal int_A_11_n_27 : STD_LOGIC;
  signal int_A_11_n_28 : STD_LOGIC;
  signal int_A_11_n_29 : STD_LOGIC;
  signal int_A_11_n_30 : STD_LOGIC;
  signal int_A_11_n_31 : STD_LOGIC;
  signal int_A_11_q1 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal int_A_11_read : STD_LOGIC;
  signal int_A_11_read0 : STD_LOGIC;
  signal int_A_11_write_i_1_n_0 : STD_LOGIC;
  signal int_A_11_write_reg_n_0 : STD_LOGIC;
  signal int_A_12_n_0 : STD_LOGIC;
  signal int_A_12_n_1 : STD_LOGIC;
  signal int_A_12_n_10 : STD_LOGIC;
  signal int_A_12_n_11 : STD_LOGIC;
  signal int_A_12_n_12 : STD_LOGIC;
  signal int_A_12_n_13 : STD_LOGIC;
  signal int_A_12_n_14 : STD_LOGIC;
  signal int_A_12_n_15 : STD_LOGIC;
  signal int_A_12_n_16 : STD_LOGIC;
  signal int_A_12_n_17 : STD_LOGIC;
  signal int_A_12_n_18 : STD_LOGIC;
  signal int_A_12_n_19 : STD_LOGIC;
  signal int_A_12_n_2 : STD_LOGIC;
  signal int_A_12_n_20 : STD_LOGIC;
  signal int_A_12_n_21 : STD_LOGIC;
  signal int_A_12_n_22 : STD_LOGIC;
  signal int_A_12_n_23 : STD_LOGIC;
  signal int_A_12_n_24 : STD_LOGIC;
  signal int_A_12_n_25 : STD_LOGIC;
  signal int_A_12_n_26 : STD_LOGIC;
  signal int_A_12_n_27 : STD_LOGIC;
  signal int_A_12_n_28 : STD_LOGIC;
  signal int_A_12_n_29 : STD_LOGIC;
  signal int_A_12_n_3 : STD_LOGIC;
  signal int_A_12_n_30 : STD_LOGIC;
  signal int_A_12_n_31 : STD_LOGIC;
  signal int_A_12_n_4 : STD_LOGIC;
  signal int_A_12_n_5 : STD_LOGIC;
  signal int_A_12_n_6 : STD_LOGIC;
  signal int_A_12_n_7 : STD_LOGIC;
  signal int_A_12_n_8 : STD_LOGIC;
  signal int_A_12_n_9 : STD_LOGIC;
  signal int_A_12_read : STD_LOGIC;
  signal int_A_12_read0 : STD_LOGIC;
  signal int_A_12_write_i_1_n_0 : STD_LOGIC;
  signal int_A_12_write_i_2_n_0 : STD_LOGIC;
  signal int_A_12_write_reg_n_0 : STD_LOGIC;
  signal int_A_13_n_0 : STD_LOGIC;
  signal int_A_13_n_1 : STD_LOGIC;
  signal int_A_13_n_2 : STD_LOGIC;
  signal int_A_13_n_3 : STD_LOGIC;
  signal int_A_13_n_4 : STD_LOGIC;
  signal int_A_13_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_A_13_read : STD_LOGIC;
  signal int_A_13_read0 : STD_LOGIC;
  signal int_A_13_write_i_1_n_0 : STD_LOGIC;
  signal int_A_13_write_reg_n_0 : STD_LOGIC;
  signal int_A_14_n_1 : STD_LOGIC;
  signal int_A_14_n_18 : STD_LOGIC;
  signal int_A_14_n_19 : STD_LOGIC;
  signal int_A_14_n_20 : STD_LOGIC;
  signal int_A_14_n_21 : STD_LOGIC;
  signal int_A_14_n_22 : STD_LOGIC;
  signal int_A_14_n_23 : STD_LOGIC;
  signal int_A_14_n_24 : STD_LOGIC;
  signal int_A_14_n_25 : STD_LOGIC;
  signal int_A_14_n_26 : STD_LOGIC;
  signal int_A_14_n_27 : STD_LOGIC;
  signal int_A_14_n_28 : STD_LOGIC;
  signal int_A_14_n_29 : STD_LOGIC;
  signal int_A_14_n_30 : STD_LOGIC;
  signal int_A_14_n_31 : STD_LOGIC;
  signal int_A_14_n_32 : STD_LOGIC;
  signal int_A_14_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_A_14_read : STD_LOGIC;
  signal int_A_14_read0 : STD_LOGIC;
  signal int_A_14_write_i_1_n_0 : STD_LOGIC;
  signal int_A_14_write_reg_n_0 : STD_LOGIC;
  signal int_A_15_n_1 : STD_LOGIC;
  signal int_A_15_n_2 : STD_LOGIC;
  signal int_A_15_n_28 : STD_LOGIC;
  signal int_A_15_n_29 : STD_LOGIC;
  signal int_A_15_n_30 : STD_LOGIC;
  signal int_A_15_n_31 : STD_LOGIC;
  signal int_A_15_n_32 : STD_LOGIC;
  signal int_A_15_q1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal int_A_15_read : STD_LOGIC;
  signal int_A_15_read_i_1_n_0 : STD_LOGIC;
  signal int_A_15_write_i_1_n_0 : STD_LOGIC;
  signal int_A_15_write_i_2_n_0 : STD_LOGIC;
  signal int_A_15_write_i_3_n_0 : STD_LOGIC;
  signal int_A_15_write_reg_n_0 : STD_LOGIC;
  signal int_A_1_n_0 : STD_LOGIC;
  signal int_A_1_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_A_1_read : STD_LOGIC;
  signal int_A_1_read0 : STD_LOGIC;
  signal int_A_1_read_i_2_n_0 : STD_LOGIC;
  signal int_A_1_write_i_1_n_0 : STD_LOGIC;
  signal int_A_1_write_i_2_n_0 : STD_LOGIC;
  signal int_A_1_write_i_3_n_0 : STD_LOGIC;
  signal int_A_1_write_i_4_n_0 : STD_LOGIC;
  signal int_A_1_write_reg_n_0 : STD_LOGIC;
  signal int_A_2_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_A_2_read : STD_LOGIC;
  signal int_A_2_read0 : STD_LOGIC;
  signal int_A_2_write_i_1_n_0 : STD_LOGIC;
  signal int_A_2_write_i_2_n_0 : STD_LOGIC;
  signal int_A_2_write_reg_n_0 : STD_LOGIC;
  signal int_A_3_n_0 : STD_LOGIC;
  signal int_A_3_n_1 : STD_LOGIC;
  signal int_A_3_n_10 : STD_LOGIC;
  signal int_A_3_n_11 : STD_LOGIC;
  signal int_A_3_n_12 : STD_LOGIC;
  signal int_A_3_n_13 : STD_LOGIC;
  signal int_A_3_n_14 : STD_LOGIC;
  signal int_A_3_n_15 : STD_LOGIC;
  signal int_A_3_n_16 : STD_LOGIC;
  signal int_A_3_n_17 : STD_LOGIC;
  signal int_A_3_n_18 : STD_LOGIC;
  signal int_A_3_n_19 : STD_LOGIC;
  signal int_A_3_n_2 : STD_LOGIC;
  signal int_A_3_n_20 : STD_LOGIC;
  signal int_A_3_n_21 : STD_LOGIC;
  signal int_A_3_n_22 : STD_LOGIC;
  signal int_A_3_n_23 : STD_LOGIC;
  signal int_A_3_n_24 : STD_LOGIC;
  signal int_A_3_n_25 : STD_LOGIC;
  signal int_A_3_n_26 : STD_LOGIC;
  signal int_A_3_n_27 : STD_LOGIC;
  signal int_A_3_n_28 : STD_LOGIC;
  signal int_A_3_n_29 : STD_LOGIC;
  signal int_A_3_n_30 : STD_LOGIC;
  signal int_A_3_n_31 : STD_LOGIC;
  signal int_A_3_n_4 : STD_LOGIC;
  signal int_A_3_n_5 : STD_LOGIC;
  signal int_A_3_n_6 : STD_LOGIC;
  signal int_A_3_n_7 : STD_LOGIC;
  signal int_A_3_n_8 : STD_LOGIC;
  signal int_A_3_n_9 : STD_LOGIC;
  signal int_A_3_q1 : STD_LOGIC_VECTOR ( 31 to 31 );
  signal int_A_3_read : STD_LOGIC;
  signal int_A_3_read0 : STD_LOGIC;
  signal int_A_3_write_i_1_n_0 : STD_LOGIC;
  signal int_A_3_write_i_2_n_0 : STD_LOGIC;
  signal int_A_3_write_reg_n_0 : STD_LOGIC;
  signal int_A_4_n_0 : STD_LOGIC;
  signal int_A_4_n_31 : STD_LOGIC;
  signal int_A_4_q1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal int_A_4_read : STD_LOGIC;
  signal int_A_4_read0 : STD_LOGIC;
  signal int_A_4_write0 : STD_LOGIC;
  signal int_A_4_write_i_1_n_0 : STD_LOGIC;
  signal int_A_4_write_reg_n_0 : STD_LOGIC;
  signal int_A_5_n_0 : STD_LOGIC;
  signal int_A_5_n_10 : STD_LOGIC;
  signal int_A_5_n_11 : STD_LOGIC;
  signal int_A_5_n_12 : STD_LOGIC;
  signal int_A_5_n_13 : STD_LOGIC;
  signal int_A_5_n_14 : STD_LOGIC;
  signal int_A_5_n_15 : STD_LOGIC;
  signal int_A_5_n_16 : STD_LOGIC;
  signal int_A_5_n_17 : STD_LOGIC;
  signal int_A_5_n_18 : STD_LOGIC;
  signal int_A_5_n_19 : STD_LOGIC;
  signal int_A_5_n_20 : STD_LOGIC;
  signal int_A_5_n_21 : STD_LOGIC;
  signal int_A_5_n_22 : STD_LOGIC;
  signal int_A_5_n_23 : STD_LOGIC;
  signal int_A_5_n_24 : STD_LOGIC;
  signal int_A_5_n_25 : STD_LOGIC;
  signal int_A_5_n_26 : STD_LOGIC;
  signal int_A_5_n_27 : STD_LOGIC;
  signal int_A_5_n_28 : STD_LOGIC;
  signal int_A_5_n_29 : STD_LOGIC;
  signal int_A_5_n_3 : STD_LOGIC;
  signal int_A_5_n_30 : STD_LOGIC;
  signal int_A_5_n_31 : STD_LOGIC;
  signal int_A_5_n_4 : STD_LOGIC;
  signal int_A_5_n_5 : STD_LOGIC;
  signal int_A_5_n_6 : STD_LOGIC;
  signal int_A_5_n_7 : STD_LOGIC;
  signal int_A_5_n_8 : STD_LOGIC;
  signal int_A_5_n_9 : STD_LOGIC;
  signal int_A_5_q1 : STD_LOGIC_VECTOR ( 31 downto 9 );
  signal int_A_5_read : STD_LOGIC;
  signal int_A_5_read0 : STD_LOGIC;
  signal int_A_5_read_i_2_n_0 : STD_LOGIC;
  signal int_A_5_write0 : STD_LOGIC;
  signal int_A_5_write_i_1_n_0 : STD_LOGIC;
  signal int_A_5_write_reg_n_0 : STD_LOGIC;
  signal int_A_6_n_0 : STD_LOGIC;
  signal int_A_6_n_27 : STD_LOGIC;
  signal int_A_6_n_28 : STD_LOGIC;
  signal int_A_6_n_29 : STD_LOGIC;
  signal int_A_6_n_30 : STD_LOGIC;
  signal int_A_6_n_31 : STD_LOGIC;
  signal int_A_6_q1 : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal int_A_6_read : STD_LOGIC;
  signal int_A_6_read0 : STD_LOGIC;
  signal int_A_6_write_i_1_n_0 : STD_LOGIC;
  signal int_A_6_write_reg_n_0 : STD_LOGIC;
  signal int_A_7_n_0 : STD_LOGIC;
  signal int_A_7_n_29 : STD_LOGIC;
  signal int_A_7_n_30 : STD_LOGIC;
  signal int_A_7_n_31 : STD_LOGIC;
  signal int_A_7_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_A_7_read : STD_LOGIC;
  signal int_A_7_read0 : STD_LOGIC;
  signal int_A_7_write_i_1_n_0 : STD_LOGIC;
  signal int_A_7_write_i_2_n_0 : STD_LOGIC;
  signal int_A_7_write_reg_n_0 : STD_LOGIC;
  signal int_A_8_n_0 : STD_LOGIC;
  signal int_A_8_n_11 : STD_LOGIC;
  signal int_A_8_n_12 : STD_LOGIC;
  signal int_A_8_n_13 : STD_LOGIC;
  signal int_A_8_n_14 : STD_LOGIC;
  signal int_A_8_n_15 : STD_LOGIC;
  signal int_A_8_n_16 : STD_LOGIC;
  signal int_A_8_n_17 : STD_LOGIC;
  signal int_A_8_n_18 : STD_LOGIC;
  signal int_A_8_n_19 : STD_LOGIC;
  signal int_A_8_n_20 : STD_LOGIC;
  signal int_A_8_n_21 : STD_LOGIC;
  signal int_A_8_n_22 : STD_LOGIC;
  signal int_A_8_n_23 : STD_LOGIC;
  signal int_A_8_n_24 : STD_LOGIC;
  signal int_A_8_n_25 : STD_LOGIC;
  signal int_A_8_n_26 : STD_LOGIC;
  signal int_A_8_n_27 : STD_LOGIC;
  signal int_A_8_n_28 : STD_LOGIC;
  signal int_A_8_n_29 : STD_LOGIC;
  signal int_A_8_n_30 : STD_LOGIC;
  signal int_A_8_n_31 : STD_LOGIC;
  signal int_A_8_q1 : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal int_A_8_read : STD_LOGIC;
  signal int_A_8_read0 : STD_LOGIC;
  signal int_A_8_read_i_2_n_0 : STD_LOGIC;
  signal int_A_8_write0 : STD_LOGIC;
  signal int_A_8_write_i_1_n_0 : STD_LOGIC;
  signal int_A_8_write_i_3_n_0 : STD_LOGIC;
  signal int_A_8_write_reg_n_0 : STD_LOGIC;
  signal int_A_9_n_0 : STD_LOGIC;
  signal int_A_9_n_13 : STD_LOGIC;
  signal int_A_9_n_14 : STD_LOGIC;
  signal int_A_9_n_15 : STD_LOGIC;
  signal int_A_9_n_16 : STD_LOGIC;
  signal int_A_9_n_17 : STD_LOGIC;
  signal int_A_9_n_18 : STD_LOGIC;
  signal int_A_9_n_19 : STD_LOGIC;
  signal int_A_9_n_20 : STD_LOGIC;
  signal int_A_9_n_21 : STD_LOGIC;
  signal int_A_9_n_22 : STD_LOGIC;
  signal int_A_9_n_23 : STD_LOGIC;
  signal int_A_9_n_24 : STD_LOGIC;
  signal int_A_9_n_25 : STD_LOGIC;
  signal int_A_9_n_26 : STD_LOGIC;
  signal int_A_9_n_27 : STD_LOGIC;
  signal int_A_9_n_28 : STD_LOGIC;
  signal int_A_9_n_29 : STD_LOGIC;
  signal int_A_9_n_30 : STD_LOGIC;
  signal int_A_9_n_31 : STD_LOGIC;
  signal int_A_9_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_A_9_read : STD_LOGIC;
  signal int_A_9_read0 : STD_LOGIC;
  signal int_A_9_read_i_2_n_0 : STD_LOGIC;
  signal int_A_9_write0 : STD_LOGIC;
  signal int_A_9_write_i_1_n_0 : STD_LOGIC;
  signal int_A_9_write_i_3_n_0 : STD_LOGIC;
  signal int_A_9_write_reg_n_0 : STD_LOGIC;
  signal int_B_0_n_0 : STD_LOGIC;
  signal int_B_0_n_1 : STD_LOGIC;
  signal int_B_0_n_15 : STD_LOGIC;
  signal int_B_0_n_16 : STD_LOGIC;
  signal int_B_0_n_17 : STD_LOGIC;
  signal int_B_0_n_18 : STD_LOGIC;
  signal int_B_0_n_19 : STD_LOGIC;
  signal int_B_0_n_2 : STD_LOGIC;
  signal int_B_0_n_20 : STD_LOGIC;
  signal int_B_0_n_21 : STD_LOGIC;
  signal int_B_0_n_22 : STD_LOGIC;
  signal int_B_0_n_23 : STD_LOGIC;
  signal int_B_0_n_24 : STD_LOGIC;
  signal int_B_0_n_25 : STD_LOGIC;
  signal int_B_0_n_26 : STD_LOGIC;
  signal int_B_0_n_27 : STD_LOGIC;
  signal int_B_0_n_28 : STD_LOGIC;
  signal int_B_0_n_29 : STD_LOGIC;
  signal int_B_0_n_3 : STD_LOGIC;
  signal int_B_0_n_30 : STD_LOGIC;
  signal int_B_0_n_31 : STD_LOGIC;
  signal int_B_0_n_32 : STD_LOGIC;
  signal int_B_0_n_33 : STD_LOGIC;
  signal int_B_0_n_34 : STD_LOGIC;
  signal int_B_0_n_35 : STD_LOGIC;
  signal int_B_0_n_4 : STD_LOGIC;
  signal int_B_0_n_5 : STD_LOGIC;
  signal int_B_0_n_6 : STD_LOGIC;
  signal int_B_0_n_7 : STD_LOGIC;
  signal int_B_0_q1 : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal int_B_0_read : STD_LOGIC;
  signal int_B_0_read0 : STD_LOGIC;
  signal int_B_0_write_i_1_n_0 : STD_LOGIC;
  signal int_B_0_write_reg_n_0 : STD_LOGIC;
  signal int_B_10_n_0 : STD_LOGIC;
  signal int_B_10_n_1 : STD_LOGIC;
  signal int_B_10_n_2 : STD_LOGIC;
  signal int_B_10_n_3 : STD_LOGIC;
  signal int_B_10_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_B_10_read : STD_LOGIC;
  signal int_B_10_read0 : STD_LOGIC;
  signal int_B_10_read_i_2_n_0 : STD_LOGIC;
  signal int_B_10_write0 : STD_LOGIC;
  signal int_B_10_write_i_1_n_0 : STD_LOGIC;
  signal int_B_10_write_reg_n_0 : STD_LOGIC;
  signal int_B_11_n_0 : STD_LOGIC;
  signal int_B_11_n_1 : STD_LOGIC;
  signal int_B_11_n_18 : STD_LOGIC;
  signal int_B_11_n_19 : STD_LOGIC;
  signal int_B_11_n_20 : STD_LOGIC;
  signal int_B_11_n_21 : STD_LOGIC;
  signal int_B_11_n_22 : STD_LOGIC;
  signal int_B_11_n_23 : STD_LOGIC;
  signal int_B_11_n_24 : STD_LOGIC;
  signal int_B_11_n_25 : STD_LOGIC;
  signal int_B_11_n_26 : STD_LOGIC;
  signal int_B_11_n_27 : STD_LOGIC;
  signal int_B_11_n_28 : STD_LOGIC;
  signal int_B_11_n_29 : STD_LOGIC;
  signal int_B_11_n_30 : STD_LOGIC;
  signal int_B_11_n_31 : STD_LOGIC;
  signal int_B_11_n_32 : STD_LOGIC;
  signal int_B_11_n_33 : STD_LOGIC;
  signal int_B_11_n_34 : STD_LOGIC;
  signal int_B_11_n_35 : STD_LOGIC;
  signal int_B_11_q1 : STD_LOGIC_VECTOR ( 29 downto 3 );
  signal int_B_11_read : STD_LOGIC;
  signal int_B_11_read0 : STD_LOGIC;
  signal int_B_11_read_i_2_n_0 : STD_LOGIC;
  signal int_B_11_write0 : STD_LOGIC;
  signal int_B_11_write_i_1_n_0 : STD_LOGIC;
  signal int_B_11_write_reg_n_0 : STD_LOGIC;
  signal int_B_12_n_0 : STD_LOGIC;
  signal int_B_12_n_1 : STD_LOGIC;
  signal int_B_12_n_2 : STD_LOGIC;
  signal int_B_12_n_3 : STD_LOGIC;
  signal int_B_12_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_B_12_read : STD_LOGIC;
  signal int_B_12_read0 : STD_LOGIC;
  signal int_B_12_write0 : STD_LOGIC;
  signal int_B_12_write_i_1_n_0 : STD_LOGIC;
  signal int_B_12_write_reg_n_0 : STD_LOGIC;
  signal int_B_13_n_0 : STD_LOGIC;
  signal int_B_13_n_1 : STD_LOGIC;
  signal int_B_13_n_19 : STD_LOGIC;
  signal int_B_13_n_2 : STD_LOGIC;
  signal int_B_13_n_20 : STD_LOGIC;
  signal int_B_13_n_21 : STD_LOGIC;
  signal int_B_13_n_22 : STD_LOGIC;
  signal int_B_13_n_23 : STD_LOGIC;
  signal int_B_13_n_24 : STD_LOGIC;
  signal int_B_13_n_25 : STD_LOGIC;
  signal int_B_13_n_26 : STD_LOGIC;
  signal int_B_13_n_27 : STD_LOGIC;
  signal int_B_13_n_28 : STD_LOGIC;
  signal int_B_13_n_29 : STD_LOGIC;
  signal int_B_13_n_30 : STD_LOGIC;
  signal int_B_13_n_31 : STD_LOGIC;
  signal int_B_13_n_32 : STD_LOGIC;
  signal int_B_13_n_33 : STD_LOGIC;
  signal int_B_13_n_34 : STD_LOGIC;
  signal int_B_13_n_35 : STD_LOGIC;
  signal int_B_13_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_B_13_read : STD_LOGIC;
  signal int_B_13_read0 : STD_LOGIC;
  signal int_B_13_read_i_2_n_0 : STD_LOGIC;
  signal int_B_13_write0 : STD_LOGIC;
  signal int_B_13_write_i_1_n_0 : STD_LOGIC;
  signal int_B_13_write_reg_n_0 : STD_LOGIC;
  signal int_B_14_n_0 : STD_LOGIC;
  signal int_B_14_n_1 : STD_LOGIC;
  signal int_B_14_n_10 : STD_LOGIC;
  signal int_B_14_n_11 : STD_LOGIC;
  signal int_B_14_n_12 : STD_LOGIC;
  signal int_B_14_n_13 : STD_LOGIC;
  signal int_B_14_n_14 : STD_LOGIC;
  signal int_B_14_n_15 : STD_LOGIC;
  signal int_B_14_n_16 : STD_LOGIC;
  signal int_B_14_n_17 : STD_LOGIC;
  signal int_B_14_n_18 : STD_LOGIC;
  signal int_B_14_n_19 : STD_LOGIC;
  signal int_B_14_n_2 : STD_LOGIC;
  signal int_B_14_n_20 : STD_LOGIC;
  signal int_B_14_n_21 : STD_LOGIC;
  signal int_B_14_n_22 : STD_LOGIC;
  signal int_B_14_n_23 : STD_LOGIC;
  signal int_B_14_n_24 : STD_LOGIC;
  signal int_B_14_n_25 : STD_LOGIC;
  signal int_B_14_n_26 : STD_LOGIC;
  signal int_B_14_n_27 : STD_LOGIC;
  signal int_B_14_n_28 : STD_LOGIC;
  signal int_B_14_n_29 : STD_LOGIC;
  signal int_B_14_n_3 : STD_LOGIC;
  signal int_B_14_n_30 : STD_LOGIC;
  signal int_B_14_n_31 : STD_LOGIC;
  signal int_B_14_n_32 : STD_LOGIC;
  signal int_B_14_n_33 : STD_LOGIC;
  signal int_B_14_n_34 : STD_LOGIC;
  signal int_B_14_n_35 : STD_LOGIC;
  signal int_B_14_n_8 : STD_LOGIC;
  signal int_B_14_n_9 : STD_LOGIC;
  signal int_B_14_q1 : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal int_B_14_read : STD_LOGIC;
  signal int_B_14_read0 : STD_LOGIC;
  signal int_B_14_read_i_2_n_0 : STD_LOGIC;
  signal int_B_14_read_i_3_n_0 : STD_LOGIC;
  signal int_B_14_write_i_1_n_0 : STD_LOGIC;
  signal int_B_14_write_i_2_n_0 : STD_LOGIC;
  signal int_B_14_write_i_3_n_0 : STD_LOGIC;
  signal int_B_14_write_reg_n_0 : STD_LOGIC;
  signal int_B_15_n_0 : STD_LOGIC;
  signal int_B_15_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_B_15_read : STD_LOGIC;
  signal int_B_15_read0 : STD_LOGIC;
  signal int_B_15_read_i_2_n_0 : STD_LOGIC;
  signal int_B_15_write0 : STD_LOGIC;
  signal int_B_15_write_i_1_n_0 : STD_LOGIC;
  signal int_B_15_write_i_3_n_0 : STD_LOGIC;
  signal int_B_15_write_i_4_n_0 : STD_LOGIC;
  signal int_B_15_write_reg_n_0 : STD_LOGIC;
  signal int_B_1_n_0 : STD_LOGIC;
  signal int_B_1_n_1 : STD_LOGIC;
  signal int_B_1_n_2 : STD_LOGIC;
  signal int_B_1_n_3 : STD_LOGIC;
  signal int_B_1_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_B_1_read : STD_LOGIC;
  signal int_B_1_read0 : STD_LOGIC;
  signal int_B_1_read_i_2_n_0 : STD_LOGIC;
  signal int_B_1_write_i_1_n_0 : STD_LOGIC;
  signal int_B_1_write_reg_n_0 : STD_LOGIC;
  signal int_B_2_n_0 : STD_LOGIC;
  signal int_B_2_n_1 : STD_LOGIC;
  signal int_B_2_n_2 : STD_LOGIC;
  signal int_B_2_n_3 : STD_LOGIC;
  signal int_B_2_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_B_2_read : STD_LOGIC;
  signal int_B_2_read0 : STD_LOGIC;
  signal int_B_2_read_i_2_n_0 : STD_LOGIC;
  signal int_B_2_write_i_1_n_0 : STD_LOGIC;
  signal int_B_2_write_reg_n_0 : STD_LOGIC;
  signal int_B_3_n_0 : STD_LOGIC;
  signal int_B_3_n_1 : STD_LOGIC;
  signal int_B_3_n_2 : STD_LOGIC;
  signal int_B_3_n_3 : STD_LOGIC;
  signal int_B_3_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_B_3_read : STD_LOGIC;
  signal int_B_3_read0 : STD_LOGIC;
  signal int_B_3_read_i_2_n_0 : STD_LOGIC;
  signal int_B_3_write0 : STD_LOGIC;
  signal int_B_3_write_i_1_n_0 : STD_LOGIC;
  signal int_B_3_write_reg_n_0 : STD_LOGIC;
  signal int_B_4_n_0 : STD_LOGIC;
  signal int_B_4_n_1 : STD_LOGIC;
  signal int_B_4_n_10 : STD_LOGIC;
  signal int_B_4_n_11 : STD_LOGIC;
  signal int_B_4_n_12 : STD_LOGIC;
  signal int_B_4_n_13 : STD_LOGIC;
  signal int_B_4_n_14 : STD_LOGIC;
  signal int_B_4_n_15 : STD_LOGIC;
  signal int_B_4_n_16 : STD_LOGIC;
  signal int_B_4_n_17 : STD_LOGIC;
  signal int_B_4_n_18 : STD_LOGIC;
  signal int_B_4_n_19 : STD_LOGIC;
  signal int_B_4_n_2 : STD_LOGIC;
  signal int_B_4_n_20 : STD_LOGIC;
  signal int_B_4_n_21 : STD_LOGIC;
  signal int_B_4_n_22 : STD_LOGIC;
  signal int_B_4_n_23 : STD_LOGIC;
  signal int_B_4_n_24 : STD_LOGIC;
  signal int_B_4_n_25 : STD_LOGIC;
  signal int_B_4_n_26 : STD_LOGIC;
  signal int_B_4_n_27 : STD_LOGIC;
  signal int_B_4_n_28 : STD_LOGIC;
  signal int_B_4_n_29 : STD_LOGIC;
  signal int_B_4_n_3 : STD_LOGIC;
  signal int_B_4_n_30 : STD_LOGIC;
  signal int_B_4_n_31 : STD_LOGIC;
  signal int_B_4_n_32 : STD_LOGIC;
  signal int_B_4_n_33 : STD_LOGIC;
  signal int_B_4_n_34 : STD_LOGIC;
  signal int_B_4_n_35 : STD_LOGIC;
  signal int_B_4_n_4 : STD_LOGIC;
  signal int_B_4_n_5 : STD_LOGIC;
  signal int_B_4_n_6 : STD_LOGIC;
  signal int_B_4_n_7 : STD_LOGIC;
  signal int_B_4_n_8 : STD_LOGIC;
  signal int_B_4_n_9 : STD_LOGIC;
  signal int_B_4_read : STD_LOGIC;
  signal int_B_4_read0 : STD_LOGIC;
  signal int_B_4_read_i_2_n_0 : STD_LOGIC;
  signal int_B_4_read_i_3_n_0 : STD_LOGIC;
  signal int_B_4_write0 : STD_LOGIC;
  signal int_B_4_write_i_1_n_0 : STD_LOGIC;
  signal int_B_4_write_reg_n_0 : STD_LOGIC;
  signal int_B_5_n_0 : STD_LOGIC;
  signal int_B_5_n_1 : STD_LOGIC;
  signal int_B_5_n_2 : STD_LOGIC;
  signal int_B_5_n_3 : STD_LOGIC;
  signal int_B_5_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_B_5_read : STD_LOGIC;
  signal int_B_5_read0 : STD_LOGIC;
  signal int_B_5_read_i_2_n_0 : STD_LOGIC;
  signal int_B_5_write0 : STD_LOGIC;
  signal int_B_5_write_i_1_n_0 : STD_LOGIC;
  signal int_B_5_write_reg_n_0 : STD_LOGIC;
  signal int_B_6_n_0 : STD_LOGIC;
  signal int_B_6_n_1 : STD_LOGIC;
  signal int_B_6_n_2 : STD_LOGIC;
  signal int_B_6_n_3 : STD_LOGIC;
  signal int_B_6_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_B_6_read : STD_LOGIC;
  signal int_B_6_read0 : STD_LOGIC;
  signal int_B_6_read_i_2_n_0 : STD_LOGIC;
  signal int_B_6_write0 : STD_LOGIC;
  signal int_B_6_write_i_1_n_0 : STD_LOGIC;
  signal int_B_6_write_reg_n_0 : STD_LOGIC;
  signal int_B_7_n_0 : STD_LOGIC;
  signal int_B_7_n_1 : STD_LOGIC;
  signal int_B_7_n_10 : STD_LOGIC;
  signal int_B_7_n_11 : STD_LOGIC;
  signal int_B_7_n_12 : STD_LOGIC;
  signal int_B_7_n_13 : STD_LOGIC;
  signal int_B_7_n_14 : STD_LOGIC;
  signal int_B_7_n_15 : STD_LOGIC;
  signal int_B_7_n_16 : STD_LOGIC;
  signal int_B_7_n_17 : STD_LOGIC;
  signal int_B_7_n_18 : STD_LOGIC;
  signal int_B_7_n_19 : STD_LOGIC;
  signal int_B_7_n_2 : STD_LOGIC;
  signal int_B_7_n_20 : STD_LOGIC;
  signal int_B_7_n_21 : STD_LOGIC;
  signal int_B_7_n_22 : STD_LOGIC;
  signal int_B_7_n_23 : STD_LOGIC;
  signal int_B_7_n_24 : STD_LOGIC;
  signal int_B_7_n_25 : STD_LOGIC;
  signal int_B_7_n_26 : STD_LOGIC;
  signal int_B_7_n_27 : STD_LOGIC;
  signal int_B_7_n_28 : STD_LOGIC;
  signal int_B_7_n_29 : STD_LOGIC;
  signal int_B_7_n_3 : STD_LOGIC;
  signal int_B_7_n_30 : STD_LOGIC;
  signal int_B_7_n_31 : STD_LOGIC;
  signal int_B_7_n_32 : STD_LOGIC;
  signal int_B_7_n_33 : STD_LOGIC;
  signal int_B_7_n_34 : STD_LOGIC;
  signal int_B_7_n_35 : STD_LOGIC;
  signal int_B_7_n_4 : STD_LOGIC;
  signal int_B_7_n_5 : STD_LOGIC;
  signal int_B_7_n_6 : STD_LOGIC;
  signal int_B_7_n_7 : STD_LOGIC;
  signal int_B_7_n_8 : STD_LOGIC;
  signal int_B_7_n_9 : STD_LOGIC;
  signal int_B_7_read : STD_LOGIC;
  signal int_B_7_read0 : STD_LOGIC;
  signal int_B_7_read_i_2_n_0 : STD_LOGIC;
  signal int_B_7_write_i_1_n_0 : STD_LOGIC;
  signal int_B_7_write_i_2_n_0 : STD_LOGIC;
  signal int_B_7_write_reg_n_0 : STD_LOGIC;
  signal int_B_8_n_0 : STD_LOGIC;
  signal int_B_8_n_1 : STD_LOGIC;
  signal int_B_8_n_2 : STD_LOGIC;
  signal int_B_8_n_25 : STD_LOGIC;
  signal int_B_8_n_26 : STD_LOGIC;
  signal int_B_8_n_27 : STD_LOGIC;
  signal int_B_8_n_28 : STD_LOGIC;
  signal int_B_8_n_29 : STD_LOGIC;
  signal int_B_8_n_3 : STD_LOGIC;
  signal int_B_8_n_30 : STD_LOGIC;
  signal int_B_8_n_31 : STD_LOGIC;
  signal int_B_8_n_32 : STD_LOGIC;
  signal int_B_8_n_33 : STD_LOGIC;
  signal int_B_8_n_34 : STD_LOGIC;
  signal int_B_8_n_35 : STD_LOGIC;
  signal int_B_8_q1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_B_8_read : STD_LOGIC;
  signal int_B_8_read0 : STD_LOGIC;
  signal int_B_8_write_i_1_n_0 : STD_LOGIC;
  signal int_B_8_write_i_2_n_0 : STD_LOGIC;
  signal int_B_8_write_i_3_n_0 : STD_LOGIC;
  signal int_B_8_write_reg_n_0 : STD_LOGIC;
  signal int_B_9_n_0 : STD_LOGIC;
  signal int_B_9_n_12 : STD_LOGIC;
  signal int_B_9_n_13 : STD_LOGIC;
  signal int_B_9_n_14 : STD_LOGIC;
  signal int_B_9_n_15 : STD_LOGIC;
  signal int_B_9_n_16 : STD_LOGIC;
  signal int_B_9_n_17 : STD_LOGIC;
  signal int_B_9_n_18 : STD_LOGIC;
  signal int_B_9_n_19 : STD_LOGIC;
  signal int_B_9_n_20 : STD_LOGIC;
  signal int_B_9_n_21 : STD_LOGIC;
  signal int_B_9_n_22 : STD_LOGIC;
  signal int_B_9_n_23 : STD_LOGIC;
  signal int_B_9_n_24 : STD_LOGIC;
  signal int_B_9_n_25 : STD_LOGIC;
  signal int_B_9_n_26 : STD_LOGIC;
  signal int_B_9_n_27 : STD_LOGIC;
  signal int_B_9_n_28 : STD_LOGIC;
  signal int_B_9_n_29 : STD_LOGIC;
  signal int_B_9_n_30 : STD_LOGIC;
  signal int_B_9_n_31 : STD_LOGIC;
  signal int_B_9_n_32 : STD_LOGIC;
  signal int_B_9_n_33 : STD_LOGIC;
  signal int_B_9_n_34 : STD_LOGIC;
  signal int_B_9_n_35 : STD_LOGIC;
  signal int_B_9_q1 : STD_LOGIC_VECTOR ( 30 downto 3 );
  signal int_B_9_read : STD_LOGIC;
  signal int_B_9_read0 : STD_LOGIC;
  signal int_B_9_read_i_2_n_0 : STD_LOGIC;
  signal int_B_9_read_i_3_n_0 : STD_LOGIC;
  signal int_B_9_read_i_4_n_0 : STD_LOGIC;
  signal int_B_9_write0 : STD_LOGIC;
  signal int_B_9_write_i_1_n_0 : STD_LOGIC;
  signal int_B_9_write_reg_n_0 : STD_LOGIC;
  signal int_C_ce1 : STD_LOGIC;
  signal int_C_n_0 : STD_LOGIC;
  signal int_C_n_30 : STD_LOGIC;
  signal int_C_n_31 : STD_LOGIC;
  signal int_C_q1 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal int_C_read : STD_LOGIC;
  signal int_C_read0 : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_ready_i_1_n_0 : STD_LOGIC;
  signal int_ap_ready_i_2_n_0 : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_3_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[1]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[1]\ : STD_LOGIC;
  signal int_task_ap_done : STD_LOGIC;
  signal int_task_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_task_ap_done_i_2_n_0 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rdata[0]_i_13_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_14_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_15_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_12_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_17_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_22_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_23_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_14_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_18_n_0\ : STD_LOGIC;
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal s_axi_control_RVALID_INST_0_i_1_n_0 : STD_LOGIC;
  signal s_axi_control_RVALID_INST_0_i_2_n_0 : STD_LOGIC;
  signal s_axi_control_RVALID_INST_0_i_3_n_0 : STD_LOGIC;
  signal s_axi_control_RVALID_INST_0_i_4_n_0 : STD_LOGIC;
  signal s_axi_control_RVALID_INST_0_i_5_n_0 : STD_LOGIC;
  signal s_axi_control_RVALID_INST_0_i_6_n_0 : STD_LOGIC;
  signal s_axi_control_RVALID_INST_0_i_7_n_0 : STD_LOGIC;
  signal s_axi_control_RVALID_INST_0_i_8_n_0 : STD_LOGIC;
  signal \waddr_reg_n_0_[10]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[11]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[12]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[13]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[9]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair0";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \FSM_onehot_rstate_reg[1]\ : label is "FSM_onehot_rstate_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]_rep\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute ORIG_CELL_NAME of \FSM_onehot_rstate_reg[1]_rep\ : label is "FSM_onehot_rstate_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute ORIG_CELL_NAME of \FSM_onehot_wstate_reg[2]\ : label is "FSM_onehot_wstate_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]_rep\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute ORIG_CELL_NAME of \FSM_onehot_wstate_reg[2]_rep\ : label is "FSM_onehot_wstate_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]_rep__0\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute ORIG_CELL_NAME of \FSM_onehot_wstate_reg[2]_rep__0\ : label is "FSM_onehot_wstate_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]_rep__1\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute ORIG_CELL_NAME of \FSM_onehot_wstate_reg[2]_rep__1\ : label is "FSM_onehot_wstate_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]_rep__2\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute ORIG_CELL_NAME of \FSM_onehot_wstate_reg[2]_rep__2\ : label is "FSM_onehot_wstate_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of auto_restart_status_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of int_A_0_write_i_3 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of int_A_12_write_i_2 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of int_A_15_write_i_3 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of int_A_1_read_i_2 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of int_A_1_write_i_2 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of int_A_1_write_i_3 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of int_A_3_write_i_2 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of int_A_4_write_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of int_A_5_read_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of int_A_5_write_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of int_A_8_write_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of int_A_9_write_i_3 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of int_B_11_read_i_2 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of int_B_13_read_i_2 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of int_B_14_read_i_2 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of int_B_14_read_i_3 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of int_B_14_write_i_2 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of int_B_14_write_i_3 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of int_B_15_write_i_3 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of int_B_15_write_i_4 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of int_B_1_read_i_2 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of int_B_2_read_i_2 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of int_B_4_read_i_2 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of int_B_5_read_i_2 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of int_B_6_read_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of int_B_7_read_i_2 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of int_B_8_write_i_3 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of int_B_9_read_i_2 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of int_B_9_read_i_3 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of int_auto_restart_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \rdata[0]_i_13\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rdata[0]_i_14\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \rdata[31]_i_3\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of s_axi_control_RVALID_INST_0_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of s_axi_control_WREADY_INST_0 : label is "soft_lutpair14";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  ap_start <= \^ap_start\;
  interrupt <= \^interrupt\;
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F22FFF"
    )
        port map (
      I0 => s_axi_control_RREADY,
      I1 => s_axi_control_RVALID_INST_0_i_1_n_0,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_ARVALID,
      I4 => \FSM_onehot_rstate_reg_n_0_[2]\,
      O => \FSM_onehot_rstate[1]_i_1_n_0\
    );
\FSM_onehot_rstate[1]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F22FFF"
    )
        port map (
      I0 => s_axi_control_RREADY,
      I1 => s_axi_control_RVALID_INST_0_i_1_n_0,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_ARVALID,
      I4 => \FSM_onehot_rstate_reg_n_0_[2]\,
      O => \FSM_onehot_rstate[1]_rep_i_1_n_0\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDDF000"
    )
        port map (
      I0 => s_axi_control_RREADY,
      I1 => s_axi_control_RVALID_INST_0_i_1_n_0,
      I2 => s_axi_control_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      I4 => \FSM_onehot_rstate_reg_n_0_[2]\,
      O => \FSM_onehot_rstate[2]_i_1_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[1]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_rep_i_1_n_0\,
      Q => \FSM_onehot_rstate_reg[1]_rep_n_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_0\,
      Q => \FSM_onehot_rstate_reg_n_0_[2]\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A3ECEF"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => \^s_axi_control_bvalid\,
      I3 => \FSM_onehot_wstate_reg[2]_rep__1_n_0\,
      I4 => s_axi_control_AWVALID,
      O => \FSM_onehot_wstate[1]_i_2_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F8F8F88888888"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_AWVALID,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      I4 => s_axi_control_ARVALID,
      I5 => \FSM_onehot_wstate_reg[2]_rep_n_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[2]_rep__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F8F8F88888888"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_AWVALID,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      I4 => s_axi_control_ARVALID,
      I5 => \FSM_onehot_wstate_reg[2]_rep_n_0\,
      O => \FSM_onehot_wstate[2]_rep__0_i_1_n_0\
    );
\FSM_onehot_wstate[2]_rep__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F8F8F88888888"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_AWVALID,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      I4 => s_axi_control_ARVALID,
      I5 => \FSM_onehot_wstate_reg[2]_rep_n_0\,
      O => \FSM_onehot_wstate[2]_rep__1_i_1_n_0\
    );
\FSM_onehot_wstate[2]_rep__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F8F8F88888888"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_AWVALID,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      I4 => s_axi_control_ARVALID,
      I5 => \FSM_onehot_wstate_reg[2]_rep_n_0\,
      O => \FSM_onehot_wstate[2]_rep__2_i_1_n_0\
    );
\FSM_onehot_wstate[2]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F8F8F88888888"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_AWVALID,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      I4 => s_axi_control_ARVALID,
      I5 => \FSM_onehot_wstate_reg[2]_rep_n_0\,
      O => \FSM_onehot_wstate[2]_rep_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00FFFF2A002A00"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg[2]_rep__1_n_0\,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_WVALID,
      I4 => s_axi_control_BREADY,
      I5 => \^s_axi_control_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \FSM_onehot_wstate_reg_n_0_[2]\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]_rep\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_rep_i_1_n_0\,
      Q => \FSM_onehot_wstate_reg[2]_rep_n_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]_rep__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_rep__0_i_1_n_0\,
      Q => \FSM_onehot_wstate_reg[2]_rep__0_n_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]_rep__1\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_rep__1_i_1_n_0\,
      Q => \FSM_onehot_wstate_reg[2]_rep__1_n_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]_rep__2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_rep__2_i_1_n_0\,
      Q => \FSM_onehot_wstate_reg[2]_rep__2_n_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^s_axi_control_bvalid\,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => rewind_ap_ready_reg,
      O => int_ap_start_reg_0
    );
auto_restart_status_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => ap_idle,
      I1 => p_0_in(7),
      I2 => auto_restart_status_reg_n_0,
      O => auto_restart_status_i_1_n_0
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_0,
      Q => auto_restart_status_reg_n_0,
      R => \^ap_rst_n_inv\
    );
buff0_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => rewind_ap_ready_reg,
      O => int_ap_start_reg_2
    );
\buff0_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => rewind_ap_ready_reg,
      O => int_ap_start_reg_5
    );
\buff0_reg_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => rewind_ap_ready_reg,
      O => int_ap_start_reg_8
    );
int_A_0: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram
     port map (
      D(24) => int_A_0_n_6,
      D(23) => int_A_0_n_7,
      D(22) => int_A_0_n_8,
      D(21) => int_A_0_n_9,
      D(20) => int_A_0_n_10,
      D(19) => int_A_0_n_11,
      D(18) => int_A_0_n_12,
      D(17) => int_A_0_n_13,
      D(16) => int_A_0_n_14,
      D(15) => int_A_0_n_15,
      D(14) => int_A_0_n_16,
      D(13) => int_A_0_n_17,
      D(12) => int_A_0_n_18,
      D(11) => int_A_0_n_19,
      D(10) => int_A_0_n_20,
      D(9) => int_A_0_n_21,
      D(8) => int_A_0_n_22,
      D(7) => int_A_0_n_23,
      D(6) => int_A_0_n_24,
      D(5) => int_A_0_n_25,
      D(4) => int_A_0_n_26,
      D(3) => int_A_0_n_27,
      D(2) => int_A_0_n_28,
      D(1) => int_A_0_n_29,
      D(0) => int_A_0_n_30,
      \FSM_onehot_rstate_reg[1]\ => int_A_0_n_31,
      address0(3) => buff0_reg_0,
      address0(2) => i_fu_789_p3(2),
      address0(1) => buff0_reg,
      address0(0) => i_fu_789_p3(0),
      ap_clk => ap_clk,
      buff0_reg => int_B_0_n_34,
      buff0_reg_0 => int_B_0_n_35,
      buff0_reg_1 => int_B_0_n_33,
      buff0_reg_2 => int_B_0_n_32,
      buff0_reg_3 => \FSM_onehot_wstate_reg[2]_rep__0_n_0\,
      int_A_0_read => int_A_0_read,
      int_A_1_read => int_A_1_read,
      int_A_2_read => int_A_2_read,
      int_C_ce1 => int_C_ce1,
      int_ap_ready => int_ap_ready,
      p_0_in(0) => p_0_in(2),
      q00(31 downto 0) => q00(31 downto 0),
      q1(3) => int_A_0_q1(9),
      q1(2) => int_A_0_q1(7),
      q1(1 downto 0) => int_A_0_q1(1 downto 0),
      \q1_reg[0]_0\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_1\ => int_A_0_write_reg_n_0,
      \q1_reg[17]_0\ => int_A_0_n_4,
      \q1_reg[18]_0\ => int_A_0_n_5,
      \rdata[2]_i_2_0\ => int_A_3_n_4,
      \rdata[31]_i_7_0\(27 downto 6) => int_A_1_q1(31 downto 10),
      \rdata[31]_i_7_0\(5) => int_A_1_q1(8),
      \rdata[31]_i_7_0\(4 downto 0) => int_A_1_q1(6 downto 2),
      \rdata[31]_i_7_1\(0) => int_A_2_q1(31),
      \rdata[3]_i_5_0\ => int_A_3_n_5,
      \rdata_reg[10]\ => int_A_3_n_10,
      \rdata_reg[10]_0\ => int_A_9_n_24,
      \rdata_reg[10]_1\ => int_A_8_n_14,
      \rdata_reg[10]_2\ => int_B_8_n_1,
      \rdata_reg[11]\ => int_A_3_n_11,
      \rdata_reg[11]_0\ => int_A_12_n_12,
      \rdata_reg[11]_1\ => int_A_8_n_15,
      \rdata_reg[11]_2\ => int_B_9_n_18,
      \rdata_reg[12]\ => int_A_3_n_12,
      \rdata_reg[12]_0\ => int_B_0_n_0,
      \rdata_reg[12]_1\ => int_A_11_n_26,
      \rdata_reg[12]_2\ => int_A_8_n_16,
      \rdata_reg[13]\ => int_A_3_n_13,
      \rdata_reg[13]_0\ => int_B_0_n_1,
      \rdata_reg[13]_1\ => int_A_12_n_13,
      \rdata_reg[13]_2\ => int_A_7_n_0,
      \rdata_reg[14]\ => int_A_3_n_14,
      \rdata_reg[14]_0\ => int_A_12_n_14,
      \rdata_reg[14]_1\ => int_A_8_n_17,
      \rdata_reg[14]_2\ => int_B_9_n_21,
      \rdata_reg[15]\ => int_A_3_n_15,
      \rdata_reg[15]_0\ => int_B_9_n_22,
      \rdata_reg[15]_1\ => int_A_13_n_2,
      \rdata_reg[16]\ => int_A_3_n_16,
      \rdata_reg[16]_0\ => int_A_15_n_1,
      \rdata_reg[16]_1\ => int_A_11_n_27,
      \rdata_reg[16]_2\ => int_A_8_n_19,
      \rdata_reg[17]\ => int_A_3_n_17,
      \rdata_reg[18]\ => int_A_3_n_18,
      \rdata_reg[19]\ => int_A_3_n_19,
      \rdata_reg[19]_0\ => int_A_9_n_27,
      \rdata_reg[19]_1\ => int_A_8_n_21,
      \rdata_reg[19]_2\ => int_B_9_n_24,
      \rdata_reg[20]\ => int_A_3_n_20,
      \rdata_reg[20]_0\ => int_A_9_n_28,
      \rdata_reg[20]_1\ => int_A_8_n_22,
      \rdata_reg[20]_2\ => int_B_9_n_25,
      \rdata_reg[21]\ => int_A_3_n_21,
      \rdata_reg[21]_0\ => int_B_4_n_6,
      \rdata_reg[21]_1\ => int_A_12_n_0,
      \rdata_reg[21]_2\ => int_A_8_n_23,
      \rdata_reg[22]\ => int_A_3_n_22,
      \rdata_reg[22]_0\ => int_B_0_n_2,
      \rdata_reg[22]_1\ => int_A_12_n_16,
      \rdata_reg[22]_2\ => int_A_7_n_30,
      \rdata_reg[23]\ => int_A_3_n_23,
      \rdata_reg[23]_0\ => int_B_0_n_3,
      \rdata_reg[23]_1\ => int_A_11_n_30,
      \rdata_reg[23]_2\ => int_A_8_n_24,
      \rdata_reg[24]\ => int_A_3_n_24,
      \rdata_reg[24]_0\ => int_B_13_n_1,
      \rdata_reg[24]_1\ => int_A_13_n_3,
      \rdata_reg[25]\ => int_A_3_n_25,
      \rdata_reg[25]_0\ => int_A_12_n_17,
      \rdata_reg[25]_1\ => int_A_8_n_26,
      \rdata_reg[25]_2\ => int_B_8_n_2,
      \rdata_reg[26]\ => int_A_3_n_26,
      \rdata_reg[26]_0\ => int_A_12_n_18,
      \rdata_reg[26]_1\ => int_A_8_n_27,
      \rdata_reg[26]_2\ => int_B_11_n_0,
      \rdata_reg[27]\ => int_A_3_n_27,
      \rdata_reg[27]_0\ => int_B_14_n_2,
      \rdata_reg[27]_1\ => int_A_13_n_4,
      \rdata_reg[28]\ => int_A_3_n_28,
      \rdata_reg[28]_0\ => int_A_12_n_19,
      \rdata_reg[28]_1\ => int_A_8_n_29,
      \rdata_reg[28]_2\ => int_B_14_n_0,
      \rdata_reg[29]\ => int_A_3_n_29,
      \rdata_reg[29]_0\ => int_B_0_n_4,
      \rdata_reg[29]_1\ => int_A_12_n_20,
      \rdata_reg[29]_2\ => int_A_7_n_31,
      \rdata_reg[2]\ => int_A_12_n_3,
      \rdata_reg[2]_0\ => int_A_6_n_27,
      \rdata_reg[2]_1\ => \rdata[31]_i_6_n_0\,
      \rdata_reg[2]_2\ => int_B_4_n_1,
      \rdata_reg[2]_3\ => \rdata[31]_i_5_n_0\,
      \rdata_reg[2]_4\ => \rdata[9]_i_14_n_0\,
      \rdata_reg[30]\ => int_A_3_n_30,
      \rdata_reg[30]_0\ => int_A_12_n_21,
      \rdata_reg[30]_1\ => int_A_8_n_30,
      \rdata_reg[30]_2\ => int_B_8_n_3,
      \rdata_reg[31]\ => int_A_11_n_31,
      \rdata_reg[31]_0\ => int_A_8_n_31,
      \rdata_reg[31]_1\ => int_B_14_n_1,
      \rdata_reg[31]_2\ => int_A_4_n_31,
      \rdata_reg[4]\ => int_A_3_n_6,
      \rdata_reg[4]_0\ => int_B_13_n_0,
      \rdata_reg[4]_1\ => int_A_13_n_0,
      \rdata_reg[5]\ => int_A_3_n_7,
      \rdata_reg[5]_0\ => int_B_9_n_15,
      \rdata_reg[5]_1\ => int_A_13_n_1,
      \rdata_reg[6]\ => int_A_3_n_8,
      \rdata_reg[6]_0\ => int_A_9_n_23,
      \rdata_reg[6]_1\ => int_A_8_n_12,
      \rdata_reg[6]_2\ => int_B_8_n_0,
      \rdata_reg[8]\ => int_A_3_n_9,
      \rdata_reg[8]_0\ => int_A_12_n_11,
      \rdata_reg[8]_1\ => \rdata[31]_i_9_n_0\,
      \rdata_reg[8]_2\ => int_A_8_n_13,
      \rdata_reg[8]_3\ => int_B_9_n_16,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
int_A_0_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s_axi_control_ARADDR(6),
      I1 => int_C_ce1,
      I2 => int_B_9_read_i_2_n_0,
      I3 => s_axi_control_ARADDR(9),
      I4 => s_axi_control_ARADDR(8),
      I5 => s_axi_control_ARADDR(7),
      O => int_A_0_read0
    );
int_A_0_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_0_read0,
      Q => int_A_0_read,
      R => \^ap_rst_n_inv\
    );
int_A_0_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFF0000"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg[2]_rep__0_n_0\,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_WVALID,
      I4 => int_A_0_write0,
      I5 => int_A_0_write_reg_n_0,
      O => int_A_0_write_i_1_n_0
    );
int_A_0_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000202"
    )
        port map (
      I0 => int_A_1_write_i_4_n_0,
      I1 => s_axi_control_AWADDR(7),
      I2 => s_axi_control_AWADDR(6),
      I3 => s_axi_control_AWADDR(4),
      I4 => s_axi_control_AWADDR(5),
      I5 => int_A_0_write_i_3_n_0,
      O => int_A_0_write0
    );
int_A_0_write_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_control_AWADDR(9),
      I1 => s_axi_control_AWADDR(10),
      I2 => s_axi_control_AWADDR(11),
      O => int_A_0_write_i_3_n_0
    );
int_A_0_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_0_write_i_1_n_0,
      Q => int_A_0_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_A_1: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_15
     port map (
      address0(3) => buff0_reg_0,
      address0(2) => i_fu_789_p3(2),
      address0(1) => buff0_reg,
      address0(0) => i_fu_789_p3(0),
      ap_clk => ap_clk,
      buff0_reg => int_B_1_n_2,
      buff0_reg_0 => int_B_1_n_3,
      buff0_reg_1 => int_B_1_n_1,
      buff0_reg_2 => int_B_1_n_0,
      buff0_reg_3 => \FSM_onehot_wstate_reg[2]_rep__1_n_0\,
      int_A_0_read => int_A_0_read,
      int_A_1_read => int_A_1_read,
      int_A_2_read => int_A_2_read,
      int_C_ce1 => int_C_ce1,
      interrupt => \^interrupt\,
      q00_0(31 downto 0) => q00_0(31 downto 0),
      q1(30 downto 9) => int_A_1_q1(31 downto 10),
      q1(8 downto 0) => int_A_1_q1(8 downto 0),
      \q1_reg[0]_0\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_1\ => int_A_1_write_reg_n_0,
      \rdata[9]_i_5_0\(0) => int_A_2_q1(9),
      \rdata[9]_i_5_1\(0) => int_A_0_q1(9),
      \rdata_reg[9]\ => int_A_4_n_0,
      \rdata_reg[9]_0\ => \rdata[9]_i_14_n_0\,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_ARVALID_0 => int_A_1_n_0,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
int_A_10: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_16
     port map (
      ap_clk => ap_clk,
      buff0_reg => int_B_10_n_2,
      buff0_reg_0 => int_B_10_n_3,
      buff0_reg_1 => int_B_10_n_1,
      buff0_reg_2 => int_B_10_n_0,
      buff0_reg_3 => buff0_reg_5,
      buff0_reg_4 => buff0_reg_6,
      buff0_reg_5 => \FSM_onehot_wstate_reg_n_0_[2]\,
      i_fu_789_p3(1) => i_fu_789_p3(2),
      i_fu_789_p3(0) => i_fu_789_p3(0),
      int_C_ce1 => int_C_ce1,
      q00_9(31 downto 0) => q00_9(31 downto 0),
      q1(31 downto 0) => int_A_10_q1(31 downto 0),
      \q1_reg[0]_0\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_1\ => int_A_10_write_reg_n_0,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      tmp_product => \FSM_onehot_rstate_reg[1]_rep_n_0\
    );
int_A_10_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => s_axi_control_ARADDR(7),
      I1 => s_axi_control_ARADDR(6),
      I2 => s_axi_control_ARADDR(9),
      I3 => s_axi_control_ARADDR(8),
      I4 => int_C_ce1,
      I5 => int_B_9_read_i_2_n_0,
      O => int_A_10_read0
    );
int_A_10_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_10_read0,
      Q => int_A_10_read,
      R => \^ap_rst_n_inv\
    );
int_A_10_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFF0000"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg_n_0_[2]\,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_WVALID,
      I4 => int_A_10_write0,
      I5 => int_A_10_write_reg_n_0,
      O => int_A_10_write_i_1_n_0
    );
int_A_10_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000000080AA80"
    )
        port map (
      I0 => int_A_1_write_i_4_n_0,
      I1 => s_axi_control_AWADDR(5),
      I2 => s_axi_control_AWADDR(4),
      I3 => s_axi_control_AWADDR(6),
      I4 => s_axi_control_AWADDR(7),
      I5 => int_A_9_write_i_3_n_0,
      O => int_A_10_write0
    );
int_A_10_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_10_write_i_1_n_0,
      Q => int_A_10_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_A_11: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_17
     port map (
      ap_clk => ap_clk,
      buff0_reg => int_B_11_n_34,
      buff0_reg_0 => int_B_11_n_35,
      buff0_reg_1 => int_B_11_n_33,
      buff0_reg_2 => int_B_11_n_32,
      buff0_reg_3 => buff0_reg_5,
      buff0_reg_4 => buff0_reg_6,
      buff0_reg_5 => \FSM_onehot_wstate_reg[2]_rep__2_n_0\,
      i_fu_789_p3(1) => i_fu_789_p3(2),
      i_fu_789_p3(0) => i_fu_789_p3(0),
      int_A_10_read => int_A_10_read,
      int_A_10_read_reg => int_A_11_n_0,
      int_A_10_read_reg_0 => int_A_11_n_26,
      int_A_10_read_reg_1 => int_A_11_n_27,
      int_A_10_read_reg_2 => int_A_11_n_28,
      int_A_10_read_reg_3 => int_A_11_n_30,
      int_A_10_read_reg_4 => int_A_11_n_31,
      int_A_11_read => int_A_11_read,
      int_A_11_read_reg => int_A_11_n_29,
      int_A_9_read => int_A_9_read,
      int_C_ce1 => int_C_ce1,
      q00_10(31 downto 0) => q00_10(31 downto 0),
      q1(24 downto 18) => int_A_11_q1(30 downto 24),
      q1(17) => int_A_11_q1(22),
      q1(16 downto 14) => int_A_11_q1(20 downto 18),
      q1(13 downto 11) => int_A_11_q1(15 downto 13),
      q1(10 downto 0) => int_A_11_q1(11 downto 1),
      \q1_reg[0]_0\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_1\ => int_A_11_write_reg_n_0,
      \rdata_reg[0]\ => s_axi_control_RVALID_INST_0_i_7_n_0,
      \rdata_reg[0]_0\ => int_A_12_n_31,
      \rdata_reg[12]\ => int_A_12_n_28,
      \rdata_reg[16]\ => int_A_12_n_27,
      \rdata_reg[17]\ => int_A_12_n_26,
      \rdata_reg[23]\ => int_A_12_n_23,
      \rdata_reg[31]\ => int_A_12_n_22,
      \rdata_reg[31]_i_8_0\(6) => int_A_10_q1(31),
      \rdata_reg[31]_i_8_0\(5) => int_A_10_q1(23),
      \rdata_reg[31]_i_8_0\(4) => int_A_10_q1(21),
      \rdata_reg[31]_i_8_0\(3 downto 2) => int_A_10_q1(17 downto 16),
      \rdata_reg[31]_i_8_0\(1) => int_A_10_q1(12),
      \rdata_reg[31]_i_8_0\(0) => int_A_10_q1(0),
      \rdata_reg[31]_i_8_1\(6) => int_A_9_q1(31),
      \rdata_reg[31]_i_8_1\(5) => int_A_9_q1(23),
      \rdata_reg[31]_i_8_1\(4) => int_A_9_q1(21),
      \rdata_reg[31]_i_8_1\(3 downto 2) => int_A_9_q1(17 downto 16),
      \rdata_reg[31]_i_8_1\(1) => int_A_9_q1(12),
      \rdata_reg[31]_i_8_1\(0) => int_A_9_q1(0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      tmp_product => \FSM_onehot_rstate_reg[1]_rep_n_0\
    );
int_A_11_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(7),
      I1 => s_axi_control_ARADDR(6),
      I2 => int_B_9_read_i_2_n_0,
      I3 => s_axi_control_ARADDR(8),
      I4 => s_axi_control_ARADDR(9),
      I5 => int_C_ce1,
      O => int_A_11_read0
    );
int_A_11_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_11_read0,
      Q => int_A_11_read,
      R => \^ap_rst_n_inv\
    );
int_A_11_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5555555C0000000"
    )
        port map (
      I0 => int_A_1_write_i_2_n_0,
      I1 => int_A_1_write_i_4_n_0,
      I2 => s_axi_control_AWADDR(6),
      I3 => s_axi_control_AWADDR(7),
      I4 => int_A_3_write_i_2_n_0,
      I5 => int_A_11_write_reg_n_0,
      O => int_A_11_write_i_1_n_0
    );
int_A_11_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_11_write_i_1_n_0,
      Q => int_A_11_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_A_12: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_18
     port map (
      D(0) => int_A_12_n_1,
      ap_clk => ap_clk,
      buff0_reg => int_B_12_n_2,
      buff0_reg_0 => int_B_12_n_3,
      buff0_reg_1 => int_B_12_n_1,
      buff0_reg_2 => int_B_12_n_0,
      buff0_reg_3 => buff0_reg_7,
      buff0_reg_4 => buff0_reg_8,
      buff0_reg_5 => \FSM_onehot_wstate_reg[2]_rep__2_n_0\,
      i_fu_789_p3(1) => i_fu_789_p3(2),
      i_fu_789_p3(0) => i_fu_789_p3(0),
      int_A_10_read => int_A_10_read,
      int_A_10_read_reg => int_A_12_n_6,
      int_A_10_read_reg_0 => int_A_12_n_7,
      int_A_10_read_reg_1 => int_A_12_n_8,
      int_A_10_read_reg_2 => int_A_12_n_9,
      int_A_10_read_reg_3 => int_A_12_n_10,
      int_A_11_read => int_A_11_read,
      int_A_11_read_reg => int_A_12_n_0,
      int_A_12_read => int_A_12_read,
      int_A_12_read_reg => int_A_12_n_11,
      int_A_12_read_reg_0 => int_A_12_n_12,
      int_A_12_read_reg_1 => int_A_12_n_13,
      int_A_12_read_reg_2 => int_A_12_n_14,
      int_A_12_read_reg_3 => int_A_12_n_15,
      int_A_12_read_reg_4 => int_A_12_n_16,
      int_A_12_read_reg_5 => int_A_12_n_17,
      int_A_12_read_reg_6 => int_A_12_n_18,
      int_A_12_read_reg_7 => int_A_12_n_19,
      int_A_12_read_reg_8 => int_A_12_n_20,
      int_A_12_read_reg_9 => int_A_12_n_21,
      int_A_13_read => int_A_13_read,
      int_A_14_read => int_A_14_read,
      int_A_9_read => int_A_9_read,
      int_C_ce1 => int_C_ce1,
      q00_11(31 downto 0) => q00_11(31 downto 0),
      q1(4) => int_A_9_q1(9),
      q1(3) => int_A_9_q1(7),
      q1(2 downto 0) => int_A_9_q1(3 downto 1),
      \q1_reg[0]_0\ => int_A_12_n_31,
      \q1_reg[0]_1\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_2\ => int_A_12_write_reg_n_0,
      \q1_reg[10]_0\ => int_A_12_n_29,
      \q1_reg[12]_0\ => int_A_12_n_28,
      \q1_reg[16]_0\ => int_A_12_n_27,
      \q1_reg[17]_0\ => int_A_12_n_26,
      \q1_reg[19]_0\ => int_A_12_n_25,
      \q1_reg[1]_0\ => int_A_12_n_2,
      \q1_reg[20]_0\ => int_A_12_n_24,
      \q1_reg[23]_0\ => int_A_12_n_23,
      \q1_reg[2]_0\ => int_A_12_n_3,
      \q1_reg[31]_0\ => int_A_12_n_22,
      \q1_reg[6]_0\ => int_A_12_n_30,
      \q1_reg[7]_0\ => int_A_12_n_4,
      \q1_reg[9]_0\ => int_A_12_n_5,
      \rdata[1]_i_3_0\ => int_A_14_n_32,
      \rdata[2]_i_3_0\ => int_A_14_n_31,
      \rdata[3]_i_2_0\ => int_A_14_n_30,
      \rdata[7]_i_3_0\ => int_A_14_n_26,
      \rdata[9]_i_4_0\(4) => int_A_11_q1(9),
      \rdata[9]_i_4_0\(3) => int_A_11_q1(7),
      \rdata[9]_i_4_0\(2 downto 0) => int_A_11_q1(3 downto 1),
      \rdata[9]_i_4_1\ => \rdata[9]_i_18_n_0\,
      \rdata[9]_i_4_2\ => int_A_14_n_29,
      \rdata_reg[11]\ => int_A_14_n_24,
      \rdata_reg[11]_0\ => int_A_9_n_13,
      \rdata_reg[13]\ => int_A_14_n_23,
      \rdata_reg[13]_0\ => int_A_9_n_25,
      \rdata_reg[14]\ => int_A_14_n_22,
      \rdata_reg[14]_0\ => int_A_9_n_14,
      \rdata_reg[18]\ => int_A_14_n_28,
      \rdata_reg[18]_0\ => int_A_9_n_15,
      \rdata_reg[21]\ => \rdata[31]_i_9_n_0\,
      \rdata_reg[21]_0\ => int_A_11_n_29,
      \rdata_reg[22]\ => int_A_14_n_27,
      \rdata_reg[22]_0\ => int_A_9_n_16,
      \rdata_reg[25]\ => int_A_14_n_21,
      \rdata_reg[25]_0\ => int_A_9_n_17,
      \rdata_reg[26]\ => int_A_14_n_20,
      \rdata_reg[26]_0\ => int_A_9_n_18,
      \rdata_reg[28]\ => int_A_14_n_19,
      \rdata_reg[28]_0\ => int_A_9_n_19,
      \rdata_reg[29]\ => int_A_14_n_18,
      \rdata_reg[29]_0\ => int_A_9_n_31,
      \rdata_reg[30]\ => int_A_14_n_1,
      \rdata_reg[30]_0\ => int_A_9_n_20,
      \rdata_reg[31]_i_8\(10) => int_A_13_q1(31),
      \rdata_reg[31]_i_8\(9) => int_A_13_q1(23),
      \rdata_reg[31]_i_8\(8 downto 6) => int_A_13_q1(21 downto 19),
      \rdata_reg[31]_i_8\(5 downto 4) => int_A_13_q1(17 downto 16),
      \rdata_reg[31]_i_8\(3) => int_A_13_q1(12),
      \rdata_reg[31]_i_8\(2) => int_A_13_q1(10),
      \rdata_reg[31]_i_8\(1) => int_A_13_q1(6),
      \rdata_reg[31]_i_8\(0) => int_A_13_q1(0),
      \rdata_reg[31]_i_8_0\(10) => int_A_14_q1(31),
      \rdata_reg[31]_i_8_0\(9) => int_A_14_q1(23),
      \rdata_reg[31]_i_8_0\(8 downto 6) => int_A_14_q1(21 downto 19),
      \rdata_reg[31]_i_8_0\(5 downto 4) => int_A_14_q1(17 downto 16),
      \rdata_reg[31]_i_8_0\(3) => int_A_14_q1(12),
      \rdata_reg[31]_i_8_0\(2) => int_A_14_q1(10),
      \rdata_reg[31]_i_8_0\(1) => int_A_14_q1(6),
      \rdata_reg[31]_i_8_0\(0) => int_A_14_q1(0),
      \rdata_reg[3]\ => int_A_6_n_28,
      \rdata_reg[3]_0\ => \rdata[31]_i_5_n_0\,
      \rdata_reg[3]_1\ => int_B_4_n_4,
      \rdata_reg[3]_2\ => int_A_0_n_31,
      \rdata_reg[3]_3\ => \rdata[31]_i_6_n_0\,
      \rdata_reg[8]\ => s_axi_control_RVALID_INST_0_i_7_n_0,
      \rdata_reg[8]_0\ => int_A_14_n_25,
      \rdata_reg[8]_1\ => int_A_9_n_0,
      \rdata_reg[9]\(4) => int_A_10_q1(9),
      \rdata_reg[9]\(3) => int_A_10_q1(7),
      \rdata_reg[9]\(2 downto 0) => int_A_10_q1(3 downto 1),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      tmp_product => \FSM_onehot_rstate_reg[1]_rep_n_0\
    );
int_A_12_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => s_axi_control_ARADDR(9),
      I1 => int_C_ce1,
      I2 => s_axi_control_ARADDR(8),
      I3 => s_axi_control_ARADDR(7),
      I4 => s_axi_control_ARADDR(6),
      I5 => int_B_9_read_i_2_n_0,
      O => int_A_12_read0
    );
int_A_12_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_12_read0,
      Q => int_A_12_read,
      R => \^ap_rst_n_inv\
    );
int_A_12_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555D5550000C000"
    )
        port map (
      I0 => int_A_1_write_i_2_n_0,
      I1 => s_axi_control_AWADDR(4),
      I2 => int_A_12_write_i_2_n_0,
      I3 => int_A_1_write_i_4_n_0,
      I4 => s_axi_control_AWADDR(5),
      I5 => int_A_12_write_reg_n_0,
      O => int_A_12_write_i_1_n_0
    );
int_A_12_write_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_AWADDR(7),
      I1 => s_axi_control_AWADDR(6),
      O => int_A_12_write_i_2_n_0
    );
int_A_12_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_12_write_i_1_n_0,
      Q => int_A_12_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_A_13: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_19
     port map (
      ap_clk => ap_clk,
      buff0_reg => int_B_13_n_34,
      buff0_reg_0 => int_B_13_n_35,
      buff0_reg_1 => int_B_13_n_33,
      buff0_reg_2 => int_B_13_n_32,
      buff0_reg_3 => buff0_reg_7,
      buff0_reg_4 => buff0_reg_8,
      buff0_reg_5 => \FSM_onehot_wstate_reg[2]_rep__2_n_0\,
      i_fu_789_p3(1) => i_fu_789_p3(2),
      i_fu_789_p3(0) => i_fu_789_p3(0),
      int_A_12_read => int_A_12_read,
      int_A_13_read => int_A_13_read,
      int_A_14_read => int_A_14_read,
      int_A_6_read => int_A_6_read,
      int_A_7_read => int_A_7_read,
      int_A_7_read_reg => int_A_13_n_0,
      int_A_7_read_reg_0 => int_A_13_n_1,
      int_A_7_read_reg_1 => int_A_13_n_2,
      int_A_7_read_reg_2 => int_A_13_n_3,
      int_A_7_read_reg_3 => int_A_13_n_4,
      int_A_8_read => int_A_8_read,
      int_C_ce1 => int_C_ce1,
      q00_12(31 downto 0) => q00_12(31 downto 0),
      q1(26 downto 23) => int_A_13_q1(31 downto 28),
      q1(22 downto 21) => int_A_13_q1(26 downto 25),
      q1(20 downto 13) => int_A_13_q1(23 downto 16),
      q1(12 downto 4) => int_A_13_q1(14 downto 6),
      q1(3 downto 0) => int_A_13_q1(3 downto 0),
      \q1_reg[0]_0\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_1\ => int_A_13_write_reg_n_0,
      \rdata[15]_i_4_0\ => int_A_12_n_8,
      \rdata[24]_i_4_0\ => int_A_12_n_9,
      \rdata[27]_i_4_0\(4) => int_A_14_q1(27),
      \rdata[27]_i_4_0\(3) => int_A_14_q1(24),
      \rdata[27]_i_4_0\(2) => int_A_14_q1(15),
      \rdata[27]_i_4_0\(1 downto 0) => int_A_14_q1(5 downto 4),
      \rdata[27]_i_4_1\ => int_A_12_n_10,
      \rdata[4]_i_4_0\ => int_A_12_n_6,
      \rdata[5]_i_4_0\ => int_A_12_n_7,
      \rdata_reg[15]\ => int_A_9_n_26,
      \rdata_reg[15]_0\ => int_A_8_n_18,
      \rdata_reg[24]\ => int_A_9_n_29,
      \rdata_reg[24]_0\ => int_A_8_n_25,
      \rdata_reg[27]\ => int_A_9_n_30,
      \rdata_reg[27]_0\ => int_A_8_n_28,
      \rdata_reg[4]\ => int_A_9_n_21,
      \rdata_reg[4]_0\ => int_A_8_n_0,
      \rdata_reg[5]\ => int_A_9_n_22,
      \rdata_reg[5]_0\ => int_A_8_n_11,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      tmp_product => \FSM_onehot_rstate_reg[1]_rep_n_0\
    );
int_A_13_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => s_axi_control_ARADDR(9),
      I1 => s_axi_control_ARADDR(8),
      I2 => s_axi_control_ARADDR(7),
      I3 => s_axi_control_ARADDR(6),
      I4 => int_C_ce1,
      I5 => int_B_9_read_i_2_n_0,
      O => int_A_13_read0
    );
int_A_13_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_13_read0,
      Q => int_A_13_read,
      R => \^ap_rst_n_inv\
    );
int_A_13_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555D5550000C000"
    )
        port map (
      I0 => int_A_1_write_i_2_n_0,
      I1 => int_A_1_write_i_4_n_0,
      I2 => int_A_12_write_i_2_n_0,
      I3 => s_axi_control_AWADDR(5),
      I4 => s_axi_control_AWADDR(4),
      I5 => int_A_13_write_reg_n_0,
      O => int_A_13_write_i_1_n_0
    );
int_A_13_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_13_write_i_1_n_0,
      Q => int_A_13_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_A_14: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_20
     port map (
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      buff0_reg => int_B_14_n_34,
      buff0_reg_0 => int_B_14_n_35,
      buff0_reg_1 => int_B_14_n_33,
      buff0_reg_2 => int_B_14_n_32,
      buff0_reg_3 => buff0_reg_7,
      buff0_reg_4 => buff0_reg_8,
      buff0_reg_5 => \FSM_onehot_wstate_reg[2]_rep__1_n_0\,
      \i2_fu_240_reg[1]\ => \i2_fu_240_reg[1]\,
      i_fu_789_p3(1) => i_fu_789_p3(2),
      i_fu_789_p3(0) => i_fu_789_p3(0),
      int_A_12_read => int_A_12_read,
      int_A_12_read_reg => int_A_14_n_1,
      int_A_12_read_reg_0 => int_A_14_n_18,
      int_A_12_read_reg_1 => int_A_14_n_19,
      int_A_12_read_reg_10 => int_A_14_n_28,
      int_A_12_read_reg_11 => int_A_14_n_29,
      int_A_12_read_reg_12 => int_A_14_n_30,
      int_A_12_read_reg_13 => int_A_14_n_31,
      int_A_12_read_reg_14 => int_A_14_n_32,
      int_A_12_read_reg_2 => int_A_14_n_20,
      int_A_12_read_reg_3 => int_A_14_n_21,
      int_A_12_read_reg_4 => int_A_14_n_22,
      int_A_12_read_reg_5 => int_A_14_n_23,
      int_A_12_read_reg_6 => int_A_14_n_24,
      int_A_12_read_reg_7 => int_A_14_n_25,
      int_A_12_read_reg_8 => int_A_14_n_26,
      int_A_12_read_reg_9 => int_A_14_n_27,
      int_A_13_read => int_A_13_read,
      int_A_14_read => int_A_14_read,
      int_C_ce1 => int_C_ce1,
      q00_13(31 downto 0) => q00_13(31 downto 0),
      q1(15) => int_A_14_q1(31),
      q1(14) => int_A_14_q1(27),
      q1(13 downto 12) => int_A_14_q1(24 downto 23),
      q1(11 downto 9) => int_A_14_q1(21 downto 19),
      q1(8 downto 6) => int_A_14_q1(17 downto 15),
      q1(5) => int_A_14_q1(12),
      q1(4) => int_A_14_q1(10),
      q1(3 downto 1) => int_A_14_q1(6 downto 4),
      q1(0) => int_A_14_q1(0),
      \q1_reg[0]_0\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_1\ => int_A_14_write_reg_n_0,
      \rdata[30]_i_3\(15 downto 13) => int_A_13_q1(30 downto 28),
      \rdata[30]_i_3\(12 downto 11) => int_A_13_q1(26 downto 25),
      \rdata[30]_i_3\(10) => int_A_13_q1(22),
      \rdata[30]_i_3\(9) => int_A_13_q1(18),
      \rdata[30]_i_3\(8 downto 7) => int_A_13_q1(14 downto 13),
      \rdata[30]_i_3\(6) => int_A_13_q1(11),
      \rdata[30]_i_3\(5 downto 3) => int_A_13_q1(9 downto 7),
      \rdata[30]_i_3\(2 downto 0) => int_A_13_q1(3 downto 1),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      tmp_product => \FSM_onehot_rstate_reg[1]_rep_n_0\
    );
int_A_14_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(8),
      I1 => s_axi_control_ARADDR(9),
      I2 => s_axi_control_ARADDR(6),
      I3 => s_axi_control_ARADDR(7),
      I4 => int_C_ce1,
      I5 => int_B_9_read_i_2_n_0,
      O => int_A_14_read0
    );
int_A_14_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_14_read0,
      Q => int_A_14_read,
      R => \^ap_rst_n_inv\
    );
int_A_14_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5555555C0000000"
    )
        port map (
      I0 => int_A_1_write_i_2_n_0,
      I1 => int_A_1_write_i_4_n_0,
      I2 => s_axi_control_AWADDR(6),
      I3 => s_axi_control_AWADDR(7),
      I4 => int_A_2_write_i_2_n_0,
      I5 => int_A_14_write_reg_n_0,
      O => int_A_14_write_i_1_n_0
    );
int_A_14_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_14_write_i_1_n_0,
      Q => int_A_14_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_A_15: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_21
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      buff0_reg => \FSM_onehot_wstate_reg[2]_rep__2_n_0\,
      \i2_fu_240_reg[0]\ => \i2_fu_240_reg[0]\,
      i_fu_789_p3(3 downto 0) => i_fu_789_p3(3 downto 0),
      int_A_0_address1(3 downto 0) => int_A_0_address1(3 downto 0),
      int_A_15_read => int_A_15_read,
      int_B_0_read => int_B_0_read,
      int_B_1_read => int_B_1_read,
      int_C_ce1 => int_C_ce1,
      q00_14(31 downto 0) => q00_14(31 downto 0),
      q1(24 downto 20) => int_A_15_q1(30 downto 26),
      q1(19 downto 12) => int_A_15_q1(24 downto 17),
      q1(11 downto 9) => int_A_15_q1(13 downto 11),
      q1(8 downto 4) => int_A_15_q1(9 downto 5),
      q1(3 downto 0) => int_A_15_q1(3 downto 0),
      \q1_reg[0]_0\ => \FSM_onehot_rstate_reg[1]_rep_n_0\,
      \q1_reg[0]_1\ => int_A_15_write_reg_n_0,
      \q1_reg[10]_0\ => int_A_15_n_31,
      \q1_reg[14]_0\ => int_A_15_n_30,
      \q1_reg[15]_0\ => int_A_15_n_29,
      \q1_reg[16]_0\ => int_A_15_n_1,
      \q1_reg[25]_0\ => int_A_15_n_28,
      \q1_reg[31]_0\ => int_A_15_n_2,
      \q1_reg[4]_0\ => int_A_15_n_32,
      \rdata[16]_i_3_0\ => int_B_7_n_19,
      \rdata[16]_i_3_1\ => s_axi_control_RVALID_INST_0_i_2_n_0,
      \rdata[16]_i_3_2\ => int_B_4_n_21,
      \rdata[16]_i_3_3\ => \rdata[31]_i_22_n_0\,
      \rdata[31]_i_21\(6) => int_B_0_q1(31),
      \rdata[31]_i_21\(5) => int_B_0_q1(25),
      \rdata[31]_i_21\(4 downto 2) => int_B_0_q1(16 downto 14),
      \rdata[31]_i_21\(1) => int_B_0_q1(10),
      \rdata[31]_i_21\(0) => int_B_0_q1(4),
      \rdata[31]_i_21_0\(6) => int_B_1_q1(31),
      \rdata[31]_i_21_0\(5) => int_B_1_q1(25),
      \rdata[31]_i_21_0\(4 downto 2) => int_B_1_q1(16 downto 14),
      \rdata[31]_i_21_0\(1) => int_B_1_q1(10),
      \rdata[31]_i_21_0\(0) => int_B_1_q1(4),
      \rdata_reg[16]\ => int_B_8_n_29,
      \rdata_reg[16]_0\ => int_B_11_n_24,
      \rdata_reg[16]_1\ => int_B_14_n_20,
      \rdata_reg[16]_2\ => \rdata[31]_i_17_n_0\,
      \rdata_reg[16]_3\ => \rdata[31]_i_5_n_0\,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
int_A_15_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(10),
      I1 => int_C_ce1,
      I2 => int_B_14_read_i_3_n_0,
      I3 => s_axi_control_ARADDR(8),
      I4 => s_axi_control_ARADDR(9),
      I5 => int_B_11_read_i_2_n_0,
      O => int_A_15_read_i_1_n_0
    );
int_A_15_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_15_read_i_1_n_0,
      Q => int_A_15_read,
      R => \^ap_rst_n_inv\
    );
int_A_15_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555D5555000C0000"
    )
        port map (
      I0 => int_A_1_write_i_2_n_0,
      I1 => int_A_15_write_i_2_n_0,
      I2 => s_axi_control_AWADDR(4),
      I3 => s_axi_control_AWADDR(5),
      I4 => int_A_15_write_i_3_n_0,
      I5 => int_A_15_write_reg_n_0,
      O => int_A_15_write_i_1_n_0
    );
int_A_15_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_AWVALID,
      I2 => s_axi_control_AWADDR(8),
      I3 => s_axi_control_AWADDR(9),
      I4 => s_axi_control_AWADDR(10),
      I5 => s_axi_control_AWADDR(11),
      O => int_A_15_write_i_2_n_0
    );
int_A_15_write_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => s_axi_control_AWADDR(11),
      I1 => s_axi_control_AWADDR(10),
      I2 => s_axi_control_AWADDR(9),
      I3 => s_axi_control_AWADDR(6),
      I4 => s_axi_control_AWADDR(7),
      O => int_A_15_write_i_3_n_0
    );
int_A_15_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_15_write_i_1_n_0,
      Q => int_A_15_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_A_1_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => int_A_1_read_i_2_n_0,
      I1 => s_axi_control_ARADDR(10),
      I2 => int_C_ce1,
      I3 => s_axi_control_ARADDR(9),
      I4 => s_axi_control_ARADDR(8),
      I5 => s_axi_control_ARADDR(7),
      O => int_A_1_read0
    );
int_A_1_read_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
        port map (
      I0 => s_axi_control_ARADDR(11),
      I1 => s_axi_control_ARADDR(12),
      I2 => s_axi_control_ARADDR(13),
      I3 => s_axi_control_ARADDR(7),
      I4 => s_axi_control_ARADDR(6),
      O => int_A_1_read_i_2_n_0
    );
int_A_1_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_1_read0,
      Q => int_A_1_read,
      R => \^ap_rst_n_inv\
    );
int_A_1_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555D5000000C0"
    )
        port map (
      I0 => int_A_1_write_i_2_n_0,
      I1 => int_A_1_write_i_3_n_0,
      I2 => int_A_1_write_i_4_n_0,
      I3 => s_axi_control_AWADDR(6),
      I4 => s_axi_control_AWADDR(7),
      I5 => int_A_1_write_reg_n_0,
      O => int_A_1_write_i_1_n_0
    );
int_A_1_write_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_ARVALID,
      I3 => \FSM_onehot_wstate_reg[2]_rep__1_n_0\,
      O => int_A_1_write_i_2_n_0
    );
int_A_1_write_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axi_control_AWADDR(5),
      I1 => s_axi_control_AWADDR(4),
      O => int_A_1_write_i_3_n_0
    );
int_A_1_write_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_AWADDR(9),
      I3 => s_axi_control_AWADDR(10),
      I4 => s_axi_control_AWADDR(11),
      I5 => s_axi_control_AWADDR(8),
      O => int_A_1_write_i_4_n_0
    );
int_A_1_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_1_write_i_1_n_0,
      Q => int_A_1_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_A_2: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_22
     port map (
      address0(1) => buff0_reg_0,
      address0(0) => buff0_reg,
      ap_clk => ap_clk,
      buff0_reg => int_B_2_n_2,
      buff0_reg_0 => int_B_2_n_3,
      buff0_reg_1 => int_B_2_n_1,
      buff0_reg_2 => int_B_2_n_0,
      buff0_reg_3 => \FSM_onehot_wstate_reg[2]_rep__1_n_0\,
      buff0_reg_4 => \^fsm_onehot_rstate_reg[1]_0\,
      i_fu_789_p3(1) => i_fu_789_p3(2),
      i_fu_789_p3(0) => i_fu_789_p3(0),
      int_C_ce1 => int_C_ce1,
      q00_1(31 downto 0) => q00_1(31 downto 0),
      q1(31 downto 0) => int_A_2_q1(31 downto 0),
      \q1_reg[0]_0\ => \FSM_onehot_rstate_reg[1]_rep_n_0\,
      \q1_reg[0]_1\ => int_A_2_write_reg_n_0,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
int_A_2_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(7),
      I1 => s_axi_control_ARADDR(6),
      I2 => s_axi_control_ARADDR(8),
      I3 => s_axi_control_ARADDR(9),
      I4 => int_B_9_read_i_2_n_0,
      I5 => int_C_ce1,
      O => int_A_2_read0
    );
int_A_2_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_2_read0,
      Q => int_A_2_read,
      R => \^ap_rst_n_inv\
    );
int_A_2_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555D5000000C0"
    )
        port map (
      I0 => int_A_1_write_i_2_n_0,
      I1 => int_A_2_write_i_2_n_0,
      I2 => int_A_1_write_i_4_n_0,
      I3 => s_axi_control_AWADDR(6),
      I4 => s_axi_control_AWADDR(7),
      I5 => int_A_2_write_reg_n_0,
      O => int_A_2_write_i_1_n_0
    );
int_A_2_write_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_AWADDR(5),
      I1 => s_axi_control_AWADDR(4),
      O => int_A_2_write_i_2_n_0
    );
int_A_2_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_2_write_i_1_n_0,
      Q => int_A_2_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_A_3: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_23
     port map (
      D(1) => int_A_3_n_0,
      D(0) => int_A_3_n_1,
      address0(1) => buff0_reg_0,
      address0(0) => buff0_reg,
      ap_clk => ap_clk,
      buff0_reg => int_B_3_n_2,
      buff0_reg_0 => int_B_3_n_3,
      buff0_reg_1 => int_B_3_n_1,
      buff0_reg_2 => int_B_3_n_0,
      buff0_reg_3 => \FSM_onehot_wstate_reg[2]_rep__2_n_0\,
      i_fu_789_p3(1) => i_fu_789_p3(2),
      i_fu_789_p3(0) => i_fu_789_p3(0),
      int_A_0_read => int_A_0_read,
      int_A_1_read => int_A_1_read,
      int_A_1_read_reg => int_A_3_n_31,
      int_A_2_read => int_A_2_read,
      int_A_3_read => int_A_3_read,
      int_C_ce1 => int_C_ce1,
      p_0_in(0) => p_0_in(7),
      q00_2(31 downto 0) => q00_2(31 downto 0),
      q1(2) => int_A_1_q1(7),
      q1(1 downto 0) => int_A_1_q1(1 downto 0),
      \q1_reg[0]_0\ => \FSM_onehot_rstate_reg[1]_rep_n_0\,
      \q1_reg[0]_1\ => int_A_3_write_reg_n_0,
      \q1_reg[10]_0\ => int_A_3_n_10,
      \q1_reg[11]_0\ => int_A_3_n_11,
      \q1_reg[12]_0\ => int_A_3_n_12,
      \q1_reg[13]_0\ => int_A_3_n_13,
      \q1_reg[14]_0\ => int_A_3_n_14,
      \q1_reg[15]_0\ => int_A_3_n_15,
      \q1_reg[16]_0\ => int_A_3_n_16,
      \q1_reg[17]_0\ => int_A_3_n_17,
      \q1_reg[18]_0\ => int_A_3_n_18,
      \q1_reg[19]_0\ => int_A_3_n_19,
      \q1_reg[20]_0\ => int_A_3_n_20,
      \q1_reg[21]_0\ => int_A_3_n_21,
      \q1_reg[22]_0\ => int_A_3_n_22,
      \q1_reg[23]_0\ => int_A_3_n_23,
      \q1_reg[24]_0\ => int_A_3_n_24,
      \q1_reg[25]_0\ => int_A_3_n_25,
      \q1_reg[26]_0\ => int_A_3_n_26,
      \q1_reg[27]_0\ => int_A_3_n_27,
      \q1_reg[28]_0\ => int_A_3_n_28,
      \q1_reg[29]_0\ => int_A_3_n_29,
      \q1_reg[2]_0\ => int_A_3_n_4,
      \q1_reg[30]_0\ => int_A_3_n_30,
      \q1_reg[31]_0\(0) => int_A_3_q1(31),
      \q1_reg[3]_0\ => int_A_3_n_5,
      \q1_reg[4]_0\ => int_A_3_n_6,
      \q1_reg[5]_0\ => int_A_3_n_7,
      \q1_reg[6]_0\ => int_A_3_n_8,
      \q1_reg[8]_0\ => int_A_3_n_9,
      \rdata[0]_i_12_0\ => int_A_5_n_0,
      \rdata[10]_i_2\ => int_A_5_n_11,
      \rdata[11]_i_2\ => int_A_5_n_12,
      \rdata[12]_i_2\ => int_A_5_n_13,
      \rdata[13]_i_2\ => int_A_5_n_14,
      \rdata[14]_i_2\ => int_A_5_n_15,
      \rdata[15]_i_2\ => int_A_5_n_16,
      \rdata[16]_i_2\ => int_A_5_n_17,
      \rdata[17]_i_5\ => int_A_5_n_18,
      \rdata[18]_i_5\ => int_A_5_n_19,
      \rdata[19]_i_2\ => int_A_5_n_20,
      \rdata[1]_i_2_0\ => s_axi_control_RVALID_INST_0_i_6_n_0,
      \rdata[1]_i_6_0\ => int_A_5_n_3,
      \rdata[20]_i_2\ => int_A_5_n_21,
      \rdata[21]_i_2\ => int_A_5_n_22,
      \rdata[22]_i_2\ => int_A_5_n_23,
      \rdata[23]_i_2\ => int_A_5_n_24,
      \rdata[24]_i_2\ => int_A_5_n_25,
      \rdata[25]_i_2\ => int_A_5_n_26,
      \rdata[26]_i_2\ => int_A_5_n_27,
      \rdata[27]_i_2\ => int_A_5_n_28,
      \rdata[28]_i_2\ => int_A_5_n_29,
      \rdata[29]_i_2\ => int_A_5_n_30,
      \rdata[2]_i_6\ => int_A_5_n_4,
      \rdata[30]_i_2\(29 downto 9) => int_A_2_q1(30 downto 10),
      \rdata[30]_i_2\(8 downto 0) => int_A_2_q1(8 downto 0),
      \rdata[30]_i_2_0\ => \rdata[31]_i_12_n_0\,
      \rdata[30]_i_2_1\ => int_A_5_n_31,
      \rdata[3]_i_12\ => int_A_5_n_5,
      \rdata[4]_i_2\ => int_A_5_n_6,
      \rdata[5]_i_2\ => int_A_5_n_7,
      \rdata[6]_i_2\ => int_A_5_n_8,
      \rdata[7]_i_2_0\(2) => int_A_0_q1(7),
      \rdata[7]_i_2_0\(1 downto 0) => int_A_0_q1(1 downto 0),
      \rdata[7]_i_6_0\ => int_A_5_n_9,
      \rdata[8]_i_2\ => int_A_5_n_10,
      \rdata_reg[0]\ => \rdata[0]_i_13_n_0\,
      \rdata_reg[0]_0\ => \rdata[0]_i_14_n_0\,
      \rdata_reg[0]_1\ => \rdata[0]_i_15_n_0\,
      \rdata_reg[1]\ => int_A_12_n_2,
      \rdata_reg[1]_0\ => int_A_6_n_0,
      \rdata_reg[1]_1\ => \rdata[31]_i_6_n_0\,
      \rdata_reg[1]_2\ => int_B_4_n_0,
      \rdata_reg[1]_3\ => \rdata[31]_i_5_n_0\,
      \rdata_reg[1]_4\ => int_ap_ready_i_2_n_0,
      \rdata_reg[1]_5\ => \rdata[1]_i_7_n_0\,
      \rdata_reg[7]\ => int_A_12_n_4,
      \rdata_reg[7]_0\ => int_A_6_n_30,
      \rdata_reg[7]_1\ => int_B_4_n_5,
      \rdata_reg[7]_2\ => \^fsm_onehot_rstate_reg[1]_0\,
      \rdata_reg[7]_3\ => \rdata[9]_i_14_n_0\,
      s_axi_control_ARADDR(1 downto 0) => s_axi_control_ARADDR(1 downto 0),
      s_axi_control_ARADDR_1_sp_1 => int_A_3_n_2,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
int_A_3_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => int_B_11_read_i_2_n_0,
      I1 => s_axi_control_ARADDR(9),
      I2 => s_axi_control_ARADDR(10),
      I3 => int_C_ce1,
      I4 => int_B_14_read_i_3_n_0,
      I5 => s_axi_control_ARADDR(8),
      O => int_A_3_read0
    );
int_A_3_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_3_read0,
      Q => int_A_3_read,
      R => \^ap_rst_n_inv\
    );
int_A_3_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55D5555500C00000"
    )
        port map (
      I0 => int_A_1_write_i_2_n_0,
      I1 => s_axi_control_AWADDR(6),
      I2 => int_A_3_write_i_2_n_0,
      I3 => s_axi_control_AWADDR(7),
      I4 => int_A_1_write_i_4_n_0,
      I5 => int_A_3_write_reg_n_0,
      O => int_A_3_write_i_1_n_0
    );
int_A_3_write_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_control_AWADDR(5),
      I1 => s_axi_control_AWADDR(4),
      O => int_A_3_write_i_2_n_0
    );
int_A_3_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_3_write_i_1_n_0,
      Q => int_A_3_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_A_4: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_24
     port map (
      ap_clk => ap_clk,
      buff0_reg => int_B_4_n_34,
      buff0_reg_0 => int_B_4_n_35,
      buff0_reg_1 => int_B_4_n_33,
      buff0_reg_2 => int_B_4_n_32,
      buff0_reg_3 => buff0_reg_1,
      buff0_reg_4 => buff0_reg_2,
      buff0_reg_5 => \FSM_onehot_wstate_reg[2]_rep_n_0\,
      buff0_reg_6 => \^fsm_onehot_rstate_reg[1]_0\,
      i_fu_789_p3(1) => i_fu_789_p3(2),
      i_fu_789_p3(0) => i_fu_789_p3(0),
      int_A_3_read => int_A_3_read,
      int_A_4_read => int_A_4_read,
      int_A_5_read => int_A_5_read,
      int_C_ce1 => int_C_ce1,
      q00_3(31 downto 0) => q00_3(31 downto 0),
      q1(29 downto 9) => int_A_4_q1(30 downto 10),
      q1(8 downto 0) => int_A_4_q1(8 downto 0),
      \q1_reg[0]_0\ => \FSM_onehot_rstate_reg[1]_rep_n_0\,
      \q1_reg[0]_1\ => int_A_4_write_reg_n_0,
      \q1_reg[31]_0\ => int_A_4_n_31,
      \q1_reg[9]_0\ => int_A_4_n_0,
      \rdata[31]_i_7\(1) => int_A_5_q1(31),
      \rdata[31]_i_7\(0) => int_A_5_q1(9),
      \rdata[31]_i_7_0\(0) => int_A_3_q1(31),
      \rdata[9]_i_5\ => int_A_3_n_31,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
int_A_4_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000220020"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_B_9_read_i_2_n_0,
      I2 => s_axi_control_ARADDR(10),
      I3 => s_axi_control_ARADDR(9),
      I4 => int_B_4_read_i_3_n_0,
      I5 => int_B_4_read_i_2_n_0,
      O => int_A_4_read0
    );
int_A_4_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_4_read0,
      Q => int_A_4_read,
      R => \^ap_rst_n_inv\
    );
int_A_4_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFF0000"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg[2]_rep_n_0\,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_WVALID,
      I4 => int_A_4_write0,
      I5 => int_A_4_write_reg_n_0,
      O => int_A_4_write_i_1_n_0
    );
int_A_4_write_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => int_A_1_write_i_4_n_0,
      I1 => s_axi_control_AWADDR(7),
      I2 => s_axi_control_AWADDR(5),
      I3 => s_axi_control_AWADDR(6),
      I4 => s_axi_control_AWADDR(4),
      O => int_A_4_write0
    );
int_A_4_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_4_write_i_1_n_0,
      Q => int_A_4_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_A_5: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_25
     port map (
      ap_clk => ap_clk,
      buff0_reg => int_B_5_n_2,
      buff0_reg_0 => int_B_5_n_3,
      buff0_reg_1 => int_B_5_n_1,
      buff0_reg_2 => int_B_5_n_0,
      buff0_reg_3 => buff0_reg_1,
      buff0_reg_4 => buff0_reg_2,
      buff0_reg_5 => \FSM_onehot_wstate_reg[2]_rep_n_0\,
      buff0_reg_6 => \^fsm_onehot_rstate_reg[1]_0\,
      i_fu_789_p3(1) => i_fu_789_p3(2),
      i_fu_789_p3(0) => i_fu_789_p3(0),
      int_A_3_read => int_A_3_read,
      int_A_4_read => int_A_4_read,
      int_A_5_read => int_A_5_read,
      int_A_5_read_reg => int_A_5_n_0,
      int_A_5_read_reg_0 => int_A_5_n_3,
      int_A_5_read_reg_1 => int_A_5_n_4,
      int_A_5_read_reg_10 => int_A_5_n_13,
      int_A_5_read_reg_11 => int_A_5_n_14,
      int_A_5_read_reg_12 => int_A_5_n_15,
      int_A_5_read_reg_13 => int_A_5_n_16,
      int_A_5_read_reg_14 => int_A_5_n_17,
      int_A_5_read_reg_15 => int_A_5_n_18,
      int_A_5_read_reg_16 => int_A_5_n_19,
      int_A_5_read_reg_17 => int_A_5_n_20,
      int_A_5_read_reg_18 => int_A_5_n_21,
      int_A_5_read_reg_19 => int_A_5_n_22,
      int_A_5_read_reg_2 => int_A_5_n_5,
      int_A_5_read_reg_20 => int_A_5_n_23,
      int_A_5_read_reg_21 => int_A_5_n_24,
      int_A_5_read_reg_22 => int_A_5_n_25,
      int_A_5_read_reg_23 => int_A_5_n_26,
      int_A_5_read_reg_24 => int_A_5_n_27,
      int_A_5_read_reg_25 => int_A_5_n_28,
      int_A_5_read_reg_26 => int_A_5_n_29,
      int_A_5_read_reg_27 => int_A_5_n_30,
      int_A_5_read_reg_28 => int_A_5_n_31,
      int_A_5_read_reg_3 => int_A_5_n_6,
      int_A_5_read_reg_4 => int_A_5_n_7,
      int_A_5_read_reg_5 => int_A_5_n_8,
      int_A_5_read_reg_6 => int_A_5_n_9,
      int_A_5_read_reg_7 => int_A_5_n_10,
      int_A_5_read_reg_8 => int_A_5_n_11,
      int_A_5_read_reg_9 => int_A_5_n_12,
      int_C_ce1 => int_C_ce1,
      q00_4(31 downto 0) => q00_4(31 downto 0),
      q1(1) => int_A_5_q1(31),
      q1(0) => int_A_5_q1(9),
      \q1_reg[0]_0\ => \FSM_onehot_rstate_reg[1]_rep_n_0\,
      \q1_reg[0]_1\ => int_A_5_write_reg_n_0,
      \rdata[30]_i_6\(29 downto 9) => int_A_4_q1(30 downto 10),
      \rdata[30]_i_6\(8 downto 0) => int_A_4_q1(8 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
int_A_5_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08002AAA"
    )
        port map (
      I0 => int_A_5_read_i_2_n_0,
      I1 => s_axi_control_ARADDR(7),
      I2 => s_axi_control_ARADDR(6),
      I3 => s_axi_control_ARADDR(8),
      I4 => int_B_14_read_i_3_n_0,
      O => int_A_5_read0
    );
int_A_5_read_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(12),
      I1 => s_axi_control_ARADDR(13),
      I2 => s_axi_control_ARADDR(11),
      I3 => s_axi_control_ARADDR(10),
      I4 => s_axi_control_ARADDR(9),
      I5 => int_C_ce1,
      O => int_A_5_read_i_2_n_0
    );
int_A_5_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_5_read0,
      Q => int_A_5_read,
      R => \^ap_rst_n_inv\
    );
int_A_5_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFF0000"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg[2]_rep_n_0\,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_WVALID,
      I4 => int_A_5_write0,
      I5 => int_A_5_write_reg_n_0,
      O => int_A_5_write_i_1_n_0
    );
int_A_5_write_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => int_A_1_write_i_4_n_0,
      I1 => s_axi_control_AWADDR(7),
      I2 => s_axi_control_AWADDR(5),
      I3 => s_axi_control_AWADDR(6),
      I4 => s_axi_control_AWADDR(4),
      O => int_A_5_write0
    );
int_A_5_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_5_write_i_1_n_0,
      Q => int_A_5_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_A_6: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_26
     port map (
      ap_clk => ap_clk,
      buff0_reg => int_B_6_n_2,
      buff0_reg_0 => int_B_6_n_3,
      buff0_reg_1 => int_B_6_n_1,
      buff0_reg_2 => int_B_6_n_0,
      buff0_reg_3 => buff0_reg_3,
      buff0_reg_4 => buff0_reg_4,
      buff0_reg_5 => \FSM_onehot_wstate_reg[2]_rep__2_n_0\,
      i_fu_789_p3(1) => i_fu_789_p3(2),
      i_fu_789_p3(0) => i_fu_789_p3(0),
      int_A_6_read => int_A_6_read,
      int_A_7_read => int_A_7_read,
      int_A_8_read => int_A_8_read,
      int_A_8_read_reg => int_A_6_n_29,
      int_A_8_read_reg_0 => int_A_6_n_30,
      int_A_8_read_reg_1 => int_A_6_n_31,
      int_C_ce1 => int_C_ce1,
      q00_5(31 downto 0) => q00_5(31 downto 0),
      q1(25 downto 4) => int_A_6_q1(31 downto 10),
      q1(3) => int_A_6_q1(8),
      q1(2 downto 0) => int_A_6_q1(6 downto 4),
      \q1_reg[0]_0\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_1\ => int_A_6_write_reg_n_0,
      \q1_reg[1]_0\ => int_A_6_n_0,
      \q1_reg[2]_0\ => int_A_6_n_27,
      \q1_reg[3]_0\ => int_A_6_n_28,
      \rdata_reg[9]\(5) => int_A_7_q1(9),
      \rdata_reg[9]\(4) => int_A_7_q1(7),
      \rdata_reg[9]\(3 downto 0) => int_A_7_q1(3 downto 0),
      \rdata_reg[9]_0\(5) => int_A_8_q1(9),
      \rdata_reg[9]_0\(4) => int_A_8_q1(7),
      \rdata_reg[9]_0\(3 downto 0) => int_A_8_q1(3 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
int_A_6_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => s_axi_control_ARADDR(8),
      I1 => s_axi_control_ARADDR(6),
      I2 => s_axi_control_ARADDR(7),
      I3 => int_C_ce1,
      I4 => s_axi_control_ARADDR(9),
      I5 => int_B_9_read_i_2_n_0,
      O => int_A_6_read0
    );
int_A_6_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_6_read0,
      Q => int_A_6_read,
      R => \^ap_rst_n_inv\
    );
int_A_6_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7555555530000000"
    )
        port map (
      I0 => int_A_1_write_i_2_n_0,
      I1 => s_axi_control_AWADDR(7),
      I2 => s_axi_control_AWADDR(6),
      I3 => int_A_2_write_i_2_n_0,
      I4 => int_A_1_write_i_4_n_0,
      I5 => int_A_6_write_reg_n_0,
      O => int_A_6_write_i_1_n_0
    );
int_A_6_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_6_write_i_1_n_0,
      Q => int_A_6_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_A_7: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_27
     port map (
      ap_clk => ap_clk,
      buff0_reg => int_B_7_n_34,
      buff0_reg_0 => int_B_7_n_35,
      buff0_reg_1 => int_B_7_n_33,
      buff0_reg_2 => int_B_7_n_32,
      buff0_reg_3 => buff0_reg_3,
      buff0_reg_4 => buff0_reg_4,
      buff0_reg_5 => \FSM_onehot_wstate_reg[2]_rep__0_n_0\,
      i_fu_789_p3(1) => i_fu_789_p3(2),
      i_fu_789_p3(0) => i_fu_789_p3(0),
      int_A_6_read => int_A_6_read,
      int_A_7_read => int_A_7_read,
      int_C_ce1 => int_C_ce1,
      q00_6(31 downto 0) => q00_6(31 downto 0),
      q1(27 downto 26) => int_A_7_q1(31 downto 30),
      q1(25 downto 20) => int_A_7_q1(28 downto 23),
      q1(19 downto 17) => int_A_7_q1(21 downto 19),
      q1(16 downto 13) => int_A_7_q1(17 downto 14),
      q1(12 downto 0) => int_A_7_q1(12 downto 0),
      \q1_reg[0]_0\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_1\ => int_A_7_write_reg_n_0,
      \q1_reg[13]_0\ => int_A_7_n_0,
      \q1_reg[18]_0\ => int_A_7_n_29,
      \q1_reg[22]_0\ => int_A_7_n_30,
      \q1_reg[29]_0\ => int_A_7_n_31,
      \rdata_reg[29]\(3) => int_A_6_q1(29),
      \rdata_reg[29]\(2) => int_A_6_q1(22),
      \rdata_reg[29]\(1) => int_A_6_q1(18),
      \rdata_reg[29]\(0) => int_A_6_q1(13),
      \rdata_reg[29]_0\(3) => int_A_8_q1(29),
      \rdata_reg[29]_0\(2) => int_A_8_q1(22),
      \rdata_reg[29]_0\(1) => int_A_8_q1(18),
      \rdata_reg[29]_0\(0) => int_A_8_q1(13),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
int_A_7_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002000A000200000"
    )
        port map (
      I0 => int_A_8_read_i_2_n_0,
      I1 => s_axi_control_ARADDR(6),
      I2 => int_C_ce1,
      I3 => s_axi_control_ARADDR(10),
      I4 => s_axi_control_ARADDR(9),
      I5 => int_B_9_read_i_2_n_0,
      O => int_A_7_read0
    );
int_A_7_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_7_read0,
      Q => int_A_7_read,
      R => \^ap_rst_n_inv\
    );
int_A_7_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFF0000"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg[2]_rep__0_n_0\,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_WVALID,
      I4 => int_A_7_write_i_2_n_0,
      I5 => int_A_7_write_reg_n_0,
      O => int_A_7_write_i_1_n_0
    );
int_A_7_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => s_axi_control_AWADDR(8),
      I1 => aw_hs,
      I2 => s_axi_control_AWADDR(7),
      I3 => s_axi_control_AWADDR(6),
      I4 => int_A_3_write_i_2_n_0,
      I5 => int_A_0_write_i_3_n_0,
      O => int_A_7_write_i_2_n_0
    );
int_A_7_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_7_write_i_1_n_0,
      Q => int_A_7_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_A_8: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_28
     port map (
      ap_clk => ap_clk,
      buff0_reg => int_B_8_n_34,
      buff0_reg_0 => int_B_8_n_35,
      buff0_reg_1 => int_B_8_n_33,
      buff0_reg_2 => int_B_8_n_32,
      buff0_reg_3 => buff0_reg_3,
      buff0_reg_4 => buff0_reg_4,
      buff0_reg_5 => \FSM_onehot_wstate_reg_n_0_[2]\,
      i_fu_789_p3(1) => i_fu_789_p3(2),
      i_fu_789_p3(0) => i_fu_789_p3(0),
      int_A_6_read => int_A_6_read,
      int_A_7_read => int_A_7_read,
      int_A_8_read => int_A_8_read,
      int_A_8_read_reg => int_A_8_n_0,
      int_A_8_read_reg_0 => int_A_8_n_11,
      int_A_8_read_reg_1 => int_A_8_n_16,
      int_A_8_read_reg_2 => int_A_8_n_18,
      int_A_8_read_reg_3 => int_A_8_n_19,
      int_A_8_read_reg_4 => int_A_8_n_20,
      int_A_8_read_reg_5 => int_A_8_n_23,
      int_A_8_read_reg_6 => int_A_8_n_24,
      int_A_8_read_reg_7 => int_A_8_n_25,
      int_A_8_read_reg_8 => int_A_8_n_28,
      int_C_ce1 => int_C_ce1,
      q00_7(31 downto 0) => q00_7(31 downto 0),
      q1(9) => int_A_8_q1(29),
      q1(8) => int_A_8_q1(22),
      q1(7) => int_A_8_q1(18),
      q1(6) => int_A_8_q1(13),
      q1(5) => int_A_8_q1(9),
      q1(4) => int_A_8_q1(7),
      q1(3 downto 0) => int_A_8_q1(3 downto 0),
      \q1_reg[0]_0\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_1\ => int_A_8_write_reg_n_0,
      \q1_reg[10]_0\ => int_A_8_n_14,
      \q1_reg[11]_0\ => int_A_8_n_15,
      \q1_reg[14]_0\ => int_A_8_n_17,
      \q1_reg[19]_0\ => int_A_8_n_21,
      \q1_reg[20]_0\ => int_A_8_n_22,
      \q1_reg[25]_0\ => int_A_8_n_26,
      \q1_reg[26]_0\ => int_A_8_n_27,
      \q1_reg[28]_0\ => int_A_8_n_29,
      \q1_reg[30]_0\ => int_A_8_n_30,
      \q1_reg[31]_0\ => int_A_8_n_31,
      \q1_reg[6]_0\ => int_A_8_n_12,
      \q1_reg[8]_0\ => int_A_8_n_13,
      \rdata_reg[31]\(21 downto 20) => int_A_7_q1(31 downto 30),
      \rdata_reg[31]\(19 downto 14) => int_A_7_q1(28 downto 23),
      \rdata_reg[31]\(13 downto 11) => int_A_7_q1(21 downto 19),
      \rdata_reg[31]\(10 downto 7) => int_A_7_q1(17 downto 14),
      \rdata_reg[31]\(6 downto 4) => int_A_7_q1(12 downto 10),
      \rdata_reg[31]\(3) => int_A_7_q1(8),
      \rdata_reg[31]\(2 downto 0) => int_A_7_q1(6 downto 4),
      \rdata_reg[31]_0\(21 downto 20) => int_A_6_q1(31 downto 30),
      \rdata_reg[31]_0\(19 downto 14) => int_A_6_q1(28 downto 23),
      \rdata_reg[31]_0\(13 downto 11) => int_A_6_q1(21 downto 19),
      \rdata_reg[31]_0\(10 downto 7) => int_A_6_q1(17 downto 14),
      \rdata_reg[31]_0\(6 downto 4) => int_A_6_q1(12 downto 10),
      \rdata_reg[31]_0\(3) => int_A_6_q1(8),
      \rdata_reg[31]_0\(2 downto 0) => int_A_6_q1(6 downto 4),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
int_A_8_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => int_A_8_read_i_2_n_0,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_ARADDR(10),
      I4 => s_axi_control_ARADDR(6),
      I5 => s_axi_control_ARADDR(9),
      O => int_A_8_read0
    );
int_A_8_read_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000101010101"
    )
        port map (
      I0 => s_axi_control_ARADDR(11),
      I1 => s_axi_control_ARADDR(12),
      I2 => s_axi_control_ARADDR(13),
      I3 => s_axi_control_ARADDR(7),
      I4 => s_axi_control_ARADDR(8),
      I5 => s_axi_control_ARADDR(9),
      O => int_A_8_read_i_2_n_0
    );
int_A_8_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_8_read0,
      Q => int_A_8_read,
      R => \^ap_rst_n_inv\
    );
int_A_8_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFF0000"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg_n_0_[2]\,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_WVALID,
      I4 => int_A_8_write0,
      I5 => int_A_8_write_reg_n_0,
      O => int_A_8_write_i_1_n_0
    );
int_A_8_write_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => int_A_8_write_i_3_n_0,
      I1 => int_A_0_write_i_3_n_0,
      I2 => s_axi_control_AWADDR(5),
      I3 => s_axi_control_AWADDR(6),
      I4 => s_axi_control_AWADDR(4),
      O => int_A_8_write0
    );
int_A_8_write_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => s_axi_control_AWADDR(9),
      I1 => s_axi_control_AWADDR(10),
      I2 => s_axi_control_AWADDR(11),
      I3 => s_axi_control_AWADDR(7),
      I4 => aw_hs,
      I5 => s_axi_control_AWADDR(8),
      O => int_A_8_write_i_3_n_0
    );
int_A_8_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_8_write_i_1_n_0,
      Q => int_A_8_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_A_9: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_29
     port map (
      ap_clk => ap_clk,
      buff0_reg => int_B_9_n_34,
      buff0_reg_0 => int_B_9_n_35,
      buff0_reg_1 => int_B_9_n_33,
      buff0_reg_2 => int_B_9_n_32,
      buff0_reg_3 => buff0_reg_5,
      buff0_reg_4 => buff0_reg_6,
      buff0_reg_5 => \FSM_onehot_wstate_reg_n_0_[2]\,
      buff0_reg_6 => \FSM_onehot_rstate_reg[1]_rep_n_0\,
      i_fu_789_p3(1) => i_fu_789_p3(2),
      i_fu_789_p3(0) => i_fu_789_p3(0),
      int_A_10_read => int_A_10_read,
      int_A_10_read_reg => int_A_9_n_23,
      int_A_10_read_reg_0 => int_A_9_n_24,
      int_A_10_read_reg_1 => int_A_9_n_27,
      int_A_10_read_reg_2 => int_A_9_n_28,
      int_A_11_read => int_A_11_read,
      int_A_11_read_reg => int_A_9_n_0,
      int_A_11_read_reg_0 => int_A_9_n_13,
      int_A_11_read_reg_1 => int_A_9_n_14,
      int_A_11_read_reg_2 => int_A_9_n_15,
      int_A_11_read_reg_3 => int_A_9_n_16,
      int_A_11_read_reg_4 => int_A_9_n_17,
      int_A_11_read_reg_5 => int_A_9_n_18,
      int_A_11_read_reg_6 => int_A_9_n_19,
      int_A_11_read_reg_7 => int_A_9_n_20,
      int_A_11_read_reg_8 => int_A_9_n_25,
      int_A_11_read_reg_9 => int_A_9_n_31,
      int_A_9_read => int_A_9_read,
      int_C_ce1 => int_C_ce1,
      q00_8(31 downto 0) => q00_8(31 downto 0),
      q1(11) => int_A_9_q1(31),
      q1(10) => int_A_9_q1(23),
      q1(9) => int_A_9_q1(21),
      q1(8 downto 7) => int_A_9_q1(17 downto 16),
      q1(6) => int_A_9_q1(12),
      q1(5) => int_A_9_q1(9),
      q1(4) => int_A_9_q1(7),
      q1(3 downto 0) => int_A_9_q1(3 downto 0),
      \q1_reg[0]_0\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_1\ => int_A_9_write_reg_n_0,
      \q1_reg[15]_0\ => int_A_9_n_26,
      \q1_reg[24]_0\ => int_A_9_n_29,
      \q1_reg[27]_0\ => int_A_9_n_30,
      \q1_reg[4]_0\ => int_A_9_n_21,
      \q1_reg[5]_0\ => int_A_9_n_22,
      \rdata[30]_i_3\(19 downto 13) => int_A_10_q1(30 downto 24),
      \rdata[30]_i_3\(12) => int_A_10_q1(22),
      \rdata[30]_i_3\(11 downto 9) => int_A_10_q1(20 downto 18),
      \rdata[30]_i_3\(8 downto 6) => int_A_10_q1(15 downto 13),
      \rdata[30]_i_3\(5 downto 4) => int_A_10_q1(11 downto 10),
      \rdata[30]_i_3\(3) => int_A_10_q1(8),
      \rdata[30]_i_3\(2 downto 0) => int_A_10_q1(6 downto 4),
      \rdata[30]_i_3_0\(19 downto 13) => int_A_11_q1(30 downto 24),
      \rdata[30]_i_3_0\(12) => int_A_11_q1(22),
      \rdata[30]_i_3_0\(11 downto 9) => int_A_11_q1(20 downto 18),
      \rdata[30]_i_3_0\(8 downto 6) => int_A_11_q1(15 downto 13),
      \rdata[30]_i_3_0\(5 downto 4) => int_A_11_q1(11 downto 10),
      \rdata[30]_i_3_0\(3) => int_A_11_q1(8),
      \rdata[30]_i_3_0\(2 downto 0) => int_A_11_q1(6 downto 4),
      \rdata_reg[10]\ => int_A_12_n_29,
      \rdata_reg[19]\ => int_A_12_n_25,
      \rdata_reg[20]\ => int_A_12_n_24,
      \rdata_reg[6]\ => s_axi_control_RVALID_INST_0_i_7_n_0,
      \rdata_reg[6]_0\ => int_A_12_n_30,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
int_A_9_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001030111111111"
    )
        port map (
      I0 => int_B_14_read_i_3_n_0,
      I1 => int_A_9_read_i_2_n_0,
      I2 => s_axi_control_ARADDR(8),
      I3 => s_axi_control_ARADDR(7),
      I4 => s_axi_control_ARADDR(6),
      I5 => s_axi_control_ARADDR(9),
      O => int_A_9_read0
    );
int_A_9_read_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => s_axi_control_ARADDR(10),
      I1 => s_axi_control_ARADDR(11),
      I2 => s_axi_control_ARADDR(13),
      I3 => s_axi_control_ARADDR(12),
      I4 => s_axi_control_ARVALID,
      I5 => \^fsm_onehot_rstate_reg[1]_0\,
      O => int_A_9_read_i_2_n_0
    );
int_A_9_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_9_read0,
      Q => int_A_9_read,
      R => \^ap_rst_n_inv\
    );
int_A_9_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFF0000"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg_n_0_[2]\,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_WVALID,
      I4 => int_A_9_write0,
      I5 => int_A_9_write_reg_n_0,
      O => int_A_9_write_i_1_n_0
    );
int_A_9_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s_axi_control_AWADDR(7),
      I1 => aw_hs,
      I2 => s_axi_control_AWADDR(4),
      I3 => s_axi_control_AWADDR(5),
      I4 => s_axi_control_AWADDR(6),
      I5 => int_A_9_write_i_3_n_0,
      O => int_A_9_write0
    );
int_A_9_write_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_control_AWADDR(11),
      I1 => s_axi_control_AWADDR(10),
      I2 => s_axi_control_AWADDR(9),
      I3 => s_axi_control_AWADDR(8),
      O => int_A_9_write_i_3_n_0
    );
int_A_9_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_A_9_write_i_1_n_0,
      Q => int_A_9_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_B_0: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_30
     port map (
      D(0) => int_B_0_n_5,
      Q(3 downto 0) => \p_0_in__0\(3 downto 0),
      address0(3) => \tmp_product__0_2\,
      address0(2) => \tmp_product__0_1\,
      address0(1) => \tmp_product__0_0\,
      address0(0) => \tmp_product__0\,
      ap_clk => ap_clk,
      int_A_15_read => int_A_15_read,
      int_B_0_read => int_B_0_read,
      int_B_1_read => int_B_1_read,
      int_C_ce1 => int_C_ce1,
      q00_15(31 downto 0) => q00_15(31 downto 0),
      q1(6) => int_B_0_q1(31),
      q1(5) => int_B_0_q1(25),
      q1(4 downto 2) => int_B_0_q1(16 downto 14),
      q1(1) => int_B_0_q1(10),
      q1(0) => int_B_0_q1(4),
      \q1_reg[0]_0\ => int_B_0_n_6,
      \q1_reg[0]_1\ => \FSM_onehot_rstate_reg[1]_rep_n_0\,
      \q1_reg[0]_2\ => int_B_0_write_reg_n_0,
      \q1_reg[11]_0\ => int_B_0_n_17,
      \q1_reg[12]_0\ => int_B_0_n_0,
      \q1_reg[13]_0\ => int_B_0_n_1,
      \q1_reg[17]_0\ => int_B_0_n_18,
      \q1_reg[19]_0\ => int_B_0_n_19,
      \q1_reg[1]_0\ => int_B_0_n_31,
      \q1_reg[20]_0\ => int_B_0_n_20,
      \q1_reg[21]_0\ => int_B_0_n_26,
      \q1_reg[22]_0\ => int_B_0_n_2,
      \q1_reg[23]_0\ => int_B_0_n_3,
      \q1_reg[24]_0\ => int_B_0_n_21,
      \q1_reg[26]_0\ => int_B_0_n_22,
      \q1_reg[27]_0\ => int_B_0_n_25,
      \q1_reg[28]_0\ => int_B_0_n_23,
      \q1_reg[29]_0\ => int_B_0_n_4,
      \q1_reg[2]_0\ => int_B_0_n_30,
      \q1_reg[30]_0\ => int_B_0_n_24,
      \q1_reg[3]_0\ => int_B_0_n_29,
      \q1_reg[5]_0\ => int_B_0_n_7,
      \q1_reg[6]_0\ => int_B_0_n_15,
      \q1_reg[7]_0\ => int_B_0_n_28,
      \q1_reg[8]_0\ => int_B_0_n_16,
      \q1_reg[9]_0\ => int_B_0_n_27,
      \rdata[0]_i_2\ => int_B_7_n_6,
      \rdata[0]_i_2_0\ => int_B_4_n_14,
      \rdata[12]_i_3_0\ => int_B_4_n_18,
      \rdata[12]_i_3_1\ => int_B_7_n_16,
      \rdata[13]_i_3_0\ => int_B_7_n_17,
      \rdata[13]_i_3_1\ => int_B_4_n_19,
      \rdata[18]_i_2_0\ => int_B_4_n_22,
      \rdata[18]_i_2_1\ => int_B_7_n_21,
      \rdata[19]_i_5\ => int_B_4_n_23,
      \rdata[19]_i_5_0\ => int_B_7_n_22,
      \rdata[20]_i_5\ => int_B_7_n_23,
      \rdata[20]_i_5_0\ => int_B_4_n_24,
      \rdata[22]_i_3_0\ => int_B_7_n_25,
      \rdata[22]_i_3_1\ => int_B_4_n_25,
      \rdata[23]_i_3_0\ => int_B_7_n_26,
      \rdata[23]_i_3_1\ => int_B_4_n_26,
      \rdata[29]_i_3_0\ => int_B_7_n_30,
      \rdata[29]_i_3_1\ => int_B_4_n_29,
      \rdata[30]_i_12_0\(24 downto 20) => int_B_1_q1(30 downto 26),
      \rdata[30]_i_12_0\(19 downto 12) => int_B_1_q1(24 downto 17),
      \rdata[30]_i_12_0\(11 downto 9) => int_B_1_q1(13 downto 11),
      \rdata[30]_i_12_0\(8 downto 4) => int_B_1_q1(9 downto 5),
      \rdata[30]_i_12_0\(3 downto 0) => int_B_1_q1(3 downto 0),
      \rdata[30]_i_12_1\(24 downto 20) => int_A_15_q1(30 downto 26),
      \rdata[30]_i_12_1\(19 downto 12) => int_A_15_q1(24 downto 17),
      \rdata[30]_i_12_1\(11 downto 9) => int_A_15_q1(13 downto 11),
      \rdata[30]_i_12_1\(8 downto 4) => int_A_15_q1(9 downto 5),
      \rdata[30]_i_12_1\(3 downto 0) => int_A_15_q1(3 downto 0),
      \rdata[30]_i_5\ => s_axi_control_RVALID_INST_0_i_2_n_0,
      \rdata[30]_i_5_0\ => \rdata[31]_i_22_n_0\,
      \rdata[30]_i_5_1\ => int_B_7_n_31,
      \rdata[30]_i_5_2\ => int_B_4_n_30,
      \rdata[8]_i_5\ => int_B_4_n_16,
      \rdata[8]_i_5_0\ => int_B_7_n_13,
      \rdata_reg[12]\ => int_B_14_n_17,
      \rdata_reg[12]_0\ => int_B_9_n_19,
      \rdata_reg[12]_1\ => int_B_13_n_24,
      \rdata_reg[12]_2\ => \rdata[31]_i_17_n_0\,
      \rdata_reg[12]_3\ => \rdata[31]_i_5_n_0\,
      \rdata_reg[13]\ => int_B_14_n_18,
      \rdata_reg[13]_0\ => int_B_9_n_20,
      \rdata_reg[13]_1\ => int_B_13_n_25,
      \rdata_reg[18]\ => int_B_8_n_28,
      \rdata_reg[18]_0\ => int_B_14_n_22,
      \rdata_reg[18]_1\ => int_B_13_n_26,
      \rdata_reg[18]_2\ => int_A_12_n_15,
      \rdata_reg[18]_3\ => \rdata[31]_i_9_n_0\,
      \rdata_reg[18]_4\ => int_A_7_n_29,
      \rdata_reg[18]_5\ => \rdata[31]_i_6_n_0\,
      \rdata_reg[18]_6\ => int_A_0_n_5,
      \rdata_reg[22]\ => int_B_14_n_26,
      \rdata_reg[22]_0\ => int_B_9_n_26,
      \rdata_reg[22]_1\ => int_B_13_n_29,
      \rdata_reg[23]\ => int_B_14_n_27,
      \rdata_reg[23]_0\ => int_B_11_n_27,
      \rdata_reg[23]_1\ => int_B_9_n_27,
      \rdata_reg[29]\ => int_B_14_n_31,
      \rdata_reg[29]_0\ => int_B_8_n_25,
      \rdata_reg[29]_1\ => int_B_13_n_31,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(5 downto 2),
      \s_axi_control_ARADDR[4]\ => int_B_0_n_33,
      \s_axi_control_ARADDR[5]\ => int_B_0_n_32,
      s_axi_control_ARADDR_2_sp_1 => int_B_0_n_34,
      s_axi_control_ARADDR_3_sp_1 => int_B_0_n_35,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      tmp_product => \FSM_onehot_wstate_reg[2]_rep__2_n_0\
    );
int_B_0_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(10),
      I1 => int_C_ce1,
      I2 => int_B_14_read_i_3_n_0,
      I3 => int_B_2_read_i_2_n_0,
      I4 => s_axi_control_ARADDR(6),
      I5 => s_axi_control_ARADDR(7),
      O => int_B_0_read0
    );
int_B_0_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_0_read0,
      Q => int_B_0_read,
      R => \^ap_rst_n_inv\
    );
int_B_0_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5555550C000000"
    )
        port map (
      I0 => int_A_1_write_i_2_n_0,
      I1 => int_A_15_write_i_3_n_0,
      I2 => s_axi_control_AWADDR(5),
      I3 => s_axi_control_AWADDR(4),
      I4 => int_A_15_write_i_2_n_0,
      I5 => int_B_0_write_reg_n_0,
      O => int_B_0_write_i_1_n_0
    );
int_B_0_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_0_write_i_1_n_0,
      Q => int_B_0_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_B_1: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_31
     port map (
      Q(3 downto 0) => \p_0_in__0\(3 downto 0),
      address0(3) => \tmp_product__0_2\,
      address0(2) => \tmp_product__0_1\,
      address0(1) => \tmp_product__0_0\,
      address0(0) => \tmp_product__0\,
      ap_clk => ap_clk,
      int_C_ce1 => int_C_ce1,
      q00_16(31 downto 0) => q00_16(31 downto 0),
      q1(31 downto 0) => int_B_1_q1(31 downto 0),
      \q1_reg[0]_0\ => \FSM_onehot_rstate_reg[1]_rep_n_0\,
      \q1_reg[0]_1\ => int_B_1_write_reg_n_0,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(5 downto 2),
      \s_axi_control_ARADDR[4]\ => int_B_1_n_1,
      \s_axi_control_ARADDR[5]\ => int_B_1_n_0,
      s_axi_control_ARADDR_2_sp_1 => int_B_1_n_2,
      s_axi_control_ARADDR_3_sp_1 => int_B_1_n_3,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      tmp_product => \FSM_onehot_wstate_reg[2]_rep__1_n_0\,
      tmp_product_0 => \FSM_onehot_wstate_reg[2]_rep__2_n_0\
    );
int_B_10: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_32
     port map (
      Q(3 downto 0) => \p_0_in__0\(3 downto 0),
      address0(3) => \tmp_product__0_14\,
      address0(2) => \tmp_product__0_13\,
      address0(1) => \tmp_product__0_12\,
      address0(0) => \tmp_product__0_11\,
      ap_clk => ap_clk,
      int_C_ce1 => int_C_ce1,
      q00_25(31 downto 0) => q00_25(31 downto 0),
      q1(31 downto 0) => int_B_10_q1(31 downto 0),
      \q1_reg[0]_0\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_1\ => int_B_10_write_reg_n_0,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(5 downto 2),
      \s_axi_control_ARADDR[4]\ => int_B_10_n_1,
      \s_axi_control_ARADDR[5]\ => int_B_10_n_0,
      s_axi_control_ARADDR_2_sp_1 => int_B_10_n_2,
      s_axi_control_ARADDR_3_sp_1 => int_B_10_n_3,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      tmp_product => \FSM_onehot_wstate_reg_n_0_[2]\,
      \tmp_product__0\ => \FSM_onehot_rstate_reg[1]_rep_n_0\
    );
int_B_10_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C0000080800000"
    )
        port map (
      I0 => int_B_14_read_i_2_n_0,
      I1 => int_B_10_read_i_2_n_0,
      I2 => int_B_14_read_i_3_n_0,
      I3 => s_axi_control_ARADDR(10),
      I4 => s_axi_control_ARADDR(9),
      I5 => s_axi_control_ARADDR(8),
      O => int_B_10_read0
    );
int_B_10_read_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(10),
      I1 => s_axi_control_ARADDR(11),
      I2 => s_axi_control_ARADDR(13),
      I3 => s_axi_control_ARADDR(12),
      I4 => s_axi_control_ARVALID,
      I5 => \^fsm_onehot_rstate_reg[1]_0\,
      O => int_B_10_read_i_2_n_0
    );
int_B_10_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_10_read0,
      Q => int_B_10_read,
      R => \^ap_rst_n_inv\
    );
int_B_10_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFF0000"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg_n_0_[2]\,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_WVALID,
      I4 => int_B_10_write0,
      I5 => int_B_10_write_reg_n_0,
      O => int_B_10_write_i_1_n_0
    );
int_B_10_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => int_A_0_write_i_3_n_0,
      I1 => aw_hs,
      I2 => int_B_8_write_i_3_n_0,
      I3 => s_axi_control_AWADDR(6),
      I4 => s_axi_control_AWADDR(4),
      I5 => s_axi_control_AWADDR(5),
      O => int_B_10_write0
    );
int_B_10_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_10_write_i_1_n_0,
      Q => int_B_10_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_B_11: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_33
     port map (
      Q(3 downto 0) => \p_0_in__0\(3 downto 0),
      address0(3) => \tmp_product__0_18\,
      address0(2) => \tmp_product__0_17\,
      address0(1) => \tmp_product__0_16\,
      address0(0) => \tmp_product__0_15\,
      ap_clk => ap_clk,
      int_A_14_read_reg => int_B_11_n_0,
      int_B_11_read => int_B_11_read,
      int_B_12_read => int_B_12_read,
      int_C_ce1 => int_C_ce1,
      q00_26(31 downto 0) => q00_26(31 downto 0),
      q1(15) => int_B_11_q1(29),
      q1(14 downto 13) => int_B_11_q1(25 downto 24),
      q1(12) => int_B_11_q1(22),
      q1(11 downto 9) => int_B_11_q1(20 downto 18),
      q1(8 downto 2) => int_B_11_q1(13 downto 7),
      q1(1 downto 0) => int_B_11_q1(4 downto 3),
      \q1_reg[0]_0\ => int_B_11_n_1,
      \q1_reg[0]_1\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_2\ => int_B_11_write_reg_n_0,
      \q1_reg[14]_0\ => int_B_11_n_22,
      \q1_reg[15]_0\ => int_B_11_n_23,
      \q1_reg[16]_0\ => int_B_11_n_24,
      \q1_reg[17]_0\ => int_B_11_n_25,
      \q1_reg[1]_0\ => int_B_11_n_18,
      \q1_reg[21]_0\ => int_B_11_n_26,
      \q1_reg[23]_0\ => int_B_11_n_27,
      \q1_reg[27]_0\ => int_B_11_n_28,
      \q1_reg[28]_0\ => int_B_11_n_29,
      \q1_reg[2]_0\ => int_B_11_n_19,
      \q1_reg[30]_0\ => int_B_11_n_30,
      \q1_reg[31]_0\ => int_B_11_n_31,
      \q1_reg[5]_0\ => int_B_11_n_20,
      \q1_reg[6]_0\ => int_B_11_n_21,
      \rdata[31]_i_11\ => \rdata[31]_i_23_n_0\,
      \rdata[31]_i_11_0\(15 downto 14) => int_B_12_q1(31 downto 30),
      \rdata[31]_i_11_0\(13 downto 11) => int_B_12_q1(28 downto 26),
      \rdata[31]_i_11_0\(10) => int_B_12_q1(23),
      \rdata[31]_i_11_0\(9) => int_B_12_q1(21),
      \rdata[31]_i_11_0\(8 downto 5) => int_B_12_q1(17 downto 14),
      \rdata[31]_i_11_0\(4 downto 3) => int_B_12_q1(6 downto 5),
      \rdata[31]_i_11_0\(2 downto 0) => int_B_12_q1(2 downto 0),
      \rdata[31]_i_11_1\(15 downto 14) => int_B_13_q1(31 downto 30),
      \rdata[31]_i_11_1\(13 downto 11) => int_B_13_q1(28 downto 26),
      \rdata[31]_i_11_1\(10) => int_B_13_q1(23),
      \rdata[31]_i_11_1\(9) => int_B_13_q1(21),
      \rdata[31]_i_11_1\(8 downto 5) => int_B_13_q1(17 downto 14),
      \rdata[31]_i_11_1\(4 downto 3) => int_B_13_q1(6 downto 5),
      \rdata[31]_i_11_1\(2 downto 0) => int_B_13_q1(2 downto 0),
      \rdata_reg[26]\ => \rdata[31]_i_5_n_0\,
      \rdata_reg[26]_0\ => \rdata[31]_i_17_n_0\,
      \rdata_reg[26]_1\ => int_B_14_n_30,
      \rdata_reg[26]_2\ => int_B_9_n_29,
      \rdata_reg[26]_3\ => int_B_4_n_8,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(5 downto 2),
      \s_axi_control_ARADDR[4]\ => int_B_11_n_33,
      \s_axi_control_ARADDR[5]\ => int_B_11_n_32,
      s_axi_control_ARADDR_2_sp_1 => int_B_11_n_34,
      s_axi_control_ARADDR_3_sp_1 => int_B_11_n_35,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      tmp_product => \FSM_onehot_wstate_reg[2]_rep__0_n_0\,
      \tmp_product__0\ => \FSM_onehot_rstate_reg[1]_rep_n_0\
    );
int_B_11_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(10),
      I1 => s_axi_control_ARADDR(9),
      I2 => int_C_ce1,
      I3 => int_B_11_read_i_2_n_0,
      I4 => s_axi_control_ARADDR(8),
      I5 => int_B_14_read_i_3_n_0,
      O => int_B_11_read0
    );
int_B_11_read_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_control_ARADDR(6),
      I1 => s_axi_control_ARADDR(7),
      O => int_B_11_read_i_2_n_0
    );
int_B_11_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_11_read0,
      Q => int_B_11_read,
      R => \^ap_rst_n_inv\
    );
int_B_11_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFF0000"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg[2]_rep__0_n_0\,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_WVALID,
      I4 => int_B_11_write0,
      I5 => int_B_11_write_reg_n_0,
      O => int_B_11_write_i_1_n_0
    );
int_B_11_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => int_B_14_write_i_3_n_0,
      I1 => s_axi_control_AWADDR(7),
      I2 => s_axi_control_AWADDR(6),
      I3 => s_axi_control_AWADDR(8),
      I4 => s_axi_control_AWADDR(4),
      I5 => s_axi_control_AWADDR(5),
      O => int_B_11_write0
    );
int_B_11_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_11_write_i_1_n_0,
      Q => int_B_11_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_B_12: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_34
     port map (
      Q(3 downto 0) => \p_0_in__0\(3 downto 0),
      address0(3) => \tmp_product__0_18\,
      address0(2) => \tmp_product__0_17\,
      address0(1) => \tmp_product__0_16\,
      address0(0) => \tmp_product__0_15\,
      ap_clk => ap_clk,
      int_C_ce1 => int_C_ce1,
      q00_27(31 downto 0) => q00_27(31 downto 0),
      q1(31 downto 0) => int_B_12_q1(31 downto 0),
      \q1_reg[0]_0\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_1\ => int_B_12_write_reg_n_0,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(5 downto 2),
      \s_axi_control_ARADDR[4]\ => int_B_12_n_1,
      \s_axi_control_ARADDR[5]\ => int_B_12_n_0,
      s_axi_control_ARADDR_2_sp_1 => int_B_12_n_2,
      s_axi_control_ARADDR_3_sp_1 => int_B_12_n_3,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      tmp_product => \FSM_onehot_wstate_reg[2]_rep__0_n_0\,
      \tmp_product__0\ => \FSM_onehot_rstate_reg[1]_rep_n_0\
    );
int_B_12_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => int_B_13_read_i_2_n_0,
      I1 => int_C_ce1,
      I2 => s_axi_control_ARADDR(8),
      I3 => s_axi_control_ARADDR(7),
      I4 => s_axi_control_ARADDR(6),
      I5 => int_B_14_read_i_3_n_0,
      O => int_B_12_read0
    );
int_B_12_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_12_read0,
      Q => int_B_12_read,
      R => \^ap_rst_n_inv\
    );
int_B_12_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFF0000"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg[2]_rep__0_n_0\,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_WVALID,
      I4 => int_B_12_write0,
      I5 => int_B_12_write_reg_n_0,
      O => int_B_12_write_i_1_n_0
    );
int_B_12_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => s_axi_control_AWADDR(4),
      I1 => int_B_14_write_i_3_n_0,
      I2 => s_axi_control_AWADDR(5),
      I3 => s_axi_control_AWADDR(6),
      I4 => s_axi_control_AWADDR(7),
      I5 => s_axi_control_AWADDR(8),
      O => int_B_12_write0
    );
int_B_12_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_12_write_i_1_n_0,
      Q => int_B_12_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_B_13: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_35
     port map (
      Q(3 downto 0) => \p_0_in__0\(3 downto 0),
      address0(3) => \tmp_product__0_18\,
      address0(2) => \tmp_product__0_17\,
      address0(1) => \tmp_product__0_16\,
      address0(0) => \tmp_product__0_15\,
      ap_clk => ap_clk,
      int_B_11_read => int_B_11_read,
      int_B_12_read => int_B_12_read,
      int_B_12_read_reg => int_B_13_n_2,
      int_B_12_read_reg_0 => int_B_13_n_19,
      int_B_12_read_reg_1 => int_B_13_n_20,
      int_B_12_read_reg_10 => int_B_13_n_29,
      int_B_12_read_reg_11 => int_B_13_n_30,
      int_B_12_read_reg_12 => int_B_13_n_31,
      int_B_12_read_reg_2 => int_B_13_n_21,
      int_B_12_read_reg_3 => int_B_13_n_22,
      int_B_12_read_reg_4 => int_B_13_n_23,
      int_B_12_read_reg_5 => int_B_13_n_24,
      int_B_12_read_reg_6 => int_B_13_n_25,
      int_B_12_read_reg_7 => int_B_13_n_26,
      int_B_12_read_reg_8 => int_B_13_n_27,
      int_B_12_read_reg_9 => int_B_13_n_28,
      int_B_7_read_reg => int_B_13_n_0,
      int_B_7_read_reg_0 => int_B_13_n_1,
      int_C_ce1 => int_C_ce1,
      q00_28(31 downto 0) => q00_28(31 downto 0),
      q1(15 downto 14) => int_B_13_q1(31 downto 30),
      q1(13 downto 11) => int_B_13_q1(28 downto 26),
      q1(10) => int_B_13_q1(23),
      q1(9) => int_B_13_q1(21),
      q1(8 downto 5) => int_B_13_q1(17 downto 14),
      q1(4 downto 3) => int_B_13_q1(6 downto 5),
      q1(2 downto 0) => int_B_13_q1(2 downto 0),
      \q1_reg[0]_0\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_1\ => int_B_13_write_reg_n_0,
      \rdata[29]_i_3\ => \rdata[31]_i_23_n_0\,
      \rdata[29]_i_3_0\(15) => int_B_11_q1(29),
      \rdata[29]_i_3_0\(14 downto 13) => int_B_11_q1(25 downto 24),
      \rdata[29]_i_3_0\(12) => int_B_11_q1(22),
      \rdata[29]_i_3_0\(11 downto 9) => int_B_11_q1(20 downto 18),
      \rdata[29]_i_3_0\(8 downto 2) => int_B_11_q1(13 downto 7),
      \rdata[29]_i_3_0\(1 downto 0) => int_B_11_q1(4 downto 3),
      \rdata[29]_i_3_1\(15) => int_B_12_q1(29),
      \rdata[29]_i_3_1\(14 downto 13) => int_B_12_q1(25 downto 24),
      \rdata[29]_i_3_1\(12) => int_B_12_q1(22),
      \rdata[29]_i_3_1\(11 downto 9) => int_B_12_q1(20 downto 18),
      \rdata[29]_i_3_1\(8 downto 2) => int_B_12_q1(13 downto 7),
      \rdata[29]_i_3_1\(1 downto 0) => int_B_12_q1(4 downto 3),
      \rdata_reg[24]\ => int_B_9_n_28,
      \rdata_reg[24]_0\ => int_B_14_n_28,
      \rdata_reg[24]_1\ => int_B_0_n_21,
      \rdata_reg[24]_2\ => int_B_7_n_5,
      \rdata_reg[4]\ => \rdata[31]_i_17_n_0\,
      \rdata_reg[4]_0\ => int_B_9_n_14,
      \rdata_reg[4]_1\ => int_B_14_n_10,
      \rdata_reg[4]_2\ => int_B_4_n_11,
      \rdata_reg[4]_3\ => int_A_15_n_32,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(5 downto 2),
      \s_axi_control_ARADDR[4]\ => int_B_13_n_33,
      \s_axi_control_ARADDR[5]\ => int_B_13_n_32,
      s_axi_control_ARADDR_2_sp_1 => int_B_13_n_34,
      s_axi_control_ARADDR_3_sp_1 => int_B_13_n_35,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      tmp_product => \FSM_onehot_wstate_reg[2]_rep__0_n_0\,
      \tmp_product__0\ => \FSM_onehot_rstate_reg[1]_rep_n_0\
    );
int_B_13_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_B_14_read_i_3_n_0,
      I2 => s_axi_control_ARADDR(7),
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(8),
      I5 => int_B_13_read_i_2_n_0,
      O => int_B_13_read0
    );
int_B_13_read_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
        port map (
      I0 => s_axi_control_ARADDR(11),
      I1 => s_axi_control_ARADDR(12),
      I2 => s_axi_control_ARADDR(13),
      I3 => s_axi_control_ARADDR(10),
      I4 => s_axi_control_ARADDR(9),
      O => int_B_13_read_i_2_n_0
    );
int_B_13_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_13_read0,
      Q => int_B_13_read,
      R => \^ap_rst_n_inv\
    );
int_B_13_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFF0000"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg[2]_rep__0_n_0\,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_WVALID,
      I4 => int_B_13_write0,
      I5 => int_B_13_write_reg_n_0,
      O => int_B_13_write_i_1_n_0
    );
int_B_13_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => int_B_14_write_i_3_n_0,
      I1 => s_axi_control_AWADDR(6),
      I2 => s_axi_control_AWADDR(5),
      I3 => s_axi_control_AWADDR(4),
      I4 => s_axi_control_AWADDR(7),
      I5 => s_axi_control_AWADDR(8),
      O => int_B_13_write0
    );
int_B_13_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_13_write_i_1_n_0,
      Q => int_B_13_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_B_14: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_36
     port map (
      Q(3 downto 0) => \p_0_in__0\(3 downto 0),
      ap_clk => ap_clk,
      int_A_14_read_reg => int_B_14_n_0,
      int_A_14_read_reg_0 => int_B_14_n_1,
      int_B_14_read => int_B_14_read,
      int_B_15_read => int_B_15_read,
      int_B_7_read_reg => int_B_14_n_2,
      int_C_ce1 => int_C_ce1,
      q00_29(31 downto 0) => q00_29(31 downto 0),
      q1(3) => int_B_14_q1(30),
      q1(2) => int_B_14_q1(14),
      q1(1) => int_B_14_q1(6),
      q1(0) => int_B_14_q1(0),
      \q1_reg[0]_0\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_1\ => int_B_14_write_reg_n_0,
      \q1_reg[10]_0\ => int_B_14_n_15,
      \q1_reg[11]_0\ => int_B_14_n_16,
      \q1_reg[12]_0\ => int_B_14_n_17,
      \q1_reg[13]_0\ => int_B_14_n_18,
      \q1_reg[15]_0\ => int_B_14_n_19,
      \q1_reg[16]_0\ => int_B_14_n_20,
      \q1_reg[17]_0\ => int_B_14_n_21,
      \q1_reg[18]_0\ => int_B_14_n_22,
      \q1_reg[19]_0\ => int_B_14_n_23,
      \q1_reg[1]_0\ => int_B_14_n_3,
      \q1_reg[20]_0\ => int_B_14_n_24,
      \q1_reg[21]_0\ => int_B_14_n_25,
      \q1_reg[22]_0\ => int_B_14_n_26,
      \q1_reg[23]_0\ => int_B_14_n_27,
      \q1_reg[24]_0\ => int_B_14_n_28,
      \q1_reg[25]_0\ => int_B_14_n_29,
      \q1_reg[26]_0\ => int_B_14_n_30,
      \q1_reg[29]_0\ => int_B_14_n_31,
      \q1_reg[2]_0\ => int_B_14_n_8,
      \q1_reg[3]_0\ => int_B_14_n_9,
      \q1_reg[4]_0\ => int_B_14_n_10,
      \q1_reg[5]_0\ => int_B_14_n_11,
      \q1_reg[7]_0\ => int_B_14_n_12,
      \q1_reg[8]_0\ => int_B_14_n_13,
      \q1_reg[9]_0\ => int_B_14_n_14,
      \rdata[31]_i_11_0\ => \rdata[31]_i_4_n_0\,
      \rdata[31]_i_11_1\(27) => int_B_15_q1(31),
      \rdata[31]_i_11_1\(26 downto 12) => int_B_15_q1(29 downto 15),
      \rdata[31]_i_11_1\(11 downto 5) => int_B_15_q1(13 downto 7),
      \rdata[31]_i_11_1\(4 downto 0) => int_B_15_q1(5 downto 1),
      \rdata[31]_i_11_2\(27) => int_C_q1(31),
      \rdata[31]_i_11_2\(26 downto 12) => int_C_q1(29 downto 15),
      \rdata[31]_i_11_2\(11 downto 5) => int_C_q1(13 downto 7),
      \rdata[31]_i_11_2\(4 downto 0) => int_C_q1(5 downto 1),
      \rdata_reg[27]\ => int_B_11_n_28,
      \rdata_reg[27]_0\ => int_B_8_n_26,
      \rdata_reg[27]_1\ => int_B_4_n_13,
      \rdata_reg[27]_2\ => int_B_0_n_25,
      \rdata_reg[28]\ => \rdata[31]_i_5_n_0\,
      \rdata_reg[28]_0\ => \rdata[31]_i_17_n_0\,
      \rdata_reg[28]_1\ => int_B_11_n_29,
      \rdata_reg[28]_2\ => int_B_9_n_30,
      \rdata_reg[28]_3\ => int_B_4_n_7,
      \rdata_reg[31]\ => int_B_11_n_31,
      \rdata_reg[31]_0\ => int_B_9_n_31,
      \rdata_reg[31]_1\ => int_B_7_n_0,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(5 downto 2),
      \s_axi_control_ARADDR[4]\ => int_B_14_n_33,
      \s_axi_control_ARADDR[5]\ => int_B_14_n_32,
      s_axi_control_ARADDR_2_sp_1 => int_B_14_n_34,
      s_axi_control_ARADDR_3_sp_1 => int_B_14_n_35,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      select_ln38_fu_781_p3(3 downto 0) => select_ln38_fu_781_p3(3 downto 0),
      tmp_product => \FSM_onehot_wstate_reg[2]_rep__1_n_0\,
      \tmp_product__0\ => \FSM_onehot_rstate_reg[1]_rep_n_0\
    );
int_B_14_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => int_B_14_read_i_2_n_0,
      I1 => s_axi_control_ARADDR(8),
      I2 => s_axi_control_ARADDR(9),
      I3 => s_axi_control_ARADDR(10),
      I4 => int_B_14_read_i_3_n_0,
      I5 => int_C_ce1,
      O => int_B_14_read0
    );
int_B_14_read_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_ARADDR(6),
      I1 => s_axi_control_ARADDR(7),
      O => int_B_14_read_i_2_n_0
    );
int_B_14_read_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_control_ARADDR(13),
      I1 => s_axi_control_ARADDR(12),
      I2 => s_axi_control_ARADDR(11),
      O => int_B_14_read_i_3_n_0
    );
int_B_14_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_14_read0,
      Q => int_B_14_read,
      R => \^ap_rst_n_inv\
    );
int_B_14_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5555555C0000000"
    )
        port map (
      I0 => int_A_1_write_i_2_n_0,
      I1 => int_B_14_write_i_2_n_0,
      I2 => s_axi_control_AWADDR(7),
      I3 => s_axi_control_AWADDR(8),
      I4 => int_B_14_write_i_3_n_0,
      I5 => int_B_14_write_reg_n_0,
      O => int_B_14_write_i_1_n_0
    );
int_B_14_write_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_control_AWADDR(4),
      I1 => s_axi_control_AWADDR(5),
      I2 => s_axi_control_AWADDR(6),
      O => int_B_14_write_i_2_n_0
    );
int_B_14_write_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => s_axi_control_AWADDR(11),
      I1 => s_axi_control_AWADDR(10),
      I2 => s_axi_control_AWADDR(9),
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_control_AWVALID,
      O => int_B_14_write_i_3_n_0
    );
int_B_14_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_14_write_i_1_n_0,
      Q => int_B_14_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_B_15: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_37
     port map (
      Q(3 downto 0) => \p_0_in__0\(3 downto 0),
      ap_clk => ap_clk,
      int_A_0_address1(3 downto 0) => int_A_0_address1(3 downto 0),
      int_B_14_read => int_B_14_read,
      int_B_15_read => int_B_15_read,
      int_B_15_read_reg => int_B_15_n_0,
      int_C_ce1 => int_C_ce1,
      mem_reg => \^fsm_onehot_rstate_reg[1]_0\,
      q00_30(31 downto 0) => q00_30(31 downto 0),
      q1(30) => int_B_15_q1(31),
      q1(29 downto 0) => int_B_15_q1(29 downto 0),
      \q1_reg[0]_0\ => int_B_15_write_reg_n_0,
      \rdata[30]_i_5\ => \rdata[31]_i_4_n_0\,
      \rdata[30]_i_5_0\(0) => int_B_14_q1(30),
      \rdata[30]_i_5_1\(0) => int_C_q1(30),
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(5 downto 2),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      select_ln38_fu_781_p3(3 downto 0) => select_ln38_fu_781_p3(3 downto 0),
      tmp_product => \FSM_onehot_wstate_reg[2]_rep__1_n_0\,
      \tmp_product__0\ => \FSM_onehot_rstate_reg[1]_rep_n_0\
    );
int_B_15_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => int_B_15_read_i_2_n_0,
      I1 => s_axi_control_ARADDR(6),
      I2 => s_axi_control_ARADDR(7),
      I3 => s_axi_control_ARADDR(12),
      I4 => s_axi_control_ARADDR(13),
      I5 => s_axi_control_ARADDR(11),
      O => int_B_15_read0
    );
int_B_15_read_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => s_axi_control_ARADDR(10),
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_ARVALID,
      I3 => s_axi_control_ARADDR(9),
      I4 => s_axi_control_ARADDR(8),
      O => int_B_15_read_i_2_n_0
    );
int_B_15_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_15_read0,
      Q => int_B_15_read,
      R => \^ap_rst_n_inv\
    );
int_B_15_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFF0000"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg[2]_rep__0_n_0\,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_WVALID,
      I4 => int_B_15_write0,
      I5 => int_B_15_write_reg_n_0,
      O => int_B_15_write_i_1_n_0
    );
int_B_15_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => s_axi_control_AWADDR(8),
      I1 => s_axi_control_AWADDR(9),
      I2 => int_B_15_write_i_3_n_0,
      I3 => aw_hs,
      I4 => int_B_15_write_i_4_n_0,
      I5 => int_A_3_write_i_2_n_0,
      O => int_B_15_write0
    );
int_B_15_write_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_control_AWADDR(7),
      I1 => s_axi_control_AWADDR(6),
      O => int_B_15_write_i_3_n_0
    );
int_B_15_write_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_control_AWADDR(11),
      I1 => s_axi_control_AWADDR(10),
      O => int_B_15_write_i_4_n_0
    );
int_B_15_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_15_write_i_1_n_0,
      Q => int_B_15_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_B_1_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D000D000D000D0"
    )
        port map (
      I0 => int_B_9_read_i_2_n_0,
      I1 => int_B_1_read_i_2_n_0,
      I2 => int_C_ce1,
      I3 => int_B_3_read_i_2_n_0,
      I4 => s_axi_control_ARADDR(10),
      I5 => s_axi_control_ARADDR(7),
      O => int_B_1_read0
    );
int_B_1_read_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000070"
    )
        port map (
      I0 => s_axi_control_ARADDR(6),
      I1 => s_axi_control_ARADDR(7),
      I2 => int_B_14_read_i_3_n_0,
      I3 => s_axi_control_ARADDR(9),
      I4 => s_axi_control_ARADDR(8),
      O => int_B_1_read_i_2_n_0
    );
int_B_1_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_1_read0,
      Q => int_B_1_read,
      R => \^ap_rst_n_inv\
    );
int_B_1_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D5555550C000000"
    )
        port map (
      I0 => int_A_1_write_i_2_n_0,
      I1 => int_A_15_write_i_3_n_0,
      I2 => s_axi_control_AWADDR(4),
      I3 => s_axi_control_AWADDR(5),
      I4 => int_A_15_write_i_2_n_0,
      I5 => int_B_1_write_reg_n_0,
      O => int_B_1_write_i_1_n_0
    );
int_B_1_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_1_write_i_1_n_0,
      Q => int_B_1_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_B_2: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_38
     port map (
      Q(3 downto 0) => \p_0_in__0\(3 downto 0),
      address0(3) => \tmp_product__0_6\,
      address0(2) => \tmp_product__0_5\,
      address0(1) => \tmp_product__0_4\,
      address0(0) => \tmp_product__0_3\,
      ap_clk => ap_clk,
      int_C_ce1 => int_C_ce1,
      q00_17(31 downto 0) => q00_17(31 downto 0),
      q1(31 downto 0) => int_B_2_q1(31 downto 0),
      \q1_reg[0]_0\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_1\ => int_B_2_write_reg_n_0,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(5 downto 2),
      \s_axi_control_ARADDR[4]\ => int_B_2_n_1,
      \s_axi_control_ARADDR[5]\ => int_B_2_n_0,
      s_axi_control_ARADDR_2_sp_1 => int_B_2_n_2,
      s_axi_control_ARADDR_3_sp_1 => int_B_2_n_3,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      tmp_product => \FSM_onehot_wstate_reg[2]_rep__1_n_0\,
      \tmp_product__0\ => \FSM_onehot_rstate_reg[1]_rep_n_0\
    );
int_B_2_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(10),
      I1 => int_C_ce1,
      I2 => int_B_2_read_i_2_n_0,
      I3 => int_B_14_read_i_3_n_0,
      I4 => s_axi_control_ARADDR(7),
      I5 => s_axi_control_ARADDR(6),
      O => int_B_2_read0
    );
int_B_2_read_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_control_ARADDR(8),
      I1 => s_axi_control_ARADDR(9),
      O => int_B_2_read_i_2_n_0
    );
int_B_2_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_2_read0,
      Q => int_B_2_read,
      R => \^ap_rst_n_inv\
    );
int_B_2_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5555555C0000000"
    )
        port map (
      I0 => int_A_1_write_i_2_n_0,
      I1 => int_A_15_write_i_3_n_0,
      I2 => s_axi_control_AWADDR(4),
      I3 => s_axi_control_AWADDR(5),
      I4 => int_A_15_write_i_2_n_0,
      I5 => int_B_2_write_reg_n_0,
      O => int_B_2_write_i_1_n_0
    );
int_B_2_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_2_write_i_1_n_0,
      Q => int_B_2_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_B_3: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_39
     port map (
      Q(3 downto 0) => \p_0_in__0\(3 downto 0),
      address0(3) => \tmp_product__0_6\,
      address0(2) => \tmp_product__0_5\,
      address0(1) => \tmp_product__0_4\,
      address0(0) => \tmp_product__0_3\,
      ap_clk => ap_clk,
      int_C_ce1 => int_C_ce1,
      q00_18(31 downto 0) => q00_18(31 downto 0),
      q1(31 downto 0) => int_B_3_q1(31 downto 0),
      \q1_reg[0]_0\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_1\ => int_B_3_write_reg_n_0,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(5 downto 2),
      \s_axi_control_ARADDR[4]\ => int_B_3_n_1,
      \s_axi_control_ARADDR[5]\ => int_B_3_n_0,
      s_axi_control_ARADDR_2_sp_1 => int_B_3_n_2,
      s_axi_control_ARADDR_3_sp_1 => int_B_3_n_3,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      tmp_product => \FSM_onehot_wstate_reg[2]_rep__0_n_0\,
      \tmp_product__0\ => \FSM_onehot_rstate_reg[1]_rep_n_0\
    );
int_B_3_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057000000"
    )
        port map (
      I0 => int_B_9_read_i_2_n_0,
      I1 => s_axi_control_ARADDR(9),
      I2 => int_B_4_read_i_3_n_0,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      I4 => s_axi_control_ARVALID,
      I5 => int_B_3_read_i_2_n_0,
      O => int_B_3_read0
    );
int_B_3_read_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000101010101"
    )
        port map (
      I0 => s_axi_control_ARADDR(11),
      I1 => s_axi_control_ARADDR(12),
      I2 => s_axi_control_ARADDR(13),
      I3 => s_axi_control_ARADDR(8),
      I4 => s_axi_control_ARADDR(9),
      I5 => s_axi_control_ARADDR(10),
      O => int_B_3_read_i_2_n_0
    );
int_B_3_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_3_read0,
      Q => int_B_3_read,
      R => \^ap_rst_n_inv\
    );
int_B_3_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFF0000"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg[2]_rep__0_n_0\,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_WVALID,
      I4 => int_B_3_write0,
      I5 => int_B_3_write_reg_n_0,
      O => int_B_3_write_i_1_n_0
    );
int_B_3_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => aw_hs,
      I1 => s_axi_control_AWADDR(7),
      I2 => int_A_3_write_i_2_n_0,
      I3 => s_axi_control_AWADDR(6),
      I4 => int_A_0_write_i_3_n_0,
      I5 => s_axi_control_AWADDR(8),
      O => int_B_3_write0
    );
int_B_3_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_3_write_i_1_n_0,
      Q => int_B_3_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_B_4: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_40
     port map (
      D(1) => int_B_4_n_2,
      D(0) => int_B_4_n_3,
      Q(3 downto 0) => \p_0_in__0\(3 downto 0),
      address0(3) => \tmp_product__0_6\,
      address0(2) => \tmp_product__0_5\,
      address0(1) => \tmp_product__0_4\,
      address0(0) => \tmp_product__0_3\,
      ap_clk => ap_clk,
      int_B_0_read_reg => int_B_4_n_7,
      int_B_0_read_reg_0 => int_B_4_n_8,
      int_B_0_read_reg_1 => int_B_4_n_9,
      int_B_0_read_reg_2 => int_B_4_n_10,
      int_B_2_read => int_B_2_read,
      int_B_3_read => int_B_3_read,
      int_B_4_read => int_B_4_read,
      int_B_4_read_reg => int_B_4_n_0,
      int_B_4_read_reg_0 => int_B_4_n_1,
      int_B_4_read_reg_1 => int_B_4_n_4,
      int_B_4_read_reg_10 => int_B_4_n_17,
      int_B_4_read_reg_11 => int_B_4_n_18,
      int_B_4_read_reg_12 => int_B_4_n_20,
      int_B_4_read_reg_13 => int_B_4_n_21,
      int_B_4_read_reg_14 => int_B_4_n_22,
      int_B_4_read_reg_15 => int_B_4_n_23,
      int_B_4_read_reg_16 => int_B_4_n_27,
      int_B_4_read_reg_17 => int_B_4_n_28,
      int_B_4_read_reg_18 => int_B_4_n_31,
      int_B_4_read_reg_2 => int_B_4_n_5,
      int_B_4_read_reg_3 => int_B_4_n_6,
      int_B_4_read_reg_4 => int_B_4_n_11,
      int_B_4_read_reg_5 => int_B_4_n_12,
      int_B_4_read_reg_6 => int_B_4_n_13,
      int_B_4_read_reg_7 => int_B_4_n_14,
      int_B_4_read_reg_8 => int_B_4_n_15,
      int_B_4_read_reg_9 => int_B_4_n_16,
      int_C_ce1 => int_C_ce1,
      q00_19(31 downto 0) => q00_19(31 downto 0),
      q1(31 downto 0) => int_B_3_q1(31 downto 0),
      \q1_reg[0]_0\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_1\ => int_B_4_write_reg_n_0,
      \q1_reg[13]_0\ => int_B_4_n_19,
      \q1_reg[20]_0\ => int_B_4_n_24,
      \q1_reg[22]_0\ => int_B_4_n_25,
      \q1_reg[23]_0\ => int_B_4_n_26,
      \q1_reg[29]_0\ => int_B_4_n_29,
      \q1_reg[30]_0\ => int_B_4_n_30,
      \rdata[11]_i_5\ => int_B_7_n_15,
      \rdata[11]_i_5_0\ => int_B_0_n_17,
      \rdata[15]_i_3\ => int_B_7_n_18,
      \rdata[17]_i_2_0\ => s_axi_control_RVALID_INST_0_i_2_n_0,
      \rdata[17]_i_2_1\ => int_B_7_n_20,
      \rdata[17]_i_2_2\ => int_B_0_n_18,
      \rdata[1]_i_5_0\ => int_B_7_n_7,
      \rdata[21]_i_3_0\ => int_B_7_n_24,
      \rdata[26]_i_5\ => int_B_7_n_27,
      \rdata[26]_i_5_0\ => int_B_0_n_22,
      \rdata[27]_i_3\ => \rdata[31]_i_22_n_0\,
      \rdata[27]_i_3_0\ => int_B_7_n_28,
      \rdata[28]_i_5\ => int_B_7_n_29,
      \rdata[28]_i_5_0\ => int_B_0_n_23,
      \rdata[2]_i_5_0\ => int_B_7_n_8,
      \rdata[31]_i_21\(31 downto 0) => int_B_2_q1(31 downto 0),
      \rdata[3]_i_4_0\ => int_B_7_n_9,
      \rdata[4]_i_3\ => int_B_7_n_10,
      \rdata[6]_i_5\ => int_B_7_n_11,
      \rdata[6]_i_5_0\ => int_B_0_n_15,
      \rdata[7]_i_5_0\ => int_B_7_n_12,
      \rdata[9]_i_2_0\ => int_B_7_n_14,
      \rdata_reg[17]\ => int_B_14_n_21,
      \rdata_reg[17]_0\ => int_B_11_n_25,
      \rdata_reg[17]_1\ => int_B_9_n_23,
      \rdata_reg[17]_2\ => \rdata[31]_i_9_n_0\,
      \rdata_reg[17]_3\ => int_A_11_n_28,
      \rdata_reg[17]_4\ => int_A_8_n_20,
      \rdata_reg[17]_5\ => int_A_0_n_4,
      \rdata_reg[1]\ => \rdata[31]_i_17_n_0\,
      \rdata_reg[1]_0\ => int_B_0_n_31,
      \rdata_reg[1]_1\ => int_B_9_n_12,
      \rdata_reg[1]_2\ => int_B_11_n_18,
      \rdata_reg[1]_3\ => int_B_14_n_3,
      \rdata_reg[21]\ => int_B_0_n_26,
      \rdata_reg[21]_0\ => int_B_14_n_25,
      \rdata_reg[21]_1\ => int_B_11_n_26,
      \rdata_reg[21]_2\ => int_B_8_n_27,
      \rdata_reg[2]\ => int_B_0_n_30,
      \rdata_reg[2]_0\ => int_B_9_n_13,
      \rdata_reg[2]_1\ => int_B_11_n_19,
      \rdata_reg[2]_2\ => int_B_14_n_8,
      \rdata_reg[3]\ => int_B_0_n_29,
      \rdata_reg[3]_0\ => int_B_13_n_2,
      \rdata_reg[3]_1\ => int_B_14_n_9,
      \rdata_reg[3]_2\ => int_B_8_n_31,
      \rdata_reg[7]\ => int_B_0_n_28,
      \rdata_reg[7]_0\ => int_B_13_n_19,
      \rdata_reg[7]_1\ => int_B_14_n_12,
      \rdata_reg[7]_2\ => int_B_8_n_30,
      \rdata_reg[9]\ => \rdata[31]_i_5_n_0\,
      \rdata_reg[9]_0\ => int_A_6_n_31,
      \rdata_reg[9]_1\ => int_A_12_n_5,
      \rdata_reg[9]_2\ => \rdata[31]_i_6_n_0\,
      \rdata_reg[9]_3\ => int_A_1_n_0,
      \rdata_reg[9]_4\ => int_B_0_n_27,
      \rdata_reg[9]_5\ => int_B_13_n_21,
      \rdata_reg[9]_6\ => int_B_14_n_14,
      \rdata_reg[9]_7\ => int_B_9_n_17,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(5 downto 2),
      \s_axi_control_ARADDR[4]\ => int_B_4_n_33,
      \s_axi_control_ARADDR[5]\ => int_B_4_n_32,
      s_axi_control_ARADDR_2_sp_1 => int_B_4_n_34,
      s_axi_control_ARADDR_3_sp_1 => int_B_4_n_35,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      tmp_product => \FSM_onehot_wstate_reg[2]_rep_n_0\,
      \tmp_product__0\ => \FSM_onehot_rstate_reg[1]_rep_n_0\
    );
int_B_4_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000A002A000000"
    )
        port map (
      I0 => int_B_14_read_i_3_n_0,
      I1 => int_B_4_read_i_2_n_0,
      I2 => s_axi_control_ARADDR(10),
      I3 => int_B_10_read_i_2_n_0,
      I4 => int_B_4_read_i_3_n_0,
      I5 => s_axi_control_ARADDR(9),
      O => int_B_4_read0
    );
int_B_4_read_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_ARADDR(7),
      I1 => s_axi_control_ARADDR(8),
      O => int_B_4_read_i_2_n_0
    );
int_B_4_read_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE0"
    )
        port map (
      I0 => s_axi_control_ARADDR(6),
      I1 => s_axi_control_ARADDR(7),
      I2 => s_axi_control_ARADDR(8),
      I3 => s_axi_control_ARADDR(11),
      I4 => s_axi_control_ARADDR(12),
      I5 => s_axi_control_ARADDR(13),
      O => int_B_4_read_i_3_n_0
    );
int_B_4_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_4_read0,
      Q => int_B_4_read,
      R => \^ap_rst_n_inv\
    );
int_B_4_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFF0000"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg[2]_rep_n_0\,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_WVALID,
      I4 => int_B_4_write0,
      I5 => int_B_4_write_reg_n_0,
      O => int_B_4_write_i_1_n_0
    );
int_B_4_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => int_A_15_write_i_2_n_0,
      I1 => int_A_0_write_i_3_n_0,
      I2 => s_axi_control_AWADDR(6),
      I3 => s_axi_control_AWADDR(5),
      I4 => s_axi_control_AWADDR(7),
      I5 => s_axi_control_AWADDR(4),
      O => int_B_4_write0
    );
int_B_4_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_4_write_i_1_n_0,
      Q => int_B_4_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_B_5: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_41
     port map (
      Q(3 downto 0) => \p_0_in__0\(3 downto 0),
      address0(3) => \tmp_product__0_10\,
      address0(2) => \tmp_product__0_9\,
      address0(1) => \tmp_product__0_8\,
      address0(0) => \tmp_product__0_7\,
      ap_clk => ap_clk,
      int_C_ce1 => int_C_ce1,
      q00_20(31 downto 0) => q00_20(31 downto 0),
      q1(31 downto 0) => int_B_5_q1(31 downto 0),
      \q1_reg[0]_0\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_1\ => int_B_5_write_reg_n_0,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(5 downto 2),
      \s_axi_control_ARADDR[4]\ => int_B_5_n_1,
      \s_axi_control_ARADDR[5]\ => int_B_5_n_0,
      s_axi_control_ARADDR_2_sp_1 => int_B_5_n_2,
      s_axi_control_ARADDR_3_sp_1 => int_B_5_n_3,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      tmp_product => \FSM_onehot_wstate_reg[2]_rep_n_0\,
      \tmp_product__0\ => \FSM_onehot_rstate_reg[1]_rep_n_0\
    );
int_B_5_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000555D0000"
    )
        port map (
      I0 => int_B_9_read_i_2_n_0,
      I1 => int_B_14_read_i_3_n_0,
      I2 => int_B_6_read_i_2_n_0,
      I3 => s_axi_control_ARADDR(9),
      I4 => int_C_ce1,
      I5 => int_B_5_read_i_2_n_0,
      O => int_B_5_read0
    );
int_B_5_read_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0444CCCC"
    )
        port map (
      I0 => s_axi_control_ARADDR(9),
      I1 => int_B_14_read_i_3_n_0,
      I2 => s_axi_control_ARADDR(7),
      I3 => s_axi_control_ARADDR(8),
      I4 => s_axi_control_ARADDR(10),
      O => int_B_5_read_i_2_n_0
    );
int_B_5_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_5_read0,
      Q => int_B_5_read,
      R => \^ap_rst_n_inv\
    );
int_B_5_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFF0000"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg[2]_rep_n_0\,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_WVALID,
      I4 => int_B_5_write0,
      I5 => int_B_5_write_reg_n_0,
      O => int_B_5_write_i_1_n_0
    );
int_B_5_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => s_axi_control_AWADDR(7),
      I1 => s_axi_control_AWADDR(5),
      I2 => s_axi_control_AWADDR(6),
      I3 => s_axi_control_AWADDR(4),
      I4 => int_B_14_write_i_3_n_0,
      I5 => s_axi_control_AWADDR(8),
      O => int_B_5_write0
    );
int_B_5_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_5_write_i_1_n_0,
      Q => int_B_5_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_B_6: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_42
     port map (
      Q(3 downto 0) => \p_0_in__0\(3 downto 0),
      address0(3) => \tmp_product__0_10\,
      address0(2) => \tmp_product__0_9\,
      address0(1) => \tmp_product__0_8\,
      address0(0) => \tmp_product__0_7\,
      ap_clk => ap_clk,
      int_C_ce1 => int_C_ce1,
      q00_21(31 downto 0) => q00_21(31 downto 0),
      q1(31 downto 0) => int_B_6_q1(31 downto 0),
      \q1_reg[0]_0\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_1\ => int_B_6_write_reg_n_0,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(5 downto 2),
      \s_axi_control_ARADDR[4]\ => int_B_6_n_1,
      \s_axi_control_ARADDR[5]\ => int_B_6_n_0,
      s_axi_control_ARADDR_2_sp_1 => int_B_6_n_2,
      s_axi_control_ARADDR_3_sp_1 => int_B_6_n_3,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      tmp_product => \FSM_onehot_wstate_reg[2]_rep__0_n_0\,
      \tmp_product__0\ => \FSM_onehot_rstate_reg[1]_rep_n_0\
    );
int_B_6_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000800000"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_B_9_read_i_2_n_0,
      I2 => int_B_14_read_i_3_n_0,
      I3 => s_axi_control_ARADDR(10),
      I4 => s_axi_control_ARADDR(9),
      I5 => int_B_6_read_i_2_n_0,
      O => int_B_6_read0
    );
int_B_6_read_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => s_axi_control_ARADDR(7),
      I1 => s_axi_control_ARADDR(6),
      I2 => s_axi_control_ARADDR(8),
      O => int_B_6_read_i_2_n_0
    );
int_B_6_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_6_read0,
      Q => int_B_6_read,
      R => \^ap_rst_n_inv\
    );
int_B_6_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFF0000"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg[2]_rep__0_n_0\,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_WVALID,
      I4 => int_B_6_write0,
      I5 => int_B_6_write_reg_n_0,
      O => int_B_6_write_i_1_n_0
    );
int_B_6_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => aw_hs,
      I1 => int_A_0_write_i_3_n_0,
      I2 => s_axi_control_AWADDR(7),
      I3 => s_axi_control_AWADDR(8),
      I4 => s_axi_control_AWADDR(6),
      I5 => int_A_2_write_i_2_n_0,
      O => int_B_6_write0
    );
int_B_6_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_6_write_i_1_n_0,
      Q => int_B_6_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_B_7: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_43
     port map (
      Q(3 downto 0) => \p_0_in__0\(3 downto 0),
      address0(3) => \tmp_product__0_10\,
      address0(2) => \tmp_product__0_9\,
      address0(1) => \tmp_product__0_8\,
      address0(0) => \tmp_product__0_7\,
      ap_clk => ap_clk,
      int_B_0_read_reg => int_B_7_n_0,
      int_B_0_read_reg_0 => int_B_7_n_1,
      int_B_0_read_reg_1 => int_B_7_n_2,
      int_B_0_read_reg_2 => int_B_7_n_3,
      int_B_2_read => int_B_2_read,
      int_B_3_read => int_B_3_read,
      int_B_4_read => int_B_4_read,
      int_B_4_read_reg => int_B_7_n_4,
      int_B_4_read_reg_0 => int_B_7_n_5,
      int_B_5_read => int_B_5_read,
      int_B_6_read => int_B_6_read,
      int_B_7_read => int_B_7_read,
      int_C_ce1 => int_C_ce1,
      q00_22(31 downto 0) => q00_22(31 downto 0),
      q1(31 downto 0) => int_B_6_q1(31 downto 0),
      \q1_reg[0]_0\ => int_B_7_n_6,
      \q1_reg[0]_1\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_2\ => int_B_7_write_reg_n_0,
      \q1_reg[11]_0\ => int_B_7_n_15,
      \q1_reg[12]_0\ => int_B_7_n_16,
      \q1_reg[13]_0\ => int_B_7_n_17,
      \q1_reg[15]_0\ => int_B_7_n_18,
      \q1_reg[16]_0\ => int_B_7_n_19,
      \q1_reg[17]_0\ => int_B_7_n_20,
      \q1_reg[18]_0\ => int_B_7_n_21,
      \q1_reg[19]_0\ => int_B_7_n_22,
      \q1_reg[1]_0\ => int_B_7_n_7,
      \q1_reg[20]_0\ => int_B_7_n_23,
      \q1_reg[21]_0\ => int_B_7_n_24,
      \q1_reg[22]_0\ => int_B_7_n_25,
      \q1_reg[23]_0\ => int_B_7_n_26,
      \q1_reg[26]_0\ => int_B_7_n_27,
      \q1_reg[27]_0\ => int_B_7_n_28,
      \q1_reg[28]_0\ => int_B_7_n_29,
      \q1_reg[29]_0\ => int_B_7_n_30,
      \q1_reg[2]_0\ => int_B_7_n_8,
      \q1_reg[30]_0\ => int_B_7_n_31,
      \q1_reg[3]_0\ => int_B_7_n_9,
      \q1_reg[4]_0\ => int_B_7_n_10,
      \q1_reg[6]_0\ => int_B_7_n_11,
      \q1_reg[7]_0\ => int_B_7_n_12,
      \q1_reg[8]_0\ => int_B_7_n_13,
      \q1_reg[9]_0\ => int_B_7_n_14,
      \rdata[10]_i_5\ => s_axi_control_RVALID_INST_0_i_2_n_0,
      \rdata[10]_i_5_0\ => int_B_4_n_17,
      \rdata[10]_i_5_1\ => int_A_15_n_31,
      \rdata[14]_i_5\ => int_B_4_n_20,
      \rdata[14]_i_5_0\ => int_A_15_n_30,
      \rdata[24]_i_3\ => \rdata[31]_i_22_n_0\,
      \rdata[24]_i_3_0\ => int_B_4_n_27,
      \rdata[25]_i_5\ => int_B_4_n_28,
      \rdata[25]_i_5_0\ => int_A_15_n_28,
      \rdata[31]_i_11\ => int_B_4_n_31,
      \rdata[31]_i_11_0\ => int_A_15_n_2,
      \rdata[31]_i_21_0\(31 downto 0) => int_B_5_q1(31 downto 0),
      \rdata[5]_i_3\ => int_B_4_n_15,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(5 downto 2),
      \s_axi_control_ARADDR[4]\ => int_B_7_n_33,
      \s_axi_control_ARADDR[5]\ => int_B_7_n_32,
      s_axi_control_ARADDR_2_sp_1 => int_B_7_n_34,
      s_axi_control_ARADDR_3_sp_1 => int_B_7_n_35,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      tmp_product => \FSM_onehot_wstate_reg[2]_rep__1_n_0\,
      \tmp_product__0\ => \FSM_onehot_rstate_reg[1]_rep_n_0\
    );
int_B_7_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5000000D500D500"
    )
        port map (
      I0 => int_B_14_read_i_3_n_0,
      I1 => s_axi_control_ARADDR(10),
      I2 => s_axi_control_ARADDR(9),
      I3 => int_C_ce1,
      I4 => int_B_7_read_i_2_n_0,
      I5 => int_B_9_read_i_2_n_0,
      O => int_B_7_read0
    );
int_B_7_read_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33370000"
    )
        port map (
      I0 => s_axi_control_ARADDR(6),
      I1 => s_axi_control_ARADDR(9),
      I2 => s_axi_control_ARADDR(8),
      I3 => s_axi_control_ARADDR(7),
      I4 => int_B_14_read_i_3_n_0,
      O => int_B_7_read_i_2_n_0
    );
int_B_7_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_7_read0,
      Q => int_B_7_read,
      R => \^ap_rst_n_inv\
    );
int_B_7_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5555555C0000000"
    )
        port map (
      I0 => int_A_1_write_i_2_n_0,
      I1 => aw_hs,
      I2 => s_axi_control_AWADDR(7),
      I3 => s_axi_control_AWADDR(8),
      I4 => int_B_7_write_i_2_n_0,
      I5 => int_B_7_write_reg_n_0,
      O => int_B_7_write_i_1_n_0
    );
int_B_7_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => s_axi_control_AWADDR(11),
      I1 => s_axi_control_AWADDR(10),
      I2 => s_axi_control_AWADDR(9),
      I3 => s_axi_control_AWADDR(5),
      I4 => s_axi_control_AWADDR(4),
      I5 => s_axi_control_AWADDR(6),
      O => int_B_7_write_i_2_n_0
    );
int_B_7_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_7_write_i_1_n_0,
      Q => int_B_7_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_B_8: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_44
     port map (
      Q(3 downto 0) => \p_0_in__0\(3 downto 0),
      address0(3) => \tmp_product__0_14\,
      address0(2) => \tmp_product__0_13\,
      address0(1) => \tmp_product__0_12\,
      address0(0) => \tmp_product__0_11\,
      ap_clk => ap_clk,
      int_A_14_read_reg => int_B_8_n_0,
      int_A_14_read_reg_0 => int_B_8_n_1,
      int_A_14_read_reg_1 => int_B_8_n_2,
      int_A_14_read_reg_2 => int_B_8_n_3,
      int_B_10_read => int_B_10_read,
      int_B_8_read => int_B_8_read,
      int_B_9_read => int_B_9_read,
      int_C_ce1 => int_C_ce1,
      q00_23(31 downto 0) => q00_23(31 downto 0),
      q1(20) => int_B_8_q1(31),
      q1(19) => int_B_8_q1(28),
      q1(18) => int_B_8_q1(26),
      q1(17 downto 15) => int_B_8_q1(24 downto 22),
      q1(14 downto 13) => int_B_8_q1(20 downto 19),
      q1(12) => int_B_8_q1(17),
      q1(11 downto 7) => int_B_8_q1(15 downto 11),
      q1(6 downto 5) => int_B_8_q1(9 downto 8),
      q1(4 downto 3) => int_B_8_q1(5 downto 4),
      q1(2 downto 0) => int_B_8_q1(2 downto 0),
      \q1_reg[0]_0\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_1\ => int_B_8_write_reg_n_0,
      \q1_reg[16]_0\ => int_B_8_n_29,
      \q1_reg[18]_0\ => int_B_8_n_28,
      \q1_reg[21]_0\ => int_B_8_n_27,
      \q1_reg[27]_0\ => int_B_8_n_26,
      \q1_reg[29]_0\ => int_B_8_n_25,
      \q1_reg[3]_0\ => int_B_8_n_31,
      \q1_reg[7]_0\ => int_B_8_n_30,
      \rdata[30]_i_5_0\(10 downto 9) => int_B_9_q1(30 downto 29),
      \rdata[30]_i_5_0\(8) => int_B_9_q1(27),
      \rdata[30]_i_5_0\(7) => int_B_9_q1(25),
      \rdata[30]_i_5_0\(6) => int_B_9_q1(21),
      \rdata[30]_i_5_0\(5) => int_B_9_q1(18),
      \rdata[30]_i_5_0\(4) => int_B_9_q1(16),
      \rdata[30]_i_5_0\(3) => int_B_9_q1(10),
      \rdata[30]_i_5_0\(2 downto 1) => int_B_9_q1(7 downto 6),
      \rdata[30]_i_5_0\(0) => int_B_9_q1(3),
      \rdata[30]_i_5_1\(10 downto 9) => int_B_10_q1(30 downto 29),
      \rdata[30]_i_5_1\(8) => int_B_10_q1(27),
      \rdata[30]_i_5_1\(7) => int_B_10_q1(25),
      \rdata[30]_i_5_1\(6) => int_B_10_q1(21),
      \rdata[30]_i_5_1\(5) => int_B_10_q1(18),
      \rdata[30]_i_5_1\(4) => int_B_10_q1(16),
      \rdata[30]_i_5_1\(3) => int_B_10_q1(10),
      \rdata[30]_i_5_1\(2 downto 1) => int_B_10_q1(7 downto 6),
      \rdata[30]_i_5_1\(0) => int_B_10_q1(3),
      \rdata_reg[10]\ => int_B_14_n_15,
      \rdata_reg[10]_0\ => int_B_13_n_22,
      \rdata_reg[10]_1\ => int_B_7_n_3,
      \rdata_reg[25]\ => int_B_14_n_29,
      \rdata_reg[25]_0\ => int_B_13_n_30,
      \rdata_reg[25]_1\ => int_B_7_n_1,
      \rdata_reg[30]\ => int_B_11_n_30,
      \rdata_reg[30]_0\ => int_B_15_n_0,
      \rdata_reg[30]_1\ => int_B_0_n_24,
      \rdata_reg[6]\ => \rdata[31]_i_5_n_0\,
      \rdata_reg[6]_0\ => \rdata[31]_i_17_n_0\,
      \rdata_reg[6]_1\ => int_B_11_n_21,
      \rdata_reg[6]_2\ => int_C_n_30,
      \rdata_reg[6]_3\ => int_B_4_n_10,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(5 downto 2),
      \s_axi_control_ARADDR[4]\ => int_B_8_n_33,
      \s_axi_control_ARADDR[5]\ => int_B_8_n_32,
      s_axi_control_ARADDR_2_sp_1 => int_B_8_n_34,
      s_axi_control_ARADDR_3_sp_1 => int_B_8_n_35,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      tmp_product => \FSM_onehot_wstate_reg_n_0_[2]\,
      \tmp_product__0\ => \FSM_onehot_rstate_reg[1]_rep_n_0\
    );
int_B_8_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80A0000000200000"
    )
        port map (
      I0 => int_B_10_read_i_2_n_0,
      I1 => int_B_9_read_i_4_n_0,
      I2 => s_axi_control_ARADDR(9),
      I3 => s_axi_control_ARADDR(10),
      I4 => int_B_14_read_i_3_n_0,
      I5 => s_axi_control_ARADDR(6),
      O => int_B_8_read0
    );
int_B_8_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_8_read0,
      Q => int_B_8_read,
      R => \^ap_rst_n_inv\
    );
int_B_8_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFF0000"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg_n_0_[2]\,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_WVALID,
      I4 => int_B_8_write_i_2_n_0,
      I5 => int_B_8_write_reg_n_0,
      O => int_B_8_write_i_1_n_0
    );
int_B_8_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => s_axi_control_AWADDR(4),
      I1 => s_axi_control_AWADDR(5),
      I2 => s_axi_control_AWADDR(6),
      I3 => int_B_8_write_i_3_n_0,
      I4 => int_A_0_write_i_3_n_0,
      I5 => aw_hs,
      O => int_B_8_write_i_2_n_0
    );
int_B_8_write_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_AWADDR(8),
      I1 => s_axi_control_AWADDR(7),
      O => int_B_8_write_i_3_n_0
    );
int_B_8_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_8_write_i_1_n_0,
      Q => int_B_8_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_B_9: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram_45
     port map (
      D(0) => int_B_9_n_0,
      Q(3 downto 0) => \p_0_in__0\(3 downto 0),
      address0(3) => \tmp_product__0_14\,
      address0(2) => \tmp_product__0_13\,
      address0(1) => \tmp_product__0_12\,
      address0(0) => \tmp_product__0_11\,
      ap_clk => ap_clk,
      int_A_14_read_reg => int_B_9_n_16,
      int_A_14_read_reg_0 => int_B_9_n_18,
      int_A_14_read_reg_1 => int_B_9_n_21,
      int_A_14_read_reg_2 => int_B_9_n_24,
      int_A_14_read_reg_3 => int_B_9_n_25,
      int_B_10_read => int_B_10_read,
      int_B_7_read_reg => int_B_9_n_15,
      int_B_7_read_reg_0 => int_B_9_n_22,
      int_B_8_read => int_B_8_read,
      int_B_9_read => int_B_9_read,
      int_C_ce1 => int_C_ce1,
      q00_24(31 downto 0) => q00_24(31 downto 0),
      q1(10 downto 9) => int_B_9_q1(30 downto 29),
      q1(8) => int_B_9_q1(27),
      q1(7) => int_B_9_q1(25),
      q1(6) => int_B_9_q1(21),
      q1(5) => int_B_9_q1(18),
      q1(4) => int_B_9_q1(16),
      q1(3) => int_B_9_q1(10),
      q1(2 downto 1) => int_B_9_q1(7 downto 6),
      q1(0) => int_B_9_q1(3),
      \q1_reg[0]_0\ => \^fsm_onehot_rstate_reg[1]_0\,
      \q1_reg[0]_1\ => int_B_9_write_reg_n_0,
      \q1_reg[12]_0\ => int_B_9_n_19,
      \q1_reg[13]_0\ => int_B_9_n_20,
      \q1_reg[17]_0\ => int_B_9_n_23,
      \q1_reg[1]_0\ => int_B_9_n_12,
      \q1_reg[22]_0\ => int_B_9_n_26,
      \q1_reg[23]_0\ => int_B_9_n_27,
      \q1_reg[24]_0\ => int_B_9_n_28,
      \q1_reg[26]_0\ => int_B_9_n_29,
      \q1_reg[28]_0\ => int_B_9_n_30,
      \q1_reg[2]_0\ => int_B_9_n_13,
      \q1_reg[31]_0\ => int_B_9_n_31,
      \q1_reg[4]_0\ => int_B_9_n_14,
      \q1_reg[9]_0\ => int_B_9_n_17,
      \rdata[31]_i_11\(20) => int_B_10_q1(31),
      \rdata[31]_i_11\(19) => int_B_10_q1(28),
      \rdata[31]_i_11\(18) => int_B_10_q1(26),
      \rdata[31]_i_11\(17 downto 15) => int_B_10_q1(24 downto 22),
      \rdata[31]_i_11\(14 downto 13) => int_B_10_q1(20 downto 19),
      \rdata[31]_i_11\(12) => int_B_10_q1(17),
      \rdata[31]_i_11\(11 downto 7) => int_B_10_q1(15 downto 11),
      \rdata[31]_i_11\(6 downto 5) => int_B_10_q1(9 downto 8),
      \rdata[31]_i_11\(4 downto 3) => int_B_10_q1(5 downto 4),
      \rdata[31]_i_11\(2 downto 0) => int_B_10_q1(2 downto 0),
      \rdata[31]_i_11_0\(20) => int_B_8_q1(31),
      \rdata[31]_i_11_0\(19) => int_B_8_q1(28),
      \rdata[31]_i_11_0\(18) => int_B_8_q1(26),
      \rdata[31]_i_11_0\(17 downto 15) => int_B_8_q1(24 downto 22),
      \rdata[31]_i_11_0\(14 downto 13) => int_B_8_q1(20 downto 19),
      \rdata[31]_i_11_0\(12) => int_B_8_q1(17),
      \rdata[31]_i_11_0\(11 downto 7) => int_B_8_q1(15 downto 11),
      \rdata[31]_i_11_0\(6 downto 5) => int_B_8_q1(9 downto 8),
      \rdata[31]_i_11_0\(4 downto 3) => int_B_8_q1(5 downto 4),
      \rdata[31]_i_11_0\(2 downto 0) => int_B_8_q1(2 downto 0),
      \rdata_reg[0]\ => int_A_6_n_29,
      \rdata_reg[0]_0\ => \rdata[31]_i_9_n_0\,
      \rdata_reg[0]_1\ => int_A_11_n_0,
      \rdata_reg[0]_2\ => \rdata[31]_i_6_n_0\,
      \rdata_reg[0]_3\ => int_A_3_n_2,
      \rdata_reg[0]_4\ => \rdata[31]_i_5_n_0\,
      \rdata_reg[0]_5\ => \rdata[31]_i_17_n_0\,
      \rdata_reg[0]_6\ => int_B_11_n_1,
      \rdata_reg[0]_7\ => int_C_n_0,
      \rdata_reg[0]_8\ => int_B_0_n_6,
      \rdata_reg[11]\ => int_B_14_n_16,
      \rdata_reg[11]_0\ => int_B_13_n_23,
      \rdata_reg[11]_1\ => int_B_4_n_9,
      \rdata_reg[14]\ => int_B_11_n_22,
      \rdata_reg[14]_0\ => int_C_n_31,
      \rdata_reg[14]_1\ => int_B_7_n_2,
      \rdata_reg[15]\ => int_B_11_n_23,
      \rdata_reg[15]_0\ => int_B_14_n_19,
      \rdata_reg[15]_1\ => int_B_4_n_12,
      \rdata_reg[15]_2\ => int_A_15_n_29,
      \rdata_reg[19]\ => int_B_14_n_23,
      \rdata_reg[19]_0\ => int_B_13_n_27,
      \rdata_reg[19]_1\ => int_B_0_n_19,
      \rdata_reg[20]\ => int_B_14_n_24,
      \rdata_reg[20]_0\ => int_B_13_n_28,
      \rdata_reg[20]_1\ => int_B_0_n_20,
      \rdata_reg[5]\ => int_B_11_n_20,
      \rdata_reg[5]_0\ => int_B_14_n_11,
      \rdata_reg[5]_1\ => int_B_0_n_7,
      \rdata_reg[5]_2\ => int_B_7_n_4,
      \rdata_reg[8]\ => int_B_14_n_13,
      \rdata_reg[8]_0\ => int_B_13_n_20,
      \rdata_reg[8]_1\ => int_B_0_n_16,
      s_axi_control_ARADDR(3 downto 0) => s_axi_control_ARADDR(5 downto 2),
      \s_axi_control_ARADDR[4]\ => int_B_9_n_33,
      \s_axi_control_ARADDR[5]\ => int_B_9_n_32,
      s_axi_control_ARADDR_2_sp_1 => int_B_9_n_34,
      s_axi_control_ARADDR_3_sp_1 => int_B_9_n_35,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      tmp_product => \FSM_onehot_wstate_reg_n_0_[2]\,
      \tmp_product__0\ => \FSM_onehot_rstate_reg[1]_rep_n_0\
    );
int_B_9_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D00000000000"
    )
        port map (
      I0 => int_B_9_read_i_2_n_0,
      I1 => int_B_9_read_i_3_n_0,
      I2 => s_axi_control_ARADDR(10),
      I3 => s_axi_control_ARADDR(9),
      I4 => int_B_9_read_i_4_n_0,
      I5 => int_C_ce1,
      O => int_B_9_read0
    );
int_B_9_read_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_control_ARADDR(12),
      I1 => s_axi_control_ARADDR(13),
      I2 => s_axi_control_ARADDR(11),
      I3 => s_axi_control_ARADDR(10),
      O => int_B_9_read_i_2_n_0
    );
int_B_9_read_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0222AAAA"
    )
        port map (
      I0 => int_B_14_read_i_3_n_0,
      I1 => s_axi_control_ARADDR(8),
      I2 => s_axi_control_ARADDR(7),
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(9),
      O => int_B_9_read_i_3_n_0
    );
int_B_9_read_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_control_ARADDR(7),
      I1 => s_axi_control_ARADDR(8),
      O => int_B_9_read_i_4_n_0
    );
int_B_9_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_9_read0,
      Q => int_B_9_read,
      R => \^ap_rst_n_inv\
    );
int_B_9_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD5FFFFFF0000"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg_n_0_[2]\,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_WVALID,
      I4 => int_B_9_write0,
      I5 => int_B_9_write_reg_n_0,
      O => int_B_9_write_i_1_n_0
    );
int_B_9_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => int_B_8_write_i_3_n_0,
      I1 => aw_hs,
      I2 => s_axi_control_AWADDR(6),
      I3 => s_axi_control_AWADDR(4),
      I4 => s_axi_control_AWADDR(5),
      I5 => int_A_0_write_i_3_n_0,
      O => int_B_9_write0
    );
int_B_9_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_B_9_write_i_1_n_0,
      Q => int_B_9_write_reg_n_0,
      R => \^ap_rst_n_inv\
    );
int_C: entity work.\bd_0_hls_inst_0_matrix_mult_hw_control_s_axi_ram__parameterized0\
     port map (
      address0(7 downto 0) => address0(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter7 => ap_enable_reg_pp0_iter7,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      int_B_14_read => int_B_14_read,
      int_B_14_read_reg => int_C_n_0,
      int_B_14_read_reg_0 => int_C_n_30,
      int_B_14_read_reg_1 => int_C_n_31,
      int_B_15_read => int_B_15_read,
      int_C_ce1 => int_C_ce1,
      mem_reg_0(31 downto 0) => mem_reg(31 downto 0),
      q1(28 downto 12) => int_C_q1(31 downto 15),
      q1(11 downto 5) => int_C_q1(13 downto 7),
      q1(4 downto 0) => int_C_q1(5 downto 1),
      \rdata[14]_i_5\ => \rdata[31]_i_4_n_0\,
      \rdata[14]_i_5_0\(2) => int_B_14_q1(14),
      \rdata[14]_i_5_0\(1) => int_B_14_q1(6),
      \rdata[14]_i_5_0\(0) => int_B_14_q1(0),
      \rdata[14]_i_5_1\(2) => int_B_15_q1(14),
      \rdata[14]_i_5_1\(1) => int_B_15_q1(6),
      \rdata[14]_i_5_1\(0) => int_B_15_q1(0),
      s_axi_control_ARADDR(7 downto 0) => s_axi_control_ARADDR(9 downto 2)
    );
int_C_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(10),
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_ARVALID,
      I3 => s_axi_control_ARADDR(13),
      I4 => s_axi_control_ARADDR(11),
      I5 => s_axi_control_ARADDR(12),
      O => int_C_read0
    );
int_C_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_C_read0,
      Q => int_C_read,
      R => \^ap_rst_n_inv\
    );
int_ap_idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter6,
      I1 => ap_enable_reg_pp0_iter8,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => ap_enable_reg_pp0_iter5,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_enable_reg_pp0_iter7,
      O => ap_enable_reg_pp0_iter6_reg
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_0_in(2),
      R => \^ap_rst_n_inv\
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFE00FF0000"
    )
        port map (
      I0 => int_ap_ready_i_2_n_0,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(3),
      I3 => p_0_in(7),
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      I5 => int_ap_ready,
      O => int_ap_ready_i_1_n_0
    );
int_ap_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \rdata[0]_i_13_n_0\,
      I1 => int_B_11_read_i_2_n_0,
      I2 => s_axi_control_ARADDR(5),
      I3 => s_axi_control_ARADDR(4),
      I4 => s_axi_control_ARADDR(1),
      I5 => s_axi_control_ARADDR(0),
      O => int_ap_ready_i_2_n_0
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_0,
      Q => int_ap_ready,
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBF888"
    )
        port map (
      I0 => p_0_in(7),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => int_ap_start1,
      I3 => s_axi_control_WDATA(0),
      I4 => \^ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \p_0_in__0\(1),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => s_axi_control_WSTRB(0),
      I3 => \p_0_in__0\(0),
      O => int_ap_start1
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^ap_start\,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => int_ap_start1,
      I2 => p_0_in(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => p_0_in(7),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF10000000"
    )
        port map (
      I0 => \p_0_in__0\(1),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => s_axi_control_WDATA(0),
      I3 => \p_0_in__0\(0),
      I4 => s_axi_control_WSTRB(0),
      I5 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00400000"
    )
        port map (
      I0 => \int_ier[1]_i_2_n_0\,
      I1 => \p_0_in__0\(1),
      I2 => s_axi_control_WSTRB(0),
      I3 => \p_0_in__0\(0),
      I4 => s_axi_control_WDATA(0),
      I5 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00400000"
    )
        port map (
      I0 => \int_ier[1]_i_2_n_0\,
      I1 => \p_0_in__0\(1),
      I2 => s_axi_control_WSTRB(0),
      I3 => \p_0_in__0\(0),
      I4 => s_axi_control_WDATA(1),
      I5 => \int_ier_reg_n_0_[1]\,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => int_A_1_write_i_2_n_0,
      I1 => \int_ier[1]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[13]\,
      I3 => \waddr_reg_n_0_[9]\,
      I4 => \waddr_reg_n_0_[12]\,
      I5 => \waddr_reg_n_0_[8]\,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \waddr_reg_n_0_[11]\,
      I1 => \p_0_in__0\(3),
      I2 => \waddr_reg_n_0_[10]\,
      I3 => \p_0_in__0\(2),
      I4 => \waddr_reg_n_0_[6]\,
      I5 => \waddr_reg_n_0_[7]\,
      O => \int_ier[1]_i_3_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[1]\,
      R => \^ap_rst_n_inv\
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => \int_isr_reg_n_0_[1]\,
      I2 => \int_isr_reg_n_0_[0]\,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_0_[0]\,
      I3 => ap_loop_exit_ready_pp0_iter8_reg,
      I4 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \int_ier[1]_i_2_n_0\,
      I1 => \p_0_in__0\(1),
      I2 => \p_0_in__0\(0),
      I3 => s_axi_control_WSTRB(0),
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_0_[1]\,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => \int_isr_reg_n_0_[1]\,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[1]\,
      R => \^ap_rst_n_inv\
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22FFFF2E222E22"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter8_reg,
      I1 => auto_restart_status_reg_n_0,
      I2 => p_0_in(2),
      I3 => ap_idle,
      I4 => int_task_ap_done_i_2_n_0,
      I5 => int_task_ap_done,
      O => int_task_ap_done_i_1_n_0
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(2),
      I2 => int_ap_ready_i_2_n_0,
      O => int_task_ap_done_i_2_n_0
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_0,
      Q => int_task_ap_done,
      R => \^ap_rst_n_inv\
    );
\j3_fu_244[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => rewind_ap_ready_reg,
      O => E(0)
    );
\rdata[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      I2 => int_B_9_read_i_2_n_0,
      I3 => s_axi_control_ARADDR(9),
      I4 => s_axi_control_ARADDR(8),
      O => \rdata[0]_i_13_n_0\
    );
\rdata[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(7),
      I3 => s_axi_control_ARADDR(6),
      O => \rdata[0]_i_14_n_0\
    );
\rdata[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_isr_reg_n_0_[0]\,
      I1 => int_gie_reg_n_0,
      I2 => s_axi_control_ARADDR(2),
      I3 => \int_ier_reg_n_0_[0]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^ap_start\,
      O => \rdata[0]_i_15_n_0\
    );
\rdata[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \int_isr_reg_n_0_[1]\,
      I1 => s_axi_control_ARADDR(2),
      I2 => \int_ier_reg_n_0_[1]\,
      I3 => s_axi_control_ARADDR(3),
      I4 => int_task_ap_done,
      O => \rdata[1]_i_7_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFFFFFFFFF"
    )
        port map (
      I0 => \rdata[31]_i_3_n_0\,
      I1 => \rdata[31]_i_4_n_0\,
      I2 => int_C_read,
      I3 => s_axi_control_RVALID_INST_0_i_3_n_0,
      I4 => \rdata[31]_i_5_n_0\,
      I5 => \rdata[31]_i_6_n_0\,
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => int_A_1_read,
      I1 => int_A_0_read,
      O => \rdata[31]_i_12_n_0\
    );
\rdata[31]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => s_axi_control_RVALID_INST_0_i_2_n_0,
      I1 => \rdata[31]_i_22_n_0\,
      I2 => int_B_7_read,
      I3 => int_B_6_read,
      I4 => int_B_5_read,
      O => \rdata[31]_i_17_n_0\
    );
\rdata[31]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => int_B_0_read,
      I1 => int_B_1_read,
      I2 => int_A_15_read,
      O => \rdata[31]_i_22_n_0\
    );
\rdata[31]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101010100"
    )
        port map (
      I0 => int_B_8_read,
      I1 => int_B_9_read,
      I2 => int_B_10_read,
      I3 => int_B_11_read,
      I4 => int_B_12_read,
      I5 => int_B_13_read,
      O => \rdata[31]_i_23_n_0\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => int_B_14_read,
      I1 => int_B_15_read,
      I2 => int_B_4_read,
      I3 => int_B_3_read,
      I4 => int_B_2_read,
      O => \rdata[31]_i_3_n_0\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => int_B_8_read,
      I1 => int_B_9_read,
      I2 => int_B_10_read,
      I3 => int_B_11_read,
      I4 => int_B_12_read,
      I5 => int_B_13_read,
      O => \rdata[31]_i_4_n_0\
    );
\rdata[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => int_A_14_read,
      I1 => int_A_13_read,
      I2 => int_A_12_read,
      I3 => s_axi_control_RVALID_INST_0_i_7_n_0,
      I4 => \rdata[31]_i_9_n_0\,
      O => \rdata[31]_i_5_n_0\
    );
\rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => int_C_ce1,
      I1 => int_A_4_read,
      I2 => int_A_5_read,
      I3 => int_A_3_read,
      I4 => int_A_2_read,
      I5 => \rdata[31]_i_12_n_0\,
      O => \rdata[31]_i_6_n_0\
    );
\rdata[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => int_A_8_read,
      I1 => int_A_6_read,
      I2 => int_A_7_read,
      O => \rdata[31]_i_9_n_0\
    );
\rdata[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rdata[0]_i_13_n_0\,
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(3),
      I5 => \rdata[0]_i_14_n_0\,
      O => \rdata[9]_i_14_n_0\
    );
\rdata[9]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => int_A_9_read,
      I1 => int_A_10_read,
      O => \rdata[9]_i_18_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_B_9_n_0,
      Q => s_axi_control_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_25,
      Q => s_axi_control_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_24,
      Q => s_axi_control_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_23,
      Q => s_axi_control_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_22,
      Q => s_axi_control_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_21,
      Q => s_axi_control_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_20,
      Q => s_axi_control_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_19,
      Q => s_axi_control_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_B_4_n_2,
      Q => s_axi_control_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_B_0_n_5,
      Q => s_axi_control_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_18,
      Q => s_axi_control_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_3_n_1,
      Q => s_axi_control_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_17,
      Q => s_axi_control_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_16,
      Q => s_axi_control_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_15,
      Q => s_axi_control_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_14,
      Q => s_axi_control_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_13,
      Q => s_axi_control_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_12,
      Q => s_axi_control_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_11,
      Q => s_axi_control_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_10,
      Q => s_axi_control_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_9,
      Q => s_axi_control_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_8,
      Q => s_axi_control_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_30,
      Q => s_axi_control_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_7,
      Q => s_axi_control_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_6,
      Q => s_axi_control_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_12_n_1,
      Q => s_axi_control_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_29,
      Q => s_axi_control_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_28,
      Q => s_axi_control_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_27,
      Q => s_axi_control_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_3_n_0,
      Q => s_axi_control_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_A_0_n_26,
      Q => s_axi_control_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => int_B_4_n_3,
      Q => s_axi_control_RDATA(9),
      R => '0'
    );
s_axi_control_RVALID_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_control_RVALID_INST_0_i_1_n_0,
      O => s_axi_control_RVALID
    );
s_axi_control_RVALID_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => s_axi_control_RVALID_INST_0_i_2_n_0,
      I1 => int_B_15_read,
      I2 => int_B_14_read,
      I3 => s_axi_control_RVALID_INST_0_i_3_n_0,
      I4 => s_axi_control_RVALID_INST_0_i_4_n_0,
      I5 => s_axi_control_RVALID_INST_0_i_5_n_0,
      O => s_axi_control_RVALID_INST_0_i_1_n_0
    );
s_axi_control_RVALID_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => int_B_2_read,
      I1 => int_B_3_read,
      I2 => int_B_4_read,
      O => s_axi_control_RVALID_INST_0_i_2_n_0
    );
s_axi_control_RVALID_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => int_B_5_read,
      I1 => int_B_6_read,
      I2 => int_B_7_read,
      I3 => int_A_15_read,
      I4 => int_B_1_read,
      I5 => int_B_0_read,
      O => s_axi_control_RVALID_INST_0_i_3_n_0
    );
s_axi_control_RVALID_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => s_axi_control_RVALID_INST_0_i_6_n_0,
      I1 => int_C_read,
      I2 => \FSM_onehot_rstate_reg_n_0_[2]\,
      I3 => int_B_13_read,
      I4 => int_B_11_read,
      I5 => int_B_12_read,
      O => s_axi_control_RVALID_INST_0_i_4_n_0
    );
s_axi_control_RVALID_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => s_axi_control_RVALID_INST_0_i_7_n_0,
      I1 => int_A_12_read,
      I2 => int_A_13_read,
      I3 => int_A_14_read,
      I4 => s_axi_control_RVALID_INST_0_i_8_n_0,
      I5 => \rdata[31]_i_9_n_0\,
      O => s_axi_control_RVALID_INST_0_i_5_n_0
    );
s_axi_control_RVALID_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => int_A_1_read,
      I1 => int_A_0_read,
      I2 => int_A_2_read,
      I3 => int_A_3_read,
      I4 => int_A_5_read,
      I5 => int_A_4_read,
      O => s_axi_control_RVALID_INST_0_i_6_n_0
    );
s_axi_control_RVALID_INST_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => int_A_10_read,
      I1 => int_A_9_read,
      I2 => int_A_11_read,
      O => s_axi_control_RVALID_INST_0_i_7_n_0
    );
s_axi_control_RVALID_INST_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => int_B_10_read,
      I1 => int_B_9_read,
      I2 => int_B_8_read,
      O => s_axi_control_RVALID_INST_0_i_8_n_0
    );
s_axi_control_WREADY_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \FSM_onehot_wstate_reg[2]_rep_n_0\,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      O => s_axi_control_WREADY
    );
\tmp_product__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => rewind_ap_ready_reg,
      O => int_ap_start_reg_1
    );
\tmp_product__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => rewind_ap_ready_reg,
      O => int_ap_start_reg_4
    );
\tmp_product__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => rewind_ap_ready_reg,
      O => int_ap_start_reg_7
    );
tmp_product_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => rewind_ap_ready_reg,
      O => int_ap_start_reg_3
    );
\tmp_product_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => rewind_ap_ready_reg,
      O => int_ap_start_reg_6
    );
\tmp_product_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => rewind_ap_ready_reg,
      O => int_ap_start_reg_9
    );
\tmp_product_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_start\,
      I1 => rewind_ap_ready_reg,
      O => int_ap_start_reg_10
    );
\waddr[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => aw_hs
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(8),
      Q => \waddr_reg_n_0_[10]\,
      R => '0'
    );
\waddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(9),
      Q => \waddr_reg_n_0_[11]\,
      R => '0'
    );
\waddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(10),
      Q => \waddr_reg_n_0_[12]\,
      R => '0'
    );
\waddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(11),
      Q => \waddr_reg_n_0_[13]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(0),
      Q => \p_0_in__0\(0),
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(1),
      Q => \p_0_in__0\(1),
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(2),
      Q => \p_0_in__0\(2),
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(3),
      Q => \p_0_in__0\(3),
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_0_[6]\,
      R => '0'
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(5),
      Q => \waddr_reg_n_0_[7]\,
      R => '0'
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(6),
      Q => \waddr_reg_n_0_[8]\,
      R => '0'
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(7),
      Q => \waddr_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0_matrix_mult_hw is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of bd_0_hls_inst_0_matrix_mult_hw : entity is 14;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of bd_0_hls_inst_0_matrix_mult_hw : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of bd_0_hls_inst_0_matrix_mult_hw : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of bd_0_hls_inst_0_matrix_mult_hw : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of bd_0_hls_inst_0_matrix_mult_hw : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_0_hls_inst_0_matrix_mult_hw : entity is "matrix_mult_hw";
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of bd_0_hls_inst_0_matrix_mult_hw : entity is "1'b1";
  attribute hls_module : string;
  attribute hls_module of bd_0_hls_inst_0_matrix_mult_hw : entity is "yes";
end bd_0_hls_inst_0_matrix_mult_hw;

architecture STRUCTURE of bd_0_hls_inst_0_matrix_mult_hw is
  signal \<const0>\ : STD_LOGIC;
  signal add_ln38_1_fu_865_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln55_12_fu_942_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln55_12_reg_1425 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln55_12_reg_1425[11]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[11]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[11]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[11]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[11]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[11]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[11]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[11]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[11]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[11]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[11]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[11]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[15]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[15]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[15]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[15]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[15]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[15]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[15]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[15]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[15]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[15]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[15]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[15]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[19]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[19]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[19]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[19]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[19]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[19]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[19]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[19]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[19]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[19]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[19]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[19]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[23]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[23]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[23]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[23]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[23]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[23]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[23]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[23]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[23]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[23]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[23]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[23]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[27]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[27]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[27]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[27]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[27]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[27]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[27]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[27]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[27]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[27]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[27]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[27]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[31]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[31]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[31]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[31]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[31]_i_14_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[31]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[31]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[31]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[31]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[31]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[31]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[31]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[31]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[3]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[3]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[3]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[3]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[3]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[3]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[7]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[7]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[7]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[7]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[7]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[7]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[7]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425[7]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_12_reg_1425_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln55_13_fu_952_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln55_13_reg_1430 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln55_13_reg_1430[11]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[11]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[11]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[11]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[11]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[11]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[11]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[11]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[15]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[15]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[15]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[15]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[15]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[15]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[15]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[15]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[19]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[19]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[19]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[19]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[19]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[19]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[19]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[19]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[23]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[23]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[23]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[23]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[23]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[23]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[23]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[23]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[27]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[27]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[27]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[27]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[27]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[27]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[27]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[27]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[31]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[31]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[31]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[31]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[31]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[31]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[31]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[3]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[3]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[3]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[3]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[3]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[7]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[7]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[7]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430[7]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_13_reg_1430_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln55_2_fu_906_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln55_2_reg_1405 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln55_2_reg_1405[11]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[11]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[11]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[11]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[11]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[11]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[11]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[11]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[11]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[11]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[11]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[11]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[15]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[15]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[15]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[15]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[15]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[15]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[15]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[15]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[15]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[15]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[15]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[15]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[19]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[19]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[19]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[19]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[19]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[19]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[19]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[19]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[19]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[19]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[19]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[19]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[23]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[23]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[23]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[23]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[23]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[23]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[23]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[23]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[23]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[23]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[23]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[23]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[27]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[27]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[27]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[27]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[27]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[27]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[27]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[27]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[27]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[27]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[27]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[27]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[31]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[31]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[31]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[31]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[31]_i_14_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[31]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[31]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[31]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[31]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[31]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[31]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[31]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[31]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[3]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[3]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[3]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[3]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[3]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[3]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[7]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[7]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[7]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[7]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[7]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[7]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[7]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405[7]_i_9_n_0\ : STD_LOGIC;
  signal add_ln55_2_reg_1405_pp0_iter5_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln55_2_reg_1405_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_2_reg_1405_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln55_5_fu_920_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln55_5_reg_1410 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln55_5_reg_1410[11]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[11]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[11]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[11]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[11]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[11]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[11]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[11]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[11]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[11]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[11]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[11]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[15]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[15]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[15]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[15]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[15]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[15]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[15]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[15]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[15]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[15]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[15]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[15]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[19]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[19]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[19]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[19]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[19]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[19]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[19]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[19]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[19]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[19]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[19]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[19]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[23]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[23]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[23]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[23]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[23]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[23]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[23]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[23]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[23]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[23]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[23]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[23]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[27]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[27]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[27]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[27]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[27]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[27]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[27]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[27]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[27]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[27]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[27]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[27]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[31]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[31]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[31]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[31]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[31]_i_14_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[31]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[31]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[31]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[31]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[31]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[31]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[31]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[31]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[3]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[3]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[3]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[3]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[3]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[3]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[7]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[7]_i_11_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[7]_i_12_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[7]_i_13_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[7]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[7]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[7]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410[7]_i_9_n_0\ : STD_LOGIC;
  signal add_ln55_5_reg_1410_pp0_iter5_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln55_5_reg_1410_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_5_reg_1410_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln55_7_fu_926_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln55_7_reg_1415 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln55_7_reg_1415[11]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[11]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[11]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[11]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[15]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[15]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[15]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[15]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[19]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[19]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[19]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[19]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[23]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[23]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[23]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[23]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[27]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[27]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[27]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[27]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[31]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[31]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[31]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[31]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[3]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[3]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_7_reg_1415_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln55_8_fu_930_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln55_8_reg_1420 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \add_ln55_8_reg_1420[11]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[11]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[11]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[11]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[15]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[15]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[15]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[15]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[19]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[19]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[19]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[19]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[23]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[23]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[23]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[23]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[27]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[27]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[27]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[27]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[31]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[31]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[31]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[31]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[3]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[3]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[3]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[3]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln55_8_reg_1420_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln57_fu_853_p2 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal add_ln57_reg_1071 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \add_ln57_reg_1071_pp0_iter5_reg_reg[0]_srl5_n_0\ : STD_LOGIC;
  signal \add_ln57_reg_1071_pp0_iter5_reg_reg[1]_srl5_n_0\ : STD_LOGIC;
  signal \add_ln57_reg_1071_pp0_iter5_reg_reg[2]_srl5_n_0\ : STD_LOGIC;
  signal \add_ln57_reg_1071_pp0_iter5_reg_reg[3]_srl5_n_0\ : STD_LOGIC;
  signal \add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6_n_0\ : STD_LOGIC;
  signal \add_ln57_reg_1071_pp0_iter5_reg_reg[5]_srl6_n_0\ : STD_LOGIC;
  signal \add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6_n_0\ : STD_LOGIC;
  signal \add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6_n_0\ : STD_LOGIC;
  signal add_ln57_reg_1071_pp0_iter6_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_loop_exit_ready : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter7_reg_reg_srl6_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal \buff0_reg__1\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \buff0_reg__1_0\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \buff0_reg__1_1\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \buff0_reg__1_10\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \buff0_reg__1_11\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \buff0_reg__1_12\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \buff0_reg__1_13\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \buff0_reg__1_14\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \buff0_reg__1_2\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \buff0_reg__1_3\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \buff0_reg__1_4\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \buff0_reg__1_5\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \buff0_reg__1_6\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \buff0_reg__1_7\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \buff0_reg__1_8\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \buff0_reg__1_9\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal control_s_axi_U_n_10 : STD_LOGIC;
  signal control_s_axi_U_n_11 : STD_LOGIC;
  signal control_s_axi_U_n_12 : STD_LOGIC;
  signal control_s_axi_U_n_13 : STD_LOGIC;
  signal control_s_axi_U_n_14 : STD_LOGIC;
  signal control_s_axi_U_n_15 : STD_LOGIC;
  signal control_s_axi_U_n_16 : STD_LOGIC;
  signal control_s_axi_U_n_3 : STD_LOGIC;
  signal control_s_axi_U_n_4 : STD_LOGIC;
  signal control_s_axi_U_n_5 : STD_LOGIC;
  signal control_s_axi_U_n_6 : STD_LOGIC;
  signal control_s_axi_U_n_7 : STD_LOGIC;
  signal control_s_axi_U_n_8 : STD_LOGIC;
  signal control_s_axi_U_n_9 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_1 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_31 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_32 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_33 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_34 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_35 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_36 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_37 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_38 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_39 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_40 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_41 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_42 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_43 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_44 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_45 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_46 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_47 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_48 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_49 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_50 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_51 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_52 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_53 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_54 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_55 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_56 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_57 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_58 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_59 : STD_LOGIC;
  signal flow_control_loop_delay_pipe_U_n_60 : STD_LOGIC;
  signal i2_fu_240 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_fu_789_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal icmp_ln38_fu_877_p2 : STD_LOGIC;
  signal icmp_ln38_reg_1161 : STD_LOGIC;
  signal icmp_ln39_fu_871_p2 : STD_LOGIC;
  signal icmp_ln39_reg_1156 : STD_LOGIC;
  signal indvar_flatten1_fu_236 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_A_0/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_A_1/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_A_10/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_A_11/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_A_12/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_A_13/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_A_14/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_A_15/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_A_2/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_A_3/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_A_4/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_A_5/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_A_6/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_A_7/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_A_8/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_A_9/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_B_0/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_B_1/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_B_10/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_B_11/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_B_12/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_B_13/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_B_14/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_B_15/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_B_2/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_B_3/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_B_4/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_B_5/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_B_6/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_B_7/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_B_8/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_B_9/q00\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal j3_fu_244 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal j_fu_859_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mul_32s_32s_32_2_1_U10_n_16 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U10_n_17 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U10_n_18 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U10_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U10_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U10_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U10_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U10_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U10_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U10_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U10_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U10_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U10_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U10_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U10_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U10_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U11_n_16 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U11_n_17 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U11_n_18 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U11_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U11_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U11_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U11_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U11_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U11_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U11_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U11_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U11_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U11_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U11_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U11_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U11_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U12_n_16 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U12_n_17 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U12_n_18 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U12_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U12_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U12_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U12_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U12_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U12_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U12_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U12_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U12_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U12_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U12_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U12_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U12_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_16 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_17 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_18 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U13_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_16 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_17 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_18 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U14_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_16 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_17 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_18 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U15_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_16 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_17 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_18 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U16_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U1_n_16 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U1_n_17 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U1_n_18 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U1_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U1_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U1_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U1_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U1_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U1_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U1_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U1_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U1_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U1_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U1_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U1_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U1_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U2_n_16 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U2_n_17 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U2_n_18 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U2_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U2_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U2_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U2_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U2_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U2_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U2_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U2_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U2_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U2_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U2_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U2_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U2_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U3_n_16 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U3_n_17 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U3_n_18 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U3_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U3_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U3_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U3_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U3_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U3_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U3_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U3_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U3_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U3_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U3_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U3_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U3_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U4_n_16 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U4_n_17 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U4_n_18 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U4_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U4_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U4_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U4_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U4_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U4_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U4_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U4_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U4_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U4_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U4_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U4_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U4_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U5_n_16 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U5_n_17 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U5_n_18 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U5_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U5_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U5_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U5_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U5_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U5_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U5_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U5_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U5_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U5_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U5_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U5_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U5_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U6_n_16 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U6_n_17 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U6_n_18 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U6_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U6_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U6_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U6_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U6_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U6_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U6_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U6_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U6_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U6_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U6_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U6_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U6_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U7_n_16 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U7_n_17 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U7_n_18 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U7_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U7_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U7_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U7_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U7_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U7_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U7_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U7_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U7_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U7_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U7_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U7_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U7_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U8_n_16 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U8_n_17 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U8_n_18 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U8_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U8_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U8_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U8_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U8_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U8_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U8_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U8_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U8_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U8_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U8_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U8_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U8_n_31 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U9_n_16 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U9_n_17 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U9_n_18 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U9_n_19 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U9_n_20 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U9_n_21 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U9_n_22 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U9_n_23 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U9_n_24 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U9_n_25 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U9_n_26 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U9_n_27 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U9_n_28 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U9_n_29 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U9_n_30 : STD_LOGIC;
  signal mul_32s_32s_32_2_1_U9_n_31 : STD_LOGIC;
  signal mul_ln55_10_reg_1380 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln55_11_reg_1385 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln55_12_reg_1390 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln55_13_reg_1395 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln55_14_reg_1400 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln55_1_reg_1335 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln55_2_reg_1340 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln55_3_reg_1345 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln55_4_reg_1350 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln55_5_reg_1355 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln55_6_reg_1360 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln55_7_reg_1365 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln55_8_reg_1370 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln55_9_reg_1375 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mul_ln55_reg_1330 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rewind_ap_ready_reg : STD_LOGIC;
  signal select_ln38_fu_781_p3 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sum_1_fu_961_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sum_1_reg_1435 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sum_1_reg_1435[11]_i_2_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[11]_i_3_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[11]_i_4_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[11]_i_5_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[11]_i_6_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[11]_i_7_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[11]_i_8_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[11]_i_9_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[15]_i_2_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[15]_i_3_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[15]_i_4_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[15]_i_5_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[15]_i_6_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[15]_i_7_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[15]_i_8_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[15]_i_9_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[19]_i_2_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[19]_i_3_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[19]_i_4_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[19]_i_5_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[19]_i_6_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[19]_i_7_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[19]_i_8_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[19]_i_9_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[23]_i_2_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[23]_i_3_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[23]_i_4_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[23]_i_5_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[23]_i_6_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[23]_i_7_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[23]_i_8_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[23]_i_9_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[27]_i_2_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[27]_i_3_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[27]_i_4_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[27]_i_5_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[27]_i_6_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[27]_i_7_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[27]_i_8_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[27]_i_9_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[31]_i_2_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[31]_i_3_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[31]_i_4_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[31]_i_5_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[31]_i_6_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[31]_i_7_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[31]_i_8_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[3]_i_2_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[3]_i_3_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[3]_i_4_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[3]_i_5_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[3]_i_6_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[3]_i_7_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[3]_i_8_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[7]_i_2_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[7]_i_3_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[7]_i_4_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[7]_i_5_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[7]_i_6_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[7]_i_7_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[7]_i_8_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435[7]_i_9_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \sum_1_reg_1435_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal sum_reg_1325 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_add_ln55_12_reg_1425_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln55_13_reg_1430_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln55_2_reg_1405_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln55_5_reg_1410_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln55_7_reg_1415_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln55_8_reg_1420_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sum_1_reg_1435_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln55_12_reg_1425[31]_i_12\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \add_ln55_12_reg_1425[31]_i_9\ : label is "soft_lutpair29";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln55_12_reg_1425_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_12_reg_1425_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_12_reg_1425_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_12_reg_1425_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_12_reg_1425_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_12_reg_1425_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_12_reg_1425_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_12_reg_1425_reg[7]_i_1\ : label is 35;
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln55_13_reg_1430[11]_i_2\ : label is "lutpair8";
  attribute HLUTNM of \add_ln55_13_reg_1430[11]_i_3\ : label is "lutpair7";
  attribute HLUTNM of \add_ln55_13_reg_1430[11]_i_4\ : label is "lutpair6";
  attribute HLUTNM of \add_ln55_13_reg_1430[11]_i_5\ : label is "lutpair5";
  attribute HLUTNM of \add_ln55_13_reg_1430[11]_i_6\ : label is "lutpair9";
  attribute HLUTNM of \add_ln55_13_reg_1430[11]_i_7\ : label is "lutpair8";
  attribute HLUTNM of \add_ln55_13_reg_1430[11]_i_8\ : label is "lutpair7";
  attribute HLUTNM of \add_ln55_13_reg_1430[11]_i_9\ : label is "lutpair6";
  attribute HLUTNM of \add_ln55_13_reg_1430[15]_i_2\ : label is "lutpair12";
  attribute HLUTNM of \add_ln55_13_reg_1430[15]_i_3\ : label is "lutpair11";
  attribute HLUTNM of \add_ln55_13_reg_1430[15]_i_4\ : label is "lutpair10";
  attribute HLUTNM of \add_ln55_13_reg_1430[15]_i_5\ : label is "lutpair9";
  attribute HLUTNM of \add_ln55_13_reg_1430[15]_i_6\ : label is "lutpair13";
  attribute HLUTNM of \add_ln55_13_reg_1430[15]_i_7\ : label is "lutpair12";
  attribute HLUTNM of \add_ln55_13_reg_1430[15]_i_8\ : label is "lutpair11";
  attribute HLUTNM of \add_ln55_13_reg_1430[15]_i_9\ : label is "lutpair10";
  attribute HLUTNM of \add_ln55_13_reg_1430[19]_i_2\ : label is "lutpair16";
  attribute HLUTNM of \add_ln55_13_reg_1430[19]_i_3\ : label is "lutpair15";
  attribute HLUTNM of \add_ln55_13_reg_1430[19]_i_4\ : label is "lutpair14";
  attribute HLUTNM of \add_ln55_13_reg_1430[19]_i_5\ : label is "lutpair13";
  attribute HLUTNM of \add_ln55_13_reg_1430[19]_i_6\ : label is "lutpair17";
  attribute HLUTNM of \add_ln55_13_reg_1430[19]_i_7\ : label is "lutpair16";
  attribute HLUTNM of \add_ln55_13_reg_1430[19]_i_8\ : label is "lutpair15";
  attribute HLUTNM of \add_ln55_13_reg_1430[19]_i_9\ : label is "lutpair14";
  attribute HLUTNM of \add_ln55_13_reg_1430[23]_i_2\ : label is "lutpair20";
  attribute HLUTNM of \add_ln55_13_reg_1430[23]_i_3\ : label is "lutpair19";
  attribute HLUTNM of \add_ln55_13_reg_1430[23]_i_4\ : label is "lutpair18";
  attribute HLUTNM of \add_ln55_13_reg_1430[23]_i_5\ : label is "lutpair17";
  attribute HLUTNM of \add_ln55_13_reg_1430[23]_i_6\ : label is "lutpair21";
  attribute HLUTNM of \add_ln55_13_reg_1430[23]_i_7\ : label is "lutpair20";
  attribute HLUTNM of \add_ln55_13_reg_1430[23]_i_8\ : label is "lutpair19";
  attribute HLUTNM of \add_ln55_13_reg_1430[23]_i_9\ : label is "lutpair18";
  attribute HLUTNM of \add_ln55_13_reg_1430[27]_i_2\ : label is "lutpair24";
  attribute HLUTNM of \add_ln55_13_reg_1430[27]_i_3\ : label is "lutpair23";
  attribute HLUTNM of \add_ln55_13_reg_1430[27]_i_4\ : label is "lutpair22";
  attribute HLUTNM of \add_ln55_13_reg_1430[27]_i_5\ : label is "lutpair21";
  attribute HLUTNM of \add_ln55_13_reg_1430[27]_i_6\ : label is "lutpair25";
  attribute HLUTNM of \add_ln55_13_reg_1430[27]_i_7\ : label is "lutpair24";
  attribute HLUTNM of \add_ln55_13_reg_1430[27]_i_8\ : label is "lutpair23";
  attribute HLUTNM of \add_ln55_13_reg_1430[27]_i_9\ : label is "lutpair22";
  attribute HLUTNM of \add_ln55_13_reg_1430[31]_i_2\ : label is "lutpair27";
  attribute HLUTNM of \add_ln55_13_reg_1430[31]_i_3\ : label is "lutpair26";
  attribute HLUTNM of \add_ln55_13_reg_1430[31]_i_4\ : label is "lutpair25";
  attribute HLUTNM of \add_ln55_13_reg_1430[31]_i_7\ : label is "lutpair27";
  attribute HLUTNM of \add_ln55_13_reg_1430[31]_i_8\ : label is "lutpair26";
  attribute HLUTNM of \add_ln55_13_reg_1430[3]_i_2\ : label is "lutpair0";
  attribute HLUTNM of \add_ln55_13_reg_1430[3]_i_5\ : label is "lutpair1";
  attribute HLUTNM of \add_ln55_13_reg_1430[3]_i_6\ : label is "lutpair0";
  attribute HLUTNM of \add_ln55_13_reg_1430[7]_i_2\ : label is "lutpair4";
  attribute HLUTNM of \add_ln55_13_reg_1430[7]_i_3\ : label is "lutpair3";
  attribute HLUTNM of \add_ln55_13_reg_1430[7]_i_4\ : label is "lutpair2";
  attribute HLUTNM of \add_ln55_13_reg_1430[7]_i_5\ : label is "lutpair1";
  attribute HLUTNM of \add_ln55_13_reg_1430[7]_i_6\ : label is "lutpair5";
  attribute HLUTNM of \add_ln55_13_reg_1430[7]_i_7\ : label is "lutpair4";
  attribute HLUTNM of \add_ln55_13_reg_1430[7]_i_8\ : label is "lutpair3";
  attribute HLUTNM of \add_ln55_13_reg_1430[7]_i_9\ : label is "lutpair2";
  attribute ADDER_THRESHOLD of \add_ln55_13_reg_1430_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_13_reg_1430_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_13_reg_1430_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_13_reg_1430_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_13_reg_1430_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_13_reg_1430_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_13_reg_1430_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_13_reg_1430_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln55_2_reg_1405[31]_i_12\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \add_ln55_2_reg_1405[31]_i_9\ : label is "soft_lutpair27";
  attribute ADDER_THRESHOLD of \add_ln55_2_reg_1405_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_2_reg_1405_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_2_reg_1405_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_2_reg_1405_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_2_reg_1405_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_2_reg_1405_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_2_reg_1405_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_2_reg_1405_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln55_5_reg_1410[31]_i_12\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \add_ln55_5_reg_1410[31]_i_9\ : label is "soft_lutpair28";
  attribute ADDER_THRESHOLD of \add_ln55_5_reg_1410_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_5_reg_1410_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_5_reg_1410_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_5_reg_1410_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_5_reg_1410_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_5_reg_1410_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_5_reg_1410_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_5_reg_1410_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_7_reg_1415_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_7_reg_1415_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_7_reg_1415_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_7_reg_1415_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_7_reg_1415_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_7_reg_1415_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_7_reg_1415_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_7_reg_1415_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_8_reg_1420_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_8_reg_1420_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_8_reg_1420_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_8_reg_1420_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_8_reg_1420_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_8_reg_1420_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_8_reg_1420_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln55_8_reg_1420_reg[7]_i_1\ : label is 35;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \add_ln57_reg_1071_pp0_iter5_reg_reg[0]_srl5\ : label is "inst/\add_ln57_reg_1071_pp0_iter5_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \add_ln57_reg_1071_pp0_iter5_reg_reg[0]_srl5\ : label is "inst/\add_ln57_reg_1071_pp0_iter5_reg_reg[0]_srl5 ";
  attribute srl_bus_name of \add_ln57_reg_1071_pp0_iter5_reg_reg[1]_srl5\ : label is "inst/\add_ln57_reg_1071_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln57_reg_1071_pp0_iter5_reg_reg[1]_srl5\ : label is "inst/\add_ln57_reg_1071_pp0_iter5_reg_reg[1]_srl5 ";
  attribute srl_bus_name of \add_ln57_reg_1071_pp0_iter5_reg_reg[2]_srl5\ : label is "inst/\add_ln57_reg_1071_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln57_reg_1071_pp0_iter5_reg_reg[2]_srl5\ : label is "inst/\add_ln57_reg_1071_pp0_iter5_reg_reg[2]_srl5 ";
  attribute srl_bus_name of \add_ln57_reg_1071_pp0_iter5_reg_reg[3]_srl5\ : label is "inst/\add_ln57_reg_1071_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln57_reg_1071_pp0_iter5_reg_reg[3]_srl5\ : label is "inst/\add_ln57_reg_1071_pp0_iter5_reg_reg[3]_srl5 ";
  attribute srl_bus_name of \add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6\ : label is "inst/\add_ln57_reg_1071_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6\ : label is "inst/\add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \add_ln57_reg_1071_pp0_iter5_reg_reg[5]_srl6\ : label is "inst/\add_ln57_reg_1071_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln57_reg_1071_pp0_iter5_reg_reg[5]_srl6\ : label is "inst/\add_ln57_reg_1071_pp0_iter5_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6\ : label is "inst/\add_ln57_reg_1071_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6\ : label is "inst/\add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6\ : label is "inst/\add_ln57_reg_1071_pp0_iter5_reg_reg ";
  attribute srl_name of \add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6\ : label is "inst/\add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6 ";
  attribute srl_name of ap_loop_exit_ready_pp0_iter7_reg_reg_srl6 : label is "inst/ap_loop_exit_ready_pp0_iter7_reg_reg_srl6";
  attribute HLUTNM of \sum_1_reg_1435[11]_i_2\ : label is "lutpair36";
  attribute HLUTNM of \sum_1_reg_1435[11]_i_3\ : label is "lutpair35";
  attribute HLUTNM of \sum_1_reg_1435[11]_i_4\ : label is "lutpair34";
  attribute HLUTNM of \sum_1_reg_1435[11]_i_5\ : label is "lutpair33";
  attribute HLUTNM of \sum_1_reg_1435[11]_i_6\ : label is "lutpair37";
  attribute HLUTNM of \sum_1_reg_1435[11]_i_7\ : label is "lutpair36";
  attribute HLUTNM of \sum_1_reg_1435[11]_i_8\ : label is "lutpair35";
  attribute HLUTNM of \sum_1_reg_1435[11]_i_9\ : label is "lutpair34";
  attribute HLUTNM of \sum_1_reg_1435[15]_i_2\ : label is "lutpair40";
  attribute HLUTNM of \sum_1_reg_1435[15]_i_3\ : label is "lutpair39";
  attribute HLUTNM of \sum_1_reg_1435[15]_i_4\ : label is "lutpair38";
  attribute HLUTNM of \sum_1_reg_1435[15]_i_5\ : label is "lutpair37";
  attribute HLUTNM of \sum_1_reg_1435[15]_i_6\ : label is "lutpair41";
  attribute HLUTNM of \sum_1_reg_1435[15]_i_7\ : label is "lutpair40";
  attribute HLUTNM of \sum_1_reg_1435[15]_i_8\ : label is "lutpair39";
  attribute HLUTNM of \sum_1_reg_1435[15]_i_9\ : label is "lutpair38";
  attribute HLUTNM of \sum_1_reg_1435[19]_i_2\ : label is "lutpair44";
  attribute HLUTNM of \sum_1_reg_1435[19]_i_3\ : label is "lutpair43";
  attribute HLUTNM of \sum_1_reg_1435[19]_i_4\ : label is "lutpair42";
  attribute HLUTNM of \sum_1_reg_1435[19]_i_5\ : label is "lutpair41";
  attribute HLUTNM of \sum_1_reg_1435[19]_i_6\ : label is "lutpair45";
  attribute HLUTNM of \sum_1_reg_1435[19]_i_7\ : label is "lutpair44";
  attribute HLUTNM of \sum_1_reg_1435[19]_i_8\ : label is "lutpair43";
  attribute HLUTNM of \sum_1_reg_1435[19]_i_9\ : label is "lutpair42";
  attribute HLUTNM of \sum_1_reg_1435[23]_i_2\ : label is "lutpair48";
  attribute HLUTNM of \sum_1_reg_1435[23]_i_3\ : label is "lutpair47";
  attribute HLUTNM of \sum_1_reg_1435[23]_i_4\ : label is "lutpair46";
  attribute HLUTNM of \sum_1_reg_1435[23]_i_5\ : label is "lutpair45";
  attribute HLUTNM of \sum_1_reg_1435[23]_i_6\ : label is "lutpair49";
  attribute HLUTNM of \sum_1_reg_1435[23]_i_7\ : label is "lutpair48";
  attribute HLUTNM of \sum_1_reg_1435[23]_i_8\ : label is "lutpair47";
  attribute HLUTNM of \sum_1_reg_1435[23]_i_9\ : label is "lutpair46";
  attribute HLUTNM of \sum_1_reg_1435[27]_i_2\ : label is "lutpair52";
  attribute HLUTNM of \sum_1_reg_1435[27]_i_3\ : label is "lutpair51";
  attribute HLUTNM of \sum_1_reg_1435[27]_i_4\ : label is "lutpair50";
  attribute HLUTNM of \sum_1_reg_1435[27]_i_5\ : label is "lutpair49";
  attribute HLUTNM of \sum_1_reg_1435[27]_i_6\ : label is "lutpair53";
  attribute HLUTNM of \sum_1_reg_1435[27]_i_7\ : label is "lutpair52";
  attribute HLUTNM of \sum_1_reg_1435[27]_i_8\ : label is "lutpair51";
  attribute HLUTNM of \sum_1_reg_1435[27]_i_9\ : label is "lutpair50";
  attribute HLUTNM of \sum_1_reg_1435[31]_i_2\ : label is "lutpair55";
  attribute HLUTNM of \sum_1_reg_1435[31]_i_3\ : label is "lutpair54";
  attribute HLUTNM of \sum_1_reg_1435[31]_i_4\ : label is "lutpair53";
  attribute HLUTNM of \sum_1_reg_1435[31]_i_7\ : label is "lutpair55";
  attribute HLUTNM of \sum_1_reg_1435[31]_i_8\ : label is "lutpair54";
  attribute HLUTNM of \sum_1_reg_1435[3]_i_2\ : label is "lutpair28";
  attribute HLUTNM of \sum_1_reg_1435[3]_i_5\ : label is "lutpair29";
  attribute HLUTNM of \sum_1_reg_1435[3]_i_6\ : label is "lutpair28";
  attribute HLUTNM of \sum_1_reg_1435[7]_i_2\ : label is "lutpair32";
  attribute HLUTNM of \sum_1_reg_1435[7]_i_3\ : label is "lutpair31";
  attribute HLUTNM of \sum_1_reg_1435[7]_i_4\ : label is "lutpair30";
  attribute HLUTNM of \sum_1_reg_1435[7]_i_5\ : label is "lutpair29";
  attribute HLUTNM of \sum_1_reg_1435[7]_i_6\ : label is "lutpair33";
  attribute HLUTNM of \sum_1_reg_1435[7]_i_7\ : label is "lutpair32";
  attribute HLUTNM of \sum_1_reg_1435[7]_i_8\ : label is "lutpair31";
  attribute HLUTNM of \sum_1_reg_1435[7]_i_9\ : label is "lutpair30";
  attribute ADDER_THRESHOLD of \sum_1_reg_1435_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_1_reg_1435_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_1_reg_1435_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_1_reg_1435_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_1_reg_1435_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_1_reg_1435_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_1_reg_1435_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sum_1_reg_1435_reg[7]_i_1\ : label is 35;
begin
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\add_ln55_12_reg_1425[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(10),
      I1 => mul_ln55_12_reg_1390(10),
      I2 => mul_ln55_14_reg_1400(10),
      O => \add_ln55_12_reg_1425[11]_i_10_n_0\
    );
\add_ln55_12_reg_1425[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(9),
      I1 => mul_ln55_12_reg_1390(9),
      I2 => mul_ln55_14_reg_1400(9),
      O => \add_ln55_12_reg_1425[11]_i_11_n_0\
    );
\add_ln55_12_reg_1425[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(8),
      I1 => mul_ln55_12_reg_1390(8),
      I2 => mul_ln55_14_reg_1400(8),
      O => \add_ln55_12_reg_1425[11]_i_12_n_0\
    );
\add_ln55_12_reg_1425[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(7),
      I1 => mul_ln55_12_reg_1390(7),
      I2 => mul_ln55_14_reg_1400(7),
      O => \add_ln55_12_reg_1425[11]_i_13_n_0\
    );
\add_ln55_12_reg_1425[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(10),
      I1 => \add_ln55_12_reg_1425[11]_i_10_n_0\,
      I2 => mul_ln55_11_reg_1385(9),
      I3 => mul_ln55_14_reg_1400(9),
      I4 => mul_ln55_12_reg_1390(9),
      O => \add_ln55_12_reg_1425[11]_i_2_n_0\
    );
\add_ln55_12_reg_1425[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(9),
      I1 => \add_ln55_12_reg_1425[11]_i_11_n_0\,
      I2 => mul_ln55_11_reg_1385(8),
      I3 => mul_ln55_14_reg_1400(8),
      I4 => mul_ln55_12_reg_1390(8),
      O => \add_ln55_12_reg_1425[11]_i_3_n_0\
    );
\add_ln55_12_reg_1425[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(8),
      I1 => \add_ln55_12_reg_1425[11]_i_12_n_0\,
      I2 => mul_ln55_11_reg_1385(7),
      I3 => mul_ln55_14_reg_1400(7),
      I4 => mul_ln55_12_reg_1390(7),
      O => \add_ln55_12_reg_1425[11]_i_4_n_0\
    );
\add_ln55_12_reg_1425[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(7),
      I1 => \add_ln55_12_reg_1425[11]_i_13_n_0\,
      I2 => mul_ln55_11_reg_1385(6),
      I3 => mul_ln55_14_reg_1400(6),
      I4 => mul_ln55_12_reg_1390(6),
      O => \add_ln55_12_reg_1425[11]_i_5_n_0\
    );
\add_ln55_12_reg_1425[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[11]_i_2_n_0\,
      I1 => \add_ln55_12_reg_1425[15]_i_13_n_0\,
      I2 => mul_ln55_13_reg_1395(11),
      I3 => mul_ln55_12_reg_1390(10),
      I4 => mul_ln55_14_reg_1400(10),
      I5 => mul_ln55_11_reg_1385(10),
      O => \add_ln55_12_reg_1425[11]_i_6_n_0\
    );
\add_ln55_12_reg_1425[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[11]_i_3_n_0\,
      I1 => \add_ln55_12_reg_1425[11]_i_10_n_0\,
      I2 => mul_ln55_13_reg_1395(10),
      I3 => mul_ln55_12_reg_1390(9),
      I4 => mul_ln55_14_reg_1400(9),
      I5 => mul_ln55_11_reg_1385(9),
      O => \add_ln55_12_reg_1425[11]_i_7_n_0\
    );
\add_ln55_12_reg_1425[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[11]_i_4_n_0\,
      I1 => \add_ln55_12_reg_1425[11]_i_11_n_0\,
      I2 => mul_ln55_13_reg_1395(9),
      I3 => mul_ln55_12_reg_1390(8),
      I4 => mul_ln55_14_reg_1400(8),
      I5 => mul_ln55_11_reg_1385(8),
      O => \add_ln55_12_reg_1425[11]_i_8_n_0\
    );
\add_ln55_12_reg_1425[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[11]_i_5_n_0\,
      I1 => \add_ln55_12_reg_1425[11]_i_12_n_0\,
      I2 => mul_ln55_13_reg_1395(8),
      I3 => mul_ln55_12_reg_1390(7),
      I4 => mul_ln55_14_reg_1400(7),
      I5 => mul_ln55_11_reg_1385(7),
      O => \add_ln55_12_reg_1425[11]_i_9_n_0\
    );
\add_ln55_12_reg_1425[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(14),
      I1 => mul_ln55_12_reg_1390(14),
      I2 => mul_ln55_14_reg_1400(14),
      O => \add_ln55_12_reg_1425[15]_i_10_n_0\
    );
\add_ln55_12_reg_1425[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(13),
      I1 => mul_ln55_12_reg_1390(13),
      I2 => mul_ln55_14_reg_1400(13),
      O => \add_ln55_12_reg_1425[15]_i_11_n_0\
    );
\add_ln55_12_reg_1425[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(12),
      I1 => mul_ln55_12_reg_1390(12),
      I2 => mul_ln55_14_reg_1400(12),
      O => \add_ln55_12_reg_1425[15]_i_12_n_0\
    );
\add_ln55_12_reg_1425[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(11),
      I1 => mul_ln55_12_reg_1390(11),
      I2 => mul_ln55_14_reg_1400(11),
      O => \add_ln55_12_reg_1425[15]_i_13_n_0\
    );
\add_ln55_12_reg_1425[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(14),
      I1 => \add_ln55_12_reg_1425[15]_i_10_n_0\,
      I2 => mul_ln55_11_reg_1385(13),
      I3 => mul_ln55_14_reg_1400(13),
      I4 => mul_ln55_12_reg_1390(13),
      O => \add_ln55_12_reg_1425[15]_i_2_n_0\
    );
\add_ln55_12_reg_1425[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(13),
      I1 => \add_ln55_12_reg_1425[15]_i_11_n_0\,
      I2 => mul_ln55_11_reg_1385(12),
      I3 => mul_ln55_14_reg_1400(12),
      I4 => mul_ln55_12_reg_1390(12),
      O => \add_ln55_12_reg_1425[15]_i_3_n_0\
    );
\add_ln55_12_reg_1425[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(12),
      I1 => \add_ln55_12_reg_1425[15]_i_12_n_0\,
      I2 => mul_ln55_11_reg_1385(11),
      I3 => mul_ln55_14_reg_1400(11),
      I4 => mul_ln55_12_reg_1390(11),
      O => \add_ln55_12_reg_1425[15]_i_4_n_0\
    );
\add_ln55_12_reg_1425[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(11),
      I1 => \add_ln55_12_reg_1425[15]_i_13_n_0\,
      I2 => mul_ln55_11_reg_1385(10),
      I3 => mul_ln55_14_reg_1400(10),
      I4 => mul_ln55_12_reg_1390(10),
      O => \add_ln55_12_reg_1425[15]_i_5_n_0\
    );
\add_ln55_12_reg_1425[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[15]_i_2_n_0\,
      I1 => \add_ln55_12_reg_1425[19]_i_13_n_0\,
      I2 => mul_ln55_13_reg_1395(15),
      I3 => mul_ln55_12_reg_1390(14),
      I4 => mul_ln55_14_reg_1400(14),
      I5 => mul_ln55_11_reg_1385(14),
      O => \add_ln55_12_reg_1425[15]_i_6_n_0\
    );
\add_ln55_12_reg_1425[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[15]_i_3_n_0\,
      I1 => \add_ln55_12_reg_1425[15]_i_10_n_0\,
      I2 => mul_ln55_13_reg_1395(14),
      I3 => mul_ln55_12_reg_1390(13),
      I4 => mul_ln55_14_reg_1400(13),
      I5 => mul_ln55_11_reg_1385(13),
      O => \add_ln55_12_reg_1425[15]_i_7_n_0\
    );
\add_ln55_12_reg_1425[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[15]_i_4_n_0\,
      I1 => \add_ln55_12_reg_1425[15]_i_11_n_0\,
      I2 => mul_ln55_13_reg_1395(13),
      I3 => mul_ln55_12_reg_1390(12),
      I4 => mul_ln55_14_reg_1400(12),
      I5 => mul_ln55_11_reg_1385(12),
      O => \add_ln55_12_reg_1425[15]_i_8_n_0\
    );
\add_ln55_12_reg_1425[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[15]_i_5_n_0\,
      I1 => \add_ln55_12_reg_1425[15]_i_12_n_0\,
      I2 => mul_ln55_13_reg_1395(12),
      I3 => mul_ln55_12_reg_1390(11),
      I4 => mul_ln55_14_reg_1400(11),
      I5 => mul_ln55_11_reg_1385(11),
      O => \add_ln55_12_reg_1425[15]_i_9_n_0\
    );
\add_ln55_12_reg_1425[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(18),
      I1 => mul_ln55_12_reg_1390(18),
      I2 => mul_ln55_14_reg_1400(18),
      O => \add_ln55_12_reg_1425[19]_i_10_n_0\
    );
\add_ln55_12_reg_1425[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(17),
      I1 => mul_ln55_12_reg_1390(17),
      I2 => mul_ln55_14_reg_1400(17),
      O => \add_ln55_12_reg_1425[19]_i_11_n_0\
    );
\add_ln55_12_reg_1425[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(16),
      I1 => mul_ln55_12_reg_1390(16),
      I2 => mul_ln55_14_reg_1400(16),
      O => \add_ln55_12_reg_1425[19]_i_12_n_0\
    );
\add_ln55_12_reg_1425[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(15),
      I1 => mul_ln55_12_reg_1390(15),
      I2 => mul_ln55_14_reg_1400(15),
      O => \add_ln55_12_reg_1425[19]_i_13_n_0\
    );
\add_ln55_12_reg_1425[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(18),
      I1 => \add_ln55_12_reg_1425[19]_i_10_n_0\,
      I2 => mul_ln55_11_reg_1385(17),
      I3 => mul_ln55_14_reg_1400(17),
      I4 => mul_ln55_12_reg_1390(17),
      O => \add_ln55_12_reg_1425[19]_i_2_n_0\
    );
\add_ln55_12_reg_1425[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(17),
      I1 => \add_ln55_12_reg_1425[19]_i_11_n_0\,
      I2 => mul_ln55_11_reg_1385(16),
      I3 => mul_ln55_14_reg_1400(16),
      I4 => mul_ln55_12_reg_1390(16),
      O => \add_ln55_12_reg_1425[19]_i_3_n_0\
    );
\add_ln55_12_reg_1425[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(16),
      I1 => \add_ln55_12_reg_1425[19]_i_12_n_0\,
      I2 => mul_ln55_11_reg_1385(15),
      I3 => mul_ln55_14_reg_1400(15),
      I4 => mul_ln55_12_reg_1390(15),
      O => \add_ln55_12_reg_1425[19]_i_4_n_0\
    );
\add_ln55_12_reg_1425[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(15),
      I1 => \add_ln55_12_reg_1425[19]_i_13_n_0\,
      I2 => mul_ln55_11_reg_1385(14),
      I3 => mul_ln55_14_reg_1400(14),
      I4 => mul_ln55_12_reg_1390(14),
      O => \add_ln55_12_reg_1425[19]_i_5_n_0\
    );
\add_ln55_12_reg_1425[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[19]_i_2_n_0\,
      I1 => \add_ln55_12_reg_1425[23]_i_13_n_0\,
      I2 => mul_ln55_13_reg_1395(19),
      I3 => mul_ln55_12_reg_1390(18),
      I4 => mul_ln55_14_reg_1400(18),
      I5 => mul_ln55_11_reg_1385(18),
      O => \add_ln55_12_reg_1425[19]_i_6_n_0\
    );
\add_ln55_12_reg_1425[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[19]_i_3_n_0\,
      I1 => \add_ln55_12_reg_1425[19]_i_10_n_0\,
      I2 => mul_ln55_13_reg_1395(18),
      I3 => mul_ln55_12_reg_1390(17),
      I4 => mul_ln55_14_reg_1400(17),
      I5 => mul_ln55_11_reg_1385(17),
      O => \add_ln55_12_reg_1425[19]_i_7_n_0\
    );
\add_ln55_12_reg_1425[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[19]_i_4_n_0\,
      I1 => \add_ln55_12_reg_1425[19]_i_11_n_0\,
      I2 => mul_ln55_13_reg_1395(17),
      I3 => mul_ln55_12_reg_1390(16),
      I4 => mul_ln55_14_reg_1400(16),
      I5 => mul_ln55_11_reg_1385(16),
      O => \add_ln55_12_reg_1425[19]_i_8_n_0\
    );
\add_ln55_12_reg_1425[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[19]_i_5_n_0\,
      I1 => \add_ln55_12_reg_1425[19]_i_12_n_0\,
      I2 => mul_ln55_13_reg_1395(16),
      I3 => mul_ln55_12_reg_1390(15),
      I4 => mul_ln55_14_reg_1400(15),
      I5 => mul_ln55_11_reg_1385(15),
      O => \add_ln55_12_reg_1425[19]_i_9_n_0\
    );
\add_ln55_12_reg_1425[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(22),
      I1 => mul_ln55_12_reg_1390(22),
      I2 => mul_ln55_14_reg_1400(22),
      O => \add_ln55_12_reg_1425[23]_i_10_n_0\
    );
\add_ln55_12_reg_1425[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(21),
      I1 => mul_ln55_12_reg_1390(21),
      I2 => mul_ln55_14_reg_1400(21),
      O => \add_ln55_12_reg_1425[23]_i_11_n_0\
    );
\add_ln55_12_reg_1425[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(20),
      I1 => mul_ln55_12_reg_1390(20),
      I2 => mul_ln55_14_reg_1400(20),
      O => \add_ln55_12_reg_1425[23]_i_12_n_0\
    );
\add_ln55_12_reg_1425[23]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(19),
      I1 => mul_ln55_12_reg_1390(19),
      I2 => mul_ln55_14_reg_1400(19),
      O => \add_ln55_12_reg_1425[23]_i_13_n_0\
    );
\add_ln55_12_reg_1425[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(22),
      I1 => \add_ln55_12_reg_1425[23]_i_10_n_0\,
      I2 => mul_ln55_11_reg_1385(21),
      I3 => mul_ln55_14_reg_1400(21),
      I4 => mul_ln55_12_reg_1390(21),
      O => \add_ln55_12_reg_1425[23]_i_2_n_0\
    );
\add_ln55_12_reg_1425[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(21),
      I1 => \add_ln55_12_reg_1425[23]_i_11_n_0\,
      I2 => mul_ln55_11_reg_1385(20),
      I3 => mul_ln55_14_reg_1400(20),
      I4 => mul_ln55_12_reg_1390(20),
      O => \add_ln55_12_reg_1425[23]_i_3_n_0\
    );
\add_ln55_12_reg_1425[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(20),
      I1 => \add_ln55_12_reg_1425[23]_i_12_n_0\,
      I2 => mul_ln55_11_reg_1385(19),
      I3 => mul_ln55_14_reg_1400(19),
      I4 => mul_ln55_12_reg_1390(19),
      O => \add_ln55_12_reg_1425[23]_i_4_n_0\
    );
\add_ln55_12_reg_1425[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(19),
      I1 => \add_ln55_12_reg_1425[23]_i_13_n_0\,
      I2 => mul_ln55_11_reg_1385(18),
      I3 => mul_ln55_14_reg_1400(18),
      I4 => mul_ln55_12_reg_1390(18),
      O => \add_ln55_12_reg_1425[23]_i_5_n_0\
    );
\add_ln55_12_reg_1425[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[23]_i_2_n_0\,
      I1 => \add_ln55_12_reg_1425[27]_i_13_n_0\,
      I2 => mul_ln55_13_reg_1395(23),
      I3 => mul_ln55_12_reg_1390(22),
      I4 => mul_ln55_14_reg_1400(22),
      I5 => mul_ln55_11_reg_1385(22),
      O => \add_ln55_12_reg_1425[23]_i_6_n_0\
    );
\add_ln55_12_reg_1425[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[23]_i_3_n_0\,
      I1 => \add_ln55_12_reg_1425[23]_i_10_n_0\,
      I2 => mul_ln55_13_reg_1395(22),
      I3 => mul_ln55_12_reg_1390(21),
      I4 => mul_ln55_14_reg_1400(21),
      I5 => mul_ln55_11_reg_1385(21),
      O => \add_ln55_12_reg_1425[23]_i_7_n_0\
    );
\add_ln55_12_reg_1425[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[23]_i_4_n_0\,
      I1 => \add_ln55_12_reg_1425[23]_i_11_n_0\,
      I2 => mul_ln55_13_reg_1395(21),
      I3 => mul_ln55_12_reg_1390(20),
      I4 => mul_ln55_14_reg_1400(20),
      I5 => mul_ln55_11_reg_1385(20),
      O => \add_ln55_12_reg_1425[23]_i_8_n_0\
    );
\add_ln55_12_reg_1425[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[23]_i_5_n_0\,
      I1 => \add_ln55_12_reg_1425[23]_i_12_n_0\,
      I2 => mul_ln55_13_reg_1395(20),
      I3 => mul_ln55_12_reg_1390(19),
      I4 => mul_ln55_14_reg_1400(19),
      I5 => mul_ln55_11_reg_1385(19),
      O => \add_ln55_12_reg_1425[23]_i_9_n_0\
    );
\add_ln55_12_reg_1425[27]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(26),
      I1 => mul_ln55_12_reg_1390(26),
      I2 => mul_ln55_14_reg_1400(26),
      O => \add_ln55_12_reg_1425[27]_i_10_n_0\
    );
\add_ln55_12_reg_1425[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(25),
      I1 => mul_ln55_12_reg_1390(25),
      I2 => mul_ln55_14_reg_1400(25),
      O => \add_ln55_12_reg_1425[27]_i_11_n_0\
    );
\add_ln55_12_reg_1425[27]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(24),
      I1 => mul_ln55_12_reg_1390(24),
      I2 => mul_ln55_14_reg_1400(24),
      O => \add_ln55_12_reg_1425[27]_i_12_n_0\
    );
\add_ln55_12_reg_1425[27]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(23),
      I1 => mul_ln55_12_reg_1390(23),
      I2 => mul_ln55_14_reg_1400(23),
      O => \add_ln55_12_reg_1425[27]_i_13_n_0\
    );
\add_ln55_12_reg_1425[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(26),
      I1 => \add_ln55_12_reg_1425[27]_i_10_n_0\,
      I2 => mul_ln55_11_reg_1385(25),
      I3 => mul_ln55_14_reg_1400(25),
      I4 => mul_ln55_12_reg_1390(25),
      O => \add_ln55_12_reg_1425[27]_i_2_n_0\
    );
\add_ln55_12_reg_1425[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(25),
      I1 => \add_ln55_12_reg_1425[27]_i_11_n_0\,
      I2 => mul_ln55_11_reg_1385(24),
      I3 => mul_ln55_14_reg_1400(24),
      I4 => mul_ln55_12_reg_1390(24),
      O => \add_ln55_12_reg_1425[27]_i_3_n_0\
    );
\add_ln55_12_reg_1425[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(24),
      I1 => \add_ln55_12_reg_1425[27]_i_12_n_0\,
      I2 => mul_ln55_11_reg_1385(23),
      I3 => mul_ln55_14_reg_1400(23),
      I4 => mul_ln55_12_reg_1390(23),
      O => \add_ln55_12_reg_1425[27]_i_4_n_0\
    );
\add_ln55_12_reg_1425[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(23),
      I1 => \add_ln55_12_reg_1425[27]_i_13_n_0\,
      I2 => mul_ln55_11_reg_1385(22),
      I3 => mul_ln55_14_reg_1400(22),
      I4 => mul_ln55_12_reg_1390(22),
      O => \add_ln55_12_reg_1425[27]_i_5_n_0\
    );
\add_ln55_12_reg_1425[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[27]_i_2_n_0\,
      I1 => \add_ln55_12_reg_1425[31]_i_11_n_0\,
      I2 => mul_ln55_13_reg_1395(27),
      I3 => mul_ln55_12_reg_1390(26),
      I4 => mul_ln55_14_reg_1400(26),
      I5 => mul_ln55_11_reg_1385(26),
      O => \add_ln55_12_reg_1425[27]_i_6_n_0\
    );
\add_ln55_12_reg_1425[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[27]_i_3_n_0\,
      I1 => \add_ln55_12_reg_1425[27]_i_10_n_0\,
      I2 => mul_ln55_13_reg_1395(26),
      I3 => mul_ln55_12_reg_1390(25),
      I4 => mul_ln55_14_reg_1400(25),
      I5 => mul_ln55_11_reg_1385(25),
      O => \add_ln55_12_reg_1425[27]_i_7_n_0\
    );
\add_ln55_12_reg_1425[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[27]_i_4_n_0\,
      I1 => \add_ln55_12_reg_1425[27]_i_11_n_0\,
      I2 => mul_ln55_13_reg_1395(25),
      I3 => mul_ln55_12_reg_1390(24),
      I4 => mul_ln55_14_reg_1400(24),
      I5 => mul_ln55_11_reg_1385(24),
      O => \add_ln55_12_reg_1425[27]_i_8_n_0\
    );
\add_ln55_12_reg_1425[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[27]_i_5_n_0\,
      I1 => \add_ln55_12_reg_1425[27]_i_12_n_0\,
      I2 => mul_ln55_13_reg_1395(24),
      I3 => mul_ln55_12_reg_1390(23),
      I4 => mul_ln55_14_reg_1400(23),
      I5 => mul_ln55_11_reg_1385(23),
      O => \add_ln55_12_reg_1425[27]_i_9_n_0\
    );
\add_ln55_12_reg_1425[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(28),
      I1 => mul_ln55_12_reg_1390(28),
      I2 => mul_ln55_14_reg_1400(28),
      O => \add_ln55_12_reg_1425[31]_i_10_n_0\
    );
\add_ln55_12_reg_1425[31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(27),
      I1 => mul_ln55_12_reg_1390(27),
      I2 => mul_ln55_14_reg_1400(27),
      O => \add_ln55_12_reg_1425[31]_i_11_n_0\
    );
\add_ln55_12_reg_1425[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln55_12_reg_1390(29),
      I1 => mul_ln55_14_reg_1400(29),
      I2 => mul_ln55_11_reg_1385(29),
      O => \add_ln55_12_reg_1425[31]_i_12_n_0\
    );
\add_ln55_12_reg_1425[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln55_14_reg_1400(31),
      I1 => mul_ln55_12_reg_1390(31),
      I2 => mul_ln55_11_reg_1385(31),
      I3 => mul_ln55_13_reg_1395(31),
      O => \add_ln55_12_reg_1425[31]_i_13_n_0\
    );
\add_ln55_12_reg_1425[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(30),
      I1 => mul_ln55_12_reg_1390(30),
      I2 => mul_ln55_14_reg_1400(30),
      O => \add_ln55_12_reg_1425[31]_i_14_n_0\
    );
\add_ln55_12_reg_1425[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(29),
      I1 => \add_ln55_12_reg_1425[31]_i_9_n_0\,
      I2 => mul_ln55_11_reg_1385(28),
      I3 => mul_ln55_14_reg_1400(28),
      I4 => mul_ln55_12_reg_1390(28),
      O => \add_ln55_12_reg_1425[31]_i_2_n_0\
    );
\add_ln55_12_reg_1425[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(28),
      I1 => \add_ln55_12_reg_1425[31]_i_10_n_0\,
      I2 => mul_ln55_11_reg_1385(27),
      I3 => mul_ln55_14_reg_1400(27),
      I4 => mul_ln55_12_reg_1390(27),
      O => \add_ln55_12_reg_1425[31]_i_3_n_0\
    );
\add_ln55_12_reg_1425[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(27),
      I1 => \add_ln55_12_reg_1425[31]_i_11_n_0\,
      I2 => mul_ln55_11_reg_1385(26),
      I3 => mul_ln55_14_reg_1400(26),
      I4 => mul_ln55_12_reg_1390(26),
      O => \add_ln55_12_reg_1425[31]_i_4_n_0\
    );
\add_ln55_12_reg_1425[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[31]_i_12_n_0\,
      I1 => mul_ln55_13_reg_1395(30),
      I2 => \add_ln55_12_reg_1425[31]_i_13_n_0\,
      I3 => mul_ln55_12_reg_1390(30),
      I4 => mul_ln55_14_reg_1400(30),
      I5 => mul_ln55_11_reg_1385(30),
      O => \add_ln55_12_reg_1425[31]_i_5_n_0\
    );
\add_ln55_12_reg_1425[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[31]_i_2_n_0\,
      I1 => \add_ln55_12_reg_1425[31]_i_14_n_0\,
      I2 => mul_ln55_13_reg_1395(30),
      I3 => mul_ln55_12_reg_1390(29),
      I4 => mul_ln55_14_reg_1400(29),
      I5 => mul_ln55_11_reg_1385(29),
      O => \add_ln55_12_reg_1425[31]_i_6_n_0\
    );
\add_ln55_12_reg_1425[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[31]_i_3_n_0\,
      I1 => \add_ln55_12_reg_1425[31]_i_9_n_0\,
      I2 => mul_ln55_13_reg_1395(29),
      I3 => mul_ln55_12_reg_1390(28),
      I4 => mul_ln55_14_reg_1400(28),
      I5 => mul_ln55_11_reg_1385(28),
      O => \add_ln55_12_reg_1425[31]_i_7_n_0\
    );
\add_ln55_12_reg_1425[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[31]_i_4_n_0\,
      I1 => \add_ln55_12_reg_1425[31]_i_10_n_0\,
      I2 => mul_ln55_13_reg_1395(28),
      I3 => mul_ln55_12_reg_1390(27),
      I4 => mul_ln55_14_reg_1400(27),
      I5 => mul_ln55_11_reg_1385(27),
      O => \add_ln55_12_reg_1425[31]_i_8_n_0\
    );
\add_ln55_12_reg_1425[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(29),
      I1 => mul_ln55_12_reg_1390(29),
      I2 => mul_ln55_14_reg_1400(29),
      O => \add_ln55_12_reg_1425[31]_i_9_n_0\
    );
\add_ln55_12_reg_1425[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(2),
      I1 => \add_ln55_12_reg_1425[3]_i_9_n_0\,
      I2 => mul_ln55_11_reg_1385(1),
      I3 => mul_ln55_14_reg_1400(1),
      I4 => mul_ln55_12_reg_1390(1),
      O => \add_ln55_12_reg_1425[3]_i_2_n_0\
    );
\add_ln55_12_reg_1425[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(1),
      I1 => mul_ln55_14_reg_1400(1),
      I2 => mul_ln55_12_reg_1390(1),
      I3 => mul_ln55_13_reg_1395(2),
      I4 => \add_ln55_12_reg_1425[3]_i_9_n_0\,
      O => \add_ln55_12_reg_1425[3]_i_3_n_0\
    );
\add_ln55_12_reg_1425[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln55_14_reg_1400(1),
      I1 => mul_ln55_12_reg_1390(1),
      I2 => mul_ln55_11_reg_1385(1),
      I3 => mul_ln55_13_reg_1395(1),
      O => \add_ln55_12_reg_1425[3]_i_4_n_0\
    );
\add_ln55_12_reg_1425[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[3]_i_2_n_0\,
      I1 => \add_ln55_12_reg_1425[7]_i_13_n_0\,
      I2 => mul_ln55_13_reg_1395(3),
      I3 => mul_ln55_12_reg_1390(2),
      I4 => mul_ln55_14_reg_1400(2),
      I5 => mul_ln55_11_reg_1385(2),
      O => \add_ln55_12_reg_1425[3]_i_5_n_0\
    );
\add_ln55_12_reg_1425[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[3]_i_9_n_0\,
      I1 => mul_ln55_13_reg_1395(2),
      I2 => mul_ln55_11_reg_1385(1),
      I3 => mul_ln55_12_reg_1390(1),
      I4 => mul_ln55_14_reg_1400(1),
      I5 => mul_ln55_13_reg_1395(1),
      O => \add_ln55_12_reg_1425[3]_i_6_n_0\
    );
\add_ln55_12_reg_1425[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[3]_i_4_n_0\,
      I1 => mul_ln55_11_reg_1385(0),
      I2 => mul_ln55_14_reg_1400(0),
      I3 => mul_ln55_12_reg_1390(0),
      O => \add_ln55_12_reg_1425[3]_i_7_n_0\
    );
\add_ln55_12_reg_1425[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln55_14_reg_1400(0),
      I1 => mul_ln55_12_reg_1390(0),
      I2 => mul_ln55_11_reg_1385(0),
      I3 => mul_ln55_13_reg_1395(0),
      O => \add_ln55_12_reg_1425[3]_i_8_n_0\
    );
\add_ln55_12_reg_1425[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(2),
      I1 => mul_ln55_12_reg_1390(2),
      I2 => mul_ln55_14_reg_1400(2),
      O => \add_ln55_12_reg_1425[3]_i_9_n_0\
    );
\add_ln55_12_reg_1425[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(6),
      I1 => mul_ln55_12_reg_1390(6),
      I2 => mul_ln55_14_reg_1400(6),
      O => \add_ln55_12_reg_1425[7]_i_10_n_0\
    );
\add_ln55_12_reg_1425[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(5),
      I1 => mul_ln55_12_reg_1390(5),
      I2 => mul_ln55_14_reg_1400(5),
      O => \add_ln55_12_reg_1425[7]_i_11_n_0\
    );
\add_ln55_12_reg_1425[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(4),
      I1 => mul_ln55_12_reg_1390(4),
      I2 => mul_ln55_14_reg_1400(4),
      O => \add_ln55_12_reg_1425[7]_i_12_n_0\
    );
\add_ln55_12_reg_1425[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_11_reg_1385(3),
      I1 => mul_ln55_12_reg_1390(3),
      I2 => mul_ln55_14_reg_1400(3),
      O => \add_ln55_12_reg_1425[7]_i_13_n_0\
    );
\add_ln55_12_reg_1425[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(6),
      I1 => \add_ln55_12_reg_1425[7]_i_10_n_0\,
      I2 => mul_ln55_11_reg_1385(5),
      I3 => mul_ln55_14_reg_1400(5),
      I4 => mul_ln55_12_reg_1390(5),
      O => \add_ln55_12_reg_1425[7]_i_2_n_0\
    );
\add_ln55_12_reg_1425[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(5),
      I1 => \add_ln55_12_reg_1425[7]_i_11_n_0\,
      I2 => mul_ln55_11_reg_1385(4),
      I3 => mul_ln55_14_reg_1400(4),
      I4 => mul_ln55_12_reg_1390(4),
      O => \add_ln55_12_reg_1425[7]_i_3_n_0\
    );
\add_ln55_12_reg_1425[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(4),
      I1 => \add_ln55_12_reg_1425[7]_i_12_n_0\,
      I2 => mul_ln55_11_reg_1385(3),
      I3 => mul_ln55_14_reg_1400(3),
      I4 => mul_ln55_12_reg_1390(3),
      O => \add_ln55_12_reg_1425[7]_i_4_n_0\
    );
\add_ln55_12_reg_1425[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_13_reg_1395(3),
      I1 => \add_ln55_12_reg_1425[7]_i_13_n_0\,
      I2 => mul_ln55_11_reg_1385(2),
      I3 => mul_ln55_14_reg_1400(2),
      I4 => mul_ln55_12_reg_1390(2),
      O => \add_ln55_12_reg_1425[7]_i_5_n_0\
    );
\add_ln55_12_reg_1425[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[7]_i_2_n_0\,
      I1 => \add_ln55_12_reg_1425[11]_i_13_n_0\,
      I2 => mul_ln55_13_reg_1395(7),
      I3 => mul_ln55_12_reg_1390(6),
      I4 => mul_ln55_14_reg_1400(6),
      I5 => mul_ln55_11_reg_1385(6),
      O => \add_ln55_12_reg_1425[7]_i_6_n_0\
    );
\add_ln55_12_reg_1425[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[7]_i_3_n_0\,
      I1 => \add_ln55_12_reg_1425[7]_i_10_n_0\,
      I2 => mul_ln55_13_reg_1395(6),
      I3 => mul_ln55_12_reg_1390(5),
      I4 => mul_ln55_14_reg_1400(5),
      I5 => mul_ln55_11_reg_1385(5),
      O => \add_ln55_12_reg_1425[7]_i_7_n_0\
    );
\add_ln55_12_reg_1425[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[7]_i_4_n_0\,
      I1 => \add_ln55_12_reg_1425[7]_i_11_n_0\,
      I2 => mul_ln55_13_reg_1395(5),
      I3 => mul_ln55_12_reg_1390(4),
      I4 => mul_ln55_14_reg_1400(4),
      I5 => mul_ln55_11_reg_1385(4),
      O => \add_ln55_12_reg_1425[7]_i_8_n_0\
    );
\add_ln55_12_reg_1425[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_12_reg_1425[7]_i_5_n_0\,
      I1 => \add_ln55_12_reg_1425[7]_i_12_n_0\,
      I2 => mul_ln55_13_reg_1395(4),
      I3 => mul_ln55_12_reg_1390(3),
      I4 => mul_ln55_14_reg_1400(3),
      I5 => mul_ln55_11_reg_1385(3),
      O => \add_ln55_12_reg_1425[7]_i_9_n_0\
    );
\add_ln55_12_reg_1425_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(0),
      Q => add_ln55_12_reg_1425(0),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(10),
      Q => add_ln55_12_reg_1425(10),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(11),
      Q => add_ln55_12_reg_1425(11),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_12_reg_1425_reg[7]_i_1_n_0\,
      CO(3) => \add_ln55_12_reg_1425_reg[11]_i_1_n_0\,
      CO(2) => \add_ln55_12_reg_1425_reg[11]_i_1_n_1\,
      CO(1) => \add_ln55_12_reg_1425_reg[11]_i_1_n_2\,
      CO(0) => \add_ln55_12_reg_1425_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_12_reg_1425[11]_i_2_n_0\,
      DI(2) => \add_ln55_12_reg_1425[11]_i_3_n_0\,
      DI(1) => \add_ln55_12_reg_1425[11]_i_4_n_0\,
      DI(0) => \add_ln55_12_reg_1425[11]_i_5_n_0\,
      O(3 downto 0) => add_ln55_12_fu_942_p2(11 downto 8),
      S(3) => \add_ln55_12_reg_1425[11]_i_6_n_0\,
      S(2) => \add_ln55_12_reg_1425[11]_i_7_n_0\,
      S(1) => \add_ln55_12_reg_1425[11]_i_8_n_0\,
      S(0) => \add_ln55_12_reg_1425[11]_i_9_n_0\
    );
\add_ln55_12_reg_1425_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(12),
      Q => add_ln55_12_reg_1425(12),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(13),
      Q => add_ln55_12_reg_1425(13),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(14),
      Q => add_ln55_12_reg_1425(14),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(15),
      Q => add_ln55_12_reg_1425(15),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_12_reg_1425_reg[11]_i_1_n_0\,
      CO(3) => \add_ln55_12_reg_1425_reg[15]_i_1_n_0\,
      CO(2) => \add_ln55_12_reg_1425_reg[15]_i_1_n_1\,
      CO(1) => \add_ln55_12_reg_1425_reg[15]_i_1_n_2\,
      CO(0) => \add_ln55_12_reg_1425_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_12_reg_1425[15]_i_2_n_0\,
      DI(2) => \add_ln55_12_reg_1425[15]_i_3_n_0\,
      DI(1) => \add_ln55_12_reg_1425[15]_i_4_n_0\,
      DI(0) => \add_ln55_12_reg_1425[15]_i_5_n_0\,
      O(3 downto 0) => add_ln55_12_fu_942_p2(15 downto 12),
      S(3) => \add_ln55_12_reg_1425[15]_i_6_n_0\,
      S(2) => \add_ln55_12_reg_1425[15]_i_7_n_0\,
      S(1) => \add_ln55_12_reg_1425[15]_i_8_n_0\,
      S(0) => \add_ln55_12_reg_1425[15]_i_9_n_0\
    );
\add_ln55_12_reg_1425_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(16),
      Q => add_ln55_12_reg_1425(16),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(17),
      Q => add_ln55_12_reg_1425(17),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(18),
      Q => add_ln55_12_reg_1425(18),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(19),
      Q => add_ln55_12_reg_1425(19),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_12_reg_1425_reg[15]_i_1_n_0\,
      CO(3) => \add_ln55_12_reg_1425_reg[19]_i_1_n_0\,
      CO(2) => \add_ln55_12_reg_1425_reg[19]_i_1_n_1\,
      CO(1) => \add_ln55_12_reg_1425_reg[19]_i_1_n_2\,
      CO(0) => \add_ln55_12_reg_1425_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_12_reg_1425[19]_i_2_n_0\,
      DI(2) => \add_ln55_12_reg_1425[19]_i_3_n_0\,
      DI(1) => \add_ln55_12_reg_1425[19]_i_4_n_0\,
      DI(0) => \add_ln55_12_reg_1425[19]_i_5_n_0\,
      O(3 downto 0) => add_ln55_12_fu_942_p2(19 downto 16),
      S(3) => \add_ln55_12_reg_1425[19]_i_6_n_0\,
      S(2) => \add_ln55_12_reg_1425[19]_i_7_n_0\,
      S(1) => \add_ln55_12_reg_1425[19]_i_8_n_0\,
      S(0) => \add_ln55_12_reg_1425[19]_i_9_n_0\
    );
\add_ln55_12_reg_1425_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(1),
      Q => add_ln55_12_reg_1425(1),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(20),
      Q => add_ln55_12_reg_1425(20),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(21),
      Q => add_ln55_12_reg_1425(21),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(22),
      Q => add_ln55_12_reg_1425(22),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(23),
      Q => add_ln55_12_reg_1425(23),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_12_reg_1425_reg[19]_i_1_n_0\,
      CO(3) => \add_ln55_12_reg_1425_reg[23]_i_1_n_0\,
      CO(2) => \add_ln55_12_reg_1425_reg[23]_i_1_n_1\,
      CO(1) => \add_ln55_12_reg_1425_reg[23]_i_1_n_2\,
      CO(0) => \add_ln55_12_reg_1425_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_12_reg_1425[23]_i_2_n_0\,
      DI(2) => \add_ln55_12_reg_1425[23]_i_3_n_0\,
      DI(1) => \add_ln55_12_reg_1425[23]_i_4_n_0\,
      DI(0) => \add_ln55_12_reg_1425[23]_i_5_n_0\,
      O(3 downto 0) => add_ln55_12_fu_942_p2(23 downto 20),
      S(3) => \add_ln55_12_reg_1425[23]_i_6_n_0\,
      S(2) => \add_ln55_12_reg_1425[23]_i_7_n_0\,
      S(1) => \add_ln55_12_reg_1425[23]_i_8_n_0\,
      S(0) => \add_ln55_12_reg_1425[23]_i_9_n_0\
    );
\add_ln55_12_reg_1425_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(24),
      Q => add_ln55_12_reg_1425(24),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(25),
      Q => add_ln55_12_reg_1425(25),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(26),
      Q => add_ln55_12_reg_1425(26),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(27),
      Q => add_ln55_12_reg_1425(27),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_12_reg_1425_reg[23]_i_1_n_0\,
      CO(3) => \add_ln55_12_reg_1425_reg[27]_i_1_n_0\,
      CO(2) => \add_ln55_12_reg_1425_reg[27]_i_1_n_1\,
      CO(1) => \add_ln55_12_reg_1425_reg[27]_i_1_n_2\,
      CO(0) => \add_ln55_12_reg_1425_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_12_reg_1425[27]_i_2_n_0\,
      DI(2) => \add_ln55_12_reg_1425[27]_i_3_n_0\,
      DI(1) => \add_ln55_12_reg_1425[27]_i_4_n_0\,
      DI(0) => \add_ln55_12_reg_1425[27]_i_5_n_0\,
      O(3 downto 0) => add_ln55_12_fu_942_p2(27 downto 24),
      S(3) => \add_ln55_12_reg_1425[27]_i_6_n_0\,
      S(2) => \add_ln55_12_reg_1425[27]_i_7_n_0\,
      S(1) => \add_ln55_12_reg_1425[27]_i_8_n_0\,
      S(0) => \add_ln55_12_reg_1425[27]_i_9_n_0\
    );
\add_ln55_12_reg_1425_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(28),
      Q => add_ln55_12_reg_1425(28),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(29),
      Q => add_ln55_12_reg_1425(29),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(2),
      Q => add_ln55_12_reg_1425(2),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(30),
      Q => add_ln55_12_reg_1425(30),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(31),
      Q => add_ln55_12_reg_1425(31),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_12_reg_1425_reg[27]_i_1_n_0\,
      CO(3) => \NLW_add_ln55_12_reg_1425_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln55_12_reg_1425_reg[31]_i_1_n_1\,
      CO(1) => \add_ln55_12_reg_1425_reg[31]_i_1_n_2\,
      CO(0) => \add_ln55_12_reg_1425_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln55_12_reg_1425[31]_i_2_n_0\,
      DI(1) => \add_ln55_12_reg_1425[31]_i_3_n_0\,
      DI(0) => \add_ln55_12_reg_1425[31]_i_4_n_0\,
      O(3 downto 0) => add_ln55_12_fu_942_p2(31 downto 28),
      S(3) => \add_ln55_12_reg_1425[31]_i_5_n_0\,
      S(2) => \add_ln55_12_reg_1425[31]_i_6_n_0\,
      S(1) => \add_ln55_12_reg_1425[31]_i_7_n_0\,
      S(0) => \add_ln55_12_reg_1425[31]_i_8_n_0\
    );
\add_ln55_12_reg_1425_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(3),
      Q => add_ln55_12_reg_1425(3),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln55_12_reg_1425_reg[3]_i_1_n_0\,
      CO(2) => \add_ln55_12_reg_1425_reg[3]_i_1_n_1\,
      CO(1) => \add_ln55_12_reg_1425_reg[3]_i_1_n_2\,
      CO(0) => \add_ln55_12_reg_1425_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_12_reg_1425[3]_i_2_n_0\,
      DI(2) => \add_ln55_12_reg_1425[3]_i_3_n_0\,
      DI(1) => \add_ln55_12_reg_1425[3]_i_4_n_0\,
      DI(0) => mul_ln55_13_reg_1395(0),
      O(3 downto 0) => add_ln55_12_fu_942_p2(3 downto 0),
      S(3) => \add_ln55_12_reg_1425[3]_i_5_n_0\,
      S(2) => \add_ln55_12_reg_1425[3]_i_6_n_0\,
      S(1) => \add_ln55_12_reg_1425[3]_i_7_n_0\,
      S(0) => \add_ln55_12_reg_1425[3]_i_8_n_0\
    );
\add_ln55_12_reg_1425_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(4),
      Q => add_ln55_12_reg_1425(4),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(5),
      Q => add_ln55_12_reg_1425(5),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(6),
      Q => add_ln55_12_reg_1425(6),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(7),
      Q => add_ln55_12_reg_1425(7),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_12_reg_1425_reg[3]_i_1_n_0\,
      CO(3) => \add_ln55_12_reg_1425_reg[7]_i_1_n_0\,
      CO(2) => \add_ln55_12_reg_1425_reg[7]_i_1_n_1\,
      CO(1) => \add_ln55_12_reg_1425_reg[7]_i_1_n_2\,
      CO(0) => \add_ln55_12_reg_1425_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_12_reg_1425[7]_i_2_n_0\,
      DI(2) => \add_ln55_12_reg_1425[7]_i_3_n_0\,
      DI(1) => \add_ln55_12_reg_1425[7]_i_4_n_0\,
      DI(0) => \add_ln55_12_reg_1425[7]_i_5_n_0\,
      O(3 downto 0) => add_ln55_12_fu_942_p2(7 downto 4),
      S(3) => \add_ln55_12_reg_1425[7]_i_6_n_0\,
      S(2) => \add_ln55_12_reg_1425[7]_i_7_n_0\,
      S(1) => \add_ln55_12_reg_1425[7]_i_8_n_0\,
      S(0) => \add_ln55_12_reg_1425[7]_i_9_n_0\
    );
\add_ln55_12_reg_1425_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(8),
      Q => add_ln55_12_reg_1425(8),
      R => '0'
    );
\add_ln55_12_reg_1425_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_12_fu_942_p2(9),
      Q => add_ln55_12_reg_1425(9),
      R => '0'
    );
\add_ln55_13_reg_1430[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(10),
      I1 => add_ln55_8_reg_1420(10),
      I2 => add_ln55_12_reg_1425(10),
      O => \add_ln55_13_reg_1430[11]_i_2_n_0\
    );
\add_ln55_13_reg_1430[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(9),
      I1 => add_ln55_8_reg_1420(9),
      I2 => add_ln55_12_reg_1425(9),
      O => \add_ln55_13_reg_1430[11]_i_3_n_0\
    );
\add_ln55_13_reg_1430[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(8),
      I1 => add_ln55_8_reg_1420(8),
      I2 => add_ln55_12_reg_1425(8),
      O => \add_ln55_13_reg_1430[11]_i_4_n_0\
    );
\add_ln55_13_reg_1430[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(7),
      I1 => add_ln55_8_reg_1420(7),
      I2 => add_ln55_12_reg_1425(7),
      O => \add_ln55_13_reg_1430[11]_i_5_n_0\
    );
\add_ln55_13_reg_1430[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(11),
      I1 => add_ln55_8_reg_1420(11),
      I2 => add_ln55_12_reg_1425(11),
      I3 => \add_ln55_13_reg_1430[11]_i_2_n_0\,
      O => \add_ln55_13_reg_1430[11]_i_6_n_0\
    );
\add_ln55_13_reg_1430[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(10),
      I1 => add_ln55_8_reg_1420(10),
      I2 => add_ln55_12_reg_1425(10),
      I3 => \add_ln55_13_reg_1430[11]_i_3_n_0\,
      O => \add_ln55_13_reg_1430[11]_i_7_n_0\
    );
\add_ln55_13_reg_1430[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(9),
      I1 => add_ln55_8_reg_1420(9),
      I2 => add_ln55_12_reg_1425(9),
      I3 => \add_ln55_13_reg_1430[11]_i_4_n_0\,
      O => \add_ln55_13_reg_1430[11]_i_8_n_0\
    );
\add_ln55_13_reg_1430[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(8),
      I1 => add_ln55_8_reg_1420(8),
      I2 => add_ln55_12_reg_1425(8),
      I3 => \add_ln55_13_reg_1430[11]_i_5_n_0\,
      O => \add_ln55_13_reg_1430[11]_i_9_n_0\
    );
\add_ln55_13_reg_1430[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(14),
      I1 => add_ln55_8_reg_1420(14),
      I2 => add_ln55_12_reg_1425(14),
      O => \add_ln55_13_reg_1430[15]_i_2_n_0\
    );
\add_ln55_13_reg_1430[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(13),
      I1 => add_ln55_8_reg_1420(13),
      I2 => add_ln55_12_reg_1425(13),
      O => \add_ln55_13_reg_1430[15]_i_3_n_0\
    );
\add_ln55_13_reg_1430[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(12),
      I1 => add_ln55_8_reg_1420(12),
      I2 => add_ln55_12_reg_1425(12),
      O => \add_ln55_13_reg_1430[15]_i_4_n_0\
    );
\add_ln55_13_reg_1430[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(11),
      I1 => add_ln55_8_reg_1420(11),
      I2 => add_ln55_12_reg_1425(11),
      O => \add_ln55_13_reg_1430[15]_i_5_n_0\
    );
\add_ln55_13_reg_1430[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(15),
      I1 => add_ln55_8_reg_1420(15),
      I2 => add_ln55_12_reg_1425(15),
      I3 => \add_ln55_13_reg_1430[15]_i_2_n_0\,
      O => \add_ln55_13_reg_1430[15]_i_6_n_0\
    );
\add_ln55_13_reg_1430[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(14),
      I1 => add_ln55_8_reg_1420(14),
      I2 => add_ln55_12_reg_1425(14),
      I3 => \add_ln55_13_reg_1430[15]_i_3_n_0\,
      O => \add_ln55_13_reg_1430[15]_i_7_n_0\
    );
\add_ln55_13_reg_1430[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(13),
      I1 => add_ln55_8_reg_1420(13),
      I2 => add_ln55_12_reg_1425(13),
      I3 => \add_ln55_13_reg_1430[15]_i_4_n_0\,
      O => \add_ln55_13_reg_1430[15]_i_8_n_0\
    );
\add_ln55_13_reg_1430[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(12),
      I1 => add_ln55_8_reg_1420(12),
      I2 => add_ln55_12_reg_1425(12),
      I3 => \add_ln55_13_reg_1430[15]_i_5_n_0\,
      O => \add_ln55_13_reg_1430[15]_i_9_n_0\
    );
\add_ln55_13_reg_1430[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(18),
      I1 => add_ln55_8_reg_1420(18),
      I2 => add_ln55_12_reg_1425(18),
      O => \add_ln55_13_reg_1430[19]_i_2_n_0\
    );
\add_ln55_13_reg_1430[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(17),
      I1 => add_ln55_8_reg_1420(17),
      I2 => add_ln55_12_reg_1425(17),
      O => \add_ln55_13_reg_1430[19]_i_3_n_0\
    );
\add_ln55_13_reg_1430[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(16),
      I1 => add_ln55_8_reg_1420(16),
      I2 => add_ln55_12_reg_1425(16),
      O => \add_ln55_13_reg_1430[19]_i_4_n_0\
    );
\add_ln55_13_reg_1430[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(15),
      I1 => add_ln55_8_reg_1420(15),
      I2 => add_ln55_12_reg_1425(15),
      O => \add_ln55_13_reg_1430[19]_i_5_n_0\
    );
\add_ln55_13_reg_1430[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(19),
      I1 => add_ln55_8_reg_1420(19),
      I2 => add_ln55_12_reg_1425(19),
      I3 => \add_ln55_13_reg_1430[19]_i_2_n_0\,
      O => \add_ln55_13_reg_1430[19]_i_6_n_0\
    );
\add_ln55_13_reg_1430[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(18),
      I1 => add_ln55_8_reg_1420(18),
      I2 => add_ln55_12_reg_1425(18),
      I3 => \add_ln55_13_reg_1430[19]_i_3_n_0\,
      O => \add_ln55_13_reg_1430[19]_i_7_n_0\
    );
\add_ln55_13_reg_1430[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(17),
      I1 => add_ln55_8_reg_1420(17),
      I2 => add_ln55_12_reg_1425(17),
      I3 => \add_ln55_13_reg_1430[19]_i_4_n_0\,
      O => \add_ln55_13_reg_1430[19]_i_8_n_0\
    );
\add_ln55_13_reg_1430[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(16),
      I1 => add_ln55_8_reg_1420(16),
      I2 => add_ln55_12_reg_1425(16),
      I3 => \add_ln55_13_reg_1430[19]_i_5_n_0\,
      O => \add_ln55_13_reg_1430[19]_i_9_n_0\
    );
\add_ln55_13_reg_1430[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(22),
      I1 => add_ln55_8_reg_1420(22),
      I2 => add_ln55_12_reg_1425(22),
      O => \add_ln55_13_reg_1430[23]_i_2_n_0\
    );
\add_ln55_13_reg_1430[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(21),
      I1 => add_ln55_8_reg_1420(21),
      I2 => add_ln55_12_reg_1425(21),
      O => \add_ln55_13_reg_1430[23]_i_3_n_0\
    );
\add_ln55_13_reg_1430[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(20),
      I1 => add_ln55_8_reg_1420(20),
      I2 => add_ln55_12_reg_1425(20),
      O => \add_ln55_13_reg_1430[23]_i_4_n_0\
    );
\add_ln55_13_reg_1430[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(19),
      I1 => add_ln55_8_reg_1420(19),
      I2 => add_ln55_12_reg_1425(19),
      O => \add_ln55_13_reg_1430[23]_i_5_n_0\
    );
\add_ln55_13_reg_1430[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(23),
      I1 => add_ln55_8_reg_1420(23),
      I2 => add_ln55_12_reg_1425(23),
      I3 => \add_ln55_13_reg_1430[23]_i_2_n_0\,
      O => \add_ln55_13_reg_1430[23]_i_6_n_0\
    );
\add_ln55_13_reg_1430[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(22),
      I1 => add_ln55_8_reg_1420(22),
      I2 => add_ln55_12_reg_1425(22),
      I3 => \add_ln55_13_reg_1430[23]_i_3_n_0\,
      O => \add_ln55_13_reg_1430[23]_i_7_n_0\
    );
\add_ln55_13_reg_1430[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(21),
      I1 => add_ln55_8_reg_1420(21),
      I2 => add_ln55_12_reg_1425(21),
      I3 => \add_ln55_13_reg_1430[23]_i_4_n_0\,
      O => \add_ln55_13_reg_1430[23]_i_8_n_0\
    );
\add_ln55_13_reg_1430[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(20),
      I1 => add_ln55_8_reg_1420(20),
      I2 => add_ln55_12_reg_1425(20),
      I3 => \add_ln55_13_reg_1430[23]_i_5_n_0\,
      O => \add_ln55_13_reg_1430[23]_i_9_n_0\
    );
\add_ln55_13_reg_1430[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(26),
      I1 => add_ln55_8_reg_1420(26),
      I2 => add_ln55_12_reg_1425(26),
      O => \add_ln55_13_reg_1430[27]_i_2_n_0\
    );
\add_ln55_13_reg_1430[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(25),
      I1 => add_ln55_8_reg_1420(25),
      I2 => add_ln55_12_reg_1425(25),
      O => \add_ln55_13_reg_1430[27]_i_3_n_0\
    );
\add_ln55_13_reg_1430[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(24),
      I1 => add_ln55_8_reg_1420(24),
      I2 => add_ln55_12_reg_1425(24),
      O => \add_ln55_13_reg_1430[27]_i_4_n_0\
    );
\add_ln55_13_reg_1430[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(23),
      I1 => add_ln55_8_reg_1420(23),
      I2 => add_ln55_12_reg_1425(23),
      O => \add_ln55_13_reg_1430[27]_i_5_n_0\
    );
\add_ln55_13_reg_1430[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(27),
      I1 => add_ln55_8_reg_1420(27),
      I2 => add_ln55_12_reg_1425(27),
      I3 => \add_ln55_13_reg_1430[27]_i_2_n_0\,
      O => \add_ln55_13_reg_1430[27]_i_6_n_0\
    );
\add_ln55_13_reg_1430[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(26),
      I1 => add_ln55_8_reg_1420(26),
      I2 => add_ln55_12_reg_1425(26),
      I3 => \add_ln55_13_reg_1430[27]_i_3_n_0\,
      O => \add_ln55_13_reg_1430[27]_i_7_n_0\
    );
\add_ln55_13_reg_1430[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(25),
      I1 => add_ln55_8_reg_1420(25),
      I2 => add_ln55_12_reg_1425(25),
      I3 => \add_ln55_13_reg_1430[27]_i_4_n_0\,
      O => \add_ln55_13_reg_1430[27]_i_8_n_0\
    );
\add_ln55_13_reg_1430[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(24),
      I1 => add_ln55_8_reg_1420(24),
      I2 => add_ln55_12_reg_1425(24),
      I3 => \add_ln55_13_reg_1430[27]_i_5_n_0\,
      O => \add_ln55_13_reg_1430[27]_i_9_n_0\
    );
\add_ln55_13_reg_1430[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(29),
      I1 => add_ln55_8_reg_1420(29),
      I2 => add_ln55_12_reg_1425(29),
      O => \add_ln55_13_reg_1430[31]_i_2_n_0\
    );
\add_ln55_13_reg_1430[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(28),
      I1 => add_ln55_8_reg_1420(28),
      I2 => add_ln55_12_reg_1425(28),
      O => \add_ln55_13_reg_1430[31]_i_3_n_0\
    );
\add_ln55_13_reg_1430[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(27),
      I1 => add_ln55_8_reg_1420(27),
      I2 => add_ln55_12_reg_1425(27),
      O => \add_ln55_13_reg_1430[31]_i_4_n_0\
    );
\add_ln55_13_reg_1430[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln55_12_reg_1425(30),
      I1 => add_ln55_8_reg_1420(30),
      I2 => add_ln55_7_reg_1415(30),
      I3 => add_ln55_8_reg_1420(31),
      I4 => add_ln55_7_reg_1415(31),
      I5 => add_ln55_12_reg_1425(31),
      O => \add_ln55_13_reg_1430[31]_i_5_n_0\
    );
\add_ln55_13_reg_1430[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln55_13_reg_1430[31]_i_2_n_0\,
      I1 => add_ln55_8_reg_1420(30),
      I2 => add_ln55_7_reg_1415(30),
      I3 => add_ln55_12_reg_1425(30),
      O => \add_ln55_13_reg_1430[31]_i_6_n_0\
    );
\add_ln55_13_reg_1430[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(29),
      I1 => add_ln55_8_reg_1420(29),
      I2 => add_ln55_12_reg_1425(29),
      I3 => \add_ln55_13_reg_1430[31]_i_3_n_0\,
      O => \add_ln55_13_reg_1430[31]_i_7_n_0\
    );
\add_ln55_13_reg_1430[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(28),
      I1 => add_ln55_8_reg_1420(28),
      I2 => add_ln55_12_reg_1425(28),
      I3 => \add_ln55_13_reg_1430[31]_i_4_n_0\,
      O => \add_ln55_13_reg_1430[31]_i_8_n_0\
    );
\add_ln55_13_reg_1430[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(2),
      I1 => add_ln55_8_reg_1420(2),
      I2 => add_ln55_12_reg_1425(2),
      O => \add_ln55_13_reg_1430[3]_i_2_n_0\
    );
\add_ln55_13_reg_1430[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(1),
      I1 => add_ln55_8_reg_1420(1),
      I2 => add_ln55_12_reg_1425(1),
      O => \add_ln55_13_reg_1430[3]_i_3_n_0\
    );
\add_ln55_13_reg_1430[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(0),
      I1 => add_ln55_8_reg_1420(0),
      I2 => add_ln55_12_reg_1425(0),
      O => \add_ln55_13_reg_1430[3]_i_4_n_0\
    );
\add_ln55_13_reg_1430[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(3),
      I1 => add_ln55_8_reg_1420(3),
      I2 => add_ln55_12_reg_1425(3),
      I3 => \add_ln55_13_reg_1430[3]_i_2_n_0\,
      O => \add_ln55_13_reg_1430[3]_i_5_n_0\
    );
\add_ln55_13_reg_1430[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(2),
      I1 => add_ln55_8_reg_1420(2),
      I2 => add_ln55_12_reg_1425(2),
      I3 => \add_ln55_13_reg_1430[3]_i_3_n_0\,
      O => \add_ln55_13_reg_1430[3]_i_6_n_0\
    );
\add_ln55_13_reg_1430[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(1),
      I1 => add_ln55_8_reg_1420(1),
      I2 => add_ln55_12_reg_1425(1),
      I3 => \add_ln55_13_reg_1430[3]_i_4_n_0\,
      O => \add_ln55_13_reg_1430[3]_i_7_n_0\
    );
\add_ln55_13_reg_1430[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln55_7_reg_1415(0),
      I1 => add_ln55_8_reg_1420(0),
      I2 => add_ln55_12_reg_1425(0),
      O => \add_ln55_13_reg_1430[3]_i_8_n_0\
    );
\add_ln55_13_reg_1430[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(6),
      I1 => add_ln55_8_reg_1420(6),
      I2 => add_ln55_12_reg_1425(6),
      O => \add_ln55_13_reg_1430[7]_i_2_n_0\
    );
\add_ln55_13_reg_1430[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(5),
      I1 => add_ln55_8_reg_1420(5),
      I2 => add_ln55_12_reg_1425(5),
      O => \add_ln55_13_reg_1430[7]_i_3_n_0\
    );
\add_ln55_13_reg_1430[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(4),
      I1 => add_ln55_8_reg_1420(4),
      I2 => add_ln55_12_reg_1425(4),
      O => \add_ln55_13_reg_1430[7]_i_4_n_0\
    );
\add_ln55_13_reg_1430[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_7_reg_1415(3),
      I1 => add_ln55_8_reg_1420(3),
      I2 => add_ln55_12_reg_1425(3),
      O => \add_ln55_13_reg_1430[7]_i_5_n_0\
    );
\add_ln55_13_reg_1430[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(7),
      I1 => add_ln55_8_reg_1420(7),
      I2 => add_ln55_12_reg_1425(7),
      I3 => \add_ln55_13_reg_1430[7]_i_2_n_0\,
      O => \add_ln55_13_reg_1430[7]_i_6_n_0\
    );
\add_ln55_13_reg_1430[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(6),
      I1 => add_ln55_8_reg_1420(6),
      I2 => add_ln55_12_reg_1425(6),
      I3 => \add_ln55_13_reg_1430[7]_i_3_n_0\,
      O => \add_ln55_13_reg_1430[7]_i_7_n_0\
    );
\add_ln55_13_reg_1430[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(5),
      I1 => add_ln55_8_reg_1420(5),
      I2 => add_ln55_12_reg_1425(5),
      I3 => \add_ln55_13_reg_1430[7]_i_4_n_0\,
      O => \add_ln55_13_reg_1430[7]_i_8_n_0\
    );
\add_ln55_13_reg_1430[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_7_reg_1415(4),
      I1 => add_ln55_8_reg_1420(4),
      I2 => add_ln55_12_reg_1425(4),
      I3 => \add_ln55_13_reg_1430[7]_i_5_n_0\,
      O => \add_ln55_13_reg_1430[7]_i_9_n_0\
    );
\add_ln55_13_reg_1430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(0),
      Q => add_ln55_13_reg_1430(0),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(10),
      Q => add_ln55_13_reg_1430(10),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(11),
      Q => add_ln55_13_reg_1430(11),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_13_reg_1430_reg[7]_i_1_n_0\,
      CO(3) => \add_ln55_13_reg_1430_reg[11]_i_1_n_0\,
      CO(2) => \add_ln55_13_reg_1430_reg[11]_i_1_n_1\,
      CO(1) => \add_ln55_13_reg_1430_reg[11]_i_1_n_2\,
      CO(0) => \add_ln55_13_reg_1430_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_13_reg_1430[11]_i_2_n_0\,
      DI(2) => \add_ln55_13_reg_1430[11]_i_3_n_0\,
      DI(1) => \add_ln55_13_reg_1430[11]_i_4_n_0\,
      DI(0) => \add_ln55_13_reg_1430[11]_i_5_n_0\,
      O(3 downto 0) => add_ln55_13_fu_952_p2(11 downto 8),
      S(3) => \add_ln55_13_reg_1430[11]_i_6_n_0\,
      S(2) => \add_ln55_13_reg_1430[11]_i_7_n_0\,
      S(1) => \add_ln55_13_reg_1430[11]_i_8_n_0\,
      S(0) => \add_ln55_13_reg_1430[11]_i_9_n_0\
    );
\add_ln55_13_reg_1430_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(12),
      Q => add_ln55_13_reg_1430(12),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(13),
      Q => add_ln55_13_reg_1430(13),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(14),
      Q => add_ln55_13_reg_1430(14),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(15),
      Q => add_ln55_13_reg_1430(15),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_13_reg_1430_reg[11]_i_1_n_0\,
      CO(3) => \add_ln55_13_reg_1430_reg[15]_i_1_n_0\,
      CO(2) => \add_ln55_13_reg_1430_reg[15]_i_1_n_1\,
      CO(1) => \add_ln55_13_reg_1430_reg[15]_i_1_n_2\,
      CO(0) => \add_ln55_13_reg_1430_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_13_reg_1430[15]_i_2_n_0\,
      DI(2) => \add_ln55_13_reg_1430[15]_i_3_n_0\,
      DI(1) => \add_ln55_13_reg_1430[15]_i_4_n_0\,
      DI(0) => \add_ln55_13_reg_1430[15]_i_5_n_0\,
      O(3 downto 0) => add_ln55_13_fu_952_p2(15 downto 12),
      S(3) => \add_ln55_13_reg_1430[15]_i_6_n_0\,
      S(2) => \add_ln55_13_reg_1430[15]_i_7_n_0\,
      S(1) => \add_ln55_13_reg_1430[15]_i_8_n_0\,
      S(0) => \add_ln55_13_reg_1430[15]_i_9_n_0\
    );
\add_ln55_13_reg_1430_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(16),
      Q => add_ln55_13_reg_1430(16),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(17),
      Q => add_ln55_13_reg_1430(17),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(18),
      Q => add_ln55_13_reg_1430(18),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(19),
      Q => add_ln55_13_reg_1430(19),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_13_reg_1430_reg[15]_i_1_n_0\,
      CO(3) => \add_ln55_13_reg_1430_reg[19]_i_1_n_0\,
      CO(2) => \add_ln55_13_reg_1430_reg[19]_i_1_n_1\,
      CO(1) => \add_ln55_13_reg_1430_reg[19]_i_1_n_2\,
      CO(0) => \add_ln55_13_reg_1430_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_13_reg_1430[19]_i_2_n_0\,
      DI(2) => \add_ln55_13_reg_1430[19]_i_3_n_0\,
      DI(1) => \add_ln55_13_reg_1430[19]_i_4_n_0\,
      DI(0) => \add_ln55_13_reg_1430[19]_i_5_n_0\,
      O(3 downto 0) => add_ln55_13_fu_952_p2(19 downto 16),
      S(3) => \add_ln55_13_reg_1430[19]_i_6_n_0\,
      S(2) => \add_ln55_13_reg_1430[19]_i_7_n_0\,
      S(1) => \add_ln55_13_reg_1430[19]_i_8_n_0\,
      S(0) => \add_ln55_13_reg_1430[19]_i_9_n_0\
    );
\add_ln55_13_reg_1430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(1),
      Q => add_ln55_13_reg_1430(1),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(20),
      Q => add_ln55_13_reg_1430(20),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(21),
      Q => add_ln55_13_reg_1430(21),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(22),
      Q => add_ln55_13_reg_1430(22),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(23),
      Q => add_ln55_13_reg_1430(23),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_13_reg_1430_reg[19]_i_1_n_0\,
      CO(3) => \add_ln55_13_reg_1430_reg[23]_i_1_n_0\,
      CO(2) => \add_ln55_13_reg_1430_reg[23]_i_1_n_1\,
      CO(1) => \add_ln55_13_reg_1430_reg[23]_i_1_n_2\,
      CO(0) => \add_ln55_13_reg_1430_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_13_reg_1430[23]_i_2_n_0\,
      DI(2) => \add_ln55_13_reg_1430[23]_i_3_n_0\,
      DI(1) => \add_ln55_13_reg_1430[23]_i_4_n_0\,
      DI(0) => \add_ln55_13_reg_1430[23]_i_5_n_0\,
      O(3 downto 0) => add_ln55_13_fu_952_p2(23 downto 20),
      S(3) => \add_ln55_13_reg_1430[23]_i_6_n_0\,
      S(2) => \add_ln55_13_reg_1430[23]_i_7_n_0\,
      S(1) => \add_ln55_13_reg_1430[23]_i_8_n_0\,
      S(0) => \add_ln55_13_reg_1430[23]_i_9_n_0\
    );
\add_ln55_13_reg_1430_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(24),
      Q => add_ln55_13_reg_1430(24),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(25),
      Q => add_ln55_13_reg_1430(25),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(26),
      Q => add_ln55_13_reg_1430(26),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(27),
      Q => add_ln55_13_reg_1430(27),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_13_reg_1430_reg[23]_i_1_n_0\,
      CO(3) => \add_ln55_13_reg_1430_reg[27]_i_1_n_0\,
      CO(2) => \add_ln55_13_reg_1430_reg[27]_i_1_n_1\,
      CO(1) => \add_ln55_13_reg_1430_reg[27]_i_1_n_2\,
      CO(0) => \add_ln55_13_reg_1430_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_13_reg_1430[27]_i_2_n_0\,
      DI(2) => \add_ln55_13_reg_1430[27]_i_3_n_0\,
      DI(1) => \add_ln55_13_reg_1430[27]_i_4_n_0\,
      DI(0) => \add_ln55_13_reg_1430[27]_i_5_n_0\,
      O(3 downto 0) => add_ln55_13_fu_952_p2(27 downto 24),
      S(3) => \add_ln55_13_reg_1430[27]_i_6_n_0\,
      S(2) => \add_ln55_13_reg_1430[27]_i_7_n_0\,
      S(1) => \add_ln55_13_reg_1430[27]_i_8_n_0\,
      S(0) => \add_ln55_13_reg_1430[27]_i_9_n_0\
    );
\add_ln55_13_reg_1430_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(28),
      Q => add_ln55_13_reg_1430(28),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(29),
      Q => add_ln55_13_reg_1430(29),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(2),
      Q => add_ln55_13_reg_1430(2),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(30),
      Q => add_ln55_13_reg_1430(30),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(31),
      Q => add_ln55_13_reg_1430(31),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_13_reg_1430_reg[27]_i_1_n_0\,
      CO(3) => \NLW_add_ln55_13_reg_1430_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln55_13_reg_1430_reg[31]_i_1_n_1\,
      CO(1) => \add_ln55_13_reg_1430_reg[31]_i_1_n_2\,
      CO(0) => \add_ln55_13_reg_1430_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln55_13_reg_1430[31]_i_2_n_0\,
      DI(1) => \add_ln55_13_reg_1430[31]_i_3_n_0\,
      DI(0) => \add_ln55_13_reg_1430[31]_i_4_n_0\,
      O(3 downto 0) => add_ln55_13_fu_952_p2(31 downto 28),
      S(3) => \add_ln55_13_reg_1430[31]_i_5_n_0\,
      S(2) => \add_ln55_13_reg_1430[31]_i_6_n_0\,
      S(1) => \add_ln55_13_reg_1430[31]_i_7_n_0\,
      S(0) => \add_ln55_13_reg_1430[31]_i_8_n_0\
    );
\add_ln55_13_reg_1430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(3),
      Q => add_ln55_13_reg_1430(3),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln55_13_reg_1430_reg[3]_i_1_n_0\,
      CO(2) => \add_ln55_13_reg_1430_reg[3]_i_1_n_1\,
      CO(1) => \add_ln55_13_reg_1430_reg[3]_i_1_n_2\,
      CO(0) => \add_ln55_13_reg_1430_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_13_reg_1430[3]_i_2_n_0\,
      DI(2) => \add_ln55_13_reg_1430[3]_i_3_n_0\,
      DI(1) => \add_ln55_13_reg_1430[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => add_ln55_13_fu_952_p2(3 downto 0),
      S(3) => \add_ln55_13_reg_1430[3]_i_5_n_0\,
      S(2) => \add_ln55_13_reg_1430[3]_i_6_n_0\,
      S(1) => \add_ln55_13_reg_1430[3]_i_7_n_0\,
      S(0) => \add_ln55_13_reg_1430[3]_i_8_n_0\
    );
\add_ln55_13_reg_1430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(4),
      Q => add_ln55_13_reg_1430(4),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(5),
      Q => add_ln55_13_reg_1430(5),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(6),
      Q => add_ln55_13_reg_1430(6),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(7),
      Q => add_ln55_13_reg_1430(7),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_13_reg_1430_reg[3]_i_1_n_0\,
      CO(3) => \add_ln55_13_reg_1430_reg[7]_i_1_n_0\,
      CO(2) => \add_ln55_13_reg_1430_reg[7]_i_1_n_1\,
      CO(1) => \add_ln55_13_reg_1430_reg[7]_i_1_n_2\,
      CO(0) => \add_ln55_13_reg_1430_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_13_reg_1430[7]_i_2_n_0\,
      DI(2) => \add_ln55_13_reg_1430[7]_i_3_n_0\,
      DI(1) => \add_ln55_13_reg_1430[7]_i_4_n_0\,
      DI(0) => \add_ln55_13_reg_1430[7]_i_5_n_0\,
      O(3 downto 0) => add_ln55_13_fu_952_p2(7 downto 4),
      S(3) => \add_ln55_13_reg_1430[7]_i_6_n_0\,
      S(2) => \add_ln55_13_reg_1430[7]_i_7_n_0\,
      S(1) => \add_ln55_13_reg_1430[7]_i_8_n_0\,
      S(0) => \add_ln55_13_reg_1430[7]_i_9_n_0\
    );
\add_ln55_13_reg_1430_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(8),
      Q => add_ln55_13_reg_1430(8),
      R => '0'
    );
\add_ln55_13_reg_1430_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_13_fu_952_p2(9),
      Q => add_ln55_13_reg_1430(9),
      R => '0'
    );
\add_ln55_2_reg_1405[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(10),
      I1 => sum_reg_1325(10),
      I2 => mul_ln55_2_reg_1340(10),
      O => \add_ln55_2_reg_1405[11]_i_10_n_0\
    );
\add_ln55_2_reg_1405[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(9),
      I1 => sum_reg_1325(9),
      I2 => mul_ln55_2_reg_1340(9),
      O => \add_ln55_2_reg_1405[11]_i_11_n_0\
    );
\add_ln55_2_reg_1405[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(8),
      I1 => sum_reg_1325(8),
      I2 => mul_ln55_2_reg_1340(8),
      O => \add_ln55_2_reg_1405[11]_i_12_n_0\
    );
\add_ln55_2_reg_1405[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(7),
      I1 => sum_reg_1325(7),
      I2 => mul_ln55_2_reg_1340(7),
      O => \add_ln55_2_reg_1405[11]_i_13_n_0\
    );
\add_ln55_2_reg_1405[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(10),
      I1 => \add_ln55_2_reg_1405[11]_i_10_n_0\,
      I2 => mul_ln55_reg_1330(9),
      I3 => mul_ln55_2_reg_1340(9),
      I4 => sum_reg_1325(9),
      O => \add_ln55_2_reg_1405[11]_i_2_n_0\
    );
\add_ln55_2_reg_1405[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(9),
      I1 => \add_ln55_2_reg_1405[11]_i_11_n_0\,
      I2 => mul_ln55_reg_1330(8),
      I3 => mul_ln55_2_reg_1340(8),
      I4 => sum_reg_1325(8),
      O => \add_ln55_2_reg_1405[11]_i_3_n_0\
    );
\add_ln55_2_reg_1405[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(8),
      I1 => \add_ln55_2_reg_1405[11]_i_12_n_0\,
      I2 => mul_ln55_reg_1330(7),
      I3 => mul_ln55_2_reg_1340(7),
      I4 => sum_reg_1325(7),
      O => \add_ln55_2_reg_1405[11]_i_4_n_0\
    );
\add_ln55_2_reg_1405[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(7),
      I1 => \add_ln55_2_reg_1405[11]_i_13_n_0\,
      I2 => mul_ln55_reg_1330(6),
      I3 => mul_ln55_2_reg_1340(6),
      I4 => sum_reg_1325(6),
      O => \add_ln55_2_reg_1405[11]_i_5_n_0\
    );
\add_ln55_2_reg_1405[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[11]_i_2_n_0\,
      I1 => \add_ln55_2_reg_1405[15]_i_13_n_0\,
      I2 => mul_ln55_1_reg_1335(11),
      I3 => sum_reg_1325(10),
      I4 => mul_ln55_2_reg_1340(10),
      I5 => mul_ln55_reg_1330(10),
      O => \add_ln55_2_reg_1405[11]_i_6_n_0\
    );
\add_ln55_2_reg_1405[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[11]_i_3_n_0\,
      I1 => \add_ln55_2_reg_1405[11]_i_10_n_0\,
      I2 => mul_ln55_1_reg_1335(10),
      I3 => sum_reg_1325(9),
      I4 => mul_ln55_2_reg_1340(9),
      I5 => mul_ln55_reg_1330(9),
      O => \add_ln55_2_reg_1405[11]_i_7_n_0\
    );
\add_ln55_2_reg_1405[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[11]_i_4_n_0\,
      I1 => \add_ln55_2_reg_1405[11]_i_11_n_0\,
      I2 => mul_ln55_1_reg_1335(9),
      I3 => sum_reg_1325(8),
      I4 => mul_ln55_2_reg_1340(8),
      I5 => mul_ln55_reg_1330(8),
      O => \add_ln55_2_reg_1405[11]_i_8_n_0\
    );
\add_ln55_2_reg_1405[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[11]_i_5_n_0\,
      I1 => \add_ln55_2_reg_1405[11]_i_12_n_0\,
      I2 => mul_ln55_1_reg_1335(8),
      I3 => sum_reg_1325(7),
      I4 => mul_ln55_2_reg_1340(7),
      I5 => mul_ln55_reg_1330(7),
      O => \add_ln55_2_reg_1405[11]_i_9_n_0\
    );
\add_ln55_2_reg_1405[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(14),
      I1 => sum_reg_1325(14),
      I2 => mul_ln55_2_reg_1340(14),
      O => \add_ln55_2_reg_1405[15]_i_10_n_0\
    );
\add_ln55_2_reg_1405[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(13),
      I1 => sum_reg_1325(13),
      I2 => mul_ln55_2_reg_1340(13),
      O => \add_ln55_2_reg_1405[15]_i_11_n_0\
    );
\add_ln55_2_reg_1405[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(12),
      I1 => sum_reg_1325(12),
      I2 => mul_ln55_2_reg_1340(12),
      O => \add_ln55_2_reg_1405[15]_i_12_n_0\
    );
\add_ln55_2_reg_1405[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(11),
      I1 => sum_reg_1325(11),
      I2 => mul_ln55_2_reg_1340(11),
      O => \add_ln55_2_reg_1405[15]_i_13_n_0\
    );
\add_ln55_2_reg_1405[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(14),
      I1 => \add_ln55_2_reg_1405[15]_i_10_n_0\,
      I2 => mul_ln55_reg_1330(13),
      I3 => mul_ln55_2_reg_1340(13),
      I4 => sum_reg_1325(13),
      O => \add_ln55_2_reg_1405[15]_i_2_n_0\
    );
\add_ln55_2_reg_1405[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(13),
      I1 => \add_ln55_2_reg_1405[15]_i_11_n_0\,
      I2 => mul_ln55_reg_1330(12),
      I3 => mul_ln55_2_reg_1340(12),
      I4 => sum_reg_1325(12),
      O => \add_ln55_2_reg_1405[15]_i_3_n_0\
    );
\add_ln55_2_reg_1405[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(12),
      I1 => \add_ln55_2_reg_1405[15]_i_12_n_0\,
      I2 => mul_ln55_reg_1330(11),
      I3 => mul_ln55_2_reg_1340(11),
      I4 => sum_reg_1325(11),
      O => \add_ln55_2_reg_1405[15]_i_4_n_0\
    );
\add_ln55_2_reg_1405[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(11),
      I1 => \add_ln55_2_reg_1405[15]_i_13_n_0\,
      I2 => mul_ln55_reg_1330(10),
      I3 => mul_ln55_2_reg_1340(10),
      I4 => sum_reg_1325(10),
      O => \add_ln55_2_reg_1405[15]_i_5_n_0\
    );
\add_ln55_2_reg_1405[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[15]_i_2_n_0\,
      I1 => \add_ln55_2_reg_1405[19]_i_13_n_0\,
      I2 => mul_ln55_1_reg_1335(15),
      I3 => sum_reg_1325(14),
      I4 => mul_ln55_2_reg_1340(14),
      I5 => mul_ln55_reg_1330(14),
      O => \add_ln55_2_reg_1405[15]_i_6_n_0\
    );
\add_ln55_2_reg_1405[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[15]_i_3_n_0\,
      I1 => \add_ln55_2_reg_1405[15]_i_10_n_0\,
      I2 => mul_ln55_1_reg_1335(14),
      I3 => sum_reg_1325(13),
      I4 => mul_ln55_2_reg_1340(13),
      I5 => mul_ln55_reg_1330(13),
      O => \add_ln55_2_reg_1405[15]_i_7_n_0\
    );
\add_ln55_2_reg_1405[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[15]_i_4_n_0\,
      I1 => \add_ln55_2_reg_1405[15]_i_11_n_0\,
      I2 => mul_ln55_1_reg_1335(13),
      I3 => sum_reg_1325(12),
      I4 => mul_ln55_2_reg_1340(12),
      I5 => mul_ln55_reg_1330(12),
      O => \add_ln55_2_reg_1405[15]_i_8_n_0\
    );
\add_ln55_2_reg_1405[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[15]_i_5_n_0\,
      I1 => \add_ln55_2_reg_1405[15]_i_12_n_0\,
      I2 => mul_ln55_1_reg_1335(12),
      I3 => sum_reg_1325(11),
      I4 => mul_ln55_2_reg_1340(11),
      I5 => mul_ln55_reg_1330(11),
      O => \add_ln55_2_reg_1405[15]_i_9_n_0\
    );
\add_ln55_2_reg_1405[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(18),
      I1 => sum_reg_1325(18),
      I2 => mul_ln55_2_reg_1340(18),
      O => \add_ln55_2_reg_1405[19]_i_10_n_0\
    );
\add_ln55_2_reg_1405[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(17),
      I1 => sum_reg_1325(17),
      I2 => mul_ln55_2_reg_1340(17),
      O => \add_ln55_2_reg_1405[19]_i_11_n_0\
    );
\add_ln55_2_reg_1405[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(16),
      I1 => sum_reg_1325(16),
      I2 => mul_ln55_2_reg_1340(16),
      O => \add_ln55_2_reg_1405[19]_i_12_n_0\
    );
\add_ln55_2_reg_1405[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(15),
      I1 => sum_reg_1325(15),
      I2 => mul_ln55_2_reg_1340(15),
      O => \add_ln55_2_reg_1405[19]_i_13_n_0\
    );
\add_ln55_2_reg_1405[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(18),
      I1 => \add_ln55_2_reg_1405[19]_i_10_n_0\,
      I2 => mul_ln55_reg_1330(17),
      I3 => mul_ln55_2_reg_1340(17),
      I4 => sum_reg_1325(17),
      O => \add_ln55_2_reg_1405[19]_i_2_n_0\
    );
\add_ln55_2_reg_1405[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(17),
      I1 => \add_ln55_2_reg_1405[19]_i_11_n_0\,
      I2 => mul_ln55_reg_1330(16),
      I3 => mul_ln55_2_reg_1340(16),
      I4 => sum_reg_1325(16),
      O => \add_ln55_2_reg_1405[19]_i_3_n_0\
    );
\add_ln55_2_reg_1405[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(16),
      I1 => \add_ln55_2_reg_1405[19]_i_12_n_0\,
      I2 => mul_ln55_reg_1330(15),
      I3 => mul_ln55_2_reg_1340(15),
      I4 => sum_reg_1325(15),
      O => \add_ln55_2_reg_1405[19]_i_4_n_0\
    );
\add_ln55_2_reg_1405[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(15),
      I1 => \add_ln55_2_reg_1405[19]_i_13_n_0\,
      I2 => mul_ln55_reg_1330(14),
      I3 => mul_ln55_2_reg_1340(14),
      I4 => sum_reg_1325(14),
      O => \add_ln55_2_reg_1405[19]_i_5_n_0\
    );
\add_ln55_2_reg_1405[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[19]_i_2_n_0\,
      I1 => \add_ln55_2_reg_1405[23]_i_13_n_0\,
      I2 => mul_ln55_1_reg_1335(19),
      I3 => sum_reg_1325(18),
      I4 => mul_ln55_2_reg_1340(18),
      I5 => mul_ln55_reg_1330(18),
      O => \add_ln55_2_reg_1405[19]_i_6_n_0\
    );
\add_ln55_2_reg_1405[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[19]_i_3_n_0\,
      I1 => \add_ln55_2_reg_1405[19]_i_10_n_0\,
      I2 => mul_ln55_1_reg_1335(18),
      I3 => sum_reg_1325(17),
      I4 => mul_ln55_2_reg_1340(17),
      I5 => mul_ln55_reg_1330(17),
      O => \add_ln55_2_reg_1405[19]_i_7_n_0\
    );
\add_ln55_2_reg_1405[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[19]_i_4_n_0\,
      I1 => \add_ln55_2_reg_1405[19]_i_11_n_0\,
      I2 => mul_ln55_1_reg_1335(17),
      I3 => sum_reg_1325(16),
      I4 => mul_ln55_2_reg_1340(16),
      I5 => mul_ln55_reg_1330(16),
      O => \add_ln55_2_reg_1405[19]_i_8_n_0\
    );
\add_ln55_2_reg_1405[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[19]_i_5_n_0\,
      I1 => \add_ln55_2_reg_1405[19]_i_12_n_0\,
      I2 => mul_ln55_1_reg_1335(16),
      I3 => sum_reg_1325(15),
      I4 => mul_ln55_2_reg_1340(15),
      I5 => mul_ln55_reg_1330(15),
      O => \add_ln55_2_reg_1405[19]_i_9_n_0\
    );
\add_ln55_2_reg_1405[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(22),
      I1 => sum_reg_1325(22),
      I2 => mul_ln55_2_reg_1340(22),
      O => \add_ln55_2_reg_1405[23]_i_10_n_0\
    );
\add_ln55_2_reg_1405[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(21),
      I1 => sum_reg_1325(21),
      I2 => mul_ln55_2_reg_1340(21),
      O => \add_ln55_2_reg_1405[23]_i_11_n_0\
    );
\add_ln55_2_reg_1405[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(20),
      I1 => sum_reg_1325(20),
      I2 => mul_ln55_2_reg_1340(20),
      O => \add_ln55_2_reg_1405[23]_i_12_n_0\
    );
\add_ln55_2_reg_1405[23]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(19),
      I1 => sum_reg_1325(19),
      I2 => mul_ln55_2_reg_1340(19),
      O => \add_ln55_2_reg_1405[23]_i_13_n_0\
    );
\add_ln55_2_reg_1405[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(22),
      I1 => \add_ln55_2_reg_1405[23]_i_10_n_0\,
      I2 => mul_ln55_reg_1330(21),
      I3 => mul_ln55_2_reg_1340(21),
      I4 => sum_reg_1325(21),
      O => \add_ln55_2_reg_1405[23]_i_2_n_0\
    );
\add_ln55_2_reg_1405[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(21),
      I1 => \add_ln55_2_reg_1405[23]_i_11_n_0\,
      I2 => mul_ln55_reg_1330(20),
      I3 => mul_ln55_2_reg_1340(20),
      I4 => sum_reg_1325(20),
      O => \add_ln55_2_reg_1405[23]_i_3_n_0\
    );
\add_ln55_2_reg_1405[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(20),
      I1 => \add_ln55_2_reg_1405[23]_i_12_n_0\,
      I2 => mul_ln55_reg_1330(19),
      I3 => mul_ln55_2_reg_1340(19),
      I4 => sum_reg_1325(19),
      O => \add_ln55_2_reg_1405[23]_i_4_n_0\
    );
\add_ln55_2_reg_1405[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(19),
      I1 => \add_ln55_2_reg_1405[23]_i_13_n_0\,
      I2 => mul_ln55_reg_1330(18),
      I3 => mul_ln55_2_reg_1340(18),
      I4 => sum_reg_1325(18),
      O => \add_ln55_2_reg_1405[23]_i_5_n_0\
    );
\add_ln55_2_reg_1405[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[23]_i_2_n_0\,
      I1 => \add_ln55_2_reg_1405[27]_i_13_n_0\,
      I2 => mul_ln55_1_reg_1335(23),
      I3 => sum_reg_1325(22),
      I4 => mul_ln55_2_reg_1340(22),
      I5 => mul_ln55_reg_1330(22),
      O => \add_ln55_2_reg_1405[23]_i_6_n_0\
    );
\add_ln55_2_reg_1405[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[23]_i_3_n_0\,
      I1 => \add_ln55_2_reg_1405[23]_i_10_n_0\,
      I2 => mul_ln55_1_reg_1335(22),
      I3 => sum_reg_1325(21),
      I4 => mul_ln55_2_reg_1340(21),
      I5 => mul_ln55_reg_1330(21),
      O => \add_ln55_2_reg_1405[23]_i_7_n_0\
    );
\add_ln55_2_reg_1405[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[23]_i_4_n_0\,
      I1 => \add_ln55_2_reg_1405[23]_i_11_n_0\,
      I2 => mul_ln55_1_reg_1335(21),
      I3 => sum_reg_1325(20),
      I4 => mul_ln55_2_reg_1340(20),
      I5 => mul_ln55_reg_1330(20),
      O => \add_ln55_2_reg_1405[23]_i_8_n_0\
    );
\add_ln55_2_reg_1405[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[23]_i_5_n_0\,
      I1 => \add_ln55_2_reg_1405[23]_i_12_n_0\,
      I2 => mul_ln55_1_reg_1335(20),
      I3 => sum_reg_1325(19),
      I4 => mul_ln55_2_reg_1340(19),
      I5 => mul_ln55_reg_1330(19),
      O => \add_ln55_2_reg_1405[23]_i_9_n_0\
    );
\add_ln55_2_reg_1405[27]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(26),
      I1 => sum_reg_1325(26),
      I2 => mul_ln55_2_reg_1340(26),
      O => \add_ln55_2_reg_1405[27]_i_10_n_0\
    );
\add_ln55_2_reg_1405[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(25),
      I1 => sum_reg_1325(25),
      I2 => mul_ln55_2_reg_1340(25),
      O => \add_ln55_2_reg_1405[27]_i_11_n_0\
    );
\add_ln55_2_reg_1405[27]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(24),
      I1 => sum_reg_1325(24),
      I2 => mul_ln55_2_reg_1340(24),
      O => \add_ln55_2_reg_1405[27]_i_12_n_0\
    );
\add_ln55_2_reg_1405[27]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(23),
      I1 => sum_reg_1325(23),
      I2 => mul_ln55_2_reg_1340(23),
      O => \add_ln55_2_reg_1405[27]_i_13_n_0\
    );
\add_ln55_2_reg_1405[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(26),
      I1 => \add_ln55_2_reg_1405[27]_i_10_n_0\,
      I2 => mul_ln55_reg_1330(25),
      I3 => mul_ln55_2_reg_1340(25),
      I4 => sum_reg_1325(25),
      O => \add_ln55_2_reg_1405[27]_i_2_n_0\
    );
\add_ln55_2_reg_1405[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(25),
      I1 => \add_ln55_2_reg_1405[27]_i_11_n_0\,
      I2 => mul_ln55_reg_1330(24),
      I3 => mul_ln55_2_reg_1340(24),
      I4 => sum_reg_1325(24),
      O => \add_ln55_2_reg_1405[27]_i_3_n_0\
    );
\add_ln55_2_reg_1405[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(24),
      I1 => \add_ln55_2_reg_1405[27]_i_12_n_0\,
      I2 => mul_ln55_reg_1330(23),
      I3 => mul_ln55_2_reg_1340(23),
      I4 => sum_reg_1325(23),
      O => \add_ln55_2_reg_1405[27]_i_4_n_0\
    );
\add_ln55_2_reg_1405[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(23),
      I1 => \add_ln55_2_reg_1405[27]_i_13_n_0\,
      I2 => mul_ln55_reg_1330(22),
      I3 => mul_ln55_2_reg_1340(22),
      I4 => sum_reg_1325(22),
      O => \add_ln55_2_reg_1405[27]_i_5_n_0\
    );
\add_ln55_2_reg_1405[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[27]_i_2_n_0\,
      I1 => \add_ln55_2_reg_1405[31]_i_11_n_0\,
      I2 => mul_ln55_1_reg_1335(27),
      I3 => sum_reg_1325(26),
      I4 => mul_ln55_2_reg_1340(26),
      I5 => mul_ln55_reg_1330(26),
      O => \add_ln55_2_reg_1405[27]_i_6_n_0\
    );
\add_ln55_2_reg_1405[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[27]_i_3_n_0\,
      I1 => \add_ln55_2_reg_1405[27]_i_10_n_0\,
      I2 => mul_ln55_1_reg_1335(26),
      I3 => sum_reg_1325(25),
      I4 => mul_ln55_2_reg_1340(25),
      I5 => mul_ln55_reg_1330(25),
      O => \add_ln55_2_reg_1405[27]_i_7_n_0\
    );
\add_ln55_2_reg_1405[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[27]_i_4_n_0\,
      I1 => \add_ln55_2_reg_1405[27]_i_11_n_0\,
      I2 => mul_ln55_1_reg_1335(25),
      I3 => sum_reg_1325(24),
      I4 => mul_ln55_2_reg_1340(24),
      I5 => mul_ln55_reg_1330(24),
      O => \add_ln55_2_reg_1405[27]_i_8_n_0\
    );
\add_ln55_2_reg_1405[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[27]_i_5_n_0\,
      I1 => \add_ln55_2_reg_1405[27]_i_12_n_0\,
      I2 => mul_ln55_1_reg_1335(24),
      I3 => sum_reg_1325(23),
      I4 => mul_ln55_2_reg_1340(23),
      I5 => mul_ln55_reg_1330(23),
      O => \add_ln55_2_reg_1405[27]_i_9_n_0\
    );
\add_ln55_2_reg_1405[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(28),
      I1 => sum_reg_1325(28),
      I2 => mul_ln55_2_reg_1340(28),
      O => \add_ln55_2_reg_1405[31]_i_10_n_0\
    );
\add_ln55_2_reg_1405[31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(27),
      I1 => sum_reg_1325(27),
      I2 => mul_ln55_2_reg_1340(27),
      O => \add_ln55_2_reg_1405[31]_i_11_n_0\
    );
\add_ln55_2_reg_1405[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => sum_reg_1325(29),
      I1 => mul_ln55_2_reg_1340(29),
      I2 => mul_ln55_reg_1330(29),
      O => \add_ln55_2_reg_1405[31]_i_12_n_0\
    );
\add_ln55_2_reg_1405[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln55_2_reg_1340(31),
      I1 => sum_reg_1325(31),
      I2 => mul_ln55_reg_1330(31),
      I3 => mul_ln55_1_reg_1335(31),
      O => \add_ln55_2_reg_1405[31]_i_13_n_0\
    );
\add_ln55_2_reg_1405[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(30),
      I1 => sum_reg_1325(30),
      I2 => mul_ln55_2_reg_1340(30),
      O => \add_ln55_2_reg_1405[31]_i_14_n_0\
    );
\add_ln55_2_reg_1405[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(29),
      I1 => \add_ln55_2_reg_1405[31]_i_9_n_0\,
      I2 => mul_ln55_reg_1330(28),
      I3 => mul_ln55_2_reg_1340(28),
      I4 => sum_reg_1325(28),
      O => \add_ln55_2_reg_1405[31]_i_2_n_0\
    );
\add_ln55_2_reg_1405[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(28),
      I1 => \add_ln55_2_reg_1405[31]_i_10_n_0\,
      I2 => mul_ln55_reg_1330(27),
      I3 => mul_ln55_2_reg_1340(27),
      I4 => sum_reg_1325(27),
      O => \add_ln55_2_reg_1405[31]_i_3_n_0\
    );
\add_ln55_2_reg_1405[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(27),
      I1 => \add_ln55_2_reg_1405[31]_i_11_n_0\,
      I2 => mul_ln55_reg_1330(26),
      I3 => mul_ln55_2_reg_1340(26),
      I4 => sum_reg_1325(26),
      O => \add_ln55_2_reg_1405[31]_i_4_n_0\
    );
\add_ln55_2_reg_1405[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[31]_i_12_n_0\,
      I1 => mul_ln55_1_reg_1335(30),
      I2 => \add_ln55_2_reg_1405[31]_i_13_n_0\,
      I3 => sum_reg_1325(30),
      I4 => mul_ln55_2_reg_1340(30),
      I5 => mul_ln55_reg_1330(30),
      O => \add_ln55_2_reg_1405[31]_i_5_n_0\
    );
\add_ln55_2_reg_1405[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[31]_i_2_n_0\,
      I1 => \add_ln55_2_reg_1405[31]_i_14_n_0\,
      I2 => mul_ln55_1_reg_1335(30),
      I3 => sum_reg_1325(29),
      I4 => mul_ln55_2_reg_1340(29),
      I5 => mul_ln55_reg_1330(29),
      O => \add_ln55_2_reg_1405[31]_i_6_n_0\
    );
\add_ln55_2_reg_1405[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[31]_i_3_n_0\,
      I1 => \add_ln55_2_reg_1405[31]_i_9_n_0\,
      I2 => mul_ln55_1_reg_1335(29),
      I3 => sum_reg_1325(28),
      I4 => mul_ln55_2_reg_1340(28),
      I5 => mul_ln55_reg_1330(28),
      O => \add_ln55_2_reg_1405[31]_i_7_n_0\
    );
\add_ln55_2_reg_1405[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[31]_i_4_n_0\,
      I1 => \add_ln55_2_reg_1405[31]_i_10_n_0\,
      I2 => mul_ln55_1_reg_1335(28),
      I3 => sum_reg_1325(27),
      I4 => mul_ln55_2_reg_1340(27),
      I5 => mul_ln55_reg_1330(27),
      O => \add_ln55_2_reg_1405[31]_i_8_n_0\
    );
\add_ln55_2_reg_1405[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(29),
      I1 => sum_reg_1325(29),
      I2 => mul_ln55_2_reg_1340(29),
      O => \add_ln55_2_reg_1405[31]_i_9_n_0\
    );
\add_ln55_2_reg_1405[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(2),
      I1 => \add_ln55_2_reg_1405[3]_i_9_n_0\,
      I2 => mul_ln55_reg_1330(1),
      I3 => mul_ln55_2_reg_1340(1),
      I4 => sum_reg_1325(1),
      O => \add_ln55_2_reg_1405[3]_i_2_n_0\
    );
\add_ln55_2_reg_1405[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => mul_ln55_reg_1330(1),
      I1 => mul_ln55_2_reg_1340(1),
      I2 => sum_reg_1325(1),
      I3 => mul_ln55_1_reg_1335(2),
      I4 => \add_ln55_2_reg_1405[3]_i_9_n_0\,
      O => \add_ln55_2_reg_1405[3]_i_3_n_0\
    );
\add_ln55_2_reg_1405[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln55_2_reg_1340(1),
      I1 => sum_reg_1325(1),
      I2 => mul_ln55_reg_1330(1),
      I3 => mul_ln55_1_reg_1335(1),
      O => \add_ln55_2_reg_1405[3]_i_4_n_0\
    );
\add_ln55_2_reg_1405[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[3]_i_2_n_0\,
      I1 => \add_ln55_2_reg_1405[7]_i_13_n_0\,
      I2 => mul_ln55_1_reg_1335(3),
      I3 => sum_reg_1325(2),
      I4 => mul_ln55_2_reg_1340(2),
      I5 => mul_ln55_reg_1330(2),
      O => \add_ln55_2_reg_1405[3]_i_5_n_0\
    );
\add_ln55_2_reg_1405[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[3]_i_9_n_0\,
      I1 => mul_ln55_1_reg_1335(2),
      I2 => mul_ln55_reg_1330(1),
      I3 => sum_reg_1325(1),
      I4 => mul_ln55_2_reg_1340(1),
      I5 => mul_ln55_1_reg_1335(1),
      O => \add_ln55_2_reg_1405[3]_i_6_n_0\
    );
\add_ln55_2_reg_1405[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[3]_i_4_n_0\,
      I1 => mul_ln55_reg_1330(0),
      I2 => mul_ln55_2_reg_1340(0),
      I3 => sum_reg_1325(0),
      O => \add_ln55_2_reg_1405[3]_i_7_n_0\
    );
\add_ln55_2_reg_1405[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln55_2_reg_1340(0),
      I1 => sum_reg_1325(0),
      I2 => mul_ln55_reg_1330(0),
      I3 => mul_ln55_1_reg_1335(0),
      O => \add_ln55_2_reg_1405[3]_i_8_n_0\
    );
\add_ln55_2_reg_1405[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(2),
      I1 => sum_reg_1325(2),
      I2 => mul_ln55_2_reg_1340(2),
      O => \add_ln55_2_reg_1405[3]_i_9_n_0\
    );
\add_ln55_2_reg_1405[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(6),
      I1 => sum_reg_1325(6),
      I2 => mul_ln55_2_reg_1340(6),
      O => \add_ln55_2_reg_1405[7]_i_10_n_0\
    );
\add_ln55_2_reg_1405[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(5),
      I1 => sum_reg_1325(5),
      I2 => mul_ln55_2_reg_1340(5),
      O => \add_ln55_2_reg_1405[7]_i_11_n_0\
    );
\add_ln55_2_reg_1405[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(4),
      I1 => sum_reg_1325(4),
      I2 => mul_ln55_2_reg_1340(4),
      O => \add_ln55_2_reg_1405[7]_i_12_n_0\
    );
\add_ln55_2_reg_1405[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_reg_1330(3),
      I1 => sum_reg_1325(3),
      I2 => mul_ln55_2_reg_1340(3),
      O => \add_ln55_2_reg_1405[7]_i_13_n_0\
    );
\add_ln55_2_reg_1405[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(6),
      I1 => \add_ln55_2_reg_1405[7]_i_10_n_0\,
      I2 => mul_ln55_reg_1330(5),
      I3 => mul_ln55_2_reg_1340(5),
      I4 => sum_reg_1325(5),
      O => \add_ln55_2_reg_1405[7]_i_2_n_0\
    );
\add_ln55_2_reg_1405[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(5),
      I1 => \add_ln55_2_reg_1405[7]_i_11_n_0\,
      I2 => mul_ln55_reg_1330(4),
      I3 => mul_ln55_2_reg_1340(4),
      I4 => sum_reg_1325(4),
      O => \add_ln55_2_reg_1405[7]_i_3_n_0\
    );
\add_ln55_2_reg_1405[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(4),
      I1 => \add_ln55_2_reg_1405[7]_i_12_n_0\,
      I2 => mul_ln55_reg_1330(3),
      I3 => mul_ln55_2_reg_1340(3),
      I4 => sum_reg_1325(3),
      O => \add_ln55_2_reg_1405[7]_i_4_n_0\
    );
\add_ln55_2_reg_1405[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_1_reg_1335(3),
      I1 => \add_ln55_2_reg_1405[7]_i_13_n_0\,
      I2 => mul_ln55_reg_1330(2),
      I3 => mul_ln55_2_reg_1340(2),
      I4 => sum_reg_1325(2),
      O => \add_ln55_2_reg_1405[7]_i_5_n_0\
    );
\add_ln55_2_reg_1405[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[7]_i_2_n_0\,
      I1 => \add_ln55_2_reg_1405[11]_i_13_n_0\,
      I2 => mul_ln55_1_reg_1335(7),
      I3 => sum_reg_1325(6),
      I4 => mul_ln55_2_reg_1340(6),
      I5 => mul_ln55_reg_1330(6),
      O => \add_ln55_2_reg_1405[7]_i_6_n_0\
    );
\add_ln55_2_reg_1405[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[7]_i_3_n_0\,
      I1 => \add_ln55_2_reg_1405[7]_i_10_n_0\,
      I2 => mul_ln55_1_reg_1335(6),
      I3 => sum_reg_1325(5),
      I4 => mul_ln55_2_reg_1340(5),
      I5 => mul_ln55_reg_1330(5),
      O => \add_ln55_2_reg_1405[7]_i_7_n_0\
    );
\add_ln55_2_reg_1405[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[7]_i_4_n_0\,
      I1 => \add_ln55_2_reg_1405[7]_i_11_n_0\,
      I2 => mul_ln55_1_reg_1335(5),
      I3 => sum_reg_1325(4),
      I4 => mul_ln55_2_reg_1340(4),
      I5 => mul_ln55_reg_1330(4),
      O => \add_ln55_2_reg_1405[7]_i_8_n_0\
    );
\add_ln55_2_reg_1405[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_2_reg_1405[7]_i_5_n_0\,
      I1 => \add_ln55_2_reg_1405[7]_i_12_n_0\,
      I2 => mul_ln55_1_reg_1335(4),
      I3 => sum_reg_1325(3),
      I4 => mul_ln55_2_reg_1340(3),
      I5 => mul_ln55_reg_1330(3),
      O => \add_ln55_2_reg_1405[7]_i_9_n_0\
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(0),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(0),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(10),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(10),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(11),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(11),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(12),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(12),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(13),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(13),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(14),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(14),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(15),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(15),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(16),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(16),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(17),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(17),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(18),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(18),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(19),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(19),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(1),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(1),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(20),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(20),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(21),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(21),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(22),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(22),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(23),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(23),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(24),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(24),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(25),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(25),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(26),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(26),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(27),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(27),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(28),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(28),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(29),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(29),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(2),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(2),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(30),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(30),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(31),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(31),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(3),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(3),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(4),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(4),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(5),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(5),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(6),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(6),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(7),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(7),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(8),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(8),
      R => '0'
    );
\add_ln55_2_reg_1405_pp0_iter5_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_reg_1405(9),
      Q => add_ln55_2_reg_1405_pp0_iter5_reg(9),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(0),
      Q => add_ln55_2_reg_1405(0),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(10),
      Q => add_ln55_2_reg_1405(10),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(11),
      Q => add_ln55_2_reg_1405(11),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_2_reg_1405_reg[7]_i_1_n_0\,
      CO(3) => \add_ln55_2_reg_1405_reg[11]_i_1_n_0\,
      CO(2) => \add_ln55_2_reg_1405_reg[11]_i_1_n_1\,
      CO(1) => \add_ln55_2_reg_1405_reg[11]_i_1_n_2\,
      CO(0) => \add_ln55_2_reg_1405_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_2_reg_1405[11]_i_2_n_0\,
      DI(2) => \add_ln55_2_reg_1405[11]_i_3_n_0\,
      DI(1) => \add_ln55_2_reg_1405[11]_i_4_n_0\,
      DI(0) => \add_ln55_2_reg_1405[11]_i_5_n_0\,
      O(3 downto 0) => add_ln55_2_fu_906_p2(11 downto 8),
      S(3) => \add_ln55_2_reg_1405[11]_i_6_n_0\,
      S(2) => \add_ln55_2_reg_1405[11]_i_7_n_0\,
      S(1) => \add_ln55_2_reg_1405[11]_i_8_n_0\,
      S(0) => \add_ln55_2_reg_1405[11]_i_9_n_0\
    );
\add_ln55_2_reg_1405_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(12),
      Q => add_ln55_2_reg_1405(12),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(13),
      Q => add_ln55_2_reg_1405(13),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(14),
      Q => add_ln55_2_reg_1405(14),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(15),
      Q => add_ln55_2_reg_1405(15),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_2_reg_1405_reg[11]_i_1_n_0\,
      CO(3) => \add_ln55_2_reg_1405_reg[15]_i_1_n_0\,
      CO(2) => \add_ln55_2_reg_1405_reg[15]_i_1_n_1\,
      CO(1) => \add_ln55_2_reg_1405_reg[15]_i_1_n_2\,
      CO(0) => \add_ln55_2_reg_1405_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_2_reg_1405[15]_i_2_n_0\,
      DI(2) => \add_ln55_2_reg_1405[15]_i_3_n_0\,
      DI(1) => \add_ln55_2_reg_1405[15]_i_4_n_0\,
      DI(0) => \add_ln55_2_reg_1405[15]_i_5_n_0\,
      O(3 downto 0) => add_ln55_2_fu_906_p2(15 downto 12),
      S(3) => \add_ln55_2_reg_1405[15]_i_6_n_0\,
      S(2) => \add_ln55_2_reg_1405[15]_i_7_n_0\,
      S(1) => \add_ln55_2_reg_1405[15]_i_8_n_0\,
      S(0) => \add_ln55_2_reg_1405[15]_i_9_n_0\
    );
\add_ln55_2_reg_1405_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(16),
      Q => add_ln55_2_reg_1405(16),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(17),
      Q => add_ln55_2_reg_1405(17),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(18),
      Q => add_ln55_2_reg_1405(18),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(19),
      Q => add_ln55_2_reg_1405(19),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_2_reg_1405_reg[15]_i_1_n_0\,
      CO(3) => \add_ln55_2_reg_1405_reg[19]_i_1_n_0\,
      CO(2) => \add_ln55_2_reg_1405_reg[19]_i_1_n_1\,
      CO(1) => \add_ln55_2_reg_1405_reg[19]_i_1_n_2\,
      CO(0) => \add_ln55_2_reg_1405_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_2_reg_1405[19]_i_2_n_0\,
      DI(2) => \add_ln55_2_reg_1405[19]_i_3_n_0\,
      DI(1) => \add_ln55_2_reg_1405[19]_i_4_n_0\,
      DI(0) => \add_ln55_2_reg_1405[19]_i_5_n_0\,
      O(3 downto 0) => add_ln55_2_fu_906_p2(19 downto 16),
      S(3) => \add_ln55_2_reg_1405[19]_i_6_n_0\,
      S(2) => \add_ln55_2_reg_1405[19]_i_7_n_0\,
      S(1) => \add_ln55_2_reg_1405[19]_i_8_n_0\,
      S(0) => \add_ln55_2_reg_1405[19]_i_9_n_0\
    );
\add_ln55_2_reg_1405_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(1),
      Q => add_ln55_2_reg_1405(1),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(20),
      Q => add_ln55_2_reg_1405(20),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(21),
      Q => add_ln55_2_reg_1405(21),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(22),
      Q => add_ln55_2_reg_1405(22),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(23),
      Q => add_ln55_2_reg_1405(23),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_2_reg_1405_reg[19]_i_1_n_0\,
      CO(3) => \add_ln55_2_reg_1405_reg[23]_i_1_n_0\,
      CO(2) => \add_ln55_2_reg_1405_reg[23]_i_1_n_1\,
      CO(1) => \add_ln55_2_reg_1405_reg[23]_i_1_n_2\,
      CO(0) => \add_ln55_2_reg_1405_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_2_reg_1405[23]_i_2_n_0\,
      DI(2) => \add_ln55_2_reg_1405[23]_i_3_n_0\,
      DI(1) => \add_ln55_2_reg_1405[23]_i_4_n_0\,
      DI(0) => \add_ln55_2_reg_1405[23]_i_5_n_0\,
      O(3 downto 0) => add_ln55_2_fu_906_p2(23 downto 20),
      S(3) => \add_ln55_2_reg_1405[23]_i_6_n_0\,
      S(2) => \add_ln55_2_reg_1405[23]_i_7_n_0\,
      S(1) => \add_ln55_2_reg_1405[23]_i_8_n_0\,
      S(0) => \add_ln55_2_reg_1405[23]_i_9_n_0\
    );
\add_ln55_2_reg_1405_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(24),
      Q => add_ln55_2_reg_1405(24),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(25),
      Q => add_ln55_2_reg_1405(25),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(26),
      Q => add_ln55_2_reg_1405(26),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(27),
      Q => add_ln55_2_reg_1405(27),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_2_reg_1405_reg[23]_i_1_n_0\,
      CO(3) => \add_ln55_2_reg_1405_reg[27]_i_1_n_0\,
      CO(2) => \add_ln55_2_reg_1405_reg[27]_i_1_n_1\,
      CO(1) => \add_ln55_2_reg_1405_reg[27]_i_1_n_2\,
      CO(0) => \add_ln55_2_reg_1405_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_2_reg_1405[27]_i_2_n_0\,
      DI(2) => \add_ln55_2_reg_1405[27]_i_3_n_0\,
      DI(1) => \add_ln55_2_reg_1405[27]_i_4_n_0\,
      DI(0) => \add_ln55_2_reg_1405[27]_i_5_n_0\,
      O(3 downto 0) => add_ln55_2_fu_906_p2(27 downto 24),
      S(3) => \add_ln55_2_reg_1405[27]_i_6_n_0\,
      S(2) => \add_ln55_2_reg_1405[27]_i_7_n_0\,
      S(1) => \add_ln55_2_reg_1405[27]_i_8_n_0\,
      S(0) => \add_ln55_2_reg_1405[27]_i_9_n_0\
    );
\add_ln55_2_reg_1405_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(28),
      Q => add_ln55_2_reg_1405(28),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(29),
      Q => add_ln55_2_reg_1405(29),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(2),
      Q => add_ln55_2_reg_1405(2),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(30),
      Q => add_ln55_2_reg_1405(30),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(31),
      Q => add_ln55_2_reg_1405(31),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_2_reg_1405_reg[27]_i_1_n_0\,
      CO(3) => \NLW_add_ln55_2_reg_1405_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln55_2_reg_1405_reg[31]_i_1_n_1\,
      CO(1) => \add_ln55_2_reg_1405_reg[31]_i_1_n_2\,
      CO(0) => \add_ln55_2_reg_1405_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln55_2_reg_1405[31]_i_2_n_0\,
      DI(1) => \add_ln55_2_reg_1405[31]_i_3_n_0\,
      DI(0) => \add_ln55_2_reg_1405[31]_i_4_n_0\,
      O(3 downto 0) => add_ln55_2_fu_906_p2(31 downto 28),
      S(3) => \add_ln55_2_reg_1405[31]_i_5_n_0\,
      S(2) => \add_ln55_2_reg_1405[31]_i_6_n_0\,
      S(1) => \add_ln55_2_reg_1405[31]_i_7_n_0\,
      S(0) => \add_ln55_2_reg_1405[31]_i_8_n_0\
    );
\add_ln55_2_reg_1405_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(3),
      Q => add_ln55_2_reg_1405(3),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln55_2_reg_1405_reg[3]_i_1_n_0\,
      CO(2) => \add_ln55_2_reg_1405_reg[3]_i_1_n_1\,
      CO(1) => \add_ln55_2_reg_1405_reg[3]_i_1_n_2\,
      CO(0) => \add_ln55_2_reg_1405_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_2_reg_1405[3]_i_2_n_0\,
      DI(2) => \add_ln55_2_reg_1405[3]_i_3_n_0\,
      DI(1) => \add_ln55_2_reg_1405[3]_i_4_n_0\,
      DI(0) => mul_ln55_1_reg_1335(0),
      O(3 downto 0) => add_ln55_2_fu_906_p2(3 downto 0),
      S(3) => \add_ln55_2_reg_1405[3]_i_5_n_0\,
      S(2) => \add_ln55_2_reg_1405[3]_i_6_n_0\,
      S(1) => \add_ln55_2_reg_1405[3]_i_7_n_0\,
      S(0) => \add_ln55_2_reg_1405[3]_i_8_n_0\
    );
\add_ln55_2_reg_1405_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(4),
      Q => add_ln55_2_reg_1405(4),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(5),
      Q => add_ln55_2_reg_1405(5),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(6),
      Q => add_ln55_2_reg_1405(6),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(7),
      Q => add_ln55_2_reg_1405(7),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_2_reg_1405_reg[3]_i_1_n_0\,
      CO(3) => \add_ln55_2_reg_1405_reg[7]_i_1_n_0\,
      CO(2) => \add_ln55_2_reg_1405_reg[7]_i_1_n_1\,
      CO(1) => \add_ln55_2_reg_1405_reg[7]_i_1_n_2\,
      CO(0) => \add_ln55_2_reg_1405_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_2_reg_1405[7]_i_2_n_0\,
      DI(2) => \add_ln55_2_reg_1405[7]_i_3_n_0\,
      DI(1) => \add_ln55_2_reg_1405[7]_i_4_n_0\,
      DI(0) => \add_ln55_2_reg_1405[7]_i_5_n_0\,
      O(3 downto 0) => add_ln55_2_fu_906_p2(7 downto 4),
      S(3) => \add_ln55_2_reg_1405[7]_i_6_n_0\,
      S(2) => \add_ln55_2_reg_1405[7]_i_7_n_0\,
      S(1) => \add_ln55_2_reg_1405[7]_i_8_n_0\,
      S(0) => \add_ln55_2_reg_1405[7]_i_9_n_0\
    );
\add_ln55_2_reg_1405_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(8),
      Q => add_ln55_2_reg_1405(8),
      R => '0'
    );
\add_ln55_2_reg_1405_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_2_fu_906_p2(9),
      Q => add_ln55_2_reg_1405(9),
      R => '0'
    );
\add_ln55_5_reg_1410[11]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(10),
      I1 => mul_ln55_4_reg_1350(10),
      I2 => mul_ln55_6_reg_1360(10),
      O => \add_ln55_5_reg_1410[11]_i_10_n_0\
    );
\add_ln55_5_reg_1410[11]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(9),
      I1 => mul_ln55_4_reg_1350(9),
      I2 => mul_ln55_6_reg_1360(9),
      O => \add_ln55_5_reg_1410[11]_i_11_n_0\
    );
\add_ln55_5_reg_1410[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(8),
      I1 => mul_ln55_4_reg_1350(8),
      I2 => mul_ln55_6_reg_1360(8),
      O => \add_ln55_5_reg_1410[11]_i_12_n_0\
    );
\add_ln55_5_reg_1410[11]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(7),
      I1 => mul_ln55_4_reg_1350(7),
      I2 => mul_ln55_6_reg_1360(7),
      O => \add_ln55_5_reg_1410[11]_i_13_n_0\
    );
\add_ln55_5_reg_1410[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(10),
      I1 => \add_ln55_5_reg_1410[11]_i_10_n_0\,
      I2 => mul_ln55_3_reg_1345(9),
      I3 => mul_ln55_6_reg_1360(9),
      I4 => mul_ln55_4_reg_1350(9),
      O => \add_ln55_5_reg_1410[11]_i_2_n_0\
    );
\add_ln55_5_reg_1410[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(9),
      I1 => \add_ln55_5_reg_1410[11]_i_11_n_0\,
      I2 => mul_ln55_3_reg_1345(8),
      I3 => mul_ln55_6_reg_1360(8),
      I4 => mul_ln55_4_reg_1350(8),
      O => \add_ln55_5_reg_1410[11]_i_3_n_0\
    );
\add_ln55_5_reg_1410[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(8),
      I1 => \add_ln55_5_reg_1410[11]_i_12_n_0\,
      I2 => mul_ln55_3_reg_1345(7),
      I3 => mul_ln55_6_reg_1360(7),
      I4 => mul_ln55_4_reg_1350(7),
      O => \add_ln55_5_reg_1410[11]_i_4_n_0\
    );
\add_ln55_5_reg_1410[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(7),
      I1 => \add_ln55_5_reg_1410[11]_i_13_n_0\,
      I2 => mul_ln55_3_reg_1345(6),
      I3 => mul_ln55_6_reg_1360(6),
      I4 => mul_ln55_4_reg_1350(6),
      O => \add_ln55_5_reg_1410[11]_i_5_n_0\
    );
\add_ln55_5_reg_1410[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[11]_i_2_n_0\,
      I1 => \add_ln55_5_reg_1410[15]_i_13_n_0\,
      I2 => mul_ln55_5_reg_1355(11),
      I3 => mul_ln55_4_reg_1350(10),
      I4 => mul_ln55_6_reg_1360(10),
      I5 => mul_ln55_3_reg_1345(10),
      O => \add_ln55_5_reg_1410[11]_i_6_n_0\
    );
\add_ln55_5_reg_1410[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[11]_i_3_n_0\,
      I1 => \add_ln55_5_reg_1410[11]_i_10_n_0\,
      I2 => mul_ln55_5_reg_1355(10),
      I3 => mul_ln55_4_reg_1350(9),
      I4 => mul_ln55_6_reg_1360(9),
      I5 => mul_ln55_3_reg_1345(9),
      O => \add_ln55_5_reg_1410[11]_i_7_n_0\
    );
\add_ln55_5_reg_1410[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[11]_i_4_n_0\,
      I1 => \add_ln55_5_reg_1410[11]_i_11_n_0\,
      I2 => mul_ln55_5_reg_1355(9),
      I3 => mul_ln55_4_reg_1350(8),
      I4 => mul_ln55_6_reg_1360(8),
      I5 => mul_ln55_3_reg_1345(8),
      O => \add_ln55_5_reg_1410[11]_i_8_n_0\
    );
\add_ln55_5_reg_1410[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[11]_i_5_n_0\,
      I1 => \add_ln55_5_reg_1410[11]_i_12_n_0\,
      I2 => mul_ln55_5_reg_1355(8),
      I3 => mul_ln55_4_reg_1350(7),
      I4 => mul_ln55_6_reg_1360(7),
      I5 => mul_ln55_3_reg_1345(7),
      O => \add_ln55_5_reg_1410[11]_i_9_n_0\
    );
\add_ln55_5_reg_1410[15]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(14),
      I1 => mul_ln55_4_reg_1350(14),
      I2 => mul_ln55_6_reg_1360(14),
      O => \add_ln55_5_reg_1410[15]_i_10_n_0\
    );
\add_ln55_5_reg_1410[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(13),
      I1 => mul_ln55_4_reg_1350(13),
      I2 => mul_ln55_6_reg_1360(13),
      O => \add_ln55_5_reg_1410[15]_i_11_n_0\
    );
\add_ln55_5_reg_1410[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(12),
      I1 => mul_ln55_4_reg_1350(12),
      I2 => mul_ln55_6_reg_1360(12),
      O => \add_ln55_5_reg_1410[15]_i_12_n_0\
    );
\add_ln55_5_reg_1410[15]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(11),
      I1 => mul_ln55_4_reg_1350(11),
      I2 => mul_ln55_6_reg_1360(11),
      O => \add_ln55_5_reg_1410[15]_i_13_n_0\
    );
\add_ln55_5_reg_1410[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(14),
      I1 => \add_ln55_5_reg_1410[15]_i_10_n_0\,
      I2 => mul_ln55_3_reg_1345(13),
      I3 => mul_ln55_6_reg_1360(13),
      I4 => mul_ln55_4_reg_1350(13),
      O => \add_ln55_5_reg_1410[15]_i_2_n_0\
    );
\add_ln55_5_reg_1410[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(13),
      I1 => \add_ln55_5_reg_1410[15]_i_11_n_0\,
      I2 => mul_ln55_3_reg_1345(12),
      I3 => mul_ln55_6_reg_1360(12),
      I4 => mul_ln55_4_reg_1350(12),
      O => \add_ln55_5_reg_1410[15]_i_3_n_0\
    );
\add_ln55_5_reg_1410[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(12),
      I1 => \add_ln55_5_reg_1410[15]_i_12_n_0\,
      I2 => mul_ln55_3_reg_1345(11),
      I3 => mul_ln55_6_reg_1360(11),
      I4 => mul_ln55_4_reg_1350(11),
      O => \add_ln55_5_reg_1410[15]_i_4_n_0\
    );
\add_ln55_5_reg_1410[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(11),
      I1 => \add_ln55_5_reg_1410[15]_i_13_n_0\,
      I2 => mul_ln55_3_reg_1345(10),
      I3 => mul_ln55_6_reg_1360(10),
      I4 => mul_ln55_4_reg_1350(10),
      O => \add_ln55_5_reg_1410[15]_i_5_n_0\
    );
\add_ln55_5_reg_1410[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[15]_i_2_n_0\,
      I1 => \add_ln55_5_reg_1410[19]_i_13_n_0\,
      I2 => mul_ln55_5_reg_1355(15),
      I3 => mul_ln55_4_reg_1350(14),
      I4 => mul_ln55_6_reg_1360(14),
      I5 => mul_ln55_3_reg_1345(14),
      O => \add_ln55_5_reg_1410[15]_i_6_n_0\
    );
\add_ln55_5_reg_1410[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[15]_i_3_n_0\,
      I1 => \add_ln55_5_reg_1410[15]_i_10_n_0\,
      I2 => mul_ln55_5_reg_1355(14),
      I3 => mul_ln55_4_reg_1350(13),
      I4 => mul_ln55_6_reg_1360(13),
      I5 => mul_ln55_3_reg_1345(13),
      O => \add_ln55_5_reg_1410[15]_i_7_n_0\
    );
\add_ln55_5_reg_1410[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[15]_i_4_n_0\,
      I1 => \add_ln55_5_reg_1410[15]_i_11_n_0\,
      I2 => mul_ln55_5_reg_1355(13),
      I3 => mul_ln55_4_reg_1350(12),
      I4 => mul_ln55_6_reg_1360(12),
      I5 => mul_ln55_3_reg_1345(12),
      O => \add_ln55_5_reg_1410[15]_i_8_n_0\
    );
\add_ln55_5_reg_1410[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[15]_i_5_n_0\,
      I1 => \add_ln55_5_reg_1410[15]_i_12_n_0\,
      I2 => mul_ln55_5_reg_1355(12),
      I3 => mul_ln55_4_reg_1350(11),
      I4 => mul_ln55_6_reg_1360(11),
      I5 => mul_ln55_3_reg_1345(11),
      O => \add_ln55_5_reg_1410[15]_i_9_n_0\
    );
\add_ln55_5_reg_1410[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(18),
      I1 => mul_ln55_4_reg_1350(18),
      I2 => mul_ln55_6_reg_1360(18),
      O => \add_ln55_5_reg_1410[19]_i_10_n_0\
    );
\add_ln55_5_reg_1410[19]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(17),
      I1 => mul_ln55_4_reg_1350(17),
      I2 => mul_ln55_6_reg_1360(17),
      O => \add_ln55_5_reg_1410[19]_i_11_n_0\
    );
\add_ln55_5_reg_1410[19]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(16),
      I1 => mul_ln55_4_reg_1350(16),
      I2 => mul_ln55_6_reg_1360(16),
      O => \add_ln55_5_reg_1410[19]_i_12_n_0\
    );
\add_ln55_5_reg_1410[19]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(15),
      I1 => mul_ln55_4_reg_1350(15),
      I2 => mul_ln55_6_reg_1360(15),
      O => \add_ln55_5_reg_1410[19]_i_13_n_0\
    );
\add_ln55_5_reg_1410[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(18),
      I1 => \add_ln55_5_reg_1410[19]_i_10_n_0\,
      I2 => mul_ln55_3_reg_1345(17),
      I3 => mul_ln55_6_reg_1360(17),
      I4 => mul_ln55_4_reg_1350(17),
      O => \add_ln55_5_reg_1410[19]_i_2_n_0\
    );
\add_ln55_5_reg_1410[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(17),
      I1 => \add_ln55_5_reg_1410[19]_i_11_n_0\,
      I2 => mul_ln55_3_reg_1345(16),
      I3 => mul_ln55_6_reg_1360(16),
      I4 => mul_ln55_4_reg_1350(16),
      O => \add_ln55_5_reg_1410[19]_i_3_n_0\
    );
\add_ln55_5_reg_1410[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(16),
      I1 => \add_ln55_5_reg_1410[19]_i_12_n_0\,
      I2 => mul_ln55_3_reg_1345(15),
      I3 => mul_ln55_6_reg_1360(15),
      I4 => mul_ln55_4_reg_1350(15),
      O => \add_ln55_5_reg_1410[19]_i_4_n_0\
    );
\add_ln55_5_reg_1410[19]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(15),
      I1 => \add_ln55_5_reg_1410[19]_i_13_n_0\,
      I2 => mul_ln55_3_reg_1345(14),
      I3 => mul_ln55_6_reg_1360(14),
      I4 => mul_ln55_4_reg_1350(14),
      O => \add_ln55_5_reg_1410[19]_i_5_n_0\
    );
\add_ln55_5_reg_1410[19]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[19]_i_2_n_0\,
      I1 => \add_ln55_5_reg_1410[23]_i_13_n_0\,
      I2 => mul_ln55_5_reg_1355(19),
      I3 => mul_ln55_4_reg_1350(18),
      I4 => mul_ln55_6_reg_1360(18),
      I5 => mul_ln55_3_reg_1345(18),
      O => \add_ln55_5_reg_1410[19]_i_6_n_0\
    );
\add_ln55_5_reg_1410[19]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[19]_i_3_n_0\,
      I1 => \add_ln55_5_reg_1410[19]_i_10_n_0\,
      I2 => mul_ln55_5_reg_1355(18),
      I3 => mul_ln55_4_reg_1350(17),
      I4 => mul_ln55_6_reg_1360(17),
      I5 => mul_ln55_3_reg_1345(17),
      O => \add_ln55_5_reg_1410[19]_i_7_n_0\
    );
\add_ln55_5_reg_1410[19]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[19]_i_4_n_0\,
      I1 => \add_ln55_5_reg_1410[19]_i_11_n_0\,
      I2 => mul_ln55_5_reg_1355(17),
      I3 => mul_ln55_4_reg_1350(16),
      I4 => mul_ln55_6_reg_1360(16),
      I5 => mul_ln55_3_reg_1345(16),
      O => \add_ln55_5_reg_1410[19]_i_8_n_0\
    );
\add_ln55_5_reg_1410[19]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[19]_i_5_n_0\,
      I1 => \add_ln55_5_reg_1410[19]_i_12_n_0\,
      I2 => mul_ln55_5_reg_1355(16),
      I3 => mul_ln55_4_reg_1350(15),
      I4 => mul_ln55_6_reg_1360(15),
      I5 => mul_ln55_3_reg_1345(15),
      O => \add_ln55_5_reg_1410[19]_i_9_n_0\
    );
\add_ln55_5_reg_1410[23]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(22),
      I1 => mul_ln55_4_reg_1350(22),
      I2 => mul_ln55_6_reg_1360(22),
      O => \add_ln55_5_reg_1410[23]_i_10_n_0\
    );
\add_ln55_5_reg_1410[23]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(21),
      I1 => mul_ln55_4_reg_1350(21),
      I2 => mul_ln55_6_reg_1360(21),
      O => \add_ln55_5_reg_1410[23]_i_11_n_0\
    );
\add_ln55_5_reg_1410[23]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(20),
      I1 => mul_ln55_4_reg_1350(20),
      I2 => mul_ln55_6_reg_1360(20),
      O => \add_ln55_5_reg_1410[23]_i_12_n_0\
    );
\add_ln55_5_reg_1410[23]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(19),
      I1 => mul_ln55_4_reg_1350(19),
      I2 => mul_ln55_6_reg_1360(19),
      O => \add_ln55_5_reg_1410[23]_i_13_n_0\
    );
\add_ln55_5_reg_1410[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(22),
      I1 => \add_ln55_5_reg_1410[23]_i_10_n_0\,
      I2 => mul_ln55_3_reg_1345(21),
      I3 => mul_ln55_6_reg_1360(21),
      I4 => mul_ln55_4_reg_1350(21),
      O => \add_ln55_5_reg_1410[23]_i_2_n_0\
    );
\add_ln55_5_reg_1410[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(21),
      I1 => \add_ln55_5_reg_1410[23]_i_11_n_0\,
      I2 => mul_ln55_3_reg_1345(20),
      I3 => mul_ln55_6_reg_1360(20),
      I4 => mul_ln55_4_reg_1350(20),
      O => \add_ln55_5_reg_1410[23]_i_3_n_0\
    );
\add_ln55_5_reg_1410[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(20),
      I1 => \add_ln55_5_reg_1410[23]_i_12_n_0\,
      I2 => mul_ln55_3_reg_1345(19),
      I3 => mul_ln55_6_reg_1360(19),
      I4 => mul_ln55_4_reg_1350(19),
      O => \add_ln55_5_reg_1410[23]_i_4_n_0\
    );
\add_ln55_5_reg_1410[23]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(19),
      I1 => \add_ln55_5_reg_1410[23]_i_13_n_0\,
      I2 => mul_ln55_3_reg_1345(18),
      I3 => mul_ln55_6_reg_1360(18),
      I4 => mul_ln55_4_reg_1350(18),
      O => \add_ln55_5_reg_1410[23]_i_5_n_0\
    );
\add_ln55_5_reg_1410[23]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[23]_i_2_n_0\,
      I1 => \add_ln55_5_reg_1410[27]_i_13_n_0\,
      I2 => mul_ln55_5_reg_1355(23),
      I3 => mul_ln55_4_reg_1350(22),
      I4 => mul_ln55_6_reg_1360(22),
      I5 => mul_ln55_3_reg_1345(22),
      O => \add_ln55_5_reg_1410[23]_i_6_n_0\
    );
\add_ln55_5_reg_1410[23]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[23]_i_3_n_0\,
      I1 => \add_ln55_5_reg_1410[23]_i_10_n_0\,
      I2 => mul_ln55_5_reg_1355(22),
      I3 => mul_ln55_4_reg_1350(21),
      I4 => mul_ln55_6_reg_1360(21),
      I5 => mul_ln55_3_reg_1345(21),
      O => \add_ln55_5_reg_1410[23]_i_7_n_0\
    );
\add_ln55_5_reg_1410[23]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[23]_i_4_n_0\,
      I1 => \add_ln55_5_reg_1410[23]_i_11_n_0\,
      I2 => mul_ln55_5_reg_1355(21),
      I3 => mul_ln55_4_reg_1350(20),
      I4 => mul_ln55_6_reg_1360(20),
      I5 => mul_ln55_3_reg_1345(20),
      O => \add_ln55_5_reg_1410[23]_i_8_n_0\
    );
\add_ln55_5_reg_1410[23]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[23]_i_5_n_0\,
      I1 => \add_ln55_5_reg_1410[23]_i_12_n_0\,
      I2 => mul_ln55_5_reg_1355(20),
      I3 => mul_ln55_4_reg_1350(19),
      I4 => mul_ln55_6_reg_1360(19),
      I5 => mul_ln55_3_reg_1345(19),
      O => \add_ln55_5_reg_1410[23]_i_9_n_0\
    );
\add_ln55_5_reg_1410[27]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(26),
      I1 => mul_ln55_4_reg_1350(26),
      I2 => mul_ln55_6_reg_1360(26),
      O => \add_ln55_5_reg_1410[27]_i_10_n_0\
    );
\add_ln55_5_reg_1410[27]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(25),
      I1 => mul_ln55_4_reg_1350(25),
      I2 => mul_ln55_6_reg_1360(25),
      O => \add_ln55_5_reg_1410[27]_i_11_n_0\
    );
\add_ln55_5_reg_1410[27]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(24),
      I1 => mul_ln55_4_reg_1350(24),
      I2 => mul_ln55_6_reg_1360(24),
      O => \add_ln55_5_reg_1410[27]_i_12_n_0\
    );
\add_ln55_5_reg_1410[27]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(23),
      I1 => mul_ln55_4_reg_1350(23),
      I2 => mul_ln55_6_reg_1360(23),
      O => \add_ln55_5_reg_1410[27]_i_13_n_0\
    );
\add_ln55_5_reg_1410[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(26),
      I1 => \add_ln55_5_reg_1410[27]_i_10_n_0\,
      I2 => mul_ln55_3_reg_1345(25),
      I3 => mul_ln55_6_reg_1360(25),
      I4 => mul_ln55_4_reg_1350(25),
      O => \add_ln55_5_reg_1410[27]_i_2_n_0\
    );
\add_ln55_5_reg_1410[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(25),
      I1 => \add_ln55_5_reg_1410[27]_i_11_n_0\,
      I2 => mul_ln55_3_reg_1345(24),
      I3 => mul_ln55_6_reg_1360(24),
      I4 => mul_ln55_4_reg_1350(24),
      O => \add_ln55_5_reg_1410[27]_i_3_n_0\
    );
\add_ln55_5_reg_1410[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(24),
      I1 => \add_ln55_5_reg_1410[27]_i_12_n_0\,
      I2 => mul_ln55_3_reg_1345(23),
      I3 => mul_ln55_6_reg_1360(23),
      I4 => mul_ln55_4_reg_1350(23),
      O => \add_ln55_5_reg_1410[27]_i_4_n_0\
    );
\add_ln55_5_reg_1410[27]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(23),
      I1 => \add_ln55_5_reg_1410[27]_i_13_n_0\,
      I2 => mul_ln55_3_reg_1345(22),
      I3 => mul_ln55_6_reg_1360(22),
      I4 => mul_ln55_4_reg_1350(22),
      O => \add_ln55_5_reg_1410[27]_i_5_n_0\
    );
\add_ln55_5_reg_1410[27]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[27]_i_2_n_0\,
      I1 => \add_ln55_5_reg_1410[31]_i_11_n_0\,
      I2 => mul_ln55_5_reg_1355(27),
      I3 => mul_ln55_4_reg_1350(26),
      I4 => mul_ln55_6_reg_1360(26),
      I5 => mul_ln55_3_reg_1345(26),
      O => \add_ln55_5_reg_1410[27]_i_6_n_0\
    );
\add_ln55_5_reg_1410[27]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[27]_i_3_n_0\,
      I1 => \add_ln55_5_reg_1410[27]_i_10_n_0\,
      I2 => mul_ln55_5_reg_1355(26),
      I3 => mul_ln55_4_reg_1350(25),
      I4 => mul_ln55_6_reg_1360(25),
      I5 => mul_ln55_3_reg_1345(25),
      O => \add_ln55_5_reg_1410[27]_i_7_n_0\
    );
\add_ln55_5_reg_1410[27]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[27]_i_4_n_0\,
      I1 => \add_ln55_5_reg_1410[27]_i_11_n_0\,
      I2 => mul_ln55_5_reg_1355(25),
      I3 => mul_ln55_4_reg_1350(24),
      I4 => mul_ln55_6_reg_1360(24),
      I5 => mul_ln55_3_reg_1345(24),
      O => \add_ln55_5_reg_1410[27]_i_8_n_0\
    );
\add_ln55_5_reg_1410[27]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[27]_i_5_n_0\,
      I1 => \add_ln55_5_reg_1410[27]_i_12_n_0\,
      I2 => mul_ln55_5_reg_1355(24),
      I3 => mul_ln55_4_reg_1350(23),
      I4 => mul_ln55_6_reg_1360(23),
      I5 => mul_ln55_3_reg_1345(23),
      O => \add_ln55_5_reg_1410[27]_i_9_n_0\
    );
\add_ln55_5_reg_1410[31]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(28),
      I1 => mul_ln55_4_reg_1350(28),
      I2 => mul_ln55_6_reg_1360(28),
      O => \add_ln55_5_reg_1410[31]_i_10_n_0\
    );
\add_ln55_5_reg_1410[31]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(27),
      I1 => mul_ln55_4_reg_1350(27),
      I2 => mul_ln55_6_reg_1360(27),
      O => \add_ln55_5_reg_1410[31]_i_11_n_0\
    );
\add_ln55_5_reg_1410[31]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => mul_ln55_4_reg_1350(29),
      I1 => mul_ln55_6_reg_1360(29),
      I2 => mul_ln55_3_reg_1345(29),
      O => \add_ln55_5_reg_1410[31]_i_12_n_0\
    );
\add_ln55_5_reg_1410[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln55_6_reg_1360(31),
      I1 => mul_ln55_4_reg_1350(31),
      I2 => mul_ln55_3_reg_1345(31),
      I3 => mul_ln55_5_reg_1355(31),
      O => \add_ln55_5_reg_1410[31]_i_13_n_0\
    );
\add_ln55_5_reg_1410[31]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(30),
      I1 => mul_ln55_4_reg_1350(30),
      I2 => mul_ln55_6_reg_1360(30),
      O => \add_ln55_5_reg_1410[31]_i_14_n_0\
    );
\add_ln55_5_reg_1410[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(29),
      I1 => \add_ln55_5_reg_1410[31]_i_9_n_0\,
      I2 => mul_ln55_3_reg_1345(28),
      I3 => mul_ln55_6_reg_1360(28),
      I4 => mul_ln55_4_reg_1350(28),
      O => \add_ln55_5_reg_1410[31]_i_2_n_0\
    );
\add_ln55_5_reg_1410[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(28),
      I1 => \add_ln55_5_reg_1410[31]_i_10_n_0\,
      I2 => mul_ln55_3_reg_1345(27),
      I3 => mul_ln55_6_reg_1360(27),
      I4 => mul_ln55_4_reg_1350(27),
      O => \add_ln55_5_reg_1410[31]_i_3_n_0\
    );
\add_ln55_5_reg_1410[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(27),
      I1 => \add_ln55_5_reg_1410[31]_i_11_n_0\,
      I2 => mul_ln55_3_reg_1345(26),
      I3 => mul_ln55_6_reg_1360(26),
      I4 => mul_ln55_4_reg_1350(26),
      O => \add_ln55_5_reg_1410[31]_i_4_n_0\
    );
\add_ln55_5_reg_1410[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[31]_i_12_n_0\,
      I1 => mul_ln55_5_reg_1355(30),
      I2 => \add_ln55_5_reg_1410[31]_i_13_n_0\,
      I3 => mul_ln55_4_reg_1350(30),
      I4 => mul_ln55_6_reg_1360(30),
      I5 => mul_ln55_3_reg_1345(30),
      O => \add_ln55_5_reg_1410[31]_i_5_n_0\
    );
\add_ln55_5_reg_1410[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[31]_i_2_n_0\,
      I1 => \add_ln55_5_reg_1410[31]_i_14_n_0\,
      I2 => mul_ln55_5_reg_1355(30),
      I3 => mul_ln55_4_reg_1350(29),
      I4 => mul_ln55_6_reg_1360(29),
      I5 => mul_ln55_3_reg_1345(29),
      O => \add_ln55_5_reg_1410[31]_i_6_n_0\
    );
\add_ln55_5_reg_1410[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[31]_i_3_n_0\,
      I1 => \add_ln55_5_reg_1410[31]_i_9_n_0\,
      I2 => mul_ln55_5_reg_1355(29),
      I3 => mul_ln55_4_reg_1350(28),
      I4 => mul_ln55_6_reg_1360(28),
      I5 => mul_ln55_3_reg_1345(28),
      O => \add_ln55_5_reg_1410[31]_i_7_n_0\
    );
\add_ln55_5_reg_1410[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[31]_i_4_n_0\,
      I1 => \add_ln55_5_reg_1410[31]_i_10_n_0\,
      I2 => mul_ln55_5_reg_1355(28),
      I3 => mul_ln55_4_reg_1350(27),
      I4 => mul_ln55_6_reg_1360(27),
      I5 => mul_ln55_3_reg_1345(27),
      O => \add_ln55_5_reg_1410[31]_i_8_n_0\
    );
\add_ln55_5_reg_1410[31]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(29),
      I1 => mul_ln55_4_reg_1350(29),
      I2 => mul_ln55_6_reg_1360(29),
      O => \add_ln55_5_reg_1410[31]_i_9_n_0\
    );
\add_ln55_5_reg_1410[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(2),
      I1 => \add_ln55_5_reg_1410[3]_i_9_n_0\,
      I2 => mul_ln55_3_reg_1345(1),
      I3 => mul_ln55_6_reg_1360(1),
      I4 => mul_ln55_4_reg_1350(1),
      O => \add_ln55_5_reg_1410[3]_i_2_n_0\
    );
\add_ln55_5_reg_1410[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(1),
      I1 => mul_ln55_6_reg_1360(1),
      I2 => mul_ln55_4_reg_1350(1),
      I3 => mul_ln55_5_reg_1355(2),
      I4 => \add_ln55_5_reg_1410[3]_i_9_n_0\,
      O => \add_ln55_5_reg_1410[3]_i_3_n_0\
    );
\add_ln55_5_reg_1410[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln55_6_reg_1360(1),
      I1 => mul_ln55_4_reg_1350(1),
      I2 => mul_ln55_3_reg_1345(1),
      I3 => mul_ln55_5_reg_1355(1),
      O => \add_ln55_5_reg_1410[3]_i_4_n_0\
    );
\add_ln55_5_reg_1410[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[3]_i_2_n_0\,
      I1 => \add_ln55_5_reg_1410[7]_i_13_n_0\,
      I2 => mul_ln55_5_reg_1355(3),
      I3 => mul_ln55_4_reg_1350(2),
      I4 => mul_ln55_6_reg_1360(2),
      I5 => mul_ln55_3_reg_1345(2),
      O => \add_ln55_5_reg_1410[3]_i_5_n_0\
    );
\add_ln55_5_reg_1410[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[3]_i_9_n_0\,
      I1 => mul_ln55_5_reg_1355(2),
      I2 => mul_ln55_3_reg_1345(1),
      I3 => mul_ln55_4_reg_1350(1),
      I4 => mul_ln55_6_reg_1360(1),
      I5 => mul_ln55_5_reg_1355(1),
      O => \add_ln55_5_reg_1410[3]_i_6_n_0\
    );
\add_ln55_5_reg_1410[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[3]_i_4_n_0\,
      I1 => mul_ln55_3_reg_1345(0),
      I2 => mul_ln55_6_reg_1360(0),
      I3 => mul_ln55_4_reg_1350(0),
      O => \add_ln55_5_reg_1410[3]_i_7_n_0\
    );
\add_ln55_5_reg_1410[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => mul_ln55_6_reg_1360(0),
      I1 => mul_ln55_4_reg_1350(0),
      I2 => mul_ln55_3_reg_1345(0),
      I3 => mul_ln55_5_reg_1355(0),
      O => \add_ln55_5_reg_1410[3]_i_8_n_0\
    );
\add_ln55_5_reg_1410[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(2),
      I1 => mul_ln55_4_reg_1350(2),
      I2 => mul_ln55_6_reg_1360(2),
      O => \add_ln55_5_reg_1410[3]_i_9_n_0\
    );
\add_ln55_5_reg_1410[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(6),
      I1 => mul_ln55_4_reg_1350(6),
      I2 => mul_ln55_6_reg_1360(6),
      O => \add_ln55_5_reg_1410[7]_i_10_n_0\
    );
\add_ln55_5_reg_1410[7]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(5),
      I1 => mul_ln55_4_reg_1350(5),
      I2 => mul_ln55_6_reg_1360(5),
      O => \add_ln55_5_reg_1410[7]_i_11_n_0\
    );
\add_ln55_5_reg_1410[7]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(4),
      I1 => mul_ln55_4_reg_1350(4),
      I2 => mul_ln55_6_reg_1360(4),
      O => \add_ln55_5_reg_1410[7]_i_12_n_0\
    );
\add_ln55_5_reg_1410[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mul_ln55_3_reg_1345(3),
      I1 => mul_ln55_4_reg_1350(3),
      I2 => mul_ln55_6_reg_1360(3),
      O => \add_ln55_5_reg_1410[7]_i_13_n_0\
    );
\add_ln55_5_reg_1410[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(6),
      I1 => \add_ln55_5_reg_1410[7]_i_10_n_0\,
      I2 => mul_ln55_3_reg_1345(5),
      I3 => mul_ln55_6_reg_1360(5),
      I4 => mul_ln55_4_reg_1350(5),
      O => \add_ln55_5_reg_1410[7]_i_2_n_0\
    );
\add_ln55_5_reg_1410[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(5),
      I1 => \add_ln55_5_reg_1410[7]_i_11_n_0\,
      I2 => mul_ln55_3_reg_1345(4),
      I3 => mul_ln55_6_reg_1360(4),
      I4 => mul_ln55_4_reg_1350(4),
      O => \add_ln55_5_reg_1410[7]_i_3_n_0\
    );
\add_ln55_5_reg_1410[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(4),
      I1 => \add_ln55_5_reg_1410[7]_i_12_n_0\,
      I2 => mul_ln55_3_reg_1345(3),
      I3 => mul_ln55_6_reg_1360(3),
      I4 => mul_ln55_4_reg_1350(3),
      O => \add_ln55_5_reg_1410[7]_i_4_n_0\
    );
\add_ln55_5_reg_1410[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => mul_ln55_5_reg_1355(3),
      I1 => \add_ln55_5_reg_1410[7]_i_13_n_0\,
      I2 => mul_ln55_3_reg_1345(2),
      I3 => mul_ln55_6_reg_1360(2),
      I4 => mul_ln55_4_reg_1350(2),
      O => \add_ln55_5_reg_1410[7]_i_5_n_0\
    );
\add_ln55_5_reg_1410[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[7]_i_2_n_0\,
      I1 => \add_ln55_5_reg_1410[11]_i_13_n_0\,
      I2 => mul_ln55_5_reg_1355(7),
      I3 => mul_ln55_4_reg_1350(6),
      I4 => mul_ln55_6_reg_1360(6),
      I5 => mul_ln55_3_reg_1345(6),
      O => \add_ln55_5_reg_1410[7]_i_6_n_0\
    );
\add_ln55_5_reg_1410[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[7]_i_3_n_0\,
      I1 => \add_ln55_5_reg_1410[7]_i_10_n_0\,
      I2 => mul_ln55_5_reg_1355(6),
      I3 => mul_ln55_4_reg_1350(5),
      I4 => mul_ln55_6_reg_1360(5),
      I5 => mul_ln55_3_reg_1345(5),
      O => \add_ln55_5_reg_1410[7]_i_7_n_0\
    );
\add_ln55_5_reg_1410[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[7]_i_4_n_0\,
      I1 => \add_ln55_5_reg_1410[7]_i_11_n_0\,
      I2 => mul_ln55_5_reg_1355(5),
      I3 => mul_ln55_4_reg_1350(4),
      I4 => mul_ln55_6_reg_1360(4),
      I5 => mul_ln55_3_reg_1345(4),
      O => \add_ln55_5_reg_1410[7]_i_8_n_0\
    );
\add_ln55_5_reg_1410[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \add_ln55_5_reg_1410[7]_i_5_n_0\,
      I1 => \add_ln55_5_reg_1410[7]_i_12_n_0\,
      I2 => mul_ln55_5_reg_1355(4),
      I3 => mul_ln55_4_reg_1350(3),
      I4 => mul_ln55_6_reg_1360(3),
      I5 => mul_ln55_3_reg_1345(3),
      O => \add_ln55_5_reg_1410[7]_i_9_n_0\
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(0),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(0),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(10),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(10),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(11),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(11),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(12),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(12),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(13),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(13),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(14),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(14),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(15),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(15),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(16),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(16),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(17),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(17),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(18),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(18),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(19),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(19),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(1),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(1),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(20),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(20),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(21),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(21),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(22),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(22),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(23),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(23),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(24),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(24),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(25),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(25),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(26),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(26),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(27),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(27),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(28),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(28),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(29),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(29),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(2),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(2),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(30),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(30),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(31),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(31),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(3),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(3),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(4),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(4),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(5),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(5),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(6),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(6),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(7),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(7),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(8),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(8),
      R => '0'
    );
\add_ln55_5_reg_1410_pp0_iter5_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_reg_1410(9),
      Q => add_ln55_5_reg_1410_pp0_iter5_reg(9),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(0),
      Q => add_ln55_5_reg_1410(0),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(10),
      Q => add_ln55_5_reg_1410(10),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(11),
      Q => add_ln55_5_reg_1410(11),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_5_reg_1410_reg[7]_i_1_n_0\,
      CO(3) => \add_ln55_5_reg_1410_reg[11]_i_1_n_0\,
      CO(2) => \add_ln55_5_reg_1410_reg[11]_i_1_n_1\,
      CO(1) => \add_ln55_5_reg_1410_reg[11]_i_1_n_2\,
      CO(0) => \add_ln55_5_reg_1410_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_5_reg_1410[11]_i_2_n_0\,
      DI(2) => \add_ln55_5_reg_1410[11]_i_3_n_0\,
      DI(1) => \add_ln55_5_reg_1410[11]_i_4_n_0\,
      DI(0) => \add_ln55_5_reg_1410[11]_i_5_n_0\,
      O(3 downto 0) => add_ln55_5_fu_920_p2(11 downto 8),
      S(3) => \add_ln55_5_reg_1410[11]_i_6_n_0\,
      S(2) => \add_ln55_5_reg_1410[11]_i_7_n_0\,
      S(1) => \add_ln55_5_reg_1410[11]_i_8_n_0\,
      S(0) => \add_ln55_5_reg_1410[11]_i_9_n_0\
    );
\add_ln55_5_reg_1410_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(12),
      Q => add_ln55_5_reg_1410(12),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(13),
      Q => add_ln55_5_reg_1410(13),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(14),
      Q => add_ln55_5_reg_1410(14),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(15),
      Q => add_ln55_5_reg_1410(15),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_5_reg_1410_reg[11]_i_1_n_0\,
      CO(3) => \add_ln55_5_reg_1410_reg[15]_i_1_n_0\,
      CO(2) => \add_ln55_5_reg_1410_reg[15]_i_1_n_1\,
      CO(1) => \add_ln55_5_reg_1410_reg[15]_i_1_n_2\,
      CO(0) => \add_ln55_5_reg_1410_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_5_reg_1410[15]_i_2_n_0\,
      DI(2) => \add_ln55_5_reg_1410[15]_i_3_n_0\,
      DI(1) => \add_ln55_5_reg_1410[15]_i_4_n_0\,
      DI(0) => \add_ln55_5_reg_1410[15]_i_5_n_0\,
      O(3 downto 0) => add_ln55_5_fu_920_p2(15 downto 12),
      S(3) => \add_ln55_5_reg_1410[15]_i_6_n_0\,
      S(2) => \add_ln55_5_reg_1410[15]_i_7_n_0\,
      S(1) => \add_ln55_5_reg_1410[15]_i_8_n_0\,
      S(0) => \add_ln55_5_reg_1410[15]_i_9_n_0\
    );
\add_ln55_5_reg_1410_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(16),
      Q => add_ln55_5_reg_1410(16),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(17),
      Q => add_ln55_5_reg_1410(17),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(18),
      Q => add_ln55_5_reg_1410(18),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(19),
      Q => add_ln55_5_reg_1410(19),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_5_reg_1410_reg[15]_i_1_n_0\,
      CO(3) => \add_ln55_5_reg_1410_reg[19]_i_1_n_0\,
      CO(2) => \add_ln55_5_reg_1410_reg[19]_i_1_n_1\,
      CO(1) => \add_ln55_5_reg_1410_reg[19]_i_1_n_2\,
      CO(0) => \add_ln55_5_reg_1410_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_5_reg_1410[19]_i_2_n_0\,
      DI(2) => \add_ln55_5_reg_1410[19]_i_3_n_0\,
      DI(1) => \add_ln55_5_reg_1410[19]_i_4_n_0\,
      DI(0) => \add_ln55_5_reg_1410[19]_i_5_n_0\,
      O(3 downto 0) => add_ln55_5_fu_920_p2(19 downto 16),
      S(3) => \add_ln55_5_reg_1410[19]_i_6_n_0\,
      S(2) => \add_ln55_5_reg_1410[19]_i_7_n_0\,
      S(1) => \add_ln55_5_reg_1410[19]_i_8_n_0\,
      S(0) => \add_ln55_5_reg_1410[19]_i_9_n_0\
    );
\add_ln55_5_reg_1410_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(1),
      Q => add_ln55_5_reg_1410(1),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(20),
      Q => add_ln55_5_reg_1410(20),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(21),
      Q => add_ln55_5_reg_1410(21),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(22),
      Q => add_ln55_5_reg_1410(22),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(23),
      Q => add_ln55_5_reg_1410(23),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_5_reg_1410_reg[19]_i_1_n_0\,
      CO(3) => \add_ln55_5_reg_1410_reg[23]_i_1_n_0\,
      CO(2) => \add_ln55_5_reg_1410_reg[23]_i_1_n_1\,
      CO(1) => \add_ln55_5_reg_1410_reg[23]_i_1_n_2\,
      CO(0) => \add_ln55_5_reg_1410_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_5_reg_1410[23]_i_2_n_0\,
      DI(2) => \add_ln55_5_reg_1410[23]_i_3_n_0\,
      DI(1) => \add_ln55_5_reg_1410[23]_i_4_n_0\,
      DI(0) => \add_ln55_5_reg_1410[23]_i_5_n_0\,
      O(3 downto 0) => add_ln55_5_fu_920_p2(23 downto 20),
      S(3) => \add_ln55_5_reg_1410[23]_i_6_n_0\,
      S(2) => \add_ln55_5_reg_1410[23]_i_7_n_0\,
      S(1) => \add_ln55_5_reg_1410[23]_i_8_n_0\,
      S(0) => \add_ln55_5_reg_1410[23]_i_9_n_0\
    );
\add_ln55_5_reg_1410_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(24),
      Q => add_ln55_5_reg_1410(24),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(25),
      Q => add_ln55_5_reg_1410(25),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(26),
      Q => add_ln55_5_reg_1410(26),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(27),
      Q => add_ln55_5_reg_1410(27),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_5_reg_1410_reg[23]_i_1_n_0\,
      CO(3) => \add_ln55_5_reg_1410_reg[27]_i_1_n_0\,
      CO(2) => \add_ln55_5_reg_1410_reg[27]_i_1_n_1\,
      CO(1) => \add_ln55_5_reg_1410_reg[27]_i_1_n_2\,
      CO(0) => \add_ln55_5_reg_1410_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_5_reg_1410[27]_i_2_n_0\,
      DI(2) => \add_ln55_5_reg_1410[27]_i_3_n_0\,
      DI(1) => \add_ln55_5_reg_1410[27]_i_4_n_0\,
      DI(0) => \add_ln55_5_reg_1410[27]_i_5_n_0\,
      O(3 downto 0) => add_ln55_5_fu_920_p2(27 downto 24),
      S(3) => \add_ln55_5_reg_1410[27]_i_6_n_0\,
      S(2) => \add_ln55_5_reg_1410[27]_i_7_n_0\,
      S(1) => \add_ln55_5_reg_1410[27]_i_8_n_0\,
      S(0) => \add_ln55_5_reg_1410[27]_i_9_n_0\
    );
\add_ln55_5_reg_1410_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(28),
      Q => add_ln55_5_reg_1410(28),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(29),
      Q => add_ln55_5_reg_1410(29),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(2),
      Q => add_ln55_5_reg_1410(2),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(30),
      Q => add_ln55_5_reg_1410(30),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(31),
      Q => add_ln55_5_reg_1410(31),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_5_reg_1410_reg[27]_i_1_n_0\,
      CO(3) => \NLW_add_ln55_5_reg_1410_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln55_5_reg_1410_reg[31]_i_1_n_1\,
      CO(1) => \add_ln55_5_reg_1410_reg[31]_i_1_n_2\,
      CO(0) => \add_ln55_5_reg_1410_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln55_5_reg_1410[31]_i_2_n_0\,
      DI(1) => \add_ln55_5_reg_1410[31]_i_3_n_0\,
      DI(0) => \add_ln55_5_reg_1410[31]_i_4_n_0\,
      O(3 downto 0) => add_ln55_5_fu_920_p2(31 downto 28),
      S(3) => \add_ln55_5_reg_1410[31]_i_5_n_0\,
      S(2) => \add_ln55_5_reg_1410[31]_i_6_n_0\,
      S(1) => \add_ln55_5_reg_1410[31]_i_7_n_0\,
      S(0) => \add_ln55_5_reg_1410[31]_i_8_n_0\
    );
\add_ln55_5_reg_1410_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(3),
      Q => add_ln55_5_reg_1410(3),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln55_5_reg_1410_reg[3]_i_1_n_0\,
      CO(2) => \add_ln55_5_reg_1410_reg[3]_i_1_n_1\,
      CO(1) => \add_ln55_5_reg_1410_reg[3]_i_1_n_2\,
      CO(0) => \add_ln55_5_reg_1410_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_5_reg_1410[3]_i_2_n_0\,
      DI(2) => \add_ln55_5_reg_1410[3]_i_3_n_0\,
      DI(1) => \add_ln55_5_reg_1410[3]_i_4_n_0\,
      DI(0) => mul_ln55_5_reg_1355(0),
      O(3 downto 0) => add_ln55_5_fu_920_p2(3 downto 0),
      S(3) => \add_ln55_5_reg_1410[3]_i_5_n_0\,
      S(2) => \add_ln55_5_reg_1410[3]_i_6_n_0\,
      S(1) => \add_ln55_5_reg_1410[3]_i_7_n_0\,
      S(0) => \add_ln55_5_reg_1410[3]_i_8_n_0\
    );
\add_ln55_5_reg_1410_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(4),
      Q => add_ln55_5_reg_1410(4),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(5),
      Q => add_ln55_5_reg_1410(5),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(6),
      Q => add_ln55_5_reg_1410(6),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(7),
      Q => add_ln55_5_reg_1410(7),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_5_reg_1410_reg[3]_i_1_n_0\,
      CO(3) => \add_ln55_5_reg_1410_reg[7]_i_1_n_0\,
      CO(2) => \add_ln55_5_reg_1410_reg[7]_i_1_n_1\,
      CO(1) => \add_ln55_5_reg_1410_reg[7]_i_1_n_2\,
      CO(0) => \add_ln55_5_reg_1410_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln55_5_reg_1410[7]_i_2_n_0\,
      DI(2) => \add_ln55_5_reg_1410[7]_i_3_n_0\,
      DI(1) => \add_ln55_5_reg_1410[7]_i_4_n_0\,
      DI(0) => \add_ln55_5_reg_1410[7]_i_5_n_0\,
      O(3 downto 0) => add_ln55_5_fu_920_p2(7 downto 4),
      S(3) => \add_ln55_5_reg_1410[7]_i_6_n_0\,
      S(2) => \add_ln55_5_reg_1410[7]_i_7_n_0\,
      S(1) => \add_ln55_5_reg_1410[7]_i_8_n_0\,
      S(0) => \add_ln55_5_reg_1410[7]_i_9_n_0\
    );
\add_ln55_5_reg_1410_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(8),
      Q => add_ln55_5_reg_1410(8),
      R => '0'
    );
\add_ln55_5_reg_1410_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_5_fu_920_p2(9),
      Q => add_ln55_5_reg_1410(9),
      R => '0'
    );
\add_ln55_7_reg_1415[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(11),
      I1 => mul_ln55_8_reg_1370(11),
      O => \add_ln55_7_reg_1415[11]_i_2_n_0\
    );
\add_ln55_7_reg_1415[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(10),
      I1 => mul_ln55_8_reg_1370(10),
      O => \add_ln55_7_reg_1415[11]_i_3_n_0\
    );
\add_ln55_7_reg_1415[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(9),
      I1 => mul_ln55_8_reg_1370(9),
      O => \add_ln55_7_reg_1415[11]_i_4_n_0\
    );
\add_ln55_7_reg_1415[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(8),
      I1 => mul_ln55_8_reg_1370(8),
      O => \add_ln55_7_reg_1415[11]_i_5_n_0\
    );
\add_ln55_7_reg_1415[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(15),
      I1 => mul_ln55_8_reg_1370(15),
      O => \add_ln55_7_reg_1415[15]_i_2_n_0\
    );
\add_ln55_7_reg_1415[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(14),
      I1 => mul_ln55_8_reg_1370(14),
      O => \add_ln55_7_reg_1415[15]_i_3_n_0\
    );
\add_ln55_7_reg_1415[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(13),
      I1 => mul_ln55_8_reg_1370(13),
      O => \add_ln55_7_reg_1415[15]_i_4_n_0\
    );
\add_ln55_7_reg_1415[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(12),
      I1 => mul_ln55_8_reg_1370(12),
      O => \add_ln55_7_reg_1415[15]_i_5_n_0\
    );
\add_ln55_7_reg_1415[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(19),
      I1 => mul_ln55_8_reg_1370(19),
      O => \add_ln55_7_reg_1415[19]_i_2_n_0\
    );
\add_ln55_7_reg_1415[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(18),
      I1 => mul_ln55_8_reg_1370(18),
      O => \add_ln55_7_reg_1415[19]_i_3_n_0\
    );
\add_ln55_7_reg_1415[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(17),
      I1 => mul_ln55_8_reg_1370(17),
      O => \add_ln55_7_reg_1415[19]_i_4_n_0\
    );
\add_ln55_7_reg_1415[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(16),
      I1 => mul_ln55_8_reg_1370(16),
      O => \add_ln55_7_reg_1415[19]_i_5_n_0\
    );
\add_ln55_7_reg_1415[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(23),
      I1 => mul_ln55_8_reg_1370(23),
      O => \add_ln55_7_reg_1415[23]_i_2_n_0\
    );
\add_ln55_7_reg_1415[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(22),
      I1 => mul_ln55_8_reg_1370(22),
      O => \add_ln55_7_reg_1415[23]_i_3_n_0\
    );
\add_ln55_7_reg_1415[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(21),
      I1 => mul_ln55_8_reg_1370(21),
      O => \add_ln55_7_reg_1415[23]_i_4_n_0\
    );
\add_ln55_7_reg_1415[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(20),
      I1 => mul_ln55_8_reg_1370(20),
      O => \add_ln55_7_reg_1415[23]_i_5_n_0\
    );
\add_ln55_7_reg_1415[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(27),
      I1 => mul_ln55_8_reg_1370(27),
      O => \add_ln55_7_reg_1415[27]_i_2_n_0\
    );
\add_ln55_7_reg_1415[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(26),
      I1 => mul_ln55_8_reg_1370(26),
      O => \add_ln55_7_reg_1415[27]_i_3_n_0\
    );
\add_ln55_7_reg_1415[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(25),
      I1 => mul_ln55_8_reg_1370(25),
      O => \add_ln55_7_reg_1415[27]_i_4_n_0\
    );
\add_ln55_7_reg_1415[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(24),
      I1 => mul_ln55_8_reg_1370(24),
      O => \add_ln55_7_reg_1415[27]_i_5_n_0\
    );
\add_ln55_7_reg_1415[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(31),
      I1 => mul_ln55_8_reg_1370(31),
      O => \add_ln55_7_reg_1415[31]_i_2_n_0\
    );
\add_ln55_7_reg_1415[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(30),
      I1 => mul_ln55_8_reg_1370(30),
      O => \add_ln55_7_reg_1415[31]_i_3_n_0\
    );
\add_ln55_7_reg_1415[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(29),
      I1 => mul_ln55_8_reg_1370(29),
      O => \add_ln55_7_reg_1415[31]_i_4_n_0\
    );
\add_ln55_7_reg_1415[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(28),
      I1 => mul_ln55_8_reg_1370(28),
      O => \add_ln55_7_reg_1415[31]_i_5_n_0\
    );
\add_ln55_7_reg_1415[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(3),
      I1 => mul_ln55_8_reg_1370(3),
      O => \add_ln55_7_reg_1415[3]_i_2_n_0\
    );
\add_ln55_7_reg_1415[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(2),
      I1 => mul_ln55_8_reg_1370(2),
      O => \add_ln55_7_reg_1415[3]_i_3_n_0\
    );
\add_ln55_7_reg_1415[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(1),
      I1 => mul_ln55_8_reg_1370(1),
      O => \add_ln55_7_reg_1415[3]_i_4_n_0\
    );
\add_ln55_7_reg_1415[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(0),
      I1 => mul_ln55_8_reg_1370(0),
      O => \add_ln55_7_reg_1415[3]_i_5_n_0\
    );
\add_ln55_7_reg_1415[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(7),
      I1 => mul_ln55_8_reg_1370(7),
      O => \add_ln55_7_reg_1415[7]_i_2_n_0\
    );
\add_ln55_7_reg_1415[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(6),
      I1 => mul_ln55_8_reg_1370(6),
      O => \add_ln55_7_reg_1415[7]_i_3_n_0\
    );
\add_ln55_7_reg_1415[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(5),
      I1 => mul_ln55_8_reg_1370(5),
      O => \add_ln55_7_reg_1415[7]_i_4_n_0\
    );
\add_ln55_7_reg_1415[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_7_reg_1365(4),
      I1 => mul_ln55_8_reg_1370(4),
      O => \add_ln55_7_reg_1415[7]_i_5_n_0\
    );
\add_ln55_7_reg_1415_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(0),
      Q => add_ln55_7_reg_1415(0),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(10),
      Q => add_ln55_7_reg_1415(10),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(11),
      Q => add_ln55_7_reg_1415(11),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_7_reg_1415_reg[7]_i_1_n_0\,
      CO(3) => \add_ln55_7_reg_1415_reg[11]_i_1_n_0\,
      CO(2) => \add_ln55_7_reg_1415_reg[11]_i_1_n_1\,
      CO(1) => \add_ln55_7_reg_1415_reg[11]_i_1_n_2\,
      CO(0) => \add_ln55_7_reg_1415_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln55_7_reg_1365(11 downto 8),
      O(3 downto 0) => add_ln55_7_fu_926_p2(11 downto 8),
      S(3) => \add_ln55_7_reg_1415[11]_i_2_n_0\,
      S(2) => \add_ln55_7_reg_1415[11]_i_3_n_0\,
      S(1) => \add_ln55_7_reg_1415[11]_i_4_n_0\,
      S(0) => \add_ln55_7_reg_1415[11]_i_5_n_0\
    );
\add_ln55_7_reg_1415_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(12),
      Q => add_ln55_7_reg_1415(12),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(13),
      Q => add_ln55_7_reg_1415(13),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(14),
      Q => add_ln55_7_reg_1415(14),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(15),
      Q => add_ln55_7_reg_1415(15),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_7_reg_1415_reg[11]_i_1_n_0\,
      CO(3) => \add_ln55_7_reg_1415_reg[15]_i_1_n_0\,
      CO(2) => \add_ln55_7_reg_1415_reg[15]_i_1_n_1\,
      CO(1) => \add_ln55_7_reg_1415_reg[15]_i_1_n_2\,
      CO(0) => \add_ln55_7_reg_1415_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln55_7_reg_1365(15 downto 12),
      O(3 downto 0) => add_ln55_7_fu_926_p2(15 downto 12),
      S(3) => \add_ln55_7_reg_1415[15]_i_2_n_0\,
      S(2) => \add_ln55_7_reg_1415[15]_i_3_n_0\,
      S(1) => \add_ln55_7_reg_1415[15]_i_4_n_0\,
      S(0) => \add_ln55_7_reg_1415[15]_i_5_n_0\
    );
\add_ln55_7_reg_1415_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(16),
      Q => add_ln55_7_reg_1415(16),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(17),
      Q => add_ln55_7_reg_1415(17),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(18),
      Q => add_ln55_7_reg_1415(18),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(19),
      Q => add_ln55_7_reg_1415(19),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_7_reg_1415_reg[15]_i_1_n_0\,
      CO(3) => \add_ln55_7_reg_1415_reg[19]_i_1_n_0\,
      CO(2) => \add_ln55_7_reg_1415_reg[19]_i_1_n_1\,
      CO(1) => \add_ln55_7_reg_1415_reg[19]_i_1_n_2\,
      CO(0) => \add_ln55_7_reg_1415_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln55_7_reg_1365(19 downto 16),
      O(3 downto 0) => add_ln55_7_fu_926_p2(19 downto 16),
      S(3) => \add_ln55_7_reg_1415[19]_i_2_n_0\,
      S(2) => \add_ln55_7_reg_1415[19]_i_3_n_0\,
      S(1) => \add_ln55_7_reg_1415[19]_i_4_n_0\,
      S(0) => \add_ln55_7_reg_1415[19]_i_5_n_0\
    );
\add_ln55_7_reg_1415_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(1),
      Q => add_ln55_7_reg_1415(1),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(20),
      Q => add_ln55_7_reg_1415(20),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(21),
      Q => add_ln55_7_reg_1415(21),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(22),
      Q => add_ln55_7_reg_1415(22),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(23),
      Q => add_ln55_7_reg_1415(23),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_7_reg_1415_reg[19]_i_1_n_0\,
      CO(3) => \add_ln55_7_reg_1415_reg[23]_i_1_n_0\,
      CO(2) => \add_ln55_7_reg_1415_reg[23]_i_1_n_1\,
      CO(1) => \add_ln55_7_reg_1415_reg[23]_i_1_n_2\,
      CO(0) => \add_ln55_7_reg_1415_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln55_7_reg_1365(23 downto 20),
      O(3 downto 0) => add_ln55_7_fu_926_p2(23 downto 20),
      S(3) => \add_ln55_7_reg_1415[23]_i_2_n_0\,
      S(2) => \add_ln55_7_reg_1415[23]_i_3_n_0\,
      S(1) => \add_ln55_7_reg_1415[23]_i_4_n_0\,
      S(0) => \add_ln55_7_reg_1415[23]_i_5_n_0\
    );
\add_ln55_7_reg_1415_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(24),
      Q => add_ln55_7_reg_1415(24),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(25),
      Q => add_ln55_7_reg_1415(25),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(26),
      Q => add_ln55_7_reg_1415(26),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(27),
      Q => add_ln55_7_reg_1415(27),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_7_reg_1415_reg[23]_i_1_n_0\,
      CO(3) => \add_ln55_7_reg_1415_reg[27]_i_1_n_0\,
      CO(2) => \add_ln55_7_reg_1415_reg[27]_i_1_n_1\,
      CO(1) => \add_ln55_7_reg_1415_reg[27]_i_1_n_2\,
      CO(0) => \add_ln55_7_reg_1415_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln55_7_reg_1365(27 downto 24),
      O(3 downto 0) => add_ln55_7_fu_926_p2(27 downto 24),
      S(3) => \add_ln55_7_reg_1415[27]_i_2_n_0\,
      S(2) => \add_ln55_7_reg_1415[27]_i_3_n_0\,
      S(1) => \add_ln55_7_reg_1415[27]_i_4_n_0\,
      S(0) => \add_ln55_7_reg_1415[27]_i_5_n_0\
    );
\add_ln55_7_reg_1415_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(28),
      Q => add_ln55_7_reg_1415(28),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(29),
      Q => add_ln55_7_reg_1415(29),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(2),
      Q => add_ln55_7_reg_1415(2),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(30),
      Q => add_ln55_7_reg_1415(30),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(31),
      Q => add_ln55_7_reg_1415(31),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_7_reg_1415_reg[27]_i_1_n_0\,
      CO(3) => \NLW_add_ln55_7_reg_1415_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln55_7_reg_1415_reg[31]_i_1_n_1\,
      CO(1) => \add_ln55_7_reg_1415_reg[31]_i_1_n_2\,
      CO(0) => \add_ln55_7_reg_1415_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => mul_ln55_7_reg_1365(30 downto 28),
      O(3 downto 0) => add_ln55_7_fu_926_p2(31 downto 28),
      S(3) => \add_ln55_7_reg_1415[31]_i_2_n_0\,
      S(2) => \add_ln55_7_reg_1415[31]_i_3_n_0\,
      S(1) => \add_ln55_7_reg_1415[31]_i_4_n_0\,
      S(0) => \add_ln55_7_reg_1415[31]_i_5_n_0\
    );
\add_ln55_7_reg_1415_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(3),
      Q => add_ln55_7_reg_1415(3),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln55_7_reg_1415_reg[3]_i_1_n_0\,
      CO(2) => \add_ln55_7_reg_1415_reg[3]_i_1_n_1\,
      CO(1) => \add_ln55_7_reg_1415_reg[3]_i_1_n_2\,
      CO(0) => \add_ln55_7_reg_1415_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln55_7_reg_1365(3 downto 0),
      O(3 downto 0) => add_ln55_7_fu_926_p2(3 downto 0),
      S(3) => \add_ln55_7_reg_1415[3]_i_2_n_0\,
      S(2) => \add_ln55_7_reg_1415[3]_i_3_n_0\,
      S(1) => \add_ln55_7_reg_1415[3]_i_4_n_0\,
      S(0) => \add_ln55_7_reg_1415[3]_i_5_n_0\
    );
\add_ln55_7_reg_1415_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(4),
      Q => add_ln55_7_reg_1415(4),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(5),
      Q => add_ln55_7_reg_1415(5),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(6),
      Q => add_ln55_7_reg_1415(6),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(7),
      Q => add_ln55_7_reg_1415(7),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_7_reg_1415_reg[3]_i_1_n_0\,
      CO(3) => \add_ln55_7_reg_1415_reg[7]_i_1_n_0\,
      CO(2) => \add_ln55_7_reg_1415_reg[7]_i_1_n_1\,
      CO(1) => \add_ln55_7_reg_1415_reg[7]_i_1_n_2\,
      CO(0) => \add_ln55_7_reg_1415_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln55_7_reg_1365(7 downto 4),
      O(3 downto 0) => add_ln55_7_fu_926_p2(7 downto 4),
      S(3) => \add_ln55_7_reg_1415[7]_i_2_n_0\,
      S(2) => \add_ln55_7_reg_1415[7]_i_3_n_0\,
      S(1) => \add_ln55_7_reg_1415[7]_i_4_n_0\,
      S(0) => \add_ln55_7_reg_1415[7]_i_5_n_0\
    );
\add_ln55_7_reg_1415_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(8),
      Q => add_ln55_7_reg_1415(8),
      R => '0'
    );
\add_ln55_7_reg_1415_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_7_fu_926_p2(9),
      Q => add_ln55_7_reg_1415(9),
      R => '0'
    );
\add_ln55_8_reg_1420[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(11),
      I1 => mul_ln55_10_reg_1380(11),
      O => \add_ln55_8_reg_1420[11]_i_2_n_0\
    );
\add_ln55_8_reg_1420[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(10),
      I1 => mul_ln55_10_reg_1380(10),
      O => \add_ln55_8_reg_1420[11]_i_3_n_0\
    );
\add_ln55_8_reg_1420[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(9),
      I1 => mul_ln55_10_reg_1380(9),
      O => \add_ln55_8_reg_1420[11]_i_4_n_0\
    );
\add_ln55_8_reg_1420[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(8),
      I1 => mul_ln55_10_reg_1380(8),
      O => \add_ln55_8_reg_1420[11]_i_5_n_0\
    );
\add_ln55_8_reg_1420[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(15),
      I1 => mul_ln55_10_reg_1380(15),
      O => \add_ln55_8_reg_1420[15]_i_2_n_0\
    );
\add_ln55_8_reg_1420[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(14),
      I1 => mul_ln55_10_reg_1380(14),
      O => \add_ln55_8_reg_1420[15]_i_3_n_0\
    );
\add_ln55_8_reg_1420[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(13),
      I1 => mul_ln55_10_reg_1380(13),
      O => \add_ln55_8_reg_1420[15]_i_4_n_0\
    );
\add_ln55_8_reg_1420[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(12),
      I1 => mul_ln55_10_reg_1380(12),
      O => \add_ln55_8_reg_1420[15]_i_5_n_0\
    );
\add_ln55_8_reg_1420[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(19),
      I1 => mul_ln55_10_reg_1380(19),
      O => \add_ln55_8_reg_1420[19]_i_2_n_0\
    );
\add_ln55_8_reg_1420[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(18),
      I1 => mul_ln55_10_reg_1380(18),
      O => \add_ln55_8_reg_1420[19]_i_3_n_0\
    );
\add_ln55_8_reg_1420[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(17),
      I1 => mul_ln55_10_reg_1380(17),
      O => \add_ln55_8_reg_1420[19]_i_4_n_0\
    );
\add_ln55_8_reg_1420[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(16),
      I1 => mul_ln55_10_reg_1380(16),
      O => \add_ln55_8_reg_1420[19]_i_5_n_0\
    );
\add_ln55_8_reg_1420[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(23),
      I1 => mul_ln55_10_reg_1380(23),
      O => \add_ln55_8_reg_1420[23]_i_2_n_0\
    );
\add_ln55_8_reg_1420[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(22),
      I1 => mul_ln55_10_reg_1380(22),
      O => \add_ln55_8_reg_1420[23]_i_3_n_0\
    );
\add_ln55_8_reg_1420[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(21),
      I1 => mul_ln55_10_reg_1380(21),
      O => \add_ln55_8_reg_1420[23]_i_4_n_0\
    );
\add_ln55_8_reg_1420[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(20),
      I1 => mul_ln55_10_reg_1380(20),
      O => \add_ln55_8_reg_1420[23]_i_5_n_0\
    );
\add_ln55_8_reg_1420[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(27),
      I1 => mul_ln55_10_reg_1380(27),
      O => \add_ln55_8_reg_1420[27]_i_2_n_0\
    );
\add_ln55_8_reg_1420[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(26),
      I1 => mul_ln55_10_reg_1380(26),
      O => \add_ln55_8_reg_1420[27]_i_3_n_0\
    );
\add_ln55_8_reg_1420[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(25),
      I1 => mul_ln55_10_reg_1380(25),
      O => \add_ln55_8_reg_1420[27]_i_4_n_0\
    );
\add_ln55_8_reg_1420[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(24),
      I1 => mul_ln55_10_reg_1380(24),
      O => \add_ln55_8_reg_1420[27]_i_5_n_0\
    );
\add_ln55_8_reg_1420[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(31),
      I1 => mul_ln55_10_reg_1380(31),
      O => \add_ln55_8_reg_1420[31]_i_2_n_0\
    );
\add_ln55_8_reg_1420[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(30),
      I1 => mul_ln55_10_reg_1380(30),
      O => \add_ln55_8_reg_1420[31]_i_3_n_0\
    );
\add_ln55_8_reg_1420[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(29),
      I1 => mul_ln55_10_reg_1380(29),
      O => \add_ln55_8_reg_1420[31]_i_4_n_0\
    );
\add_ln55_8_reg_1420[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(28),
      I1 => mul_ln55_10_reg_1380(28),
      O => \add_ln55_8_reg_1420[31]_i_5_n_0\
    );
\add_ln55_8_reg_1420[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(3),
      I1 => mul_ln55_10_reg_1380(3),
      O => \add_ln55_8_reg_1420[3]_i_2_n_0\
    );
\add_ln55_8_reg_1420[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(2),
      I1 => mul_ln55_10_reg_1380(2),
      O => \add_ln55_8_reg_1420[3]_i_3_n_0\
    );
\add_ln55_8_reg_1420[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(1),
      I1 => mul_ln55_10_reg_1380(1),
      O => \add_ln55_8_reg_1420[3]_i_4_n_0\
    );
\add_ln55_8_reg_1420[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(0),
      I1 => mul_ln55_10_reg_1380(0),
      O => \add_ln55_8_reg_1420[3]_i_5_n_0\
    );
\add_ln55_8_reg_1420[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(7),
      I1 => mul_ln55_10_reg_1380(7),
      O => \add_ln55_8_reg_1420[7]_i_2_n_0\
    );
\add_ln55_8_reg_1420[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(6),
      I1 => mul_ln55_10_reg_1380(6),
      O => \add_ln55_8_reg_1420[7]_i_3_n_0\
    );
\add_ln55_8_reg_1420[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(5),
      I1 => mul_ln55_10_reg_1380(5),
      O => \add_ln55_8_reg_1420[7]_i_4_n_0\
    );
\add_ln55_8_reg_1420[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mul_ln55_9_reg_1375(4),
      I1 => mul_ln55_10_reg_1380(4),
      O => \add_ln55_8_reg_1420[7]_i_5_n_0\
    );
\add_ln55_8_reg_1420_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(0),
      Q => add_ln55_8_reg_1420(0),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(10),
      Q => add_ln55_8_reg_1420(10),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(11),
      Q => add_ln55_8_reg_1420(11),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_8_reg_1420_reg[7]_i_1_n_0\,
      CO(3) => \add_ln55_8_reg_1420_reg[11]_i_1_n_0\,
      CO(2) => \add_ln55_8_reg_1420_reg[11]_i_1_n_1\,
      CO(1) => \add_ln55_8_reg_1420_reg[11]_i_1_n_2\,
      CO(0) => \add_ln55_8_reg_1420_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln55_9_reg_1375(11 downto 8),
      O(3 downto 0) => add_ln55_8_fu_930_p2(11 downto 8),
      S(3) => \add_ln55_8_reg_1420[11]_i_2_n_0\,
      S(2) => \add_ln55_8_reg_1420[11]_i_3_n_0\,
      S(1) => \add_ln55_8_reg_1420[11]_i_4_n_0\,
      S(0) => \add_ln55_8_reg_1420[11]_i_5_n_0\
    );
\add_ln55_8_reg_1420_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(12),
      Q => add_ln55_8_reg_1420(12),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(13),
      Q => add_ln55_8_reg_1420(13),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(14),
      Q => add_ln55_8_reg_1420(14),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(15),
      Q => add_ln55_8_reg_1420(15),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_8_reg_1420_reg[11]_i_1_n_0\,
      CO(3) => \add_ln55_8_reg_1420_reg[15]_i_1_n_0\,
      CO(2) => \add_ln55_8_reg_1420_reg[15]_i_1_n_1\,
      CO(1) => \add_ln55_8_reg_1420_reg[15]_i_1_n_2\,
      CO(0) => \add_ln55_8_reg_1420_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln55_9_reg_1375(15 downto 12),
      O(3 downto 0) => add_ln55_8_fu_930_p2(15 downto 12),
      S(3) => \add_ln55_8_reg_1420[15]_i_2_n_0\,
      S(2) => \add_ln55_8_reg_1420[15]_i_3_n_0\,
      S(1) => \add_ln55_8_reg_1420[15]_i_4_n_0\,
      S(0) => \add_ln55_8_reg_1420[15]_i_5_n_0\
    );
\add_ln55_8_reg_1420_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(16),
      Q => add_ln55_8_reg_1420(16),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(17),
      Q => add_ln55_8_reg_1420(17),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(18),
      Q => add_ln55_8_reg_1420(18),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(19),
      Q => add_ln55_8_reg_1420(19),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_8_reg_1420_reg[15]_i_1_n_0\,
      CO(3) => \add_ln55_8_reg_1420_reg[19]_i_1_n_0\,
      CO(2) => \add_ln55_8_reg_1420_reg[19]_i_1_n_1\,
      CO(1) => \add_ln55_8_reg_1420_reg[19]_i_1_n_2\,
      CO(0) => \add_ln55_8_reg_1420_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln55_9_reg_1375(19 downto 16),
      O(3 downto 0) => add_ln55_8_fu_930_p2(19 downto 16),
      S(3) => \add_ln55_8_reg_1420[19]_i_2_n_0\,
      S(2) => \add_ln55_8_reg_1420[19]_i_3_n_0\,
      S(1) => \add_ln55_8_reg_1420[19]_i_4_n_0\,
      S(0) => \add_ln55_8_reg_1420[19]_i_5_n_0\
    );
\add_ln55_8_reg_1420_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(1),
      Q => add_ln55_8_reg_1420(1),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(20),
      Q => add_ln55_8_reg_1420(20),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(21),
      Q => add_ln55_8_reg_1420(21),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(22),
      Q => add_ln55_8_reg_1420(22),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(23),
      Q => add_ln55_8_reg_1420(23),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_8_reg_1420_reg[19]_i_1_n_0\,
      CO(3) => \add_ln55_8_reg_1420_reg[23]_i_1_n_0\,
      CO(2) => \add_ln55_8_reg_1420_reg[23]_i_1_n_1\,
      CO(1) => \add_ln55_8_reg_1420_reg[23]_i_1_n_2\,
      CO(0) => \add_ln55_8_reg_1420_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln55_9_reg_1375(23 downto 20),
      O(3 downto 0) => add_ln55_8_fu_930_p2(23 downto 20),
      S(3) => \add_ln55_8_reg_1420[23]_i_2_n_0\,
      S(2) => \add_ln55_8_reg_1420[23]_i_3_n_0\,
      S(1) => \add_ln55_8_reg_1420[23]_i_4_n_0\,
      S(0) => \add_ln55_8_reg_1420[23]_i_5_n_0\
    );
\add_ln55_8_reg_1420_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(24),
      Q => add_ln55_8_reg_1420(24),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(25),
      Q => add_ln55_8_reg_1420(25),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(26),
      Q => add_ln55_8_reg_1420(26),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(27),
      Q => add_ln55_8_reg_1420(27),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_8_reg_1420_reg[23]_i_1_n_0\,
      CO(3) => \add_ln55_8_reg_1420_reg[27]_i_1_n_0\,
      CO(2) => \add_ln55_8_reg_1420_reg[27]_i_1_n_1\,
      CO(1) => \add_ln55_8_reg_1420_reg[27]_i_1_n_2\,
      CO(0) => \add_ln55_8_reg_1420_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln55_9_reg_1375(27 downto 24),
      O(3 downto 0) => add_ln55_8_fu_930_p2(27 downto 24),
      S(3) => \add_ln55_8_reg_1420[27]_i_2_n_0\,
      S(2) => \add_ln55_8_reg_1420[27]_i_3_n_0\,
      S(1) => \add_ln55_8_reg_1420[27]_i_4_n_0\,
      S(0) => \add_ln55_8_reg_1420[27]_i_5_n_0\
    );
\add_ln55_8_reg_1420_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(28),
      Q => add_ln55_8_reg_1420(28),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(29),
      Q => add_ln55_8_reg_1420(29),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(2),
      Q => add_ln55_8_reg_1420(2),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(30),
      Q => add_ln55_8_reg_1420(30),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(31),
      Q => add_ln55_8_reg_1420(31),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_8_reg_1420_reg[27]_i_1_n_0\,
      CO(3) => \NLW_add_ln55_8_reg_1420_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln55_8_reg_1420_reg[31]_i_1_n_1\,
      CO(1) => \add_ln55_8_reg_1420_reg[31]_i_1_n_2\,
      CO(0) => \add_ln55_8_reg_1420_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => mul_ln55_9_reg_1375(30 downto 28),
      O(3 downto 0) => add_ln55_8_fu_930_p2(31 downto 28),
      S(3) => \add_ln55_8_reg_1420[31]_i_2_n_0\,
      S(2) => \add_ln55_8_reg_1420[31]_i_3_n_0\,
      S(1) => \add_ln55_8_reg_1420[31]_i_4_n_0\,
      S(0) => \add_ln55_8_reg_1420[31]_i_5_n_0\
    );
\add_ln55_8_reg_1420_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(3),
      Q => add_ln55_8_reg_1420(3),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln55_8_reg_1420_reg[3]_i_1_n_0\,
      CO(2) => \add_ln55_8_reg_1420_reg[3]_i_1_n_1\,
      CO(1) => \add_ln55_8_reg_1420_reg[3]_i_1_n_2\,
      CO(0) => \add_ln55_8_reg_1420_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln55_9_reg_1375(3 downto 0),
      O(3 downto 0) => add_ln55_8_fu_930_p2(3 downto 0),
      S(3) => \add_ln55_8_reg_1420[3]_i_2_n_0\,
      S(2) => \add_ln55_8_reg_1420[3]_i_3_n_0\,
      S(1) => \add_ln55_8_reg_1420[3]_i_4_n_0\,
      S(0) => \add_ln55_8_reg_1420[3]_i_5_n_0\
    );
\add_ln55_8_reg_1420_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(4),
      Q => add_ln55_8_reg_1420(4),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(5),
      Q => add_ln55_8_reg_1420(5),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(6),
      Q => add_ln55_8_reg_1420(6),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(7),
      Q => add_ln55_8_reg_1420(7),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln55_8_reg_1420_reg[3]_i_1_n_0\,
      CO(3) => \add_ln55_8_reg_1420_reg[7]_i_1_n_0\,
      CO(2) => \add_ln55_8_reg_1420_reg[7]_i_1_n_1\,
      CO(1) => \add_ln55_8_reg_1420_reg[7]_i_1_n_2\,
      CO(0) => \add_ln55_8_reg_1420_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mul_ln55_9_reg_1375(7 downto 4),
      O(3 downto 0) => add_ln55_8_fu_930_p2(7 downto 4),
      S(3) => \add_ln55_8_reg_1420[7]_i_2_n_0\,
      S(2) => \add_ln55_8_reg_1420[7]_i_3_n_0\,
      S(1) => \add_ln55_8_reg_1420[7]_i_4_n_0\,
      S(0) => \add_ln55_8_reg_1420[7]_i_5_n_0\
    );
\add_ln55_8_reg_1420_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(8),
      Q => add_ln55_8_reg_1420(8),
      R => '0'
    );
\add_ln55_8_reg_1420_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln55_8_fu_930_p2(9),
      Q => add_ln55_8_reg_1420(9),
      R => '0'
    );
\add_ln57_reg_1071_pp0_iter5_reg_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => add_ln57_reg_1071(0),
      Q => \add_ln57_reg_1071_pp0_iter5_reg_reg[0]_srl5_n_0\
    );
\add_ln57_reg_1071_pp0_iter5_reg_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => add_ln57_reg_1071(1),
      Q => \add_ln57_reg_1071_pp0_iter5_reg_reg[1]_srl5_n_0\
    );
\add_ln57_reg_1071_pp0_iter5_reg_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => add_ln57_reg_1071(2),
      Q => \add_ln57_reg_1071_pp0_iter5_reg_reg[2]_srl5_n_0\
    );
\add_ln57_reg_1071_pp0_iter5_reg_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => add_ln57_reg_1071(3),
      Q => \add_ln57_reg_1071_pp0_iter5_reg_reg[3]_srl5_n_0\
    );
\add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => add_ln57_fu_853_p2(4),
      Q => \add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6_n_0\
    );
\add_ln57_reg_1071_pp0_iter5_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => add_ln57_fu_853_p2(5),
      Q => \add_ln57_reg_1071_pp0_iter5_reg_reg[5]_srl6_n_0\
    );
\add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => add_ln57_fu_853_p2(6),
      Q => \add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6_n_0\
    );
\add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => add_ln57_fu_853_p2(7),
      Q => \add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6_n_0\
    );
\add_ln57_reg_1071_pp0_iter6_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln57_reg_1071_pp0_iter5_reg_reg[0]_srl5_n_0\,
      Q => add_ln57_reg_1071_pp0_iter6_reg(0),
      R => '0'
    );
\add_ln57_reg_1071_pp0_iter6_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln57_reg_1071_pp0_iter5_reg_reg[1]_srl5_n_0\,
      Q => add_ln57_reg_1071_pp0_iter6_reg(1),
      R => '0'
    );
\add_ln57_reg_1071_pp0_iter6_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln57_reg_1071_pp0_iter5_reg_reg[2]_srl5_n_0\,
      Q => add_ln57_reg_1071_pp0_iter6_reg(2),
      R => '0'
    );
\add_ln57_reg_1071_pp0_iter6_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln57_reg_1071_pp0_iter5_reg_reg[3]_srl5_n_0\,
      Q => add_ln57_reg_1071_pp0_iter6_reg(3),
      R => '0'
    );
\add_ln57_reg_1071_pp0_iter6_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln57_reg_1071_pp0_iter5_reg_reg[4]_srl6_n_0\,
      Q => add_ln57_reg_1071_pp0_iter6_reg(4),
      R => '0'
    );
\add_ln57_reg_1071_pp0_iter6_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln57_reg_1071_pp0_iter5_reg_reg[5]_srl6_n_0\,
      Q => add_ln57_reg_1071_pp0_iter6_reg(5),
      R => '0'
    );
\add_ln57_reg_1071_pp0_iter6_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln57_reg_1071_pp0_iter5_reg_reg[6]_srl6_n_0\,
      Q => add_ln57_reg_1071_pp0_iter6_reg(6),
      R => '0'
    );
\add_ln57_reg_1071_pp0_iter6_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln57_reg_1071_pp0_iter5_reg_reg[7]_srl6_n_0\,
      Q => add_ln57_reg_1071_pp0_iter6_reg(7),
      R => '0'
    );
\add_ln57_reg_1071_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => j3_fu_244(0),
      Q => add_ln57_reg_1071(0),
      R => flow_control_loop_delay_pipe_U_n_1
    );
\add_ln57_reg_1071_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => j3_fu_244(1),
      Q => add_ln57_reg_1071(1),
      R => flow_control_loop_delay_pipe_U_n_1
    );
\add_ln57_reg_1071_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => j3_fu_244(2),
      Q => add_ln57_reg_1071(2),
      R => flow_control_loop_delay_pipe_U_n_1
    );
\add_ln57_reg_1071_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => j3_fu_244(3),
      Q => add_ln57_reg_1071(3),
      R => flow_control_loop_delay_pipe_U_n_1
    );
ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_6,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter7_reg_reg_srl6: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ap_loop_exit_ready_pp0_iter1_reg,
      Q => ap_loop_exit_ready_pp0_iter7_reg_reg_srl6_n_0
    );
\ap_loop_exit_ready_pp0_iter8_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter7_reg_reg_srl6_n_0,
      Q => ap_loop_exit_ready_pp0_iter8_reg,
      R => '0'
    );
control_s_axi_U: entity work.bd_0_hls_inst_0_matrix_mult_hw_control_s_axi
     port map (
      E(0) => ap_enable_reg_pp0_iter0,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      Q(2 downto 0) => i2_fu_240(2 downto 0),
      address0(7 downto 0) => add_ln57_reg_1071_pp0_iter6_reg(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      ap_enable_reg_pp0_iter6_reg => control_s_axi_U_n_5,
      ap_enable_reg_pp0_iter7 => ap_enable_reg_pp0_iter7,
      ap_enable_reg_pp0_iter8 => ap_enable_reg_pp0_iter8,
      ap_idle => ap_idle,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter8_reg => ap_loop_exit_ready_pp0_iter8_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      buff0_reg => flow_control_loop_delay_pipe_U_n_33,
      buff0_reg_0 => flow_control_loop_delay_pipe_U_n_38,
      buff0_reg_1 => flow_control_loop_delay_pipe_U_n_32,
      buff0_reg_2 => flow_control_loop_delay_pipe_U_n_37,
      buff0_reg_3 => flow_control_loop_delay_pipe_U_n_31,
      buff0_reg_4 => flow_control_loop_delay_pipe_U_n_36,
      buff0_reg_5 => flow_control_loop_delay_pipe_U_n_34,
      buff0_reg_6 => flow_control_loop_delay_pipe_U_n_39,
      buff0_reg_7 => flow_control_loop_delay_pipe_U_n_35,
      buff0_reg_8 => flow_control_loop_delay_pipe_U_n_40,
      \i2_fu_240_reg[0]\ => control_s_axi_U_n_4,
      \i2_fu_240_reg[1]\ => control_s_axi_U_n_3,
      i_fu_789_p3(3 downto 0) => i_fu_789_p3(3 downto 0),
      int_ap_start_reg_0 => control_s_axi_U_n_6,
      int_ap_start_reg_1 => control_s_axi_U_n_7,
      int_ap_start_reg_10 => control_s_axi_U_n_16,
      int_ap_start_reg_2 => control_s_axi_U_n_8,
      int_ap_start_reg_3 => control_s_axi_U_n_9,
      int_ap_start_reg_4 => control_s_axi_U_n_10,
      int_ap_start_reg_5 => control_s_axi_U_n_11,
      int_ap_start_reg_6 => control_s_axi_U_n_12,
      int_ap_start_reg_7 => control_s_axi_U_n_13,
      int_ap_start_reg_8 => control_s_axi_U_n_14,
      int_ap_start_reg_9 => control_s_axi_U_n_15,
      interrupt => interrupt,
      mem_reg(31 downto 0) => sum_1_reg_1435(31 downto 0),
      q00(31 downto 0) => \int_A_0/q00\(31 downto 0),
      q00_0(31 downto 0) => \int_A_1/q00\(31 downto 0),
      q00_1(31 downto 0) => \int_A_2/q00\(31 downto 0),
      q00_10(31 downto 0) => \int_A_11/q00\(31 downto 0),
      q00_11(31 downto 0) => \int_A_12/q00\(31 downto 0),
      q00_12(31 downto 0) => \int_A_13/q00\(31 downto 0),
      q00_13(31 downto 0) => \int_A_14/q00\(31 downto 0),
      q00_14(31 downto 0) => \int_A_15/q00\(31 downto 0),
      q00_15(31 downto 0) => \int_B_0/q00\(31 downto 0),
      q00_16(31 downto 0) => \int_B_1/q00\(31 downto 0),
      q00_17(31 downto 0) => \int_B_2/q00\(31 downto 0),
      q00_18(31 downto 0) => \int_B_3/q00\(31 downto 0),
      q00_19(31 downto 0) => \int_B_4/q00\(31 downto 0),
      q00_2(31 downto 0) => \int_A_3/q00\(31 downto 0),
      q00_20(31 downto 0) => \int_B_5/q00\(31 downto 0),
      q00_21(31 downto 0) => \int_B_6/q00\(31 downto 0),
      q00_22(31 downto 0) => \int_B_7/q00\(31 downto 0),
      q00_23(31 downto 0) => \int_B_8/q00\(31 downto 0),
      q00_24(31 downto 0) => \int_B_9/q00\(31 downto 0),
      q00_25(31 downto 0) => \int_B_10/q00\(31 downto 0),
      q00_26(31 downto 0) => \int_B_11/q00\(31 downto 0),
      q00_27(31 downto 0) => \int_B_12/q00\(31 downto 0),
      q00_28(31 downto 0) => \int_B_13/q00\(31 downto 0),
      q00_29(31 downto 0) => \int_B_14/q00\(31 downto 0),
      q00_3(31 downto 0) => \int_A_4/q00\(31 downto 0),
      q00_30(31 downto 0) => \int_B_15/q00\(31 downto 0),
      q00_4(31 downto 0) => \int_A_5/q00\(31 downto 0),
      q00_5(31 downto 0) => \int_A_6/q00\(31 downto 0),
      q00_6(31 downto 0) => \int_A_7/q00\(31 downto 0),
      q00_7(31 downto 0) => \int_A_8/q00\(31 downto 0),
      q00_8(31 downto 0) => \int_A_9/q00\(31 downto 0),
      q00_9(31 downto 0) => \int_A_10/q00\(31 downto 0),
      rewind_ap_ready_reg => rewind_ap_ready_reg,
      s_axi_control_ARADDR(13 downto 0) => s_axi_control_ARADDR(13 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(11 downto 0) => s_axi_control_AWADDR(13 downto 2),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      select_ln38_fu_781_p3(3 downto 0) => select_ln38_fu_781_p3(3 downto 0),
      \tmp_product__0\ => flow_control_loop_delay_pipe_U_n_60,
      \tmp_product__0_0\ => flow_control_loop_delay_pipe_U_n_55,
      \tmp_product__0_1\ => flow_control_loop_delay_pipe_U_n_50,
      \tmp_product__0_10\ => flow_control_loop_delay_pipe_U_n_43,
      \tmp_product__0_11\ => flow_control_loop_delay_pipe_U_n_57,
      \tmp_product__0_12\ => flow_control_loop_delay_pipe_U_n_52,
      \tmp_product__0_13\ => flow_control_loop_delay_pipe_U_n_47,
      \tmp_product__0_14\ => flow_control_loop_delay_pipe_U_n_42,
      \tmp_product__0_15\ => flow_control_loop_delay_pipe_U_n_56,
      \tmp_product__0_16\ => flow_control_loop_delay_pipe_U_n_51,
      \tmp_product__0_17\ => flow_control_loop_delay_pipe_U_n_46,
      \tmp_product__0_18\ => flow_control_loop_delay_pipe_U_n_41,
      \tmp_product__0_2\ => flow_control_loop_delay_pipe_U_n_45,
      \tmp_product__0_3\ => flow_control_loop_delay_pipe_U_n_59,
      \tmp_product__0_4\ => flow_control_loop_delay_pipe_U_n_54,
      \tmp_product__0_5\ => flow_control_loop_delay_pipe_U_n_49,
      \tmp_product__0_6\ => flow_control_loop_delay_pipe_U_n_44,
      \tmp_product__0_7\ => flow_control_loop_delay_pipe_U_n_58,
      \tmp_product__0_8\ => flow_control_loop_delay_pipe_U_n_53,
      \tmp_product__0_9\ => flow_control_loop_delay_pipe_U_n_48
    );
flow_control_loop_delay_pipe_U: entity work.bd_0_hls_inst_0_matrix_mult_hw_flow_control_loop_delay_pipe
     port map (
      D(7 downto 0) => add_ln38_1_fu_865_p2(7 downto 0),
      Q(7 downto 0) => indvar_flatten1_fu_236(7 downto 0),
      add_ln57_fu_853_p2(3 downto 0) => add_ln57_fu_853_p2(7 downto 4),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_idle => ap_idle,
      ap_loop_exit_ready => ap_loop_exit_ready,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      \i2_fu_240_reg[2]\ => control_s_axi_U_n_4,
      \i2_fu_240_reg[3]\(3 downto 0) => i2_fu_240(3 downto 0),
      \i2_fu_240_reg[3]_0\ => control_s_axi_U_n_3,
      icmp_ln38_fu_877_p2 => icmp_ln38_fu_877_p2,
      icmp_ln38_reg_1161 => icmp_ln38_reg_1161,
      \icmp_ln38_reg_1161_reg[0]\ => flow_control_loop_delay_pipe_U_n_1,
      icmp_ln39_fu_871_p2 => icmp_ln39_fu_871_p2,
      icmp_ln39_reg_1156 => icmp_ln39_reg_1156,
      \icmp_ln39_reg_1156_reg[0]\(3 downto 0) => i_fu_789_p3(3 downto 0),
      \icmp_ln39_reg_1156_reg[0]_0\ => flow_control_loop_delay_pipe_U_n_31,
      \icmp_ln39_reg_1156_reg[0]_1\ => flow_control_loop_delay_pipe_U_n_32,
      \icmp_ln39_reg_1156_reg[0]_2\ => flow_control_loop_delay_pipe_U_n_33,
      \icmp_ln39_reg_1156_reg[0]_3\ => flow_control_loop_delay_pipe_U_n_34,
      \icmp_ln39_reg_1156_reg[0]_4\ => flow_control_loop_delay_pipe_U_n_35,
      \icmp_ln39_reg_1156_reg[0]_5\ => flow_control_loop_delay_pipe_U_n_36,
      \icmp_ln39_reg_1156_reg[0]_6\ => flow_control_loop_delay_pipe_U_n_37,
      \icmp_ln39_reg_1156_reg[0]_7\ => flow_control_loop_delay_pipe_U_n_38,
      \icmp_ln39_reg_1156_reg[0]_8\ => flow_control_loop_delay_pipe_U_n_39,
      \icmp_ln39_reg_1156_reg[0]_9\ => flow_control_loop_delay_pipe_U_n_40,
      int_ap_idle_reg => control_s_axi_U_n_5,
      \j3_fu_244_reg[0]\ => flow_control_loop_delay_pipe_U_n_56,
      \j3_fu_244_reg[0]_0\ => flow_control_loop_delay_pipe_U_n_57,
      \j3_fu_244_reg[0]_1\ => flow_control_loop_delay_pipe_U_n_58,
      \j3_fu_244_reg[0]_2\ => flow_control_loop_delay_pipe_U_n_59,
      \j3_fu_244_reg[0]_3\ => flow_control_loop_delay_pipe_U_n_60,
      \j3_fu_244_reg[1]\ => flow_control_loop_delay_pipe_U_n_51,
      \j3_fu_244_reg[1]_0\ => flow_control_loop_delay_pipe_U_n_52,
      \j3_fu_244_reg[1]_1\ => flow_control_loop_delay_pipe_U_n_53,
      \j3_fu_244_reg[1]_2\ => flow_control_loop_delay_pipe_U_n_54,
      \j3_fu_244_reg[1]_3\ => flow_control_loop_delay_pipe_U_n_55,
      \j3_fu_244_reg[2]\(4 downto 0) => j_fu_859_p2(4 downto 0),
      \j3_fu_244_reg[2]_0\ => flow_control_loop_delay_pipe_U_n_46,
      \j3_fu_244_reg[2]_1\ => flow_control_loop_delay_pipe_U_n_47,
      \j3_fu_244_reg[2]_2\ => flow_control_loop_delay_pipe_U_n_48,
      \j3_fu_244_reg[2]_3\ => flow_control_loop_delay_pipe_U_n_49,
      \j3_fu_244_reg[2]_4\ => flow_control_loop_delay_pipe_U_n_50,
      \j3_fu_244_reg[3]\ => flow_control_loop_delay_pipe_U_n_41,
      \j3_fu_244_reg[3]_0\ => flow_control_loop_delay_pipe_U_n_42,
      \j3_fu_244_reg[3]_1\ => flow_control_loop_delay_pipe_U_n_43,
      \j3_fu_244_reg[3]_2\ => flow_control_loop_delay_pipe_U_n_44,
      \j3_fu_244_reg[3]_3\ => flow_control_loop_delay_pipe_U_n_45,
      \j3_fu_244_reg[4]\(4 downto 0) => j3_fu_244(4 downto 0),
      rewind_ap_ready_reg => rewind_ap_ready_reg,
      select_ln38_fu_781_p3(3 downto 0) => select_ln38_fu_781_p3(3 downto 0)
    );
\i2_fu_240_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter0,
      D => i_fu_789_p3(0),
      Q => i2_fu_240(0),
      R => '0'
    );
\i2_fu_240_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter0,
      D => i_fu_789_p3(1),
      Q => i2_fu_240(1),
      R => '0'
    );
\i2_fu_240_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter0,
      D => i_fu_789_p3(2),
      Q => i2_fu_240(2),
      R => '0'
    );
\i2_fu_240_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter0,
      D => i_fu_789_p3(3),
      Q => i2_fu_240(3),
      R => '0'
    );
\icmp_ln38_reg_1161_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln38_fu_877_p2,
      Q => icmp_ln38_reg_1161,
      R => '0'
    );
\icmp_ln39_reg_1156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter0,
      D => icmp_ln39_fu_871_p2,
      Q => icmp_ln39_reg_1156,
      R => '0'
    );
\indvar_flatten1_fu_236_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter0,
      D => add_ln38_1_fu_865_p2(0),
      Q => indvar_flatten1_fu_236(0),
      R => '0'
    );
\indvar_flatten1_fu_236_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter0,
      D => add_ln38_1_fu_865_p2(1),
      Q => indvar_flatten1_fu_236(1),
      R => '0'
    );
\indvar_flatten1_fu_236_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter0,
      D => add_ln38_1_fu_865_p2(2),
      Q => indvar_flatten1_fu_236(2),
      R => '0'
    );
\indvar_flatten1_fu_236_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter0,
      D => add_ln38_1_fu_865_p2(3),
      Q => indvar_flatten1_fu_236(3),
      R => '0'
    );
\indvar_flatten1_fu_236_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter0,
      D => add_ln38_1_fu_865_p2(4),
      Q => indvar_flatten1_fu_236(4),
      R => '0'
    );
\indvar_flatten1_fu_236_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter0,
      D => add_ln38_1_fu_865_p2(5),
      Q => indvar_flatten1_fu_236(5),
      R => '0'
    );
\indvar_flatten1_fu_236_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter0,
      D => add_ln38_1_fu_865_p2(6),
      Q => indvar_flatten1_fu_236(6),
      R => '0'
    );
\indvar_flatten1_fu_236_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter0,
      D => add_ln38_1_fu_865_p2(7),
      Q => indvar_flatten1_fu_236(7),
      R => '0'
    );
\j3_fu_244_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter0,
      D => j_fu_859_p2(0),
      Q => j3_fu_244(0),
      R => '0'
    );
\j3_fu_244_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter0,
      D => j_fu_859_p2(1),
      Q => j3_fu_244(1),
      R => '0'
    );
\j3_fu_244_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter0,
      D => j_fu_859_p2(2),
      Q => j3_fu_244(2),
      R => '0'
    );
\j3_fu_244_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter0,
      D => j_fu_859_p2(3),
      Q => j3_fu_244(3),
      R => '0'
    );
\j3_fu_244_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter0,
      D => j_fu_859_p2(4),
      Q => j3_fu_244(4),
      R => '0'
    );
mul_32s_32s_32_2_1_U1: entity work.bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1
     port map (
      D(31 downto 16) => \buff0_reg__1\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U1_n_16,
      D(14) => mul_32s_32s_32_2_1_U1_n_17,
      D(13) => mul_32s_32s_32_2_1_U1_n_18,
      D(12) => mul_32s_32s_32_2_1_U1_n_19,
      D(11) => mul_32s_32s_32_2_1_U1_n_20,
      D(10) => mul_32s_32s_32_2_1_U1_n_21,
      D(9) => mul_32s_32s_32_2_1_U1_n_22,
      D(8) => mul_32s_32s_32_2_1_U1_n_23,
      D(7) => mul_32s_32s_32_2_1_U1_n_24,
      D(6) => mul_32s_32s_32_2_1_U1_n_25,
      D(5) => mul_32s_32s_32_2_1_U1_n_26,
      D(4) => mul_32s_32s_32_2_1_U1_n_27,
      D(3) => mul_32s_32s_32_2_1_U1_n_28,
      D(2) => mul_32s_32s_32_2_1_U1_n_29,
      D(1) => mul_32s_32s_32_2_1_U1_n_30,
      D(0) => mul_32s_32s_32_2_1_U1_n_31,
      ap_clk => ap_clk,
      buff0_reg_0 => control_s_axi_U_n_16,
      q00(31 downto 0) => \int_B_0/q00\(31 downto 0),
      q00_0(31 downto 0) => \int_A_0/q00\(31 downto 0)
    );
mul_32s_32s_32_2_1_U10: entity work.bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_0
     port map (
      D(31 downto 16) => \buff0_reg__1_0\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U10_n_16,
      D(14) => mul_32s_32s_32_2_1_U10_n_17,
      D(13) => mul_32s_32s_32_2_1_U10_n_18,
      D(12) => mul_32s_32s_32_2_1_U10_n_19,
      D(11) => mul_32s_32s_32_2_1_U10_n_20,
      D(10) => mul_32s_32s_32_2_1_U10_n_21,
      D(9) => mul_32s_32s_32_2_1_U10_n_22,
      D(8) => mul_32s_32s_32_2_1_U10_n_23,
      D(7) => mul_32s_32s_32_2_1_U10_n_24,
      D(6) => mul_32s_32s_32_2_1_U10_n_25,
      D(5) => mul_32s_32s_32_2_1_U10_n_26,
      D(4) => mul_32s_32s_32_2_1_U10_n_27,
      D(3) => mul_32s_32s_32_2_1_U10_n_28,
      D(2) => mul_32s_32s_32_2_1_U10_n_29,
      D(1) => mul_32s_32s_32_2_1_U10_n_30,
      D(0) => mul_32s_32s_32_2_1_U10_n_31,
      ap_clk => ap_clk,
      buff0_reg_0 => control_s_axi_U_n_11,
      q00(31 downto 0) => \int_B_9/q00\(31 downto 0),
      q00_0(31 downto 0) => \int_A_9/q00\(31 downto 0)
    );
mul_32s_32s_32_2_1_U11: entity work.bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_1
     port map (
      D(31 downto 16) => \buff0_reg__1_1\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U11_n_16,
      D(14) => mul_32s_32s_32_2_1_U11_n_17,
      D(13) => mul_32s_32s_32_2_1_U11_n_18,
      D(12) => mul_32s_32s_32_2_1_U11_n_19,
      D(11) => mul_32s_32s_32_2_1_U11_n_20,
      D(10) => mul_32s_32s_32_2_1_U11_n_21,
      D(9) => mul_32s_32s_32_2_1_U11_n_22,
      D(8) => mul_32s_32s_32_2_1_U11_n_23,
      D(7) => mul_32s_32s_32_2_1_U11_n_24,
      D(6) => mul_32s_32s_32_2_1_U11_n_25,
      D(5) => mul_32s_32s_32_2_1_U11_n_26,
      D(4) => mul_32s_32s_32_2_1_U11_n_27,
      D(3) => mul_32s_32s_32_2_1_U11_n_28,
      D(2) => mul_32s_32s_32_2_1_U11_n_29,
      D(1) => mul_32s_32s_32_2_1_U11_n_30,
      D(0) => mul_32s_32s_32_2_1_U11_n_31,
      ap_clk => ap_clk,
      buff0_reg_0 => control_s_axi_U_n_9,
      q00(31 downto 0) => \int_B_10/q00\(31 downto 0),
      q00_0(31 downto 0) => \int_A_10/q00\(31 downto 0)
    );
mul_32s_32s_32_2_1_U12: entity work.bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_2
     port map (
      D(31 downto 16) => \buff0_reg__1_2\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U12_n_16,
      D(14) => mul_32s_32s_32_2_1_U12_n_17,
      D(13) => mul_32s_32s_32_2_1_U12_n_18,
      D(12) => mul_32s_32s_32_2_1_U12_n_19,
      D(11) => mul_32s_32s_32_2_1_U12_n_20,
      D(10) => mul_32s_32s_32_2_1_U12_n_21,
      D(9) => mul_32s_32s_32_2_1_U12_n_22,
      D(8) => mul_32s_32s_32_2_1_U12_n_23,
      D(7) => mul_32s_32s_32_2_1_U12_n_24,
      D(6) => mul_32s_32s_32_2_1_U12_n_25,
      D(5) => mul_32s_32s_32_2_1_U12_n_26,
      D(4) => mul_32s_32s_32_2_1_U12_n_27,
      D(3) => mul_32s_32s_32_2_1_U12_n_28,
      D(2) => mul_32s_32s_32_2_1_U12_n_29,
      D(1) => mul_32s_32s_32_2_1_U12_n_30,
      D(0) => mul_32s_32s_32_2_1_U12_n_31,
      ap_clk => ap_clk,
      buff0_reg_0 => control_s_axi_U_n_10,
      q00(31 downto 0) => \int_B_11/q00\(31 downto 0),
      q00_0(31 downto 0) => \int_A_11/q00\(31 downto 0)
    );
mul_32s_32s_32_2_1_U13: entity work.bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_3
     port map (
      D(31 downto 16) => \buff0_reg__1_3\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U13_n_16,
      D(14) => mul_32s_32s_32_2_1_U13_n_17,
      D(13) => mul_32s_32s_32_2_1_U13_n_18,
      D(12) => mul_32s_32s_32_2_1_U13_n_19,
      D(11) => mul_32s_32s_32_2_1_U13_n_20,
      D(10) => mul_32s_32s_32_2_1_U13_n_21,
      D(9) => mul_32s_32s_32_2_1_U13_n_22,
      D(8) => mul_32s_32s_32_2_1_U13_n_23,
      D(7) => mul_32s_32s_32_2_1_U13_n_24,
      D(6) => mul_32s_32s_32_2_1_U13_n_25,
      D(5) => mul_32s_32s_32_2_1_U13_n_26,
      D(4) => mul_32s_32s_32_2_1_U13_n_27,
      D(3) => mul_32s_32s_32_2_1_U13_n_28,
      D(2) => mul_32s_32s_32_2_1_U13_n_29,
      D(1) => mul_32s_32s_32_2_1_U13_n_30,
      D(0) => mul_32s_32s_32_2_1_U13_n_31,
      ap_clk => ap_clk,
      buff0_reg_0 => control_s_axi_U_n_7,
      q00(31 downto 0) => \int_B_12/q00\(31 downto 0),
      q00_0(31 downto 0) => \int_A_12/q00\(31 downto 0),
      tmp_product_0 => control_s_axi_U_n_8
    );
mul_32s_32s_32_2_1_U14: entity work.bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_4
     port map (
      D(31 downto 16) => \buff0_reg__1_4\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U14_n_16,
      D(14) => mul_32s_32s_32_2_1_U14_n_17,
      D(13) => mul_32s_32s_32_2_1_U14_n_18,
      D(12) => mul_32s_32s_32_2_1_U14_n_19,
      D(11) => mul_32s_32s_32_2_1_U14_n_20,
      D(10) => mul_32s_32s_32_2_1_U14_n_21,
      D(9) => mul_32s_32s_32_2_1_U14_n_22,
      D(8) => mul_32s_32s_32_2_1_U14_n_23,
      D(7) => mul_32s_32s_32_2_1_U14_n_24,
      D(6) => mul_32s_32s_32_2_1_U14_n_25,
      D(5) => mul_32s_32s_32_2_1_U14_n_26,
      D(4) => mul_32s_32s_32_2_1_U14_n_27,
      D(3) => mul_32s_32s_32_2_1_U14_n_28,
      D(2) => mul_32s_32s_32_2_1_U14_n_29,
      D(1) => mul_32s_32s_32_2_1_U14_n_30,
      D(0) => mul_32s_32s_32_2_1_U14_n_31,
      ap_clk => ap_clk,
      buff0_reg_0 => control_s_axi_U_n_8,
      q00(31 downto 0) => \int_B_13/q00\(31 downto 0),
      q00_0(31 downto 0) => \int_A_13/q00\(31 downto 0),
      \tmp_product__0_0\ => control_s_axi_U_n_9
    );
mul_32s_32s_32_2_1_U15: entity work.bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_5
     port map (
      D(31 downto 16) => \buff0_reg__1_5\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U15_n_16,
      D(14) => mul_32s_32s_32_2_1_U15_n_17,
      D(13) => mul_32s_32s_32_2_1_U15_n_18,
      D(12) => mul_32s_32s_32_2_1_U15_n_19,
      D(11) => mul_32s_32s_32_2_1_U15_n_20,
      D(10) => mul_32s_32s_32_2_1_U15_n_21,
      D(9) => mul_32s_32s_32_2_1_U15_n_22,
      D(8) => mul_32s_32s_32_2_1_U15_n_23,
      D(7) => mul_32s_32s_32_2_1_U15_n_24,
      D(6) => mul_32s_32s_32_2_1_U15_n_25,
      D(5) => mul_32s_32s_32_2_1_U15_n_26,
      D(4) => mul_32s_32s_32_2_1_U15_n_27,
      D(3) => mul_32s_32s_32_2_1_U15_n_28,
      D(2) => mul_32s_32s_32_2_1_U15_n_29,
      D(1) => mul_32s_32s_32_2_1_U15_n_30,
      D(0) => mul_32s_32s_32_2_1_U15_n_31,
      ap_clk => ap_clk,
      buff0_reg_0 => control_s_axi_U_n_7,
      q00(31 downto 0) => \int_B_14/q00\(31 downto 0),
      q00_0(31 downto 0) => \int_A_14/q00\(31 downto 0)
    );
mul_32s_32s_32_2_1_U16: entity work.bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_6
     port map (
      D(31 downto 16) => \buff0_reg__1_6\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U16_n_16,
      D(14) => mul_32s_32s_32_2_1_U16_n_17,
      D(13) => mul_32s_32s_32_2_1_U16_n_18,
      D(12) => mul_32s_32s_32_2_1_U16_n_19,
      D(11) => mul_32s_32s_32_2_1_U16_n_20,
      D(10) => mul_32s_32s_32_2_1_U16_n_21,
      D(9) => mul_32s_32s_32_2_1_U16_n_22,
      D(8) => mul_32s_32s_32_2_1_U16_n_23,
      D(7) => mul_32s_32s_32_2_1_U16_n_24,
      D(6) => mul_32s_32s_32_2_1_U16_n_25,
      D(5) => mul_32s_32s_32_2_1_U16_n_26,
      D(4) => mul_32s_32s_32_2_1_U16_n_27,
      D(3) => mul_32s_32s_32_2_1_U16_n_28,
      D(2) => mul_32s_32s_32_2_1_U16_n_29,
      D(1) => mul_32s_32s_32_2_1_U16_n_30,
      D(0) => mul_32s_32s_32_2_1_U16_n_31,
      ap_clk => ap_clk,
      buff0_reg_0 => control_s_axi_U_n_8,
      q00(31 downto 0) => \int_B_15/q00\(31 downto 0),
      q00_0(31 downto 0) => \int_A_15/q00\(31 downto 0)
    );
mul_32s_32s_32_2_1_U2: entity work.bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_7
     port map (
      D(31 downto 16) => \buff0_reg__1_7\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U2_n_16,
      D(14) => mul_32s_32s_32_2_1_U2_n_17,
      D(13) => mul_32s_32s_32_2_1_U2_n_18,
      D(12) => mul_32s_32s_32_2_1_U2_n_19,
      D(11) => mul_32s_32s_32_2_1_U2_n_20,
      D(10) => mul_32s_32s_32_2_1_U2_n_21,
      D(9) => mul_32s_32s_32_2_1_U2_n_22,
      D(8) => mul_32s_32s_32_2_1_U2_n_23,
      D(7) => mul_32s_32s_32_2_1_U2_n_24,
      D(6) => mul_32s_32s_32_2_1_U2_n_25,
      D(5) => mul_32s_32s_32_2_1_U2_n_26,
      D(4) => mul_32s_32s_32_2_1_U2_n_27,
      D(3) => mul_32s_32s_32_2_1_U2_n_28,
      D(2) => mul_32s_32s_32_2_1_U2_n_29,
      D(1) => mul_32s_32s_32_2_1_U2_n_30,
      D(0) => mul_32s_32s_32_2_1_U2_n_31,
      ap_clk => ap_clk,
      buff0_reg_0 => control_s_axi_U_n_14,
      q00(31 downto 0) => \int_B_1/q00\(31 downto 0),
      q00_0(31 downto 0) => \int_A_1/q00\(31 downto 0),
      \tmp_product__0_0\ => control_s_axi_U_n_15
    );
mul_32s_32s_32_2_1_U3: entity work.bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_8
     port map (
      D(31 downto 16) => \buff0_reg__1_8\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U3_n_16,
      D(14) => mul_32s_32s_32_2_1_U3_n_17,
      D(13) => mul_32s_32s_32_2_1_U3_n_18,
      D(12) => mul_32s_32s_32_2_1_U3_n_19,
      D(11) => mul_32s_32s_32_2_1_U3_n_20,
      D(10) => mul_32s_32s_32_2_1_U3_n_21,
      D(9) => mul_32s_32s_32_2_1_U3_n_22,
      D(8) => mul_32s_32s_32_2_1_U3_n_23,
      D(7) => mul_32s_32s_32_2_1_U3_n_24,
      D(6) => mul_32s_32s_32_2_1_U3_n_25,
      D(5) => mul_32s_32s_32_2_1_U3_n_26,
      D(4) => mul_32s_32s_32_2_1_U3_n_27,
      D(3) => mul_32s_32s_32_2_1_U3_n_28,
      D(2) => mul_32s_32s_32_2_1_U3_n_29,
      D(1) => mul_32s_32s_32_2_1_U3_n_30,
      D(0) => mul_32s_32s_32_2_1_U3_n_31,
      ap_clk => ap_clk,
      buff0_reg_0 => control_s_axi_U_n_14,
      q00(31 downto 0) => \int_B_2/q00\(31 downto 0),
      q00_0(31 downto 0) => \int_A_2/q00\(31 downto 0)
    );
mul_32s_32s_32_2_1_U4: entity work.bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_9
     port map (
      D(31 downto 16) => \buff0_reg__1_9\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U4_n_16,
      D(14) => mul_32s_32s_32_2_1_U4_n_17,
      D(13) => mul_32s_32s_32_2_1_U4_n_18,
      D(12) => mul_32s_32s_32_2_1_U4_n_19,
      D(11) => mul_32s_32s_32_2_1_U4_n_20,
      D(10) => mul_32s_32s_32_2_1_U4_n_21,
      D(9) => mul_32s_32s_32_2_1_U4_n_22,
      D(8) => mul_32s_32s_32_2_1_U4_n_23,
      D(7) => mul_32s_32s_32_2_1_U4_n_24,
      D(6) => mul_32s_32s_32_2_1_U4_n_25,
      D(5) => mul_32s_32s_32_2_1_U4_n_26,
      D(4) => mul_32s_32s_32_2_1_U4_n_27,
      D(3) => mul_32s_32s_32_2_1_U4_n_28,
      D(2) => mul_32s_32s_32_2_1_U4_n_29,
      D(1) => mul_32s_32s_32_2_1_U4_n_30,
      D(0) => mul_32s_32s_32_2_1_U4_n_31,
      ap_clk => ap_clk,
      buff0_reg_0 => control_s_axi_U_n_15,
      q00(31 downto 0) => \int_B_3/q00\(31 downto 0),
      q00_0(31 downto 0) => \int_A_3/q00\(31 downto 0)
    );
mul_32s_32s_32_2_1_U5: entity work.bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_10
     port map (
      D(31 downto 16) => \buff0_reg__1_10\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U5_n_16,
      D(14) => mul_32s_32s_32_2_1_U5_n_17,
      D(13) => mul_32s_32s_32_2_1_U5_n_18,
      D(12) => mul_32s_32s_32_2_1_U5_n_19,
      D(11) => mul_32s_32s_32_2_1_U5_n_20,
      D(10) => mul_32s_32s_32_2_1_U5_n_21,
      D(9) => mul_32s_32s_32_2_1_U5_n_22,
      D(8) => mul_32s_32s_32_2_1_U5_n_23,
      D(7) => mul_32s_32s_32_2_1_U5_n_24,
      D(6) => mul_32s_32s_32_2_1_U5_n_25,
      D(5) => mul_32s_32s_32_2_1_U5_n_26,
      D(4) => mul_32s_32s_32_2_1_U5_n_27,
      D(3) => mul_32s_32s_32_2_1_U5_n_28,
      D(2) => mul_32s_32s_32_2_1_U5_n_29,
      D(1) => mul_32s_32s_32_2_1_U5_n_30,
      D(0) => mul_32s_32s_32_2_1_U5_n_31,
      ap_clk => ap_clk,
      buff0_reg_0 => control_s_axi_U_n_12,
      q00(31 downto 0) => \int_B_4/q00\(31 downto 0),
      q00_0(31 downto 0) => \int_A_4/q00\(31 downto 0)
    );
mul_32s_32s_32_2_1_U6: entity work.bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_11
     port map (
      D(31 downto 16) => \buff0_reg__1_11\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U6_n_16,
      D(14) => mul_32s_32s_32_2_1_U6_n_17,
      D(13) => mul_32s_32s_32_2_1_U6_n_18,
      D(12) => mul_32s_32s_32_2_1_U6_n_19,
      D(11) => mul_32s_32s_32_2_1_U6_n_20,
      D(10) => mul_32s_32s_32_2_1_U6_n_21,
      D(9) => mul_32s_32s_32_2_1_U6_n_22,
      D(8) => mul_32s_32s_32_2_1_U6_n_23,
      D(7) => mul_32s_32s_32_2_1_U6_n_24,
      D(6) => mul_32s_32s_32_2_1_U6_n_25,
      D(5) => mul_32s_32s_32_2_1_U6_n_26,
      D(4) => mul_32s_32s_32_2_1_U6_n_27,
      D(3) => mul_32s_32s_32_2_1_U6_n_28,
      D(2) => mul_32s_32s_32_2_1_U6_n_29,
      D(1) => mul_32s_32s_32_2_1_U6_n_30,
      D(0) => mul_32s_32s_32_2_1_U6_n_31,
      ap_clk => ap_clk,
      buff0_reg_0 => control_s_axi_U_n_13,
      q00(31 downto 0) => \int_B_5/q00\(31 downto 0),
      q00_0(31 downto 0) => \int_A_5/q00\(31 downto 0),
      tmp_product_0 => control_s_axi_U_n_14
    );
mul_32s_32s_32_2_1_U7: entity work.bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_12
     port map (
      D(31 downto 16) => \buff0_reg__1_12\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U7_n_16,
      D(14) => mul_32s_32s_32_2_1_U7_n_17,
      D(13) => mul_32s_32s_32_2_1_U7_n_18,
      D(12) => mul_32s_32s_32_2_1_U7_n_19,
      D(11) => mul_32s_32s_32_2_1_U7_n_20,
      D(10) => mul_32s_32s_32_2_1_U7_n_21,
      D(9) => mul_32s_32s_32_2_1_U7_n_22,
      D(8) => mul_32s_32s_32_2_1_U7_n_23,
      D(7) => mul_32s_32s_32_2_1_U7_n_24,
      D(6) => mul_32s_32s_32_2_1_U7_n_25,
      D(5) => mul_32s_32s_32_2_1_U7_n_26,
      D(4) => mul_32s_32s_32_2_1_U7_n_27,
      D(3) => mul_32s_32s_32_2_1_U7_n_28,
      D(2) => mul_32s_32s_32_2_1_U7_n_29,
      D(1) => mul_32s_32s_32_2_1_U7_n_30,
      D(0) => mul_32s_32s_32_2_1_U7_n_31,
      ap_clk => ap_clk,
      buff0_reg_0 => control_s_axi_U_n_11,
      q00(31 downto 0) => \int_B_6/q00\(31 downto 0),
      q00_0(31 downto 0) => \int_A_6/q00\(31 downto 0),
      \tmp_product__0_0\ => control_s_axi_U_n_12
    );
mul_32s_32s_32_2_1_U8: entity work.bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_13
     port map (
      D(31 downto 16) => \buff0_reg__1_13\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U8_n_16,
      D(14) => mul_32s_32s_32_2_1_U8_n_17,
      D(13) => mul_32s_32s_32_2_1_U8_n_18,
      D(12) => mul_32s_32s_32_2_1_U8_n_19,
      D(11) => mul_32s_32s_32_2_1_U8_n_20,
      D(10) => mul_32s_32s_32_2_1_U8_n_21,
      D(9) => mul_32s_32s_32_2_1_U8_n_22,
      D(8) => mul_32s_32s_32_2_1_U8_n_23,
      D(7) => mul_32s_32s_32_2_1_U8_n_24,
      D(6) => mul_32s_32s_32_2_1_U8_n_25,
      D(5) => mul_32s_32s_32_2_1_U8_n_26,
      D(4) => mul_32s_32s_32_2_1_U8_n_27,
      D(3) => mul_32s_32s_32_2_1_U8_n_28,
      D(2) => mul_32s_32s_32_2_1_U8_n_29,
      D(1) => mul_32s_32s_32_2_1_U8_n_30,
      D(0) => mul_32s_32s_32_2_1_U8_n_31,
      ap_clk => ap_clk,
      buff0_reg_0 => control_s_axi_U_n_13,
      q00(31 downto 0) => \int_B_7/q00\(31 downto 0),
      q00_0(31 downto 0) => \int_A_7/q00\(31 downto 0)
    );
mul_32s_32s_32_2_1_U9: entity work.bd_0_hls_inst_0_matrix_mult_hw_mul_32s_32s_32_2_1_14
     port map (
      D(31 downto 16) => \buff0_reg__1_14\(31 downto 16),
      D(15) => mul_32s_32s_32_2_1_U9_n_16,
      D(14) => mul_32s_32s_32_2_1_U9_n_17,
      D(13) => mul_32s_32s_32_2_1_U9_n_18,
      D(12) => mul_32s_32s_32_2_1_U9_n_19,
      D(11) => mul_32s_32s_32_2_1_U9_n_20,
      D(10) => mul_32s_32s_32_2_1_U9_n_21,
      D(9) => mul_32s_32s_32_2_1_U9_n_22,
      D(8) => mul_32s_32s_32_2_1_U9_n_23,
      D(7) => mul_32s_32s_32_2_1_U9_n_24,
      D(6) => mul_32s_32s_32_2_1_U9_n_25,
      D(5) => mul_32s_32s_32_2_1_U9_n_26,
      D(4) => mul_32s_32s_32_2_1_U9_n_27,
      D(3) => mul_32s_32s_32_2_1_U9_n_28,
      D(2) => mul_32s_32s_32_2_1_U9_n_29,
      D(1) => mul_32s_32s_32_2_1_U9_n_30,
      D(0) => mul_32s_32s_32_2_1_U9_n_31,
      ap_clk => ap_clk,
      buff0_reg_0 => control_s_axi_U_n_10,
      q00(31 downto 0) => \int_B_8/q00\(31 downto 0),
      q00_0(31 downto 0) => \int_A_8/q00\(31 downto 0),
      tmp_product_0 => control_s_axi_U_n_11
    );
\mul_ln55_10_reg_1380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U12_n_31,
      Q => mul_ln55_10_reg_1380(0),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U12_n_21,
      Q => mul_ln55_10_reg_1380(10),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U12_n_20,
      Q => mul_ln55_10_reg_1380(11),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U12_n_19,
      Q => mul_ln55_10_reg_1380(12),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U12_n_18,
      Q => mul_ln55_10_reg_1380(13),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U12_n_17,
      Q => mul_ln55_10_reg_1380(14),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U12_n_16,
      Q => mul_ln55_10_reg_1380(15),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_2\(16),
      Q => mul_ln55_10_reg_1380(16),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_2\(17),
      Q => mul_ln55_10_reg_1380(17),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_2\(18),
      Q => mul_ln55_10_reg_1380(18),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_2\(19),
      Q => mul_ln55_10_reg_1380(19),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U12_n_30,
      Q => mul_ln55_10_reg_1380(1),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_2\(20),
      Q => mul_ln55_10_reg_1380(20),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_2\(21),
      Q => mul_ln55_10_reg_1380(21),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_2\(22),
      Q => mul_ln55_10_reg_1380(22),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_2\(23),
      Q => mul_ln55_10_reg_1380(23),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_2\(24),
      Q => mul_ln55_10_reg_1380(24),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_2\(25),
      Q => mul_ln55_10_reg_1380(25),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_2\(26),
      Q => mul_ln55_10_reg_1380(26),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_2\(27),
      Q => mul_ln55_10_reg_1380(27),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_2\(28),
      Q => mul_ln55_10_reg_1380(28),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_2\(29),
      Q => mul_ln55_10_reg_1380(29),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U12_n_29,
      Q => mul_ln55_10_reg_1380(2),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_2\(30),
      Q => mul_ln55_10_reg_1380(30),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_2\(31),
      Q => mul_ln55_10_reg_1380(31),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U12_n_28,
      Q => mul_ln55_10_reg_1380(3),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U12_n_27,
      Q => mul_ln55_10_reg_1380(4),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U12_n_26,
      Q => mul_ln55_10_reg_1380(5),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U12_n_25,
      Q => mul_ln55_10_reg_1380(6),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U12_n_24,
      Q => mul_ln55_10_reg_1380(7),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U12_n_23,
      Q => mul_ln55_10_reg_1380(8),
      R => '0'
    );
\mul_ln55_10_reg_1380_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U12_n_22,
      Q => mul_ln55_10_reg_1380(9),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U13_n_31,
      Q => mul_ln55_11_reg_1385(0),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U13_n_21,
      Q => mul_ln55_11_reg_1385(10),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U13_n_20,
      Q => mul_ln55_11_reg_1385(11),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U13_n_19,
      Q => mul_ln55_11_reg_1385(12),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U13_n_18,
      Q => mul_ln55_11_reg_1385(13),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U13_n_17,
      Q => mul_ln55_11_reg_1385(14),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U13_n_16,
      Q => mul_ln55_11_reg_1385(15),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_3\(16),
      Q => mul_ln55_11_reg_1385(16),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_3\(17),
      Q => mul_ln55_11_reg_1385(17),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_3\(18),
      Q => mul_ln55_11_reg_1385(18),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_3\(19),
      Q => mul_ln55_11_reg_1385(19),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U13_n_30,
      Q => mul_ln55_11_reg_1385(1),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_3\(20),
      Q => mul_ln55_11_reg_1385(20),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_3\(21),
      Q => mul_ln55_11_reg_1385(21),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_3\(22),
      Q => mul_ln55_11_reg_1385(22),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_3\(23),
      Q => mul_ln55_11_reg_1385(23),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_3\(24),
      Q => mul_ln55_11_reg_1385(24),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_3\(25),
      Q => mul_ln55_11_reg_1385(25),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_3\(26),
      Q => mul_ln55_11_reg_1385(26),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_3\(27),
      Q => mul_ln55_11_reg_1385(27),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_3\(28),
      Q => mul_ln55_11_reg_1385(28),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_3\(29),
      Q => mul_ln55_11_reg_1385(29),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U13_n_29,
      Q => mul_ln55_11_reg_1385(2),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_3\(30),
      Q => mul_ln55_11_reg_1385(30),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_3\(31),
      Q => mul_ln55_11_reg_1385(31),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U13_n_28,
      Q => mul_ln55_11_reg_1385(3),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U13_n_27,
      Q => mul_ln55_11_reg_1385(4),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U13_n_26,
      Q => mul_ln55_11_reg_1385(5),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U13_n_25,
      Q => mul_ln55_11_reg_1385(6),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U13_n_24,
      Q => mul_ln55_11_reg_1385(7),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U13_n_23,
      Q => mul_ln55_11_reg_1385(8),
      R => '0'
    );
\mul_ln55_11_reg_1385_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U13_n_22,
      Q => mul_ln55_11_reg_1385(9),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U14_n_31,
      Q => mul_ln55_12_reg_1390(0),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U14_n_21,
      Q => mul_ln55_12_reg_1390(10),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U14_n_20,
      Q => mul_ln55_12_reg_1390(11),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U14_n_19,
      Q => mul_ln55_12_reg_1390(12),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U14_n_18,
      Q => mul_ln55_12_reg_1390(13),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U14_n_17,
      Q => mul_ln55_12_reg_1390(14),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U14_n_16,
      Q => mul_ln55_12_reg_1390(15),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_4\(16),
      Q => mul_ln55_12_reg_1390(16),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_4\(17),
      Q => mul_ln55_12_reg_1390(17),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_4\(18),
      Q => mul_ln55_12_reg_1390(18),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_4\(19),
      Q => mul_ln55_12_reg_1390(19),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U14_n_30,
      Q => mul_ln55_12_reg_1390(1),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_4\(20),
      Q => mul_ln55_12_reg_1390(20),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_4\(21),
      Q => mul_ln55_12_reg_1390(21),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_4\(22),
      Q => mul_ln55_12_reg_1390(22),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_4\(23),
      Q => mul_ln55_12_reg_1390(23),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_4\(24),
      Q => mul_ln55_12_reg_1390(24),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_4\(25),
      Q => mul_ln55_12_reg_1390(25),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_4\(26),
      Q => mul_ln55_12_reg_1390(26),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_4\(27),
      Q => mul_ln55_12_reg_1390(27),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_4\(28),
      Q => mul_ln55_12_reg_1390(28),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_4\(29),
      Q => mul_ln55_12_reg_1390(29),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U14_n_29,
      Q => mul_ln55_12_reg_1390(2),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_4\(30),
      Q => mul_ln55_12_reg_1390(30),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_4\(31),
      Q => mul_ln55_12_reg_1390(31),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U14_n_28,
      Q => mul_ln55_12_reg_1390(3),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U14_n_27,
      Q => mul_ln55_12_reg_1390(4),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U14_n_26,
      Q => mul_ln55_12_reg_1390(5),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U14_n_25,
      Q => mul_ln55_12_reg_1390(6),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U14_n_24,
      Q => mul_ln55_12_reg_1390(7),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U14_n_23,
      Q => mul_ln55_12_reg_1390(8),
      R => '0'
    );
\mul_ln55_12_reg_1390_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U14_n_22,
      Q => mul_ln55_12_reg_1390(9),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U15_n_31,
      Q => mul_ln55_13_reg_1395(0),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U15_n_21,
      Q => mul_ln55_13_reg_1395(10),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U15_n_20,
      Q => mul_ln55_13_reg_1395(11),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U15_n_19,
      Q => mul_ln55_13_reg_1395(12),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U15_n_18,
      Q => mul_ln55_13_reg_1395(13),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U15_n_17,
      Q => mul_ln55_13_reg_1395(14),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U15_n_16,
      Q => mul_ln55_13_reg_1395(15),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_5\(16),
      Q => mul_ln55_13_reg_1395(16),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_5\(17),
      Q => mul_ln55_13_reg_1395(17),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_5\(18),
      Q => mul_ln55_13_reg_1395(18),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_5\(19),
      Q => mul_ln55_13_reg_1395(19),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U15_n_30,
      Q => mul_ln55_13_reg_1395(1),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_5\(20),
      Q => mul_ln55_13_reg_1395(20),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_5\(21),
      Q => mul_ln55_13_reg_1395(21),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_5\(22),
      Q => mul_ln55_13_reg_1395(22),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_5\(23),
      Q => mul_ln55_13_reg_1395(23),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_5\(24),
      Q => mul_ln55_13_reg_1395(24),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_5\(25),
      Q => mul_ln55_13_reg_1395(25),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_5\(26),
      Q => mul_ln55_13_reg_1395(26),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_5\(27),
      Q => mul_ln55_13_reg_1395(27),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_5\(28),
      Q => mul_ln55_13_reg_1395(28),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_5\(29),
      Q => mul_ln55_13_reg_1395(29),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U15_n_29,
      Q => mul_ln55_13_reg_1395(2),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_5\(30),
      Q => mul_ln55_13_reg_1395(30),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_5\(31),
      Q => mul_ln55_13_reg_1395(31),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U15_n_28,
      Q => mul_ln55_13_reg_1395(3),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U15_n_27,
      Q => mul_ln55_13_reg_1395(4),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U15_n_26,
      Q => mul_ln55_13_reg_1395(5),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U15_n_25,
      Q => mul_ln55_13_reg_1395(6),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U15_n_24,
      Q => mul_ln55_13_reg_1395(7),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U15_n_23,
      Q => mul_ln55_13_reg_1395(8),
      R => '0'
    );
\mul_ln55_13_reg_1395_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U15_n_22,
      Q => mul_ln55_13_reg_1395(9),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U16_n_31,
      Q => mul_ln55_14_reg_1400(0),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U16_n_21,
      Q => mul_ln55_14_reg_1400(10),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U16_n_20,
      Q => mul_ln55_14_reg_1400(11),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U16_n_19,
      Q => mul_ln55_14_reg_1400(12),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U16_n_18,
      Q => mul_ln55_14_reg_1400(13),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U16_n_17,
      Q => mul_ln55_14_reg_1400(14),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U16_n_16,
      Q => mul_ln55_14_reg_1400(15),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_6\(16),
      Q => mul_ln55_14_reg_1400(16),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_6\(17),
      Q => mul_ln55_14_reg_1400(17),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_6\(18),
      Q => mul_ln55_14_reg_1400(18),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_6\(19),
      Q => mul_ln55_14_reg_1400(19),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U16_n_30,
      Q => mul_ln55_14_reg_1400(1),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_6\(20),
      Q => mul_ln55_14_reg_1400(20),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_6\(21),
      Q => mul_ln55_14_reg_1400(21),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_6\(22),
      Q => mul_ln55_14_reg_1400(22),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_6\(23),
      Q => mul_ln55_14_reg_1400(23),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_6\(24),
      Q => mul_ln55_14_reg_1400(24),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_6\(25),
      Q => mul_ln55_14_reg_1400(25),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_6\(26),
      Q => mul_ln55_14_reg_1400(26),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_6\(27),
      Q => mul_ln55_14_reg_1400(27),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_6\(28),
      Q => mul_ln55_14_reg_1400(28),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_6\(29),
      Q => mul_ln55_14_reg_1400(29),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U16_n_29,
      Q => mul_ln55_14_reg_1400(2),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_6\(30),
      Q => mul_ln55_14_reg_1400(30),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_6\(31),
      Q => mul_ln55_14_reg_1400(31),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U16_n_28,
      Q => mul_ln55_14_reg_1400(3),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U16_n_27,
      Q => mul_ln55_14_reg_1400(4),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U16_n_26,
      Q => mul_ln55_14_reg_1400(5),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U16_n_25,
      Q => mul_ln55_14_reg_1400(6),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U16_n_24,
      Q => mul_ln55_14_reg_1400(7),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U16_n_23,
      Q => mul_ln55_14_reg_1400(8),
      R => '0'
    );
\mul_ln55_14_reg_1400_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U16_n_22,
      Q => mul_ln55_14_reg_1400(9),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U3_n_31,
      Q => mul_ln55_1_reg_1335(0),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U3_n_21,
      Q => mul_ln55_1_reg_1335(10),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U3_n_20,
      Q => mul_ln55_1_reg_1335(11),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U3_n_19,
      Q => mul_ln55_1_reg_1335(12),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U3_n_18,
      Q => mul_ln55_1_reg_1335(13),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U3_n_17,
      Q => mul_ln55_1_reg_1335(14),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U3_n_16,
      Q => mul_ln55_1_reg_1335(15),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_8\(16),
      Q => mul_ln55_1_reg_1335(16),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_8\(17),
      Q => mul_ln55_1_reg_1335(17),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_8\(18),
      Q => mul_ln55_1_reg_1335(18),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_8\(19),
      Q => mul_ln55_1_reg_1335(19),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U3_n_30,
      Q => mul_ln55_1_reg_1335(1),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_8\(20),
      Q => mul_ln55_1_reg_1335(20),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_8\(21),
      Q => mul_ln55_1_reg_1335(21),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_8\(22),
      Q => mul_ln55_1_reg_1335(22),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_8\(23),
      Q => mul_ln55_1_reg_1335(23),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_8\(24),
      Q => mul_ln55_1_reg_1335(24),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_8\(25),
      Q => mul_ln55_1_reg_1335(25),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_8\(26),
      Q => mul_ln55_1_reg_1335(26),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_8\(27),
      Q => mul_ln55_1_reg_1335(27),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_8\(28),
      Q => mul_ln55_1_reg_1335(28),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_8\(29),
      Q => mul_ln55_1_reg_1335(29),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U3_n_29,
      Q => mul_ln55_1_reg_1335(2),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_8\(30),
      Q => mul_ln55_1_reg_1335(30),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_8\(31),
      Q => mul_ln55_1_reg_1335(31),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U3_n_28,
      Q => mul_ln55_1_reg_1335(3),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U3_n_27,
      Q => mul_ln55_1_reg_1335(4),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U3_n_26,
      Q => mul_ln55_1_reg_1335(5),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U3_n_25,
      Q => mul_ln55_1_reg_1335(6),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U3_n_24,
      Q => mul_ln55_1_reg_1335(7),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U3_n_23,
      Q => mul_ln55_1_reg_1335(8),
      R => '0'
    );
\mul_ln55_1_reg_1335_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U3_n_22,
      Q => mul_ln55_1_reg_1335(9),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U4_n_31,
      Q => mul_ln55_2_reg_1340(0),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U4_n_21,
      Q => mul_ln55_2_reg_1340(10),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U4_n_20,
      Q => mul_ln55_2_reg_1340(11),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U4_n_19,
      Q => mul_ln55_2_reg_1340(12),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U4_n_18,
      Q => mul_ln55_2_reg_1340(13),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U4_n_17,
      Q => mul_ln55_2_reg_1340(14),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U4_n_16,
      Q => mul_ln55_2_reg_1340(15),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_9\(16),
      Q => mul_ln55_2_reg_1340(16),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_9\(17),
      Q => mul_ln55_2_reg_1340(17),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_9\(18),
      Q => mul_ln55_2_reg_1340(18),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_9\(19),
      Q => mul_ln55_2_reg_1340(19),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U4_n_30,
      Q => mul_ln55_2_reg_1340(1),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_9\(20),
      Q => mul_ln55_2_reg_1340(20),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_9\(21),
      Q => mul_ln55_2_reg_1340(21),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_9\(22),
      Q => mul_ln55_2_reg_1340(22),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_9\(23),
      Q => mul_ln55_2_reg_1340(23),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_9\(24),
      Q => mul_ln55_2_reg_1340(24),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_9\(25),
      Q => mul_ln55_2_reg_1340(25),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_9\(26),
      Q => mul_ln55_2_reg_1340(26),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_9\(27),
      Q => mul_ln55_2_reg_1340(27),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_9\(28),
      Q => mul_ln55_2_reg_1340(28),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_9\(29),
      Q => mul_ln55_2_reg_1340(29),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U4_n_29,
      Q => mul_ln55_2_reg_1340(2),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_9\(30),
      Q => mul_ln55_2_reg_1340(30),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_9\(31),
      Q => mul_ln55_2_reg_1340(31),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U4_n_28,
      Q => mul_ln55_2_reg_1340(3),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U4_n_27,
      Q => mul_ln55_2_reg_1340(4),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U4_n_26,
      Q => mul_ln55_2_reg_1340(5),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U4_n_25,
      Q => mul_ln55_2_reg_1340(6),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U4_n_24,
      Q => mul_ln55_2_reg_1340(7),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U4_n_23,
      Q => mul_ln55_2_reg_1340(8),
      R => '0'
    );
\mul_ln55_2_reg_1340_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U4_n_22,
      Q => mul_ln55_2_reg_1340(9),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U5_n_31,
      Q => mul_ln55_3_reg_1345(0),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U5_n_21,
      Q => mul_ln55_3_reg_1345(10),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U5_n_20,
      Q => mul_ln55_3_reg_1345(11),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U5_n_19,
      Q => mul_ln55_3_reg_1345(12),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U5_n_18,
      Q => mul_ln55_3_reg_1345(13),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U5_n_17,
      Q => mul_ln55_3_reg_1345(14),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U5_n_16,
      Q => mul_ln55_3_reg_1345(15),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_10\(16),
      Q => mul_ln55_3_reg_1345(16),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_10\(17),
      Q => mul_ln55_3_reg_1345(17),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_10\(18),
      Q => mul_ln55_3_reg_1345(18),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_10\(19),
      Q => mul_ln55_3_reg_1345(19),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U5_n_30,
      Q => mul_ln55_3_reg_1345(1),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_10\(20),
      Q => mul_ln55_3_reg_1345(20),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_10\(21),
      Q => mul_ln55_3_reg_1345(21),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_10\(22),
      Q => mul_ln55_3_reg_1345(22),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_10\(23),
      Q => mul_ln55_3_reg_1345(23),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_10\(24),
      Q => mul_ln55_3_reg_1345(24),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_10\(25),
      Q => mul_ln55_3_reg_1345(25),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_10\(26),
      Q => mul_ln55_3_reg_1345(26),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_10\(27),
      Q => mul_ln55_3_reg_1345(27),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_10\(28),
      Q => mul_ln55_3_reg_1345(28),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_10\(29),
      Q => mul_ln55_3_reg_1345(29),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U5_n_29,
      Q => mul_ln55_3_reg_1345(2),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_10\(30),
      Q => mul_ln55_3_reg_1345(30),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_10\(31),
      Q => mul_ln55_3_reg_1345(31),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U5_n_28,
      Q => mul_ln55_3_reg_1345(3),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U5_n_27,
      Q => mul_ln55_3_reg_1345(4),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U5_n_26,
      Q => mul_ln55_3_reg_1345(5),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U5_n_25,
      Q => mul_ln55_3_reg_1345(6),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U5_n_24,
      Q => mul_ln55_3_reg_1345(7),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U5_n_23,
      Q => mul_ln55_3_reg_1345(8),
      R => '0'
    );
\mul_ln55_3_reg_1345_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U5_n_22,
      Q => mul_ln55_3_reg_1345(9),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U6_n_31,
      Q => mul_ln55_4_reg_1350(0),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U6_n_21,
      Q => mul_ln55_4_reg_1350(10),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U6_n_20,
      Q => mul_ln55_4_reg_1350(11),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U6_n_19,
      Q => mul_ln55_4_reg_1350(12),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U6_n_18,
      Q => mul_ln55_4_reg_1350(13),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U6_n_17,
      Q => mul_ln55_4_reg_1350(14),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U6_n_16,
      Q => mul_ln55_4_reg_1350(15),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_11\(16),
      Q => mul_ln55_4_reg_1350(16),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_11\(17),
      Q => mul_ln55_4_reg_1350(17),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_11\(18),
      Q => mul_ln55_4_reg_1350(18),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_11\(19),
      Q => mul_ln55_4_reg_1350(19),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U6_n_30,
      Q => mul_ln55_4_reg_1350(1),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_11\(20),
      Q => mul_ln55_4_reg_1350(20),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_11\(21),
      Q => mul_ln55_4_reg_1350(21),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_11\(22),
      Q => mul_ln55_4_reg_1350(22),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_11\(23),
      Q => mul_ln55_4_reg_1350(23),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_11\(24),
      Q => mul_ln55_4_reg_1350(24),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_11\(25),
      Q => mul_ln55_4_reg_1350(25),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_11\(26),
      Q => mul_ln55_4_reg_1350(26),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_11\(27),
      Q => mul_ln55_4_reg_1350(27),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_11\(28),
      Q => mul_ln55_4_reg_1350(28),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_11\(29),
      Q => mul_ln55_4_reg_1350(29),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U6_n_29,
      Q => mul_ln55_4_reg_1350(2),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_11\(30),
      Q => mul_ln55_4_reg_1350(30),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_11\(31),
      Q => mul_ln55_4_reg_1350(31),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U6_n_28,
      Q => mul_ln55_4_reg_1350(3),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U6_n_27,
      Q => mul_ln55_4_reg_1350(4),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U6_n_26,
      Q => mul_ln55_4_reg_1350(5),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U6_n_25,
      Q => mul_ln55_4_reg_1350(6),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U6_n_24,
      Q => mul_ln55_4_reg_1350(7),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U6_n_23,
      Q => mul_ln55_4_reg_1350(8),
      R => '0'
    );
\mul_ln55_4_reg_1350_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U6_n_22,
      Q => mul_ln55_4_reg_1350(9),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U7_n_31,
      Q => mul_ln55_5_reg_1355(0),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U7_n_21,
      Q => mul_ln55_5_reg_1355(10),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U7_n_20,
      Q => mul_ln55_5_reg_1355(11),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U7_n_19,
      Q => mul_ln55_5_reg_1355(12),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U7_n_18,
      Q => mul_ln55_5_reg_1355(13),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U7_n_17,
      Q => mul_ln55_5_reg_1355(14),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U7_n_16,
      Q => mul_ln55_5_reg_1355(15),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_12\(16),
      Q => mul_ln55_5_reg_1355(16),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_12\(17),
      Q => mul_ln55_5_reg_1355(17),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_12\(18),
      Q => mul_ln55_5_reg_1355(18),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_12\(19),
      Q => mul_ln55_5_reg_1355(19),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U7_n_30,
      Q => mul_ln55_5_reg_1355(1),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_12\(20),
      Q => mul_ln55_5_reg_1355(20),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_12\(21),
      Q => mul_ln55_5_reg_1355(21),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_12\(22),
      Q => mul_ln55_5_reg_1355(22),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_12\(23),
      Q => mul_ln55_5_reg_1355(23),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_12\(24),
      Q => mul_ln55_5_reg_1355(24),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_12\(25),
      Q => mul_ln55_5_reg_1355(25),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_12\(26),
      Q => mul_ln55_5_reg_1355(26),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_12\(27),
      Q => mul_ln55_5_reg_1355(27),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_12\(28),
      Q => mul_ln55_5_reg_1355(28),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_12\(29),
      Q => mul_ln55_5_reg_1355(29),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U7_n_29,
      Q => mul_ln55_5_reg_1355(2),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_12\(30),
      Q => mul_ln55_5_reg_1355(30),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_12\(31),
      Q => mul_ln55_5_reg_1355(31),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U7_n_28,
      Q => mul_ln55_5_reg_1355(3),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U7_n_27,
      Q => mul_ln55_5_reg_1355(4),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U7_n_26,
      Q => mul_ln55_5_reg_1355(5),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U7_n_25,
      Q => mul_ln55_5_reg_1355(6),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U7_n_24,
      Q => mul_ln55_5_reg_1355(7),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U7_n_23,
      Q => mul_ln55_5_reg_1355(8),
      R => '0'
    );
\mul_ln55_5_reg_1355_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U7_n_22,
      Q => mul_ln55_5_reg_1355(9),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U8_n_31,
      Q => mul_ln55_6_reg_1360(0),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U8_n_21,
      Q => mul_ln55_6_reg_1360(10),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U8_n_20,
      Q => mul_ln55_6_reg_1360(11),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U8_n_19,
      Q => mul_ln55_6_reg_1360(12),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U8_n_18,
      Q => mul_ln55_6_reg_1360(13),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U8_n_17,
      Q => mul_ln55_6_reg_1360(14),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U8_n_16,
      Q => mul_ln55_6_reg_1360(15),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_13\(16),
      Q => mul_ln55_6_reg_1360(16),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_13\(17),
      Q => mul_ln55_6_reg_1360(17),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_13\(18),
      Q => mul_ln55_6_reg_1360(18),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_13\(19),
      Q => mul_ln55_6_reg_1360(19),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U8_n_30,
      Q => mul_ln55_6_reg_1360(1),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_13\(20),
      Q => mul_ln55_6_reg_1360(20),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_13\(21),
      Q => mul_ln55_6_reg_1360(21),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_13\(22),
      Q => mul_ln55_6_reg_1360(22),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_13\(23),
      Q => mul_ln55_6_reg_1360(23),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_13\(24),
      Q => mul_ln55_6_reg_1360(24),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_13\(25),
      Q => mul_ln55_6_reg_1360(25),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_13\(26),
      Q => mul_ln55_6_reg_1360(26),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_13\(27),
      Q => mul_ln55_6_reg_1360(27),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_13\(28),
      Q => mul_ln55_6_reg_1360(28),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_13\(29),
      Q => mul_ln55_6_reg_1360(29),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U8_n_29,
      Q => mul_ln55_6_reg_1360(2),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_13\(30),
      Q => mul_ln55_6_reg_1360(30),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_13\(31),
      Q => mul_ln55_6_reg_1360(31),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U8_n_28,
      Q => mul_ln55_6_reg_1360(3),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U8_n_27,
      Q => mul_ln55_6_reg_1360(4),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U8_n_26,
      Q => mul_ln55_6_reg_1360(5),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U8_n_25,
      Q => mul_ln55_6_reg_1360(6),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U8_n_24,
      Q => mul_ln55_6_reg_1360(7),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U8_n_23,
      Q => mul_ln55_6_reg_1360(8),
      R => '0'
    );
\mul_ln55_6_reg_1360_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U8_n_22,
      Q => mul_ln55_6_reg_1360(9),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U9_n_31,
      Q => mul_ln55_7_reg_1365(0),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U9_n_21,
      Q => mul_ln55_7_reg_1365(10),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U9_n_20,
      Q => mul_ln55_7_reg_1365(11),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U9_n_19,
      Q => mul_ln55_7_reg_1365(12),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U9_n_18,
      Q => mul_ln55_7_reg_1365(13),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U9_n_17,
      Q => mul_ln55_7_reg_1365(14),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U9_n_16,
      Q => mul_ln55_7_reg_1365(15),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_14\(16),
      Q => mul_ln55_7_reg_1365(16),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_14\(17),
      Q => mul_ln55_7_reg_1365(17),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_14\(18),
      Q => mul_ln55_7_reg_1365(18),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_14\(19),
      Q => mul_ln55_7_reg_1365(19),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U9_n_30,
      Q => mul_ln55_7_reg_1365(1),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_14\(20),
      Q => mul_ln55_7_reg_1365(20),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_14\(21),
      Q => mul_ln55_7_reg_1365(21),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_14\(22),
      Q => mul_ln55_7_reg_1365(22),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_14\(23),
      Q => mul_ln55_7_reg_1365(23),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_14\(24),
      Q => mul_ln55_7_reg_1365(24),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_14\(25),
      Q => mul_ln55_7_reg_1365(25),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_14\(26),
      Q => mul_ln55_7_reg_1365(26),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_14\(27),
      Q => mul_ln55_7_reg_1365(27),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_14\(28),
      Q => mul_ln55_7_reg_1365(28),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_14\(29),
      Q => mul_ln55_7_reg_1365(29),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U9_n_29,
      Q => mul_ln55_7_reg_1365(2),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_14\(30),
      Q => mul_ln55_7_reg_1365(30),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_14\(31),
      Q => mul_ln55_7_reg_1365(31),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U9_n_28,
      Q => mul_ln55_7_reg_1365(3),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U9_n_27,
      Q => mul_ln55_7_reg_1365(4),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U9_n_26,
      Q => mul_ln55_7_reg_1365(5),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U9_n_25,
      Q => mul_ln55_7_reg_1365(6),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U9_n_24,
      Q => mul_ln55_7_reg_1365(7),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U9_n_23,
      Q => mul_ln55_7_reg_1365(8),
      R => '0'
    );
\mul_ln55_7_reg_1365_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U9_n_22,
      Q => mul_ln55_7_reg_1365(9),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U10_n_31,
      Q => mul_ln55_8_reg_1370(0),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U10_n_21,
      Q => mul_ln55_8_reg_1370(10),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U10_n_20,
      Q => mul_ln55_8_reg_1370(11),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U10_n_19,
      Q => mul_ln55_8_reg_1370(12),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U10_n_18,
      Q => mul_ln55_8_reg_1370(13),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U10_n_17,
      Q => mul_ln55_8_reg_1370(14),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U10_n_16,
      Q => mul_ln55_8_reg_1370(15),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_0\(16),
      Q => mul_ln55_8_reg_1370(16),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_0\(17),
      Q => mul_ln55_8_reg_1370(17),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_0\(18),
      Q => mul_ln55_8_reg_1370(18),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_0\(19),
      Q => mul_ln55_8_reg_1370(19),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U10_n_30,
      Q => mul_ln55_8_reg_1370(1),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_0\(20),
      Q => mul_ln55_8_reg_1370(20),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_0\(21),
      Q => mul_ln55_8_reg_1370(21),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_0\(22),
      Q => mul_ln55_8_reg_1370(22),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_0\(23),
      Q => mul_ln55_8_reg_1370(23),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_0\(24),
      Q => mul_ln55_8_reg_1370(24),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_0\(25),
      Q => mul_ln55_8_reg_1370(25),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_0\(26),
      Q => mul_ln55_8_reg_1370(26),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_0\(27),
      Q => mul_ln55_8_reg_1370(27),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_0\(28),
      Q => mul_ln55_8_reg_1370(28),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_0\(29),
      Q => mul_ln55_8_reg_1370(29),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U10_n_29,
      Q => mul_ln55_8_reg_1370(2),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_0\(30),
      Q => mul_ln55_8_reg_1370(30),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_0\(31),
      Q => mul_ln55_8_reg_1370(31),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U10_n_28,
      Q => mul_ln55_8_reg_1370(3),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U10_n_27,
      Q => mul_ln55_8_reg_1370(4),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U10_n_26,
      Q => mul_ln55_8_reg_1370(5),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U10_n_25,
      Q => mul_ln55_8_reg_1370(6),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U10_n_24,
      Q => mul_ln55_8_reg_1370(7),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U10_n_23,
      Q => mul_ln55_8_reg_1370(8),
      R => '0'
    );
\mul_ln55_8_reg_1370_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U10_n_22,
      Q => mul_ln55_8_reg_1370(9),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U11_n_31,
      Q => mul_ln55_9_reg_1375(0),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U11_n_21,
      Q => mul_ln55_9_reg_1375(10),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U11_n_20,
      Q => mul_ln55_9_reg_1375(11),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U11_n_19,
      Q => mul_ln55_9_reg_1375(12),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U11_n_18,
      Q => mul_ln55_9_reg_1375(13),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U11_n_17,
      Q => mul_ln55_9_reg_1375(14),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U11_n_16,
      Q => mul_ln55_9_reg_1375(15),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_1\(16),
      Q => mul_ln55_9_reg_1375(16),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_1\(17),
      Q => mul_ln55_9_reg_1375(17),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_1\(18),
      Q => mul_ln55_9_reg_1375(18),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_1\(19),
      Q => mul_ln55_9_reg_1375(19),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U11_n_30,
      Q => mul_ln55_9_reg_1375(1),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_1\(20),
      Q => mul_ln55_9_reg_1375(20),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_1\(21),
      Q => mul_ln55_9_reg_1375(21),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_1\(22),
      Q => mul_ln55_9_reg_1375(22),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_1\(23),
      Q => mul_ln55_9_reg_1375(23),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_1\(24),
      Q => mul_ln55_9_reg_1375(24),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_1\(25),
      Q => mul_ln55_9_reg_1375(25),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_1\(26),
      Q => mul_ln55_9_reg_1375(26),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_1\(27),
      Q => mul_ln55_9_reg_1375(27),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_1\(28),
      Q => mul_ln55_9_reg_1375(28),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_1\(29),
      Q => mul_ln55_9_reg_1375(29),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U11_n_29,
      Q => mul_ln55_9_reg_1375(2),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_1\(30),
      Q => mul_ln55_9_reg_1375(30),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_1\(31),
      Q => mul_ln55_9_reg_1375(31),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U11_n_28,
      Q => mul_ln55_9_reg_1375(3),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U11_n_27,
      Q => mul_ln55_9_reg_1375(4),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U11_n_26,
      Q => mul_ln55_9_reg_1375(5),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U11_n_25,
      Q => mul_ln55_9_reg_1375(6),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U11_n_24,
      Q => mul_ln55_9_reg_1375(7),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U11_n_23,
      Q => mul_ln55_9_reg_1375(8),
      R => '0'
    );
\mul_ln55_9_reg_1375_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U11_n_22,
      Q => mul_ln55_9_reg_1375(9),
      R => '0'
    );
\mul_ln55_reg_1330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U2_n_31,
      Q => mul_ln55_reg_1330(0),
      R => '0'
    );
\mul_ln55_reg_1330_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U2_n_21,
      Q => mul_ln55_reg_1330(10),
      R => '0'
    );
\mul_ln55_reg_1330_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U2_n_20,
      Q => mul_ln55_reg_1330(11),
      R => '0'
    );
\mul_ln55_reg_1330_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U2_n_19,
      Q => mul_ln55_reg_1330(12),
      R => '0'
    );
\mul_ln55_reg_1330_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U2_n_18,
      Q => mul_ln55_reg_1330(13),
      R => '0'
    );
\mul_ln55_reg_1330_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U2_n_17,
      Q => mul_ln55_reg_1330(14),
      R => '0'
    );
\mul_ln55_reg_1330_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U2_n_16,
      Q => mul_ln55_reg_1330(15),
      R => '0'
    );
\mul_ln55_reg_1330_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_7\(16),
      Q => mul_ln55_reg_1330(16),
      R => '0'
    );
\mul_ln55_reg_1330_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_7\(17),
      Q => mul_ln55_reg_1330(17),
      R => '0'
    );
\mul_ln55_reg_1330_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_7\(18),
      Q => mul_ln55_reg_1330(18),
      R => '0'
    );
\mul_ln55_reg_1330_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_7\(19),
      Q => mul_ln55_reg_1330(19),
      R => '0'
    );
\mul_ln55_reg_1330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U2_n_30,
      Q => mul_ln55_reg_1330(1),
      R => '0'
    );
\mul_ln55_reg_1330_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_7\(20),
      Q => mul_ln55_reg_1330(20),
      R => '0'
    );
\mul_ln55_reg_1330_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_7\(21),
      Q => mul_ln55_reg_1330(21),
      R => '0'
    );
\mul_ln55_reg_1330_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_7\(22),
      Q => mul_ln55_reg_1330(22),
      R => '0'
    );
\mul_ln55_reg_1330_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_7\(23),
      Q => mul_ln55_reg_1330(23),
      R => '0'
    );
\mul_ln55_reg_1330_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_7\(24),
      Q => mul_ln55_reg_1330(24),
      R => '0'
    );
\mul_ln55_reg_1330_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_7\(25),
      Q => mul_ln55_reg_1330(25),
      R => '0'
    );
\mul_ln55_reg_1330_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_7\(26),
      Q => mul_ln55_reg_1330(26),
      R => '0'
    );
\mul_ln55_reg_1330_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_7\(27),
      Q => mul_ln55_reg_1330(27),
      R => '0'
    );
\mul_ln55_reg_1330_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_7\(28),
      Q => mul_ln55_reg_1330(28),
      R => '0'
    );
\mul_ln55_reg_1330_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_7\(29),
      Q => mul_ln55_reg_1330(29),
      R => '0'
    );
\mul_ln55_reg_1330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U2_n_29,
      Q => mul_ln55_reg_1330(2),
      R => '0'
    );
\mul_ln55_reg_1330_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_7\(30),
      Q => mul_ln55_reg_1330(30),
      R => '0'
    );
\mul_ln55_reg_1330_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1_7\(31),
      Q => mul_ln55_reg_1330(31),
      R => '0'
    );
\mul_ln55_reg_1330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U2_n_28,
      Q => mul_ln55_reg_1330(3),
      R => '0'
    );
\mul_ln55_reg_1330_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U2_n_27,
      Q => mul_ln55_reg_1330(4),
      R => '0'
    );
\mul_ln55_reg_1330_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U2_n_26,
      Q => mul_ln55_reg_1330(5),
      R => '0'
    );
\mul_ln55_reg_1330_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U2_n_25,
      Q => mul_ln55_reg_1330(6),
      R => '0'
    );
\mul_ln55_reg_1330_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U2_n_24,
      Q => mul_ln55_reg_1330(7),
      R => '0'
    );
\mul_ln55_reg_1330_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U2_n_23,
      Q => mul_ln55_reg_1330(8),
      R => '0'
    );
\mul_ln55_reg_1330_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U2_n_22,
      Q => mul_ln55_reg_1330(9),
      R => '0'
    );
\sum_1_reg_1435[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(10),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(10),
      I2 => add_ln55_13_reg_1430(10),
      O => \sum_1_reg_1435[11]_i_2_n_0\
    );
\sum_1_reg_1435[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(9),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(9),
      I2 => add_ln55_13_reg_1430(9),
      O => \sum_1_reg_1435[11]_i_3_n_0\
    );
\sum_1_reg_1435[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(8),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(8),
      I2 => add_ln55_13_reg_1430(8),
      O => \sum_1_reg_1435[11]_i_4_n_0\
    );
\sum_1_reg_1435[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(7),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(7),
      I2 => add_ln55_13_reg_1430(7),
      O => \sum_1_reg_1435[11]_i_5_n_0\
    );
\sum_1_reg_1435[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(11),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(11),
      I2 => add_ln55_13_reg_1430(11),
      I3 => \sum_1_reg_1435[11]_i_2_n_0\,
      O => \sum_1_reg_1435[11]_i_6_n_0\
    );
\sum_1_reg_1435[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(10),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(10),
      I2 => add_ln55_13_reg_1430(10),
      I3 => \sum_1_reg_1435[11]_i_3_n_0\,
      O => \sum_1_reg_1435[11]_i_7_n_0\
    );
\sum_1_reg_1435[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(9),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(9),
      I2 => add_ln55_13_reg_1430(9),
      I3 => \sum_1_reg_1435[11]_i_4_n_0\,
      O => \sum_1_reg_1435[11]_i_8_n_0\
    );
\sum_1_reg_1435[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(8),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(8),
      I2 => add_ln55_13_reg_1430(8),
      I3 => \sum_1_reg_1435[11]_i_5_n_0\,
      O => \sum_1_reg_1435[11]_i_9_n_0\
    );
\sum_1_reg_1435[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(14),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(14),
      I2 => add_ln55_13_reg_1430(14),
      O => \sum_1_reg_1435[15]_i_2_n_0\
    );
\sum_1_reg_1435[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(13),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(13),
      I2 => add_ln55_13_reg_1430(13),
      O => \sum_1_reg_1435[15]_i_3_n_0\
    );
\sum_1_reg_1435[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(12),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(12),
      I2 => add_ln55_13_reg_1430(12),
      O => \sum_1_reg_1435[15]_i_4_n_0\
    );
\sum_1_reg_1435[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(11),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(11),
      I2 => add_ln55_13_reg_1430(11),
      O => \sum_1_reg_1435[15]_i_5_n_0\
    );
\sum_1_reg_1435[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(15),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(15),
      I2 => add_ln55_13_reg_1430(15),
      I3 => \sum_1_reg_1435[15]_i_2_n_0\,
      O => \sum_1_reg_1435[15]_i_6_n_0\
    );
\sum_1_reg_1435[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(14),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(14),
      I2 => add_ln55_13_reg_1430(14),
      I3 => \sum_1_reg_1435[15]_i_3_n_0\,
      O => \sum_1_reg_1435[15]_i_7_n_0\
    );
\sum_1_reg_1435[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(13),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(13),
      I2 => add_ln55_13_reg_1430(13),
      I3 => \sum_1_reg_1435[15]_i_4_n_0\,
      O => \sum_1_reg_1435[15]_i_8_n_0\
    );
\sum_1_reg_1435[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(12),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(12),
      I2 => add_ln55_13_reg_1430(12),
      I3 => \sum_1_reg_1435[15]_i_5_n_0\,
      O => \sum_1_reg_1435[15]_i_9_n_0\
    );
\sum_1_reg_1435[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(18),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(18),
      I2 => add_ln55_13_reg_1430(18),
      O => \sum_1_reg_1435[19]_i_2_n_0\
    );
\sum_1_reg_1435[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(17),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(17),
      I2 => add_ln55_13_reg_1430(17),
      O => \sum_1_reg_1435[19]_i_3_n_0\
    );
\sum_1_reg_1435[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(16),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(16),
      I2 => add_ln55_13_reg_1430(16),
      O => \sum_1_reg_1435[19]_i_4_n_0\
    );
\sum_1_reg_1435[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(15),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(15),
      I2 => add_ln55_13_reg_1430(15),
      O => \sum_1_reg_1435[19]_i_5_n_0\
    );
\sum_1_reg_1435[19]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(19),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(19),
      I2 => add_ln55_13_reg_1430(19),
      I3 => \sum_1_reg_1435[19]_i_2_n_0\,
      O => \sum_1_reg_1435[19]_i_6_n_0\
    );
\sum_1_reg_1435[19]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(18),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(18),
      I2 => add_ln55_13_reg_1430(18),
      I3 => \sum_1_reg_1435[19]_i_3_n_0\,
      O => \sum_1_reg_1435[19]_i_7_n_0\
    );
\sum_1_reg_1435[19]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(17),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(17),
      I2 => add_ln55_13_reg_1430(17),
      I3 => \sum_1_reg_1435[19]_i_4_n_0\,
      O => \sum_1_reg_1435[19]_i_8_n_0\
    );
\sum_1_reg_1435[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(16),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(16),
      I2 => add_ln55_13_reg_1430(16),
      I3 => \sum_1_reg_1435[19]_i_5_n_0\,
      O => \sum_1_reg_1435[19]_i_9_n_0\
    );
\sum_1_reg_1435[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(22),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(22),
      I2 => add_ln55_13_reg_1430(22),
      O => \sum_1_reg_1435[23]_i_2_n_0\
    );
\sum_1_reg_1435[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(21),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(21),
      I2 => add_ln55_13_reg_1430(21),
      O => \sum_1_reg_1435[23]_i_3_n_0\
    );
\sum_1_reg_1435[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(20),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(20),
      I2 => add_ln55_13_reg_1430(20),
      O => \sum_1_reg_1435[23]_i_4_n_0\
    );
\sum_1_reg_1435[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(19),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(19),
      I2 => add_ln55_13_reg_1430(19),
      O => \sum_1_reg_1435[23]_i_5_n_0\
    );
\sum_1_reg_1435[23]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(23),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(23),
      I2 => add_ln55_13_reg_1430(23),
      I3 => \sum_1_reg_1435[23]_i_2_n_0\,
      O => \sum_1_reg_1435[23]_i_6_n_0\
    );
\sum_1_reg_1435[23]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(22),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(22),
      I2 => add_ln55_13_reg_1430(22),
      I3 => \sum_1_reg_1435[23]_i_3_n_0\,
      O => \sum_1_reg_1435[23]_i_7_n_0\
    );
\sum_1_reg_1435[23]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(21),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(21),
      I2 => add_ln55_13_reg_1430(21),
      I3 => \sum_1_reg_1435[23]_i_4_n_0\,
      O => \sum_1_reg_1435[23]_i_8_n_0\
    );
\sum_1_reg_1435[23]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(20),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(20),
      I2 => add_ln55_13_reg_1430(20),
      I3 => \sum_1_reg_1435[23]_i_5_n_0\,
      O => \sum_1_reg_1435[23]_i_9_n_0\
    );
\sum_1_reg_1435[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(26),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(26),
      I2 => add_ln55_13_reg_1430(26),
      O => \sum_1_reg_1435[27]_i_2_n_0\
    );
\sum_1_reg_1435[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(25),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(25),
      I2 => add_ln55_13_reg_1430(25),
      O => \sum_1_reg_1435[27]_i_3_n_0\
    );
\sum_1_reg_1435[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(24),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(24),
      I2 => add_ln55_13_reg_1430(24),
      O => \sum_1_reg_1435[27]_i_4_n_0\
    );
\sum_1_reg_1435[27]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(23),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(23),
      I2 => add_ln55_13_reg_1430(23),
      O => \sum_1_reg_1435[27]_i_5_n_0\
    );
\sum_1_reg_1435[27]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(27),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(27),
      I2 => add_ln55_13_reg_1430(27),
      I3 => \sum_1_reg_1435[27]_i_2_n_0\,
      O => \sum_1_reg_1435[27]_i_6_n_0\
    );
\sum_1_reg_1435[27]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(26),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(26),
      I2 => add_ln55_13_reg_1430(26),
      I3 => \sum_1_reg_1435[27]_i_3_n_0\,
      O => \sum_1_reg_1435[27]_i_7_n_0\
    );
\sum_1_reg_1435[27]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(25),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(25),
      I2 => add_ln55_13_reg_1430(25),
      I3 => \sum_1_reg_1435[27]_i_4_n_0\,
      O => \sum_1_reg_1435[27]_i_8_n_0\
    );
\sum_1_reg_1435[27]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(24),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(24),
      I2 => add_ln55_13_reg_1430(24),
      I3 => \sum_1_reg_1435[27]_i_5_n_0\,
      O => \sum_1_reg_1435[27]_i_9_n_0\
    );
\sum_1_reg_1435[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(29),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(29),
      I2 => add_ln55_13_reg_1430(29),
      O => \sum_1_reg_1435[31]_i_2_n_0\
    );
\sum_1_reg_1435[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(28),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(28),
      I2 => add_ln55_13_reg_1430(28),
      O => \sum_1_reg_1435[31]_i_3_n_0\
    );
\sum_1_reg_1435[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(27),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(27),
      I2 => add_ln55_13_reg_1430(27),
      O => \sum_1_reg_1435[31]_i_4_n_0\
    );
\sum_1_reg_1435[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln55_13_reg_1430(30),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(30),
      I2 => add_ln55_2_reg_1405_pp0_iter5_reg(30),
      I3 => add_ln55_5_reg_1410_pp0_iter5_reg(31),
      I4 => add_ln55_2_reg_1405_pp0_iter5_reg(31),
      I5 => add_ln55_13_reg_1430(31),
      O => \sum_1_reg_1435[31]_i_5_n_0\
    );
\sum_1_reg_1435[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \sum_1_reg_1435[31]_i_2_n_0\,
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(30),
      I2 => add_ln55_2_reg_1405_pp0_iter5_reg(30),
      I3 => add_ln55_13_reg_1430(30),
      O => \sum_1_reg_1435[31]_i_6_n_0\
    );
\sum_1_reg_1435[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(29),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(29),
      I2 => add_ln55_13_reg_1430(29),
      I3 => \sum_1_reg_1435[31]_i_3_n_0\,
      O => \sum_1_reg_1435[31]_i_7_n_0\
    );
\sum_1_reg_1435[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(28),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(28),
      I2 => add_ln55_13_reg_1430(28),
      I3 => \sum_1_reg_1435[31]_i_4_n_0\,
      O => \sum_1_reg_1435[31]_i_8_n_0\
    );
\sum_1_reg_1435[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(2),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(2),
      I2 => add_ln55_13_reg_1430(2),
      O => \sum_1_reg_1435[3]_i_2_n_0\
    );
\sum_1_reg_1435[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(1),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(1),
      I2 => add_ln55_13_reg_1430(1),
      O => \sum_1_reg_1435[3]_i_3_n_0\
    );
\sum_1_reg_1435[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(0),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(0),
      I2 => add_ln55_13_reg_1430(0),
      O => \sum_1_reg_1435[3]_i_4_n_0\
    );
\sum_1_reg_1435[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(3),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(3),
      I2 => add_ln55_13_reg_1430(3),
      I3 => \sum_1_reg_1435[3]_i_2_n_0\,
      O => \sum_1_reg_1435[3]_i_5_n_0\
    );
\sum_1_reg_1435[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(2),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(2),
      I2 => add_ln55_13_reg_1430(2),
      I3 => \sum_1_reg_1435[3]_i_3_n_0\,
      O => \sum_1_reg_1435[3]_i_6_n_0\
    );
\sum_1_reg_1435[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(1),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(1),
      I2 => add_ln55_13_reg_1430(1),
      I3 => \sum_1_reg_1435[3]_i_4_n_0\,
      O => \sum_1_reg_1435[3]_i_7_n_0\
    );
\sum_1_reg_1435[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(0),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(0),
      I2 => add_ln55_13_reg_1430(0),
      O => \sum_1_reg_1435[3]_i_8_n_0\
    );
\sum_1_reg_1435[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(6),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(6),
      I2 => add_ln55_13_reg_1430(6),
      O => \sum_1_reg_1435[7]_i_2_n_0\
    );
\sum_1_reg_1435[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(5),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(5),
      I2 => add_ln55_13_reg_1430(5),
      O => \sum_1_reg_1435[7]_i_3_n_0\
    );
\sum_1_reg_1435[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(4),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(4),
      I2 => add_ln55_13_reg_1430(4),
      O => \sum_1_reg_1435[7]_i_4_n_0\
    );
\sum_1_reg_1435[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(3),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(3),
      I2 => add_ln55_13_reg_1430(3),
      O => \sum_1_reg_1435[7]_i_5_n_0\
    );
\sum_1_reg_1435[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(7),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(7),
      I2 => add_ln55_13_reg_1430(7),
      I3 => \sum_1_reg_1435[7]_i_2_n_0\,
      O => \sum_1_reg_1435[7]_i_6_n_0\
    );
\sum_1_reg_1435[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(6),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(6),
      I2 => add_ln55_13_reg_1430(6),
      I3 => \sum_1_reg_1435[7]_i_3_n_0\,
      O => \sum_1_reg_1435[7]_i_7_n_0\
    );
\sum_1_reg_1435[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(5),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(5),
      I2 => add_ln55_13_reg_1430(5),
      I3 => \sum_1_reg_1435[7]_i_4_n_0\,
      O => \sum_1_reg_1435[7]_i_8_n_0\
    );
\sum_1_reg_1435[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => add_ln55_2_reg_1405_pp0_iter5_reg(4),
      I1 => add_ln55_5_reg_1410_pp0_iter5_reg(4),
      I2 => add_ln55_13_reg_1430(4),
      I3 => \sum_1_reg_1435[7]_i_5_n_0\,
      O => \sum_1_reg_1435[7]_i_9_n_0\
    );
\sum_1_reg_1435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(0),
      Q => sum_1_reg_1435(0),
      R => '0'
    );
\sum_1_reg_1435_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(10),
      Q => sum_1_reg_1435(10),
      R => '0'
    );
\sum_1_reg_1435_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(11),
      Q => sum_1_reg_1435(11),
      R => '0'
    );
\sum_1_reg_1435_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_reg_1435_reg[7]_i_1_n_0\,
      CO(3) => \sum_1_reg_1435_reg[11]_i_1_n_0\,
      CO(2) => \sum_1_reg_1435_reg[11]_i_1_n_1\,
      CO(1) => \sum_1_reg_1435_reg[11]_i_1_n_2\,
      CO(0) => \sum_1_reg_1435_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sum_1_reg_1435[11]_i_2_n_0\,
      DI(2) => \sum_1_reg_1435[11]_i_3_n_0\,
      DI(1) => \sum_1_reg_1435[11]_i_4_n_0\,
      DI(0) => \sum_1_reg_1435[11]_i_5_n_0\,
      O(3 downto 0) => sum_1_fu_961_p2(11 downto 8),
      S(3) => \sum_1_reg_1435[11]_i_6_n_0\,
      S(2) => \sum_1_reg_1435[11]_i_7_n_0\,
      S(1) => \sum_1_reg_1435[11]_i_8_n_0\,
      S(0) => \sum_1_reg_1435[11]_i_9_n_0\
    );
\sum_1_reg_1435_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(12),
      Q => sum_1_reg_1435(12),
      R => '0'
    );
\sum_1_reg_1435_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(13),
      Q => sum_1_reg_1435(13),
      R => '0'
    );
\sum_1_reg_1435_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(14),
      Q => sum_1_reg_1435(14),
      R => '0'
    );
\sum_1_reg_1435_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(15),
      Q => sum_1_reg_1435(15),
      R => '0'
    );
\sum_1_reg_1435_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_reg_1435_reg[11]_i_1_n_0\,
      CO(3) => \sum_1_reg_1435_reg[15]_i_1_n_0\,
      CO(2) => \sum_1_reg_1435_reg[15]_i_1_n_1\,
      CO(1) => \sum_1_reg_1435_reg[15]_i_1_n_2\,
      CO(0) => \sum_1_reg_1435_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sum_1_reg_1435[15]_i_2_n_0\,
      DI(2) => \sum_1_reg_1435[15]_i_3_n_0\,
      DI(1) => \sum_1_reg_1435[15]_i_4_n_0\,
      DI(0) => \sum_1_reg_1435[15]_i_5_n_0\,
      O(3 downto 0) => sum_1_fu_961_p2(15 downto 12),
      S(3) => \sum_1_reg_1435[15]_i_6_n_0\,
      S(2) => \sum_1_reg_1435[15]_i_7_n_0\,
      S(1) => \sum_1_reg_1435[15]_i_8_n_0\,
      S(0) => \sum_1_reg_1435[15]_i_9_n_0\
    );
\sum_1_reg_1435_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(16),
      Q => sum_1_reg_1435(16),
      R => '0'
    );
\sum_1_reg_1435_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(17),
      Q => sum_1_reg_1435(17),
      R => '0'
    );
\sum_1_reg_1435_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(18),
      Q => sum_1_reg_1435(18),
      R => '0'
    );
\sum_1_reg_1435_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(19),
      Q => sum_1_reg_1435(19),
      R => '0'
    );
\sum_1_reg_1435_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_reg_1435_reg[15]_i_1_n_0\,
      CO(3) => \sum_1_reg_1435_reg[19]_i_1_n_0\,
      CO(2) => \sum_1_reg_1435_reg[19]_i_1_n_1\,
      CO(1) => \sum_1_reg_1435_reg[19]_i_1_n_2\,
      CO(0) => \sum_1_reg_1435_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sum_1_reg_1435[19]_i_2_n_0\,
      DI(2) => \sum_1_reg_1435[19]_i_3_n_0\,
      DI(1) => \sum_1_reg_1435[19]_i_4_n_0\,
      DI(0) => \sum_1_reg_1435[19]_i_5_n_0\,
      O(3 downto 0) => sum_1_fu_961_p2(19 downto 16),
      S(3) => \sum_1_reg_1435[19]_i_6_n_0\,
      S(2) => \sum_1_reg_1435[19]_i_7_n_0\,
      S(1) => \sum_1_reg_1435[19]_i_8_n_0\,
      S(0) => \sum_1_reg_1435[19]_i_9_n_0\
    );
\sum_1_reg_1435_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(1),
      Q => sum_1_reg_1435(1),
      R => '0'
    );
\sum_1_reg_1435_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(20),
      Q => sum_1_reg_1435(20),
      R => '0'
    );
\sum_1_reg_1435_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(21),
      Q => sum_1_reg_1435(21),
      R => '0'
    );
\sum_1_reg_1435_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(22),
      Q => sum_1_reg_1435(22),
      R => '0'
    );
\sum_1_reg_1435_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(23),
      Q => sum_1_reg_1435(23),
      R => '0'
    );
\sum_1_reg_1435_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_reg_1435_reg[19]_i_1_n_0\,
      CO(3) => \sum_1_reg_1435_reg[23]_i_1_n_0\,
      CO(2) => \sum_1_reg_1435_reg[23]_i_1_n_1\,
      CO(1) => \sum_1_reg_1435_reg[23]_i_1_n_2\,
      CO(0) => \sum_1_reg_1435_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sum_1_reg_1435[23]_i_2_n_0\,
      DI(2) => \sum_1_reg_1435[23]_i_3_n_0\,
      DI(1) => \sum_1_reg_1435[23]_i_4_n_0\,
      DI(0) => \sum_1_reg_1435[23]_i_5_n_0\,
      O(3 downto 0) => sum_1_fu_961_p2(23 downto 20),
      S(3) => \sum_1_reg_1435[23]_i_6_n_0\,
      S(2) => \sum_1_reg_1435[23]_i_7_n_0\,
      S(1) => \sum_1_reg_1435[23]_i_8_n_0\,
      S(0) => \sum_1_reg_1435[23]_i_9_n_0\
    );
\sum_1_reg_1435_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(24),
      Q => sum_1_reg_1435(24),
      R => '0'
    );
\sum_1_reg_1435_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(25),
      Q => sum_1_reg_1435(25),
      R => '0'
    );
\sum_1_reg_1435_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(26),
      Q => sum_1_reg_1435(26),
      R => '0'
    );
\sum_1_reg_1435_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(27),
      Q => sum_1_reg_1435(27),
      R => '0'
    );
\sum_1_reg_1435_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_reg_1435_reg[23]_i_1_n_0\,
      CO(3) => \sum_1_reg_1435_reg[27]_i_1_n_0\,
      CO(2) => \sum_1_reg_1435_reg[27]_i_1_n_1\,
      CO(1) => \sum_1_reg_1435_reg[27]_i_1_n_2\,
      CO(0) => \sum_1_reg_1435_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sum_1_reg_1435[27]_i_2_n_0\,
      DI(2) => \sum_1_reg_1435[27]_i_3_n_0\,
      DI(1) => \sum_1_reg_1435[27]_i_4_n_0\,
      DI(0) => \sum_1_reg_1435[27]_i_5_n_0\,
      O(3 downto 0) => sum_1_fu_961_p2(27 downto 24),
      S(3) => \sum_1_reg_1435[27]_i_6_n_0\,
      S(2) => \sum_1_reg_1435[27]_i_7_n_0\,
      S(1) => \sum_1_reg_1435[27]_i_8_n_0\,
      S(0) => \sum_1_reg_1435[27]_i_9_n_0\
    );
\sum_1_reg_1435_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(28),
      Q => sum_1_reg_1435(28),
      R => '0'
    );
\sum_1_reg_1435_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(29),
      Q => sum_1_reg_1435(29),
      R => '0'
    );
\sum_1_reg_1435_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(2),
      Q => sum_1_reg_1435(2),
      R => '0'
    );
\sum_1_reg_1435_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(30),
      Q => sum_1_reg_1435(30),
      R => '0'
    );
\sum_1_reg_1435_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(31),
      Q => sum_1_reg_1435(31),
      R => '0'
    );
\sum_1_reg_1435_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_reg_1435_reg[27]_i_1_n_0\,
      CO(3) => \NLW_sum_1_reg_1435_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \sum_1_reg_1435_reg[31]_i_1_n_1\,
      CO(1) => \sum_1_reg_1435_reg[31]_i_1_n_2\,
      CO(0) => \sum_1_reg_1435_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \sum_1_reg_1435[31]_i_2_n_0\,
      DI(1) => \sum_1_reg_1435[31]_i_3_n_0\,
      DI(0) => \sum_1_reg_1435[31]_i_4_n_0\,
      O(3 downto 0) => sum_1_fu_961_p2(31 downto 28),
      S(3) => \sum_1_reg_1435[31]_i_5_n_0\,
      S(2) => \sum_1_reg_1435[31]_i_6_n_0\,
      S(1) => \sum_1_reg_1435[31]_i_7_n_0\,
      S(0) => \sum_1_reg_1435[31]_i_8_n_0\
    );
\sum_1_reg_1435_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(3),
      Q => sum_1_reg_1435(3),
      R => '0'
    );
\sum_1_reg_1435_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sum_1_reg_1435_reg[3]_i_1_n_0\,
      CO(2) => \sum_1_reg_1435_reg[3]_i_1_n_1\,
      CO(1) => \sum_1_reg_1435_reg[3]_i_1_n_2\,
      CO(0) => \sum_1_reg_1435_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sum_1_reg_1435[3]_i_2_n_0\,
      DI(2) => \sum_1_reg_1435[3]_i_3_n_0\,
      DI(1) => \sum_1_reg_1435[3]_i_4_n_0\,
      DI(0) => '0',
      O(3 downto 0) => sum_1_fu_961_p2(3 downto 0),
      S(3) => \sum_1_reg_1435[3]_i_5_n_0\,
      S(2) => \sum_1_reg_1435[3]_i_6_n_0\,
      S(1) => \sum_1_reg_1435[3]_i_7_n_0\,
      S(0) => \sum_1_reg_1435[3]_i_8_n_0\
    );
\sum_1_reg_1435_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(4),
      Q => sum_1_reg_1435(4),
      R => '0'
    );
\sum_1_reg_1435_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(5),
      Q => sum_1_reg_1435(5),
      R => '0'
    );
\sum_1_reg_1435_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(6),
      Q => sum_1_reg_1435(6),
      R => '0'
    );
\sum_1_reg_1435_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(7),
      Q => sum_1_reg_1435(7),
      R => '0'
    );
\sum_1_reg_1435_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sum_1_reg_1435_reg[3]_i_1_n_0\,
      CO(3) => \sum_1_reg_1435_reg[7]_i_1_n_0\,
      CO(2) => \sum_1_reg_1435_reg[7]_i_1_n_1\,
      CO(1) => \sum_1_reg_1435_reg[7]_i_1_n_2\,
      CO(0) => \sum_1_reg_1435_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \sum_1_reg_1435[7]_i_2_n_0\,
      DI(2) => \sum_1_reg_1435[7]_i_3_n_0\,
      DI(1) => \sum_1_reg_1435[7]_i_4_n_0\,
      DI(0) => \sum_1_reg_1435[7]_i_5_n_0\,
      O(3 downto 0) => sum_1_fu_961_p2(7 downto 4),
      S(3) => \sum_1_reg_1435[7]_i_6_n_0\,
      S(2) => \sum_1_reg_1435[7]_i_7_n_0\,
      S(1) => \sum_1_reg_1435[7]_i_8_n_0\,
      S(0) => \sum_1_reg_1435[7]_i_9_n_0\
    );
\sum_1_reg_1435_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(8),
      Q => sum_1_reg_1435(8),
      R => '0'
    );
\sum_1_reg_1435_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sum_1_fu_961_p2(9),
      Q => sum_1_reg_1435(9),
      R => '0'
    );
\sum_reg_1325_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U1_n_31,
      Q => sum_reg_1325(0),
      R => '0'
    );
\sum_reg_1325_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U1_n_21,
      Q => sum_reg_1325(10),
      R => '0'
    );
\sum_reg_1325_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U1_n_20,
      Q => sum_reg_1325(11),
      R => '0'
    );
\sum_reg_1325_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U1_n_19,
      Q => sum_reg_1325(12),
      R => '0'
    );
\sum_reg_1325_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U1_n_18,
      Q => sum_reg_1325(13),
      R => '0'
    );
\sum_reg_1325_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U1_n_17,
      Q => sum_reg_1325(14),
      R => '0'
    );
\sum_reg_1325_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U1_n_16,
      Q => sum_reg_1325(15),
      R => '0'
    );
\sum_reg_1325_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1\(16),
      Q => sum_reg_1325(16),
      R => '0'
    );
\sum_reg_1325_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1\(17),
      Q => sum_reg_1325(17),
      R => '0'
    );
\sum_reg_1325_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1\(18),
      Q => sum_reg_1325(18),
      R => '0'
    );
\sum_reg_1325_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1\(19),
      Q => sum_reg_1325(19),
      R => '0'
    );
\sum_reg_1325_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U1_n_30,
      Q => sum_reg_1325(1),
      R => '0'
    );
\sum_reg_1325_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1\(20),
      Q => sum_reg_1325(20),
      R => '0'
    );
\sum_reg_1325_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1\(21),
      Q => sum_reg_1325(21),
      R => '0'
    );
\sum_reg_1325_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1\(22),
      Q => sum_reg_1325(22),
      R => '0'
    );
\sum_reg_1325_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1\(23),
      Q => sum_reg_1325(23),
      R => '0'
    );
\sum_reg_1325_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1\(24),
      Q => sum_reg_1325(24),
      R => '0'
    );
\sum_reg_1325_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1\(25),
      Q => sum_reg_1325(25),
      R => '0'
    );
\sum_reg_1325_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1\(26),
      Q => sum_reg_1325(26),
      R => '0'
    );
\sum_reg_1325_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1\(27),
      Q => sum_reg_1325(27),
      R => '0'
    );
\sum_reg_1325_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1\(28),
      Q => sum_reg_1325(28),
      R => '0'
    );
\sum_reg_1325_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1\(29),
      Q => sum_reg_1325(29),
      R => '0'
    );
\sum_reg_1325_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U1_n_29,
      Q => sum_reg_1325(2),
      R => '0'
    );
\sum_reg_1325_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1\(30),
      Q => sum_reg_1325(30),
      R => '0'
    );
\sum_reg_1325_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \buff0_reg__1\(31),
      Q => sum_reg_1325(31),
      R => '0'
    );
\sum_reg_1325_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U1_n_28,
      Q => sum_reg_1325(3),
      R => '0'
    );
\sum_reg_1325_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U1_n_27,
      Q => sum_reg_1325(4),
      R => '0'
    );
\sum_reg_1325_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U1_n_26,
      Q => sum_reg_1325(5),
      R => '0'
    );
\sum_reg_1325_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U1_n_25,
      Q => sum_reg_1325(6),
      R => '0'
    );
\sum_reg_1325_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U1_n_24,
      Q => sum_reg_1325(7),
      R => '0'
    );
\sum_reg_1325_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U1_n_23,
      Q => sum_reg_1325(8),
      R => '0'
    );
\sum_reg_1325_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32s_32s_32_2_1_U1_n_22,
      Q => sum_reg_1325(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_0_hls_inst_0 is
  port (
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 13 downto 0 );
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bd_0_hls_inst_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_0_hls_inst_0 : entity is "bd_0_hls_inst_0,matrix_mult_hw,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_0_hls_inst_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of bd_0_hls_inst_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_0_hls_inst_0 : entity is "matrix_mult_hw,Vivado 2025.1";
  attribute hls_module : string;
  attribute hls_module of bd_0_hls_inst_0 : entity is "yes";
end bd_0_hls_inst_0;

architecture STRUCTURE of bd_0_hls_inst_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 14;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_pp0_stage0 : string;
  attribute ap_ST_fsm_pp0_stage0 of inst : label is "1'b1";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of ap_clk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.0, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_MODE of ap_rst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_MODE of interrupt : signal is "master";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_MODE of s_axi_control_ARADDR : signal is "slave";
  attribute X_INTERFACE_PARAMETER of s_axi_control_ARADDR : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 14, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000.0, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_0_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.bd_0_hls_inst_0_matrix_mult_hw
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      s_axi_control_ARADDR(13 downto 0) => s_axi_control_ARADDR(13 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(13 downto 2) => s_axi_control_AWADDR(13 downto 2),
      s_axi_control_AWADDR(1 downto 0) => B"00",
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
