// Seed: 1411551360
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output reg id_1;
  always id_1 = #id_4 id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout logic [7:0] id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wand id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_7
  );
  inout reg id_3;
  input wire id_2;
  input logic [7:0] id_1;
  parameter id_12 = 1;
  assign id_11[1'h0] = 1;
  parameter id_13 = id_12;
  assign id_11[1] = -1;
  logic id_14, id_15;
  wire id_16;
  assign id_11 = id_1[1'h0+:1'h0];
  always id_3 <= 1'd0;
  assign id_7 = id_14 * -1;
endmodule
