<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
  <meta http-equiv="Content-Style-Type" content="text/css" />
  <meta name="generator" content="pandoc" />
  <title></title>
  <style type="text/css">code{white-space: pre;}</style>
  <link rel="stylesheet" href="stylesheets/styles.css" type="text/css" />
</head>
<body>
<p><meta charset='utf-8'></p>
<div class="wrapper">

<!-- Compilation Instructions
pandoc cv.md -s -c stylesheets/styles.css -o cv.html
pandoc  -V geometry:margin=1in -f markdown+hard_line_breaks cv.md -o cv.pdf
-->

<header>
<h1 id="curriculum-vitae">Curriculum Vitae</h1>
Nachiket Kapre School of Computer Engineering <br> Nanyang Technological University <br> Singapore <br> Email: nachiket at ntu dot edu dot sg<br>
</header>


<section>
<h2 id="education">Education</h2>
<p><strong>Ph.D. California Institute of Technology (USA),</strong> Computer Science<br> Dissertation: <em>SPICE<sup>2</sup> - A Spatial Parallel Architecture for Accelerating the SPICE Circuit Simulator</em> <br> Degree Conferred: September 2010 <a href="./publications/phd-thesis_2010.pdf">[Link]</a><br> <!--Committee: André DeHon (UPenn), Shuki Bruck (Caltech), Dan Meiron (Caltech), Alain Martin (Caltech) and Steven Trimberger (Xilinx).--></p>
<p><strong>M.S., California Institute of Technology (USA),</strong> Computer Science<br> Degree Conferred: June 2006 <br> Thesis: <em>Packet-Switched FPGA-Overlay Networks</em> <a href="./publications/ms-thesis_2006.pdf">[Link]</a></p>
<p><strong>M.S., California Institute of Technology (USA),</strong> Electrical Engineering<br> Degree Conferred: June 2005</p>
<p><strong>B.E., University of Pune (India),</strong> Electronics and Telecommunication Engineering<br> Degree Conferred: August 2002</p>
<h2 id="research-interests">Research Interests</h2>
<p>Concurrent and Spatial Architectures, Parallel Processing, Heterogeneous Architectures and Compilation Tools, Communication-Centric Design</p>
<h2 id="grants">Grants</h2>
<p>AcRf Tier 1 Grant (Nov 2015) S$100K (1 year) <br> Delta Electronics Grant (Co-PI) (August 2015) S$100K (Co-PI) (2 years) <br> MIT SMART Innovation Grant (Co-PI) (August 2015) S$50K (Co-PI) (2 years) <br> NTU CELT Excellence in Education Grant (November 2014) S$37K (1 year) <br> AcRf Tier 1 Grant (March 2014) S$150K (2 years) <br> NTU CELT Excellence in Education Grant (October 2013) S$40K (1 year) <br> NTU CELT Excellence in Education Grant (March 2013) S$30K (1 year) <br> NTU CoE Competitive Seed Grant S$50K (Jan-March 2013) <br> NTU SCE Startup Grant S$100K (3 years) <br></p>
<h2 id="journal-publications">Journal Publications</h2>
<p><a href="./publications/soft-vector_trets2016.pdf">[PDF]</a> <strong>&quot;Optimizing Soft Vector Processing in FPGA-based Embedded Systems&quot;</strong> <br> <u>Nachiket Kapre</u> <br> <em>IEEE Transactions on Reconfigurable Technology and Applications</em> (Special Issue FPL 2014)<br></p>
<p><a href="./publications/case-for-graphs_superfri2016.pdf">[PDF]</a> <strong>&quot;A Case for Embedded FPGA-based SoCs in Energy-Efficient Acceleration of Graph Problems&quot;</strong> <br> Pradeep Moorthy, <u>Nachiket Kapre</u> <br> <em>Supercomputing Frontiers and Innovations</em> (Special Best Papers Issue) <br></p>
<p><a href="./publications/comm-avoid-itersolve_tpds2013.pdf">[PDF]</a> <strong>&quot;Communication Optimization of Iterative Sparse Matrix-Vector Multiply on GPUs and FPGAs&quot;</strong> <br> Abid Rafique, George Constantinides, <u>Nachiket Kapre</u> <br> <em>IEEE Transactions on Parallel and Distributed Systems</em>, Jan 2015 <br></p>
<p><a href="./publications/spice_trcad2012.pdf">[PDF]</a> <strong>&quot;SPICE<sup>2</sup>: Spatial Processors Interconnected for Concurrent Execution for accelerating the SPICE Circuit Simulator using an FPGA&quot;</strong> <br> <u>Nachiket Kapre</u> and André DeHon <em>Transactions in CAD (Special Issue on Parallel CAD)</em>, Volume 31 Issue 1 January 2012 <br></p>
<p><a href="./publications/graphstep_taas-2011.pdf">[PDF]</a> <strong>&quot;Spatial Hardware Implementation for Sparse Graph Algorithms in GraphStep&quot;</strong> <br> Michael deLorimier, <u>Nachiket Kapre</u>, Nikil Mehta and André DeHon <br> <em>ACM Transactions on Autonomous and Adaptive Systems: Spatial Computing Special Issue</em>, September 2011 <br></p>
<p><a href="http://downloads.hindawi.com/journals/ijrc/2011/745147.pdf">[PDF]</a> <strong>&quot;An NoC Traffic Compiler for efficient FPGA implementation of Sparse Graph-Oriented Workloads&quot;</strong> <br> <u>Nachiket Kapre</u> and André DeHon <br> <em>International Journal of Reconfigurable Computing</em> Volume 2011 Article ID 745147<br></p>
<p><a href="./publications/sataccum_jrnl.pdf">[PDF]</a> <strong>&quot;Pipelined Saturated Accumulation&quot;</strong> <br> Karl Papadantonakis, <u>Nachiket Kapre</u>, Stephanie Chan, and André DeHon <br> <em>IEEE Transactions on Computers</em>, February 2009. <br></p>
<h2 id="conferenceworkshop-publications-full-papers">Conference/Workshop Publications (Full papers)</h2>
<p><a href="./publications/caffepresso_cases2016.pdf">[PDF]</a> <strong>&quot;CaffePresso: An Optimized Library for Deep Learning on Embedded Accelerator-based platforms&quot;</strong> <br> Gopalakrishna Hegde, Siddhartha, Nachiappan Ramasamy, <u>Nachiket Kapre</u><br> <em>International Conference on Compilers, Architecture, and Synthesis for Embedded Systems</em>, Oct 2016 <br> (upcoming)</p>
<p><a href="./publications/hoplite-dsp_fpl2016.pdf">[PDF]</a> <strong>&quot;Hoplite-DSP: Harnessing the Xilinx DSP48 Multiplexers to efficiently support NoCs on FPGAs&quot;</strong> <br> Chethan Kumar H B, <u>Nachiket Kapre</u><br> <em>26th International Conference on Field-Programmable Logic and Applications</em>, Sep 2016 <br> (upcoming)</p>
<p><a href="./publications/intime_fpl2016.pdf">[PDF]</a> <strong>&quot;Boosting Convergence of Timing Closure using Feature Selection in a Learning-Driven Approach&quot;</strong> <br> Que Yanghua, Harnhua Ng, <u>Nachiket Kapre</u><br> <em>26th International Conference on Field-Programmable Logic and Applications</em>, Sep 2016 <br> (upcoming)</p>
<p><a href="./publications/rc-dsl-survey_fpl2016.pdf">[PDF]</a> <strong>&quot;Survey of Domain-Specific Languages for FPGA Computing&quot;</strong> <br> <u>Nachiket Kapre</u>, Samuel Bayliss<br> <em>26th International Conference on Field-Programmable Logic and Applications</em>, Sep 2016 <br> (upcoming)</p>
<p><a href="./publications/marathon_fccm2016.pdf">[PDF]</a> <strong>&quot;Marathon: Statically-Scheduled Conflict-Free Routing on FPGA Overlay NoCs&quot;</strong> <br> <u>Nachiket Kapre</u><br> <em>International Symposium on Field-Programmable Custom Computing Machines</em>, May 2016 <br></p>
<p><a href="./publications/gpu-bitwidth_fpga2016.pdf">[PDF]</a> <strong>&quot;GPU-Accelerated High-Level Synthesis for Bitwidth Optimization of FPGA Datapaths&quot;</strong> <br> <u>Nachiket Kapre</u>, Ye Deheng<br> <em>International Symposium on Field-Programmable Gate Arrays</em>, Feb 2016 <br></p>
<p><a href="./publications/hoplite_fpl2015.pdf">[PDF]</a> <strong>&quot;Hoplite: Building Austere Overlay NoCs for FPGAs&quot;</strong> <strong><font color="red">(Best Paper Award)</font></strong> <br> <u>Nachiket Kapre</u>, Jan Gray<br> <em>25th International Conference on Field-Programmable Logic and Applications</em>, Sep 2015 <br></p>
<p><a href="./publications/green_fpl2015.pdf">[PDF]</a> <strong>&quot;Limits of FPGA Acceleration of 3D Green’s Function Computation for Geophysical Applications&quot;</strong> <br> <u>Nachiket Kapre</u>, Selvakumar Jayakrishnan, Parjanya Gupta, Sagar Masuti, Sylvain Barbot<br> <em>25th International Conference on Field-Programmable Logic and Applications</em>, Sep 2015 <br></p>
<p><a href="./publications/graphproc_asap2015.pdf">[PDF]</a> <strong>&quot;Custom FPGA-based Soft-Processors for Sparse Graph Acceleration&quot;</strong> <br> <u>Nachiket Kapre</u><br> <em>26th IEEE International Conference on Application-specific Systems, Architectures and Processors</em>, July 2015 <br></p>
<p><a href="./publications/graphmmu_raw2015.pdf">[PDF]</a> <strong>&quot;GraphMMU: Memory Management Unit for Sparse Graph Accelerators&quot;</strong> <br> <u>Nachiket Kapre</u>, Han Jianglei, Andrew Bean, Pradeep Moorthy, Siddhartha<br> <em>22nd Reconfigurable Architectures Workshop, 2015</em> (co-located with IPDPS 2015), May 2015 <br></p>
<p><a href="./publications/spice-faulttol_raw2015.pdf">[PDF]</a> <strong>&quot;Enhancing Speedups for FPGA Accelerated SPICE through Frequency Scaling and Precision Reduction&quot;</strong> <br> <u>Nachiket Kapre</u>, Lim Hui Hui<br> <em>22nd Reconfigurable Architectures Workshop, 2015</em> (co-located with IPDPS 2015), May 2015 <br></p>
<p><a href="./publications/zedwulf_fccm2015.pdf">[PDF]</a> <strong>&quot;Zedwulf: Power-Performance Tradeoffs of a 32-node Zynq SoC cluster&quot;</strong> <br> Pradeep Moorthy, <u>Nachiket Kapre</u><br> <em>International Symposium on Field-Programmable Custom Computing Machines</em>, May 2015 <br></p>
<p><a href="./publications/intime_fccm2015.pdf">[PDF]</a> <strong>&quot;Driving Timing Convergence of FPGA Designs through Machine Learning and Cloud Computing&quot;</strong> <br> <u>Nachiket Kapre</u>, Bibin Chandrashekaran, Harnhua Ng, Kirvy Teo<br> <em>International Symposium on Field-Programmable Custom Computing Machines</em>, May 2015 <br></p>
<p><a href="./publications/opencv-saliency_fccm2015.pdf">[PDF]</a> <strong>&quot;Energy-Efficient Acceleration of OpenCV Saliency Computation using Soft Vector Processors&quot;</strong><br> Gopalakrishna Hegde, <u>Nachiket Kapre</u> <br> <em>International Symposium on Field-Programmable Custom Computing Machines</em>, May 2015 <br></p>
<p><a href="./publications/idea-loopback_fpga2015.pdf">[PDF]</a> <strong>&quot;On Data Forwarding in Deeply Pipelined Soft Processor&quot;</strong> <br> Hui Yan Cheah, Suhaib A. Fahmy and <u>Nachiket Kapre</u><br> <em>International Symposium on Field-Programmable Gate Arrays</em>, February 2015 <br></p>
<p><a href="./publications/relax-miracle_hipc2014.pdf">[PDF]</a> <strong>&quot;Relax-Miracle: GPU Parallelization of Semi-Analytic Fourier-Domain solvers for Earthquake Modeling&quot;</strong> <br> Sagar Masuti, Sylvain Barbot, and <u>Nachiket Kapre</u><br> <em>International Conference on High Performance Computing</em>, December 2014 <br></p>
<p><a href="./publications/limits-vector_fpl2014.pdf">[PDF]</a> <strong>&quot;Comparing Soft and Hard Vector Processing in FPGA-based Embedded Systems&quot; <font color="red">(Best Paper Nominee)</font></strong> <br> Soh Jun Jie, and <u>Nachiket Kapre</u><br> <em>International Conference on Field-Programmable Logic and Applications</em>, September 2014 <br></p>
<p><a href="./publications/dataflow-limits_dfm2014.pdf">[PDF]</a> <strong>&quot;Limits of Statically Scheduled Token Dataflow Processing&quot;</strong> <br> <u>Nachiket Kapre</u>, and Siddhartha<br> <em>4th International Workshop on Data-Flow Execution Models for Extreme Scale Computing</em> (co-located with PACT 2014), August 2014 <br></p>
<p><a href="./publications/fpga-driver_fpt-2013.pdf">[PDF]</a> <strong>&quot;System-Level FPGA Device Driver with High-Level Synthesis Support&quot;</strong> <br> Vipin Kizhepatt, Shreejit Shanker, Dulitha Gunasekara, Suhaib A Fahmy, <u>Nachiket Kapre</u><br> <em>International Conference on Field-Programmable Technology Machines</em>, December 2013 <br></p>
<p><a href="./publications/uncertainty_fccm-2013.pdf">[PDF]</a> <strong>&quot;Exploiting Input Parameter Uncertainty for Reducing Datapath Precision of SPICE Device Models&quot;</strong> <br> <u>Nachiket Kapre</u> <br> <em>International Symposium on Field-Programmable Custom Computing Machines</em>, April 2013 <br></p>
<p><a href="./publications/appcompose_fccm-2013.pdf">[PDF]</a> <strong>&quot;Application Composition and Communication Optimization of Iterative Solvers using FPGAs&quot; <font color="red"> (HiPEAC Paper Award)</font></strong> <br> Abid Rafique, <u>Nachiket Kapre</u> and George Constantinides<br> <em>International Symposium on Field-Programmable Custom Computing Machines</em>, April 2013 <br></p>
<p><a href="./publications/tsqr_fpl-2012.pdf">[PDF]</a> <strong>&quot;Enhancing Performance of Tall-Skinny QR factorization using FPGAs&quot;</strong> <br> Abid Rafique, <u>Nachiket Kapre</u> and George Constantinides<br> <em>International Conference on Field-Programmable Logic and Applications</em>, August 2012 <br></p>
<p><a href="./publications/fxscore_fccm-2012.pdf">[PDF]</a> <strong>&quot;FX-SCORE: A Framework for Fixed-Point Compilation of SPICE Device Models using Gappa++&quot;</strong> <br> Helene Martorell and <u>Nachiket Kapre</u><br> <em>International Symposium on Field-Programmable Custom Computing Machines</em>, April 2012 <br></p>
<p><a href="./publications/spice_iterctrl_fpt-2011.pdf">[PDF]</a> <strong>&quot;VLIW-SCORE: Beyond C for Sequential Control of SPICE FPGA Acceleration&quot; <font color="red"> (Best Paper Award)</font></strong> <br> <u>Nachiket Kapre</u> and André DeHon<br> <em>International Conference on Field-Programmable Technology</em>, December 2011 <br></p>
<p><a href="./publications/spice_overview_carl2010.pdf">[PDF]</a> <strong>&quot;SPICE<sup>2</sup> - A Spatial Parallel Architecture for Accelerating the SPICE Circuit Simulator&quot;</strong> <br> <u>Nachiket Kapre</u> and André DeHon<br> <em>The First Workshop on the Intersections of Computer Architecture and Reconfigurable Logic</em>, December 2010 <br></p>
<p><a href="./publications/noc_traffic-engg_recosoc2010.pdf">[PDF]</a> <strong>&quot;An NoC Traffic Compiler for efficient FPGA implementation of Sparse Graph-Oriented Workloads&quot;</strong> <br> <u>Nachiket Kapre</u> and André DeHon<br> <em>Reconfigurable Communication-centric Systems on Chip</em>, May 2010 <br></p>
<p><a href="./publications/spice_matrix-solve_fpt-2009.pdf">[PDF]</a> <strong>&quot;Parallelizing Sparse Matrix-Solve for SPICE Circuit Simulation using FPGAs&quot;</strong> <br> <u>Nachiket Kapre</u> and André DeHon<br> <em>International Conference on Field-Programmable Technology</em>, December 2009 <br></p>
<p><a href="./publications/spice_perf-compare-arch_fpl-2009.pdf">[PDF]</a> <strong>&quot;Performance Comparison of Single-Precision SPICE Model-Evaluation on FPGA, GPU, Cell, and Multi-Core Processors&quot;</strong> <br> <u>Nachiket Kapre</u> and André DeHon<br> <em>International Conference on Field-Programmable Logic and Applications</em>, September 2009 <br></p>
<p><a href="./publications/spice_spatial-model-eval_fccm-2009.pdf">[PDF]</a> <strong>&quot;Accelerating SPICE Model-Evaluation using FPGAs&quot;</strong> <br> <u>Nachiket Kapre</u> and André DeHon <br> <em>IEEE Symposium on Field-Programmable Custom Computing Machines</em>, April 2009 <br></p>
<p><a href="./publications/fp-accum_arith-2007.pdf">[PDF]</a> <strong>&quot;Optimistic Parallelization of Floating-Point Accumulation&quot;</strong> <br> <u>Nachiket Kapre</u> and André DeHon <br> <em>IEEE Symposium on Computer Arithmetic</em>, June 2007. <br></p>
<p><a href="./publications/ps-tm-networks_fccm-2006.pdf">[PDF]</a> <strong>&quot;Packet-Switched vs. Time-Multiplexed FPGA Overlay Networks&quot; <font color="red">(FCCM20 25-most influential papers award winner) </font></strong> <br> <u>Nachiket Kapre</u>, Nikil Mehta, Michael deLorimier, Raphael Rubin, Henry Barnor, Michael Wilson, Michael Wrighton and André DeHon<br> <em>IEEE Symposium on Field-Programmable Custom Computing Machines</em>, April 2006. <br></p>
<p><a href="./publications/graphstep_fccm-2006.pdf">[PDF]</a> <strong>&quot;GraphStep: A System Architecture for Sparse Graph Algorithms&quot;</strong> <br> Michael deLorimier, <u>Nachiket Kapre</u>, Nikil Mehta, Dominic Rizzo, Ian Eslick, Raphael Rubin, Tomas Uribe, Thomas Knight Jr., and André DeHon<br> <em>IEEE Symposium on Field-Programmable Custom Computing Machines</em>, April 2006. <br></p>
<p><a href="./publications/sat-accum_fpt-2005.pdf">[PDF]</a> <strong>&quot;Pipelined Saturated Accumulation&quot;</strong> <br> Karl Papadantonakis, <u>Nachiket Kapre</u>, Stephanie Chan, and André DeHon<br> <em>International Conference on Field-Programmable Technology</em>, December 2005. <br></p>
<p><a href="./publications/des-pat_fccm-2004.pdf">[PDF]</a> <strong>&quot;Design Patterns for Reconfigurable Computing&quot;</strong> <br> André DeHon, Joshua Adams, Michael deLorimier, <u>Nachiket Kapre</u>, Yuki Matsuda, Helia Naeimi, Michael Vanier, and Michael Wrighton <br> <em>IEEE Symposium on Field-Programmable Custom Computing Machines</em>, April 2004. <br></p>
<h2 id="conference-publications-short-papers">Conference Publications (Short Papers)</h2>
<p><a href="./publications/dwt-mxp_fpl2016.pdf">[PDF]</a> <strong>&quot;Vector Acceleration of 1-D DWT Computations using Sparse Matrix Skeletons&quot;</strong> <br> Sidharth Maheshwari, Gourav Modi, Siddhartha, <u>Nachiket Kapre</u><br> <em>26th International Conference on Field-Programmable Logic and Applications</em>, Sep 2016 <br> (upcoming)</p>
<p><a href="./publications/ml-classifiers_fccm2016.pdf">[PDF]</a> <strong>&quot;Improving Classification Accuracy of a Machine Learning approach for FPGA Timing Closure&quot;</strong> <br> Que Yanghua, <u>Nachiket Kapre</u>, Harnhua Ng, Kirvy Teo<br> <em>International Symposium on Field-Programmable Custom Computing Machines</em>, May 2016 <br> (upcoming)</p>
<p><a href="./publications/ml-case_fpga2016.pdf">[PDF]</a> <strong>&quot;Reliable Timing Closure for FPGA Designs through Machine Learning&quot;</strong> <br> Que Yanghua, Chinnakkannu Adaikkal Raj, Harnhua Ng, Kirvy Teo, and <u>Nachiket Kapre</u><br> <em>International Symposium on Field-Programmable Gate Arrays</em>, Feb 2016 <br></p>
<p><a href="./publications/intime_fpga2015.pdf">[PDF]</a> <strong>&quot;InTime: A Machine Learning Approach for Efficient Selection of FPGA CAD Tool Parameters&quot;</strong> <br> <u>Nachiket Kapre</u>, Harnhua Ng, Kirvy Teo and Jaco Naude<br> <em>International Symposium on Field-Programmable Gate Arrays</em>, February 2015 <br></p>
<p><a href="./publications/fanout-decomp_fpt2014.pdf">[PDF]</a> <strong>&quot;Fanout Decomposition Dataflow Optimizations for FPGA-based Sparse LU Factorization&quot;</strong> <br> Siddhartha, and <u>Nachiket Kapre</u><br> <em>International Conference on Field-Programmable Technology</em>, December 2014 <br></p>
<p><a href="./publications/idea-analysis_fpt2014.pdf">[PDF]</a> <strong>&quot;Analysis and Optimization of a Deeply Pipelined FPGA Soft Processor&quot;</strong> <br> Hui Yan Cheah, Suhaib A. Fahmy and <u>Nachiket Kapre</u><br> <em>International Conference on Field-Programmable Technology</em>, December 2014 <br></p>
<p><a href="./publications/hetero-dataflow_fpl2014.pdf">[PDF]</a> <strong>&quot;Heterogeneous Dataflow Architectures for FPGA-based Sparse LU Factorization&quot;</strong> <br> Siddhartha, and <u>Nachiket Kapre</u><br> <em>International Conference on Field-Programmable Logic and Applications</em>, September 2014 <br></p>
<p><a href="./publications/breakseq_fccm-2014.pdf">[PDF]</a> <strong>&quot;Breaking Sequential Dependencies in FPGA-based Sparse LU Factorization&quot;</strong> <br> Siddhartha, and <u>Nachiket Kapre</u><br> <em>International Symposium on Field-Programmable Custom Computing Machines</em>, May 2014 <br></p>
<p><a href="./publications/mixfxscore_fccm-2014.pdf">[PDF]</a> <strong>&quot;MixFX-SCORE: Heterogeneous Fixed-Point Compilation of Dataflow Computations&quot;</strong> <br> Ye Deheng, and <u>Nachiket Kapre</u><br> <em>International Symposium on Field-Programmable Custom Computing Machines</em>, May 2014 <br></p>
<p><a href="./publications/timfaults_fccm-2014.pdf">[PDF]</a> <strong>&quot;Timing Fault Detection in FPGA-based Circuits&quot;</strong> <br> Edward Stott, Joshua M. Levine, Peter Y. K. Cheung, and <u>Nachiket Kapre</u><br> <em>International Symposium on Field-Programmable Custom Computing Machines</em>, May 2014 <br></p>
<h2 id="posters">Posters</h2>
<p><strong>&quot;Evaluating Embedded FPGA Accelerators for Deep Learning Applications&quot;</strong> <br> Gopalakrishna Hegde, Siddhartha, Nachiappan Ramasamy, Vamsi Buddha, <u>Nachiket Kapre</u><br> <em>International Symposium on Field-Programmable Custom Computing Machines</em>, May 2016 <br></p>
<p><strong>&quot;Communication Optimization for the 16-core Epiphany Floating-Point Processor Array&quot;</strong> <br> Siddhartha, <u>Nachiket Kapre</u><br> <em>International Symposium on Field-Programmable Custom Computing Machines</em>, May 2016 <br></p>
<p><strong>&quot;Machine-Learning driven Auto-Tuning of High-Level Synthesis for FPGAs&quot;</strong> <br> Li Ting, Harri Sapto Wijaya, and <u>Nachiket Kapre</u><br> <em>International Symposium on Field-Programmable Gate Arrays</em>, Feb 2016 <br></p>
<p><strong>&quot;Sparse Graph Processing using Soft-Processors&quot;</strong> <br> <u>Nachiket Kapre</u><br> <em>International Symposium on Field-Programmable Custom Computing Machines</em>, May 2015 <br></p>
<p><strong>&quot;FPGA Acceleration of Irregular Iterative Computations using Criticality-Aware Dataflow Optimizations&quot;</strong> <br> Siddhartha, and <u>Nachiket Kapre</u><br> <em>International Symposium on Field-Programmable Gate Arrays</em>, February 2015 <br></p>
<p><a href="./publications/timing-errors_selse2014.pdf">[PDF]</a> <strong>&quot;Measuring Timing Errors in FPGA-based Circuits&quot;</strong> <br> Joshua Levine, Edward Stott, and <u>Nachiket Kapre</u><br> <em>The 10th IEEE Workshop on Silicon Errors in Logic - System Effects</em>, April 2014 <br></p>
<h2 id="magazine-articles">Magazine Articles</h2>
<p><a href="./publications/saliency-fpga_ine2004.pdf">[PDF]</a> <strong>&quot;Saliency on a chip: a digital approach with an FPGA&quot;</strong> <br> <u>Nachiket Kapre</u>, Dirk Walther, and Christof Koch, and André DeHon<br> <em>The Neuromorphic Engineer, Volume 1, Issue 2, Autumn 2004</em></p>
<h2 id="book-chapters">Book Chapters</h2>
<p><strong>&quot;Accelerating the SPICE Circuit Simulator using an FPGA - A Case Study&quot;</strong> <br> <u>Nachiket Kapre</u> and André DeHon <br> From <em>High-Performance Computing using FPGAs</em> <br> Page 389-427, <br> Edited by Wim Vanderbauwhere and Khaled Benkrid <br> Published by <em>Springer</em>, Copyright 2013, ISBN-13: 978-1-4614-1790-3 <br></p>
<p><strong>&quot;Programming FPGA Applications in VHDL&quot;</strong> <br> <u>Nachiket Kapre</u> and André DeHon <br> From <em>Reconfigurable Computing: The Theory and Practice of FPGA-based Computation</em>, <br> Pages 129-153, <br> Edited by <em>Scott Hauck</em> and <em>André DeHon</em>, <br> Published by <em>Morgan Kauffman/Elsevier</em>, Copyright 2008, ISBN-13: 978-0-12-370522-8 <br></p>
<h2 id="selected-talks">Selected Talks</h2>
<p>&quot;A Case for Embedded FPGA-based SoCs for Energy-Efficient Acceleration of Graph Problems&quot; <br> Pradeep Moorthy, Siddhartha, <u>Nachiket Kapre</u><br> <em>Supercomputing Frontiers 2015</em>, March 2015 <br></p>
<p>&quot;SPICE<sup>2</sup>- A Spatial Parallel Architecture for Accelerating the SPICE Circuit Simulator - Retrospective and Vision&quot;<br> <em>Talk at Maxeler Inc., University of Glasgow, University of York, Oxford, University of Southampton, National University of Singapore, Mahankorn University of Technology</em>, 2010-2013. <br></p>
<p>&quot;Spatial SPICE Mapping and Lessons&quot;<br> Vancouver, Canada <em>Talk at the University of British Columbia (UBC)</em>, August 2010. <br></p>
<p>&quot;Accelerating the SPICE Circuit Simulator using FPGAs&quot;<br> Bengaluru (Bangalore), India <em>Invited Talk at the Indian Institute of Science (IISC)</em>, March 2010. <br></p>
<p>&quot;Accelerating the SPICE Circuit Simulator using FPGAs&quot;<br> Austin, USA <em>Invited Talk at IBM Inc.</em>, August 2009. <br></p>
<p>&quot;Accelerating SPICE Model-Evaluation using FPGAs&quot;<br> San Jose, USA. <em>Invited Talk at Xilinx Inc.</em>, February 2009.</p>
<p>&quot;Exploiting Application Structure in On-Chip Network Design&quot;<br> <em>Invited Talk at University of Gent, Belgium and TU Munich, Germany</em>, July-August 2007.</p>
<h3 id="patents">Patents</h3>
<p>&quot;Method and a circuit using an associative calculator for calculating a sequence of non-associative operations&quot; US 2007/0234128, André DeHon and Nachiket Kapre<br> <em>Under review</em>, Applied in January 2007.<br></p>
<h2 id="advising">Advising</h2>
<p><strong>NTU PhD</strong><br> Siddhartha (2013-present): <em>Dataflow Computing using FPGAs</em> <br></p>
<p><strong>NTU MSc</strong><br> Chethan Kumar Basavaraju (2015): <em>FPGA NoCs</em> <br> Jayakrishnan Selva Kumar (2014): <em>Maxeler Applications</em> <br> Venugopal Swetha (2014): <em>GPU Monte-Carlo Applications</em> <br> Chinnakkannu Adaikkala Raj (2014): <em>Machine Learning in FPGA CAD</em> <br> Jianrong, Kiran Ganapathi, Kunal Gokhale (2014): Misc Topics<br> Kanchan Kaur, Shipeng Xu (2013): <em>FPGA Placement/Routing</em></p>
<p><strong>NTU UG (Final Year Projects)</strong><br> Shubham Agarwal (2015): <em>FPGA NoCs</em> <br> Que Yanghua (2015): <em>Machine Learning</em> <br> Dakshina Pradeep Moorthy (2014): <em>Parallel Graph Accelerators</em> <br> Han Jianglei (2014): <em>Parallel Graph Accelerators</em> <br> Soh Jun Jie (2013-14): <em>Vectorblox</em> <br> Favian (2013-14): <em>3D Convolution using FPGAs</em> <br> Lim Hui Hui (2013): <em>SPICE Fault Tolerance</em> <br></p>
<p><strong>Imperial PhD, MSc, MEng, BEng and Interns</strong> </br> Andrew Bean (PhD student 2011-2016): <em>Adaptive/Learning Systems using FPGAs</em><br> Abid Rafique (PhD student 2010-2013): <em>Accelerating Semi-Definite Programming with FPGAs, GPUs and Multi-Cores</em> <br> Siddhartha, Dulitha Gunasekara (BEng/MEng students 2011-2012): Different topics <br> Helene Martorell, Emmanouil Spanakis, Fang Zhou, Wei Lizhong (MSc students 2010-2011): Different topics <br> Coryan Wilson-Shah (UROP student 2011): Matrix-Free SPICE <br> Cody Huang (CAPA intern, UC Davis undergraduate 2011): GPU Code-Generation</p>
<p><strong>Caltech Undergraduates and Summer Students</strong> </br> Henry Barnor (2005, now at Altera): <em>VHDL Design of systolic hardware sorter/placer</em> <br> Stephanie Chan (2005, now at NIST): <em>Experiments on saturating accumulator</em> <br> Ravi Teja Sukhavasi (2006, Caltech graduate student): <em>Applying network-coding ideas to message traffic between parallel compute elements</em> <br> Jon Ramirez (2006): <em>Floating-point associative accumulator</em> <br></p>
<p><strong>Corporate Collaborations</strong> <br> Harnhua Ng, Kirvy Teo (Plunify): <em>Machine-Learning for FPGA CAD</em> <br> Jacob Bower (Maxeler): <em>Maxeler Compiler Framework</em> <br> Kumiko Nomura (Toshiba): <em>Architecture analysis of 3D chips</em> <br></p>
<h2 id="teaching-experience">Teaching Experience</h2>
<p><strong>Lecturer</strong><br> Semester 1 2015, Nanyang Technological University, <em>CE4052/ES6152: Embedded System Development</em> <br> Semester 2 2014, Nanyang Technological University, <em>CE4054/ES6154: Programmable Systems-on-Chip</em> <br> Semester 1 2014, Nanyang Technological University, <em>CE4052/ES6152: Embedded System Development</em> <br> Semester 2 2013, Nanyang Technological University, <em>CE4054/ES6154: Programmable Systems-on-Chip</em> <br> Semester 1 2013, Nanyang Technological University, <em>CE7451: Research Methods in Computer Science &amp; Engineering</em> <br> Semester 1 2013, Nanyang Technological University, <em>CE4052/ES6152: Embedded Systems Development</em> <br> Semester 1 2013, Nanyang Technological University, <em>ES7501: Electronic Design Automation</em> <br></p>
<p><strong>Tutorials/Labs</strong><br> Semester 1 2015, Nanyang Technological University, <em>CE3001: Advanced Computer Architecture</em> <br> Semester 1 2015, Nanyang Technological University, <em>CE4052/ES6152: Embedded Systems Development</em> <br> Semester 2 2014, Nanyang Technological University, <em>CE4054/ES6154: Programmable System-on-Chip</em> <br> Semester 1 2014, Nanyang Technological University, <em>CE1005: Digital Logic</em> (3 groups) <br> Semester 1 2014, Nanyang Technological University, <em>CE4052/ES6152: Embedded Systems Development</em> <br> Semester 2 2013, Nanyang Technological University, <em>CE1005: Digital Logic</em> (1 group) <br> Semester 1 2013, Nanyang Technological University, <em>CE4052/ES6152: Embedded Systems Development</em> <br></p>
<p><strong>Guest Lectures</strong><br> Fall 2011, Imperial College London, <em>ISE2: Computer Architecture</em> <br> Winter 2011, Imperial College London, <em>DoC: Custom Computing</em> <br></p>
<p><strong>Teaching Assistant</strong><br> Spring 2007, University of Pennsylvania, Electrical and Systems Engineering, <em>ESE680s2: Computer Organization</em> <br> Winter 2006, California Institute of Technology, Computer Science, <em>CS137: Electronic Digital Automation</em><br></p>
<h2 id="professional-experience">Professional Experience</h2>
<p><strong>Plunify, Inc.</strong>, Chief Technology Officer (July 2014-)<br> <strong>Imperial College London</strong>, Junior Research Fellow (October 2010-September 2012)<br> <strong>Maxeler Inc.</strong>, Consultant (July 2011-July 2012)<br> <strong>University of Pennsylvania</strong>, Visiting Graduate Student (October 2006-present)<br> <strong>Xilinx Inc.</strong>, Summer Intern (Summer 2005)<br> <strong>Koch Lab (Caltech)</strong>, Research Assistant (February 2004 to September 2004)<br> <strong>Paxonet Communications Inc. (now Conexant)</strong>, Employee (August 2002 to August 2003)<br> <strong>Siemens Inc.</strong>, Part-Time Intern (2002).</p>
<p><font color="red"> Copyright for all the PDF papers hosted here belongs to IEEE, or ACM as appropriate.</font></p>
</section>
</div>
</body>
</html>
