Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Wed Jul 13 17:33:20 2016
| Host         : TELOPS230 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/isc0209A/fir_00251_proc_isc0209A_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_00251_proc_isc0209A
| Device       : xc7k160t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                        Instance                       |                                     Module                                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
| fir_00251_proc_isc0209A                               |                                                                         (top) |      77347 |      67130 |    6242 | 3975 | 135208 |    162 |     45 |          108 |
|   (fir_00251_proc_isc0209A)                           |                                                                         (top) |         17 |         17 |       0 |    0 |      0 |      0 |      0 |            0 |
|   ACQ                                                 |                                                            fir_00251_proc_acq |      71890 |      61931 |    5998 | 3961 | 124920 |    155 |     41 |           94 |
|     AEC_GEN                                           |                                                                           AEC |        316 |        316 |       0 |    0 |   1862 |      1 |      0 |            0 |
|       U1                                              |                                                                hder_extractor |         37 |         37 |       0 |    0 |    403 |      0 |      0 |            0 |
|         (U1)                                          |                                                                hder_extractor |         33 |         33 |       0 |    0 |    143 |      0 |      0 |            0 |
|         r0                                            |                                                                sync_reset_429 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s10                                           |                                        double_sync_vector__parameterized4_430 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         s11                                           |                                        double_sync_vector__parameterized4_432 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         s3                                            |                                        double_sync_vector__parameterized0_431 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s4                                            |                                        double_sync_vector__parameterized0_433 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s5                                            |                                        double_sync_vector__parameterized0_434 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s6                                            |                                               double_sync__parameterized0_425 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s7                                            |                                        double_sync_vector__parameterized0_426 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s8                                            |                                        double_sync_vector__parameterized0_427 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s9                                            |                                        double_sync_vector__parameterized2_428 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|       U2                                              |                                                                      AEC_Ctrl |        142 |        142 |       0 |    0 |    753 |      0 |      0 |            0 |
|         (U2)                                          |                                                                      AEC_Ctrl |         13 |         13 |       0 |    0 |     95 |      0 |      0 |            0 |
|         U0A                                           |                                                                   sync_resetn |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                           |                                            double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1C                                           |                                        double_sync_vector__parameterized6_158 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1D                                           |                                            double_sync_vector__parameterized0 |          0 |          0 |       0 |    0 |     20 |      0 |      0 |            0 |
|         U1E                                           |                                            double_sync_vector__parameterized2 |         24 |         24 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1F                                           |                                        double_sync_vector__parameterized2_159 |          8 |          8 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1G                                           |                                        double_sync_vector__parameterized6_160 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1H                                           |                                           double_sync_vector__parameterized10 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1I                                           |                                        double_sync_vector__parameterized0_161 |         13 |         13 |       0 |    0 |     26 |      0 |      0 |            0 |
|         U1J                                           |                                               double_sync__parameterized0_162 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1K                                           |                                       double_sync_vector__parameterized10_163 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1L                                           |                                        double_sync_vector__parameterized6_164 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1M                                           |                                            double_sync_vector__parameterized8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1N                                           |                                        double_sync_vector__parameterized6_165 |         24 |         24 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1P                                           |                                            double_sync_vector__parameterized4 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U1Q                                           |                                        double_sync_vector__parameterized2_166 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1R                                           |                                           double_sync_vector__parameterized12 |         10 |         10 |       0 |    0 |     84 |      0 |      0 |            0 |
|         U1S                                           |                                        double_sync_vector__parameterized2_167 |         46 |         46 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1T                                           |                                               double_sync__parameterized0_168 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                    AEC_CUMSUM__parameterized0 |         83 |         83 |       0 |    0 |    266 |      0 |      0 |            0 |
|         (U3)                                          |                                                    AEC_CUMSUM__parameterized0 |         75 |         75 |       0 |    0 |    264 |      0 |      0 |            0 |
|         sreset_data_gen                               |                                                                sync_reset_157 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                            histogram_axis_tmi |         44 |         44 |       0 |    0 |    215 |      1 |      0 |            0 |
|         histogram_axis_tmi_struct                     |                                                     histogram_axis_tmi_struct |         44 |         44 |       0 |    0 |    215 |      1 |      0 |            0 |
|           axis16_histogram                            |                                                   axis16_histogram_ec93b64bc0 |         44 |         44 |       0 |    0 |    215 |      1 |      0 |            0 |
|       U7                                              |                                                                       AECPlus |         10 |         10 |       0 |    0 |    225 |      0 |      0 |            0 |
|         (U7)                                          |                                                                       AECPlus |          6 |          6 |       0 |    0 |    223 |      0 |      0 |            0 |
|         sresetn_gen                                   |                                                               sync_resetn_169 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|     BD                                                |                                                                    bd_wrapper |      30578 |      27075 |    2384 | 1119 |  32845 |     42 |     27 |            5 |
|       core_wrapper_i                                  |                                                                  core_wrapper |      30578 |      27075 |    2384 | 1119 |  32845 |     42 |     27 |            5 |
|         (core_wrapper_i)                              |                                                                  core_wrapper |        484 |        484 |       0 |    0 |      0 |      0 |      0 |            0 |
|         core_i                                        |                                                                          core |      30121 |      26618 |    2384 | 1119 |  32845 |     42 |     27 |            5 |
|           (core_i)                                    |                                                                          core |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           GND                                         |                                                                corecore_GND_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           MCU                                         |                                                            coreMCU_imp_QX0IMY |       3268 |       2972 |     120 |  176 |   7348 |     18 |      0 |            5 |
|           MIG_Calibration                             |                                                coreMIG_Calibration_imp_ECS5F8 |      14361 |      12313 |    1452 |  596 |  13482 |     24 |     27 |            0 |
|           MIG_Code                                    |                                                      coreMIG_Code_imp_118NPDQ |       7534 |       6481 |     796 |  257 |   7600 |      0 |      0 |            0 |
|           axi_gpio_0                                  |                                                         corecore_axi_gpio_0_0 |         26 |         26 |       0 |    0 |     54 |      0 |      0 |            0 |
|           axi_gps_uart                                |                                                       corecore_axi_gps_uart_0 |        331 |        320 |       0 |   11 |    303 |      0 |      0 |            0 |
|           axi_ndf_uart                                |                                                       corecore_axi_ndf_uart_1 |        332 |        321 |       0 |   11 |    303 |      0 |      0 |            0 |
|           axi_peripheral                              |                                                 coreaxi_peripheral_imp_WQ0R4M |       1233 |       1233 |       0 |    0 |    429 |      0 |      0 |            0 |
|           axi_quad_spi_0                              |                                                     corecore_axi_quad_spi_0_0 |        391 |        374 |      16 |    1 |    583 |      0 |      0 |            0 |
|           axi_timer_0                                 |                                                        corecore_axi_timer_0_0 |        259 |        259 |       0 |    0 |    233 |      0 |      0 |            0 |
|           axi_usb_uart                                |                                                       corecore_axi_usb_uart_2 |        332 |        321 |       0 |   11 |    303 |      0 |      0 |            0 |
|           clink_uart                                  |                                                         corecore_clink_uart_3 |        331 |        320 |       0 |   11 |    303 |      0 |      0 |            0 |
|           clk_wiz_1                                   |                                                          corecore_clk_wiz_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           fpga_output_uart                            |                                                   corecore_fpga_output_uart_4 |        331 |        320 |       0 |   11 |    303 |      0 |      0 |            0 |
|           fw_uart                                     |                                                            corecore_fw_uart_5 |        333 |        322 |       0 |   11 |    303 |      0 |      0 |            0 |
|           intr_concact                                |                                                       corecore_intr_concact_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           oem_uart                                    |                                                           corecore_oem_uart_6 |        333 |        322 |       0 |   11 |    303 |      0 |      0 |            0 |
|           pleora_uart                                 |                                                        corecore_pleora_uart_7 |        331 |        320 |       0 |   11 |    303 |      0 |      0 |            0 |
|           power_management                            |                                                   corecore_power_management_1 |        113 |        113 |       0 |    0 |    219 |      0 |      0 |            0 |
|           proc_sys_reset_1                            |                                                   corecore_proc_sys_reset_1_0 |         17 |         16 |       0 |    1 |     35 |      0 |      0 |            0 |
|           xadc_wiz_1                                  |                                                         corecore_xadc_wiz_1_0 |        345 |        345 |       0 |    0 |    438 |      0 |      0 |            0 |
|     BUF_MNG                                           |                                                                     Buffering |       2056 |       2056 |       0 |    0 |   3498 |      4 |      0 |           13 |
|       (BUF_MNG)                                       |                                                                     Buffering |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       BUF_CTRL                                        |                                                                Buffering_Ctrl |         44 |         44 |       0 |    0 |   1005 |      0 |      0 |            0 |
|         (BUF_CTRL)                                    |                                                                Buffering_Ctrl |         31 |         31 |       0 |    0 |    371 |      0 |      0 |            0 |
|         U0A                                           |                                                               sync_resetn_490 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                           |                                        double_sync_vector__parameterized4_491 |          1 |          1 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2A                                           |                                        double_sync_vector__parameterized2_472 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2B                                           |                                        double_sync_vector__parameterized4_473 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2C                                           |                                        double_sync_vector__parameterized2_475 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2D                                           |                                        double_sync_vector__parameterized2_477 |          0 |          0 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U2E                                           |                                           double_sync_vector__parameterized14 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2F                                           |                                        double_sync_vector__parameterized2_480 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2G                                           |                                        double_sync_vector__parameterized2_481 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2H                                           |                                        double_sync_vector__parameterized4_482 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2I                                           |                                        double_sync_vector__parameterized2_483 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2J                                           |                                       double_sync_vector__parameterized14_484 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U2K                                           |                                       double_sync_vector__parameterized10_485 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2L                                           |                                       double_sync_vector__parameterized10_486 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2M                                           |                                        double_sync_vector__parameterized2_487 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2N                                           |                                        double_sync_vector__parameterized2_488 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2O                                           |                                        double_sync_vector__parameterized2_489 |          0 |          0 |       0 |    0 |     46 |      0 |      0 |            0 |
|         U3A                                           |                                               double_sync__parameterized0_474 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3B                                           |                                               double_sync__parameterized0_476 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3C                                           |                                               double_sync__parameterized0_478 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3D                                           |                                               double_sync__parameterized0_479 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       FSM                                             |                                                                 BUFFERING_FSM |        882 |        882 |       0 |    0 |    829 |      0 |      0 |           13 |
|         (FSM)                                         |                                                                 BUFFERING_FSM |        771 |        771 |       0 |    0 |    823 |      0 |      0 |           13 |
|         WL_sync                                       |                                               double_sync__parameterized0_471 |        107 |        107 |       0 |    0 |      2 |      0 |      0 |            0 |
|         inst_sync_reset                               |                                                                sync_reset_470 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         inst_sync_reset_n                             |                                                               sync_resetn_469 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                              |                                                     axis32_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                             ip_axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |                  ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                             |                                                           moi_source_selector |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|         (U10)                                         |                                                           moi_source_selector |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_468 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                             |                                                            axil32_to_native96 |        202 |        202 |       0 |    0 |    200 |      0 |      0 |            0 |
|         (U11)                                         |                                                            axil32_to_native96 |         39 |         39 |       0 |    0 |    198 |      0 |      0 |            0 |
|         sync_reset_inst                               |                                                                sync_reset_467 |        163 |        163 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U13                                             |                                                              axis32_pixel_cnt |        157 |        157 |       0 |    0 |     99 |      0 |      0 |            0 |
|         (U13)                                         |                                                              axis32_pixel_cnt |        123 |        123 |       0 |    0 |     97 |      0 |      0 |            0 |
|         reset                                         |                                                               sync_resetn_466 |         35 |         35 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U16                                             |                                              axis32_hole_sync__parameterized0 |         59 |         59 |       0 |    0 |    117 |      0 |      0 |            0 |
|         (U16)                                         |                                              axis32_hole_sync__parameterized0 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_253 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                                    axis32_reg |         56 |         56 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (U2)                                        |                                                                    axis32_reg |         54 |         54 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_255 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                         axis32_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                         axis32_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_254 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U17                                             |                                               double_sync__parameterized0_252 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                              axis32_sw_2_1__parameterized0__1 |        218 |        218 |       0 |    0 |    344 |      0 |      0 |            0 |
|         (U2)                                          |                                              axis32_sw_2_1__parameterized0__1 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_456 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                     axis32_img_boundaries_459 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                     axis32_img_boundaries_459 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_462 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                 |                                                     axis32_img_boundaries_460 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)             |                                                     axis32_img_boundaries_460 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_461 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                    |                                                                axis32_reg_457 |         69 |         69 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S0)                                |                                                                axis32_reg_457 |         67 |         67 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_464 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                    |                                                                axis32_reg_458 |         83 |         83 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S1)                                |                                                                axis32_reg_458 |         81 |         81 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_463 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                 |                                                                axis32_reg_455 |         59 |         59 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S_out)                             |                                                                axis32_reg_455 |         56 |         56 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_465 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U20                                             |                                                axis32_tid_gen__parameterized0 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U20)                                         |                                                axis32_tid_gen__parameterized0 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_257 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U21                                             |                                                axis16_merge_axis32__xdcDup__1 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|         (U21)                                         |                                                axis16_merge_axis32__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                        ip_axis16_merge_axis32 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|           (U1)                                        |                                                        ip_axis16_merge_axis32 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                        |        ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|       U22                                             |                                            axis32_tid_gen__parameterized0_251 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U22)                                         |                                            axis32_tid_gen__parameterized0_251 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_256 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                 axis32_sw_2_1__parameterized0 |        230 |        230 |       0 |    0 |    344 |      0 |      0 |            0 |
|         (U3)                                          |                                                 axis32_sw_2_1__parameterized0 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                            |                                                       fpa_trig_controller_258 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                     axis32_img_boundaries_448 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                     axis32_img_boundaries_448 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_451 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                 |                                                     axis32_img_boundaries_449 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)             |                                                     axis32_img_boundaries_449 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_450 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                    |                                                                axis32_reg_446 |         69 |         69 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S0)                                |                                                                axis32_reg_446 |         67 |         67 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_453 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                    |                                                                axis32_reg_447 |         95 |         95 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S1)                                |                                                                axis32_reg_447 |         93 |         93 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_452 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                 |                                                                axis32_reg_445 |         59 |         59 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S_out)                             |                                                                axis32_reg_445 |         56 |         56 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_454 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                              buffer_table_ram |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|         U0                                            |                              buffer_table_ramblk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|           inst_blk_mem_gen                            |                                        buffer_table_ramblk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|       U5                                              |                                                 axis32_sw_1_2__parameterized0 |        173 |        173 |       0 |    0 |    340 |      0 |      0 |            0 |
|         (U5)                                          |                                                 axis32_sw_1_2__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_437 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                     axis32_img_boundaries_439 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                     axis32_img_boundaries_439 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_442 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S0                                        |                                                                axis32_reg_438 |         58 |         58 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg.S0)                                    |                                                                axis32_reg_438 |         55 |         55 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_443 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S1                                        |                                                                axis32_reg_440 |         56 |         56 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg.S1)                                    |                                                                axis32_reg_440 |         53 |         53 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_441 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S_in                                      |                                                                axis32_reg_436 |         56 |         56 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg.S_in)                                  |                                                                axis32_reg_436 |         54 |         54 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_444 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                                             shift_registers_x__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                              |                               t_axi4_stream32_fifo__parameterized0__xdcDup__1 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         (U8)                                          |                               t_axi4_stream32_fifo__parameterized0__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d256.t_axi4_stream32_sfifo_d256_inst     |                                                    t_axi4_stream32_sfifo_d256 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|           U0                                          |                t_axi4_stream32_sfifo_d256fifo_generator_v11_0__parameterized0 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|       U9                                              |                                                                axis32_img_sof |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U9)                                          |                                                                axis32_img_sof |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_435 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|     BULK_USART                                        |                                                                         USART |        417 |        417 |       0 |    0 |    649 |      2 |      0 |            0 |
|       (BULK_USART)                                    |                                                                         USART |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                                      USART_TX |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U10                                             |                                                                    RX_COUNTER |         55 |         55 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U10)                                         |                                                                    RX_COUNTER |         33 |         33 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1A                                           |                                               double_sync__parameterized0_211 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_212 |         20 |         20 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                             |                                                                    usart_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U0                                            |                                                  usart_mmcmusart_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                              |                                                usart_mmcm_rst__parameterized0 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|         (U2)                                          |                                                usart_mmcm_rst__parameterized0 |          6 |          6 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_210 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                                 USART_TO_AXIS |         50 |         50 |       0 |    0 |     58 |      0 |      0 |            0 |
|         (U3)                                          |                                                                 USART_TO_AXIS |         47 |         47 |       0 |    0 |     56 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_209 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                               t_axi4_stream32_fifo__parameterized2__xdcDup__1 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|         (U4)                                          |                               t_axi4_stream32_fifo__parameterized2__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst      |                                                    t_axi4_stream32_afifo_d512 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|           U0                                          |                t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|       U6                                              |                                                                 AXIS_TO_USART |        111 |        111 |       0 |    0 |     68 |      0 |      0 |            0 |
|         (U6)                                          |                                                                 AXIS_TO_USART |        107 |        107 |       0 |    0 |     66 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_208 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                               t_axi4_stream32_fifo__parameterized2__xdcDup__2 |         65 |         65 |       0 |    0 |    139 |      1 |      0 |            0 |
|         (U7)                                          |                               t_axi4_stream32_fifo__parameterized2__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst      |                                             t_axi4_stream32_afifo_d512_HD1443 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|           U0                                          |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1444 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|       U8                                              |                                                                      USART_RX |         22 |         22 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U8)                                          |                                                                      USART_RX |         10 |         10 |       0 |    0 |     17 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_207 |         12 |         12 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                                                    Usart_Ctrl |         38 |         38 |       0 |    0 |    171 |      0 |      0 |            0 |
|         (U9)                                          |                                                                    Usart_Ctrl |          8 |          8 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U0A                                           |                                                               sync_resetn_198 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                           |                                               double_sync__parameterized0_199 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                           |                                               double_sync__parameterized0_201 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                           |                                               double_sync__parameterized0_203 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                           |                                        double_sync_vector__parameterized0_200 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U3A                                           |                                        double_sync_vector__parameterized0_202 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U3B                                           |                                        double_sync_vector__parameterized4_204 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3C                                           |                                           double_sync_vector__parameterized18 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U4A                                           |                                                    gh_stretch__parameterized0 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4B                                           |                                                gh_stretch__parameterized0_205 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4C                                           |                                                gh_stretch__parameterized0_206 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|     CALIB                                             |                                                   calibration__parameterized0 |      28001 |      22495 |    2836 | 2670 |  66872 |     81 |     13 |           73 |
|       CONFIG                                          |                                                                  calib_config |        168 |        168 |       0 |    0 |   3574 |      0 |      0 |            0 |
|         (CONFIG)                                      |                                                                  calib_config |        157 |        157 |       0 |    0 |   3560 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_375 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         fpipe_stretch                                 |                                                    gh_stretch__parameterized2 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|         sync_done                                     |                                               double_sync__parameterized0_376 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_dval                                     |                                               double_sync__parameterized0_378 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_mb_cfg                                   |                                               double_sync__parameterized0_377 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       RAM                                             |                                                               calib_param_ram |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                            |                               calib_param_ramblk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                            |                                         calib_param_ramblk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       SEL                                             |                                                               calib_block_sel |        806 |        806 |       0 |    0 |   1855 |      0 |      0 |            0 |
|         (SEL)                                         |                                                               calib_block_sel |        634 |        634 |       0 |    0 |   1853 |      0 |      0 |            0 |
|         U0                                            |                                                               sync_resetn_398 |        172 |        172 |       0 |    0 |      2 |      0 |      0 |            0 |
|       SEQ                                             |                                         calib_param_sequencer__parameterized0 |        108 |        108 |       0 |    0 |   1025 |      0 |      0 |            0 |
|         (SEQ)                                         |                                         calib_param_sequencer__parameterized0 |        103 |        103 |       0 |    0 |   1023 |      0 |      0 |            0 |
|         U0                                            |                                                               sync_resetn_397 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                              |                                                                           FCC |       1192 |        826 |     192 |  174 |   2853 |      1 |      1 |            6 |
|         U1                                            |                                                     fp32_axis_mult__xdcDup__1 |        200 |        151 |       0 |   49 |    563 |      0 |      0 |            2 |
|           (U1)                                        |                                                     fp32_axis_mult__xdcDup__1 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                             ip_fp32_axis_mult |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U14                                           |                                   param_fifo_block__parameterized0__xdcDup__1 |        155 |         59 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_373 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__1 |        102 |         30 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                            fwft_sfifo_w32_d16 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U2                                            |                                                     fp32_axis_mult__xdcDup__2 |        200 |        151 |       0 |   49 |    563 |      0 |      0 |            2 |
|           (U2)                                        |                                                     fp32_axis_mult__xdcDup__2 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1826 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U3                                            |                                                     fp32_axis_mult__xdcDup__3 |        197 |        148 |       0 |   49 |    559 |      0 |      0 |            2 |
|           (U3)                                        |                                                     fp32_axis_mult__xdcDup__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1831 |        195 |        146 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U4                                            |                               t_axi4_stream32_fifo__parameterized4__xdcDup__2 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           (U4)                                        |                               t_axi4_stream32_fifo__parameterized4__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                                t_axi4_stream32_sfifo_d64_HD20 |        102 |         30 |      72 |    0 |    151 |      0 |      0 |            0 |
|         U5                                            |                                                          native_to_axis32_369 |          1 |          1 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U5)                                        |                                                          native_to_axis32_369 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_372 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                   param_fifo_block__parameterized2__xdcDup__1 |        100 |         76 |      24 |    0 |    258 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_370 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized6__xdcDup__1 |         47 |         47 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2105 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U7                                            |                                    axis_fi32tofp32__parameterized0__xdcDup__1 |        237 |        210 |       0 |   27 |    429 |      0 |      0 |            0 |
|           U1                                          |                                                            ip_axis_fi32tofp32 |        237 |        210 |       0 |   27 |    429 |      0 |      0 |            0 |
|       U12                                             |                                    axis_fi32tofp32__parameterized2__xdcDup__1 |        190 |        164 |       0 |   26 |    429 |      0 |      0 |            0 |
|         (U12)                                         |                                    axis_fi32tofp32__parameterized2__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                     ip_axis_fi32tofp32_HD1679 |        188 |        162 |       0 |   26 |    429 |      0 |      0 |            0 |
|           U0                                          |                  ip_axis_fi32tofp32floating_point_v7_0__parameterized0_HD1680 |        188 |        162 |       0 |   26 |    429 |      0 |      0 |            0 |
|       U14                                             |                                               axis_fi32tofp32__parameterized0 |        237 |        210 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U1                                            |                                                     ip_axis_fi32tofp32_HD1683 |        237 |        210 |       0 |   27 |    429 |      0 |      0 |            0 |
|           U0                                          |                  ip_axis_fi32tofp32floating_point_v7_0__parameterized0_HD1684 |        237 |        210 |       0 |   27 |    429 |      0 |      0 |            0 |
|       U15                                             |                               t_axi4_stream16_fifo__parameterized0__xdcDup__1 |         33 |         33 |       0 |    0 |     66 |      0 |      1 |            0 |
|         (U15)                                         |                               t_axi4_stream16_fifo__parameterized0__xdcDup__1 |         10 |         10 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst       |                                                     t_axi4_stream16_sfifo_d16 |         23 |         23 |       0 |    0 |     66 |      0 |      1 |            0 |
|           U0                                          |                 t_axi4_stream16_sfifo_d16fifo_generator_v11_0__parameterized0 |         23 |         23 |       0 |    0 |     66 |      0 |      1 |            0 |
|       U16                                             |                                   param_fifo_block__parameterized2__xdcDup__2 |        100 |         76 |      24 |    0 |    258 |      1 |      1 |            0 |
|         U1                                            |                                                          native_to_axis32_395 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           (U1)                                        |                                                          native_to_axis32_395 |          0 |          0 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_396 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                               t_axi4_stream32_fifo__parameterized6__xdcDup__2 |         48 |         48 |       0 |    0 |    114 |      1 |      1 |            0 |
|           (U4)                                        |                               t_axi4_stream32_fifo__parameterized6__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d1024.t_axi4_stream32_sfifo_d1024_inst |                                            t_axi4_stream32_sfifo_d1024_HD1303 |         47 |         47 |       0 |    0 |    114 |      1 |      1 |            0 |
|         param_fifo                                    |                                                     fwft_sfifo_w32_d16_HD2121 |         51 |         27 |      24 |    0 |    107 |      0 |      0 |            0 |
|           U0                                          |                 fwft_sfifo_w32_d16fifo_generator_v11_0__parameterized0_HD2122 |         51 |         27 |      24 |    0 |    107 |      0 |      0 |            0 |
|       U17                                             |                                             badpixel_replacer__parameterized0 |          1 |          1 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U17)                                         |                                             badpixel_replacer__parameterized0 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                            |                                                               sync_resetn_394 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U18                                             |                                               ddr_aoi_add_gen__parameterized0 |        125 |        125 |       0 |    0 |    202 |      0 |      0 |            1 |
|         (U18)                                         |                                               ddr_aoi_add_gen__parameterized0 |        119 |        119 |       0 |    0 |    200 |      0 |      0 |            1 |
|         U1                                            |                                                                sync_reset_392 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U19                                             |                                                                 axis16_sw_1_2 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U19)                                         |                                                                 axis16_sw_1_2 |         33 |         33 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_391 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                                           FSU |       4182 |       3346 |     336 |  500 |   9789 |      7 |      2 |           14 |
|         U1                                            |                                                 fp32_axis_subtract__xdcDup__1 |        338 |        293 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U1)                                        |                                                 fp32_axis_subtract__xdcDup__1 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                         ip_fp32_axis_subtract |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U10                                           |                               t_axi4_stream32_fifo__parameterized0__xdcDup__2 |         36 |         36 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U10)                                       |                               t_axi4_stream32_fifo__parameterized0__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD353 |         36 |         36 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U11                                           |                                   param_fifo_block__parameterized0__xdcDup__2 |        156 |         60 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_367 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__3 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2137 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U12                                           |                                   param_fifo_block__parameterized0__xdcDup__3 |        156 |         60 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_365 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__4 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2153 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U13                                           |                                   param_fifo_block__parameterized2__xdcDup__3 |        102 |         78 |      24 |    0 |    258 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_363 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized6__xdcDup__3 |         49 |         49 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2169 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U14                                           |                                                      fp32_axis_add__xdcDup__1 |        338 |        293 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U14)                                       |                                                      fp32_axis_add__xdcDup__1 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                              ip_fp32_axis_add |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U15                                           |                                               axis_fi32tofp32__parameterized4 |        182 |        156 |       0 |   26 |    429 |      0 |      0 |            0 |
|           (U15)                                       |                                               axis_fi32tofp32__parameterized4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1687 |        180 |        154 |       0 |   26 |    429 |      0 |      0 |            0 |
|         U16                                           |                                               axis_fi32tofp32__parameterized6 |        234 |        207 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U16)                                       |                                               axis_fi32tofp32__parameterized6 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1691 |        233 |        206 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U18                                           |                                                      fp32_axis_add__xdcDup__2 |        338 |        293 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U18)                                       |                                                      fp32_axis_add__xdcDup__2 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                       ip_fp32_axis_add_HD1927 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U19                                           |                                                     fp32_axis_mult__xdcDup__4 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1836 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U2                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__3 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U2)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD374 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U22                                           |                                                     fp32_axis_mult__xdcDup__5 |        198 |        149 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1841 |        198 |        149 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U24                                           |                                                     fp32_axis_mult__xdcDup__6 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1846 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U25                                           |                                    axis_fi32tofp32__parameterized8__xdcDup__1 |        185 |        158 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U25)                                       |                                    axis_fi32tofp32__parameterized8__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1695 |        183 |        156 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U3                                            |                                                   fp32_axis_divide__xdcDup__1 |        913 |        824 |       0 |   89 |   2417 |      0 |      0 |            0 |
|           (U3)                                        |                                                   fp32_axis_divide__xdcDup__1 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                           ip_fp32_axis_divide |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|         U4                                            |                                                     fp32_axis_mult__xdcDup__7 |        200 |        151 |       0 |   49 |    563 |      0 |      0 |            2 |
|           (U4)                                        |                                                     fp32_axis_mult__xdcDup__7 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1851 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U5                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__4 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U5)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD395 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U6                                            |                                   param_fifo_block__parameterized0__xdcDup__4 |        156 |         60 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_361 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__5 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2185 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U7                                            |                                   param_fifo_block__parameterized2__xdcDup__4 |        102 |         78 |      24 |    0 |    258 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_359 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized6__xdcDup__4 |         49 |         49 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2201 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U8                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__5 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U8)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD416 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U9                                            |                               t_axi4_stream32_fifo__parameterized0__xdcDup__6 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U9)                                        |                               t_axi4_stream32_fifo__parameterized0__xdcDup__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD437 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|       U20                                             |                                                                 axis16_sw_2_1 |         32 |         32 |       0 |    0 |     34 |      0 |      0 |            0 |
|         (U20)                                         |                                                                 axis16_sw_2_1 |         31 |         31 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_414 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U22                                             |                                    axis_fp32tofi32__parameterized0__xdcDup__1 |        280 |        271 |       0 |    9 |    435 |      0 |      0 |            0 |
|         round_case_gen.U2                             |                                               axis_fp32tofi32round__xdcDup__1 |        280 |        271 |       0 |    9 |    435 |      0 |      0 |            0 |
|           (round_case_gen.U2)                         |                                               axis_fp32tofi32round__xdcDup__1 |         25 |         25 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                            ip_axis_fp32tofi32 |        255 |        246 |       0 |    9 |    435 |      0 |      0 |            0 |
|       U23                                             |                                                axis_fi32tou16__parameterized0 |          3 |          3 |       0 |    0 |     50 |      0 |      0 |            0 |
|         (U23)                                         |                                                axis_fi32tou16__parameterized0 |          2 |          2 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_413 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U24                                             |                                                              ddr_data_decoder |         15 |         15 |       0 |    0 |     92 |      0 |      0 |            0 |
|         U2                                            |                                                          native_to_axis32_402 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           (U2)                                        |                                                          native_to_axis32_402 |          1 |          1 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_409 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                          native_to_axis32_403 |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|           (U3)                                        |                                                          native_to_axis32_403 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_408 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                          native_to_axis32_404 |          1 |          1 |       0 |    0 |     10 |      0 |      0 |            0 |
|           (U4)                                        |                                                          native_to_axis32_404 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_407 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                                                          native_to_axis32_405 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                        |                                                          native_to_axis32_405 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_406 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                                          native_to_axis32_400 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|           (U6)                                        |                                                          native_to_axis32_400 |          1 |          1 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_412 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                                          native_to_axis32_401 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           (U7)                                        |                                                          native_to_axis32_401 |          1 |          1 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_411 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                            |                                                               native_to_axis8 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|           (U8)                                        |                                                               native_to_axis8 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_410 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                             |                                                            axis16_auto_sw_1_2 |         27 |         27 |       0 |    0 |     93 |      0 |      0 |            0 |
|         (U25)                                         |                                                            axis16_auto_sw_1_2 |          4 |          4 |       0 |    0 |     91 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_504 |         23 |         23 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                             |                                                     axis32_fanout2__xdcDup__2 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U27)                                         |                                                     axis32_fanout2__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_axis32_fanout2_HD1762 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |           ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2_HD1763 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U28                                             |                                                 axis32_sw_3_1__parameterized0 |         46 |         46 |       0 |    0 |     46 |      0 |      0 |            0 |
|         (U28)                                         |                                                 axis32_sw_3_1__parameterized0 |         44 |         44 |       0 |    0 |     44 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_399 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                             |                                    axis_fp32tofi32__parameterized0__xdcDup__2 |        280 |        271 |       0 |    9 |    435 |      0 |      0 |            0 |
|         round_case_gen.U2                             |                                               axis_fp32tofi32round__xdcDup__2 |        280 |        271 |       0 |    9 |    435 |      0 |      0 |            0 |
|           (round_case_gen.U2)                         |                                               axis_fp32tofi32round__xdcDup__2 |         25 |         25 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fp32tofi32_HD1644 |        255 |        246 |       0 |    9 |    435 |      0 |      0 |            0 |
|       U3                                              |                                                           NLC__parameterized0 |       9002 |       7116 |     932 |  954 |  20306 |     32 |      2 |           28 |
|         POW2_B_EXP                                    |                                   param_fifo_block__parameterized0__xdcDup__5 |        156 |         60 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_353 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__6 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2217 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         POW2_M_EXP                                    |                                   param_fifo_block__parameterized0__xdcDup__6 |        156 |         60 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_355 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__7 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2233 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         RANGE_OFF                                     |                                   param_fifo_block__parameterized2__xdcDup__5 |        102 |         78 |      24 |    0 |    258 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_351 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized6__xdcDup__5 |         49 |         49 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2249 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U1                                            |                                                 fp32_axis_subtract__xdcDup__2 |        338 |        293 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U1)                                        |                                                 fp32_axis_subtract__xdcDup__2 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD1601 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U10                                           |                                                     fp32_axis_mult__xdcDup__8 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1856 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U11                                           |                               t_axi4_stream32_fifo__parameterized0__xdcDup__7 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U11)                                       |                               t_axi4_stream32_fifo__parameterized0__xdcDup__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD458 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U12                                           |                               t_axi4_stream32_fifo__parameterized0__xdcDup__8 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U12)                                       |                               t_axi4_stream32_fifo__parameterized0__xdcDup__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD479 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U13                                           |                               t_axi4_stream32_fifo__parameterized0__xdcDup__9 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U13)                                       |                               t_axi4_stream32_fifo__parameterized0__xdcDup__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD500 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U14                                           |                                   param_fifo_block__parameterized0__xdcDup__7 |        153 |         57 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_349 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                               t_axi4_stream32_fifo__parameterized4__xdcDup__8 |        101 |         29 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2265 |         51 |         27 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U15                                           |                                              axis_lut_a32_d32__parameterized0 |       3988 |       3127 |     524 |  337 |   8684 |     22 |      1 |           10 |
|           U1                                          |                                         axis_lut_core_a32_d32__parameterized0 |        197 |        161 |      36 |    0 |    377 |     14 |      1 |            0 |
|           U2                                          |                                             axis_lut_X_to_ADD__parameterized0 |       3791 |       2966 |     488 |  337 |   8307 |      8 |      0 |           10 |
|         U16                                           |                                                     axis32_fanout2__xdcDup__7 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U16)                                       |                                                     axis32_fanout2__xdcDup__7 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD1777 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U17                                           |                                    axis_fi32tofp32__parameterized2__xdcDup__3 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U17)                                       |                                    axis_fi32tofp32__parameterized2__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1711 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U18                                           |                                    axis_fi32tofp32__parameterized2__xdcDup__4 |        190 |        164 |       0 |   26 |    429 |      0 |      0 |            0 |
|           (U18)                                       |                                    axis_fi32tofp32__parameterized2__xdcDup__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1715 |        190 |        164 |       0 |   26 |    429 |      0 |      0 |            0 |
|         U2                                            |                                                      fp32_axis_add__xdcDup__4 |        336 |        292 |       0 |   44 |    634 |      0 |      0 |            2 |
|           U1                                          |                                                       ip_fp32_axis_add_HD1935 |        336 |        292 |       0 |   44 |    634 |      0 |      0 |            2 |
|         U23                                           |                                                    fp32_axis_mult__xdcDup__11 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1871 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U26                                           |                                                    fp32_axis_mult__xdcDup__12 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1876 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U27                                           |                                                    fp32_axis_mult__xdcDup__13 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1881 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U3                                            |                                                   fp32_axis_divide__xdcDup__2 |        913 |        824 |       0 |   89 |   2417 |      0 |      0 |            0 |
|           (U3)                                        |                                                   fp32_axis_divide__xdcDup__2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                    ip_fp32_axis_divide_HD1997 |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|         U4                                            |                              t_axi4_stream32_fifo__parameterized0__xdcDup__10 |         40 |         40 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U4)                                        |                              t_axi4_stream32_fifo__parameterized0__xdcDup__10 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD689 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U5                                            |                                                     axis32_fanout2__xdcDup__8 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U5)                                        |                                                     axis32_fanout2__xdcDup__8 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD1780 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                                 fp32_axis_subtract__xdcDup__5 |        337 |        292 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U6)                                        |                                                 fp32_axis_subtract__xdcDup__5 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD1613 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U7                                            |                                                      fp32_axis_add__xdcDup__5 |        337 |        292 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U7)                                        |                                                      fp32_axis_add__xdcDup__5 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                       ip_fp32_axis_add_HD1939 |        336 |        291 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U8                                            |                                                    fp32_axis_mult__xdcDup__14 |        199 |        151 |       0 |   48 |    563 |      0 |      0 |            2 |
|           (U8)                                        |                                                    fp32_axis_mult__xdcDup__14 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1886 |        198 |        150 |       0 |   48 |    559 |      0 |      0 |            2 |
|         U9                                            |                              t_axi4_stream32_fifo__parameterized0__xdcDup__11 |         37 |         37 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U9)                                        |                              t_axi4_stream32_fifo__parameterized0__xdcDup__11 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD710 |         36 |         36 |       0 |    0 |    106 |      1 |      0 |            0 |
|         Xi_fifo                                       |                              t_axi4_stream32_fifo__parameterized0__xdcDup__12 |         40 |         40 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (Xi_fifo)                                   |                              t_axi4_stream32_fifo__parameterized0__xdcDup__12 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD731 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|         data_fifo                                     |                              t_axi4_stream32_fifo__parameterized13__xdcDup__1 |         55 |         55 |       0 |    0 |     64 |      3 |      0 |            0 |
|           (data_fifo)                                 |                              t_axi4_stream32_fifo__parameterized13__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d2048.t_axi4_stream32_sfifo_d2048_inst |                                                   t_axi4_stream32_sfifo_d2048 |         54 |         54 |       0 |    0 |     64 |      3 |      0 |            0 |
|         offset_fixtofp32                              |                                    axis_fi32tofp32__parameterized8__xdcDup__2 |        184 |        158 |       0 |   26 |    429 |      0 |      0 |            0 |
|           (offset_fixtofp32)                          |                                    axis_fi32tofp32__parameterized8__xdcDup__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1719 |        182 |        156 |       0 |   26 |    429 |      0 |      0 |            0 |
|         pow2_offset_exp                               |                                   param_fifo_block__parameterized0__xdcDup__8 |        156 |         60 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_357 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__10 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2281 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         range_fixtofp32                               |                                               axis_fi32tofp32__parameterized8 |        184 |        158 |       0 |   26 |    429 |      0 |      0 |            0 |
|           (range_fixtofp32)                           |                                               axis_fi32tofp32__parameterized8 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1723 |        182 |        156 |       0 |   26 |    429 |      0 |      0 |            0 |
|       U30                                             |                                            axis_fi32tou16__parameterized0_288 |          1 |          1 |       0 |    0 |     50 |      0 |      0 |            0 |
|         (U30)                                         |                                            axis_fi32tou16__parameterized0_288 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_289 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U31                                             |                               t_axi4_stream16_fifo__parameterized0__xdcDup__2 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst       |                                              t_axi4_stream16_sfifo_d16_HD2395 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|           U0                                          |          t_axi4_stream16_sfifo_d16fifo_generator_v11_0__parameterized0_HD2396 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|       U32                                             |                                          t_axi4_stream16_fifo__parameterized0 |         27 |         27 |       0 |    0 |     66 |      0 |      1 |            0 |
|         (U32)                                         |                                          t_axi4_stream16_fifo__parameterized0 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst       |                                              t_axi4_stream16_sfifo_d16_HD2416 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|           U0                                          |          t_axi4_stream16_sfifo_d16fifo_generator_v11_0__parameterized0_HD2417 |         25 |         25 |       0 |    0 |     66 |      0 |      1 |            0 |
|       U33                                             |                                                            axis16_auto_sw_2_1 |         15 |         15 |       0 |    0 |     34 |      0 |      0 |            0 |
|         (U33)                                         |                                                            axis16_auto_sw_2_1 |          8 |          8 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_419 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U34                                             |                                                    fp32_axis_mult__xdcDup__15 |        196 |        147 |       0 |   49 |    562 |      0 |      0 |            2 |
|         (U34)                                         |                                                    fp32_axis_mult__xdcDup__15 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_fp32_axis_mult_HD1891 |        195 |        146 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U0                                          |                   ip_fp32_axis_multfloating_point_v7_0__parameterized0_HD1892 |        195 |        146 |       0 |   49 |    559 |      0 |      0 |            2 |
|       U35                                             |                                                              native_to_axis32 |          1 |          1 |       0 |    0 |     35 |      0 |      0 |            0 |
|         (U35)                                         |                                                              native_to_axis32 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_418 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U36                                             |                                                              calib_status_gen |        173 |        173 |       0 |    0 |    162 |      0 |      0 |            0 |
|         (U36)                                         |                                                              calib_status_gen |         45 |         45 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_417 |        128 |        128 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U37                                             |                                t_axi4_stream8_fifo__parameterized0__xdcDup__1 |         57 |         57 |       0 |    0 |     75 |      0 |      1 |            0 |
|         (U37)                                         |                                t_axi4_stream8_fifo__parameterized0__xdcDup__1 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_d16.t_axi4_stream8_sfifo_d2048_inst      |                                                    t_axi4_stream8_sfifo_d2048 |         53 |         53 |       0 |    0 |     74 |      0 |      1 |            0 |
|           U0                                          |                t_axi4_stream8_sfifo_d2048fifo_generator_v11_0__parameterized0 |         53 |         53 |       0 |    0 |     74 |      0 |      1 |            0 |
|       U38                                             |                                              badpixel_handler__parameterized0 |         28 |         28 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U38)                                         |                                              badpixel_handler__parameterized0 |         27 |         27 |       0 |    0 |     22 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_416 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U39                                             |                                                         pixel_saturation_flag |          1 |          1 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U39)                                         |                                                         pixel_saturation_flag |          0 |          0 |       0 |    0 |     22 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_415 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                           RQC__parameterized0 |       7001 |       5354 |     956 |  691 |  15240 |     39 |      1 |           20 |
|         U1                                            |                                   param_fifo_block__parameterized0__xdcDup__9 |        155 |         59 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_294 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__11 |        102 |         30 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2297 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U10                                           |                                              param_fifo_block__parameterized2 |        100 |         76 |      24 |    0 |    258 |      1 |      1 |            0 |
|           (U10)                                       |                                              param_fifo_block__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_321 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                          t_axi4_stream32_fifo__parameterized6 |         48 |         48 |       0 |    0 |    114 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2313 |         51 |         27 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U11                                           |                              t_axi4_stream32_fifo__parameterized4__xdcDup__12 |        101 |         29 |      72 |    0 |    151 |      0 |      0 |            0 |
|           (U11)                                       |                              t_axi4_stream32_fifo__parameterized4__xdcDup__12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                               t_axi4_stream32_sfifo_d64_HD180 |        101 |         29 |      72 |    0 |    151 |      0 |      0 |            0 |
|         U13                                           |                              t_axi4_stream32_fifo__parameterized4__xdcDup__13 |        102 |         30 |      72 |    0 |    151 |      0 |      0 |            0 |
|           (U13)                                       |                              t_axi4_stream32_fifo__parameterized4__xdcDup__13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                               t_axi4_stream32_sfifo_d64_HD196 |        102 |         30 |      72 |    0 |    151 |      0 |      0 |            0 |
|         U14                                           |                                  param_fifo_block__parameterized0__xdcDup__10 |        154 |         58 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_319 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__14 |        101 |         29 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2329 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U15                                           |                                              axis_lut_a32_d32__parameterized2 |       4071 |       3208 |     524 |  339 |   8698 |     37 |      0 |           10 |
|           U1                                          |                                         axis_lut_core_a32_d32__parameterized2 |        259 |        223 |      36 |    0 |    386 |     29 |      0 |            0 |
|           U2                                          |                                             axis_lut_X_to_ADD__parameterized2 |       3812 |       2985 |     488 |  339 |   8312 |      8 |      0 |           10 |
|         U16                                           |                                                    axis32_fanout2__xdcDup__13 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U16)                                       |                                                    axis32_fanout2__xdcDup__13 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD1795 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U17                                           |                                    axis_fi32tofp32__parameterized2__xdcDup__6 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U17)                                       |                                    axis_fi32tofp32__parameterized2__xdcDup__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1739 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U18                                           |                                               axis_fi32tofp32__parameterized2 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|           (U18)                                       |                                               axis_fi32tofp32__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD1743 |        191 |        164 |       0 |   27 |    429 |      0 |      0 |            0 |
|         U2                                            |                                                              fp32_axis_sqroot |        518 |        455 |       0 |   63 |   1316 |      0 |      0 |            0 |
|           (U2)                                        |                                                              fp32_axis_sqroot |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                           ip_fp32_axis_sqroot |        517 |        454 |       0 |   63 |   1316 |      0 |      0 |            0 |
|         U3                                            |                                                    fp32_axis_mult__xdcDup__18 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1906 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U4                                            |                              t_axi4_stream32_fifo__parameterized0__xdcDup__13 |         38 |         38 |       0 |    0 |    106 |      1 |      0 |            0 |
|           (U4)                                        |                              t_axi4_stream32_fifo__parameterized0__xdcDup__13 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD920 |         37 |         37 |       0 |    0 |    106 |      1 |      0 |            0 |
|         U5                                            |                                                    axis32_fanout2__xdcDup__14 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U5)                                        |                                                    axis32_fanout2__xdcDup__14 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD1798 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                                 fp32_axis_subtract__xdcDup__8 |        337 |        292 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U6)                                        |                                                 fp32_axis_subtract__xdcDup__8 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD1625 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U7                                            |                                                    fp32_axis_mult__xdcDup__19 |        200 |        151 |       0 |   49 |    563 |      0 |      0 |            2 |
|           (U7)                                        |                                                    fp32_axis_mult__xdcDup__19 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1911 |        199 |        150 |       0 |   49 |    559 |      0 |      0 |            2 |
|         U8                                            |                                                                 fp32_axis_add |        339 |        294 |       0 |   45 |    638 |      0 |      0 |            2 |
|           (U8)                                        |                                                                 fp32_axis_add |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                       ip_fp32_axis_add_HD1947 |        337 |        292 |       0 |   45 |    634 |      0 |      0 |            2 |
|         U9                                            |                                                                fp32_axis_mult |        198 |        150 |       0 |   48 |    559 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD1916 |        198 |        150 |       0 |   48 |    559 |      0 |      0 |            2 |
|         Xi_fifo                                       |                              t_axi4_stream32_fifo__parameterized4__xdcDup__16 |        104 |         32 |      72 |    0 |    151 |      0 |      0 |            0 |
|           (Xi_fifo)                                   |                              t_axi4_stream32_fifo__parameterized4__xdcDup__16 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                               t_axi4_stream32_sfifo_d64_HD244 |        103 |         31 |      72 |    0 |    151 |      0 |      0 |            0 |
|       U40                                             |                                         pixel_saturation_repl__parameterized0 |          2 |          2 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U40)                                         |                                         pixel_saturation_repl__parameterized0 |          1 |          1 |       0 |    0 |     22 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_393 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U41                                             |                                                           calib_fast_hder_gen |        147 |        147 |       0 |    0 |    240 |      0 |      0 |            0 |
|         (U41)                                         |                                                           calib_fast_hder_gen |        110 |        110 |       0 |    0 |    238 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_390 |         37 |         37 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U42                                             |                                            video_data_handler__parameterized0 |        176 |        176 |       0 |    0 |    543 |      0 |      1 |            0 |
|         U1                                            |                                                      axis16_hder_extractor__1 |         82 |         82 |       0 |    0 |    414 |      0 |      0 |            0 |
|           (U1)                                        |                                                      axis16_hder_extractor__1 |         41 |         41 |       0 |    0 |    146 |      0 |      0 |            0 |
|           r0                                          |                                                                sync_reset_509 |         41 |         41 |       0 |    0 |      2 |      0 |      0 |            0 |
|           s10                                         |                                        double_sync_vector__parameterized4_510 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           s11                                         |                                       double_sync_vector__parameterized18_512 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           s12                                         |                                               double_sync__parameterized0_514 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           s13                                         |                                        double_sync_vector__parameterized4_516 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           s3                                          |                                        double_sync_vector__parameterized0_511 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           s4                                          |                                        double_sync_vector__parameterized0_513 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           s5                                          |                                        double_sync_vector__parameterized0_515 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           s6                                          |                                               double_sync__parameterized0_505 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           s7                                          |                                        double_sync_vector__parameterized0_506 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           s8                                          |                                        double_sync_vector__parameterized0_507 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|           s9                                          |                                        double_sync_vector__parameterized2_508 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2                                            |                                                          video_ehdri_selector |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                                video_ehdri_SM |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U3                                            |                                                                  video_freeze |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                               video_freeze_SM |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U39                                           |                                           t_axi4_stream8_fifo__parameterized0 |         56 |         56 |       0 |    0 |     74 |      0 |      1 |            0 |
|           (U39)                                       |                                           t_axi4_stream8_fifo__parameterized0 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream8_sfifo_d2048_inst    |                                             t_axi4_stream8_sfifo_d2048_HD1969 |         51 |         51 |       0 |    0 |     74 |      0 |      1 |            0 |
|         U4                                            |                                                     video_fwposition_selector |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                           video_fwposition_SM |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U40                                           |                                          badpixel_handler__parameterized0_384 |         26 |         26 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U40)                                       |                                          badpixel_handler__parameterized0_384 |         26 |         26 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_386 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U42                                           |                                         badpixel_replacer__parameterized0_383 |          1 |          1 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U42)                                       |                                         badpixel_replacer__parameterized0_383 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U0                                          |                                                               sync_resetn_389 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U43                                             |                                                                 axis8_fanout2 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U43)                                         |                                                                 axis8_fanout2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                              ip_axis8_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |                    ip_axis8_fanout2axis_broadcaster_v1_1_top_ip_axis8_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U44                                             |                                                         axis16_hder_extractor |         82 |         82 |       0 |    0 |    414 |      0 |      0 |            0 |
|         (U44)                                         |                                                         axis16_hder_extractor |         41 |         41 |       0 |    0 |    146 |      0 |      0 |            0 |
|         r0                                            |                                                                sync_reset_496 |         41 |         41 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s10                                           |                                        double_sync_vector__parameterized4_497 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         s11                                           |                                       double_sync_vector__parameterized18_499 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         s12                                           |                                               double_sync__parameterized0_501 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s13                                           |                                        double_sync_vector__parameterized4_503 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         s3                                            |                                        double_sync_vector__parameterized0_498 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s4                                            |                                        double_sync_vector__parameterized0_500 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s5                                            |                                        double_sync_vector__parameterized0_502 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s6                                            |                                               double_sync__parameterized0_492 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s7                                            |                                        double_sync_vector__parameterized0_493 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s8                                            |                                        double_sync_vector__parameterized0_494 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         s9                                            |                                        double_sync_vector__parameterized2_495 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|       U45                                             |                                               axis_fp32tofi32__parameterized0 |        283 |        274 |       0 |    9 |    435 |      0 |      0 |            0 |
|         round_case_gen.U2                             |                                                          axis_fp32tofi32round |        283 |        274 |       0 |    9 |    435 |      0 |      0 |            0 |
|           (round_case_gen.U2)                         |                                                          axis_fp32tofi32round |         31 |         31 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fp32tofi32_HD1659 |        252 |        243 |       0 |    9 |    435 |      0 |      0 |            0 |
|       U46                                             |                                                  param16_fifo__parameterized0 |        150 |         54 |      96 |    0 |    295 |      0 |      0 |            0 |
|         blk_param_fifo0                               |                                  param_fifo_block__parameterized0__xdcDup__11 |        150 |         54 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_381 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__17 |         99 |         27 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2345 |         50 |         26 |      24 |    0 |    107 |      0 |      0 |            0 |
|       U47                                             |                                                          axil32_to_native_287 |         73 |         73 |       0 |    0 |     80 |      0 |      0 |            0 |
|         (U47)                                         |                                                          axil32_to_native_287 |          1 |          1 |       0 |    0 |     78 |      0 |      0 |            0 |
|         sync_reset_inst                               |                                                                sync_reset_380 |         72 |         72 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U48                                             |                                                axis_fi32tou16__parameterized2 |         17 |         17 |       0 |    0 |     38 |      0 |      0 |            0 |
|         (U48)                                         |                                                axis_fi32tou16__parameterized2 |         16 |         16 |       0 |    0 |     36 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_379 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U49                                             |                              t_axi4_stream32_fifo__parameterized4__xdcDup__18 |        101 |         29 |      72 |    0 |    151 |      0 |      0 |            0 |
|         (U49)                                         |                              t_axi4_stream32_fifo__parameterized4__xdcDup__18 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d64.t_axi4_stream32_sfifo_d64_inst       |                                               t_axi4_stream32_sfifo_d64_HD276 |        101 |         29 |      72 |    0 |    151 |      0 |      0 |            0 |
|           U0                                          |           t_axi4_stream32_sfifo_d64fifo_generator_v11_0__parameterized0_HD277 |        101 |         29 |      72 |    0 |    151 |      0 |      0 |            0 |
|       U5                                              |                                                                           CFF |       1560 |       1271 |     156 |  133 |   3743 |      1 |      0 |            2 |
|         U1                                            |                                              param_fifo_block__parameterized4 |         91 |         67 |      24 |    0 |    250 |      1 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_292 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                          t_axi4_stream32_fifo__parameterized0 |         39 |         39 |       0 |    0 |    106 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2361 |         51 |         27 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U14                                           |                                              param_fifo_block__parameterized0 |        157 |         61 |      96 |    0 |    295 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_290 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                              t_axi4_stream32_fifo__parameterized4__xdcDup__19 |        104 |         32 |      72 |    0 |    151 |      0 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2377 |         52 |         28 |      24 |    0 |    107 |      0 |      0 |            0 |
|         U4                                            |                                          t_axi4_stream32_fifo__parameterized8 |         63 |         27 |      36 |    0 |    143 |      0 |      0 |            0 |
|           (U4)                                        |                                          t_axi4_stream32_fifo__parameterized8 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst     |                                              t_axi4_stream32_sfifo_d16_HD1282 |         61 |         25 |      36 |    0 |    143 |      0 |      0 |            0 |
|         U6                                            |                                                            fp32_axis_subtract |        336 |        292 |       0 |   44 |    638 |      0 |      0 |            2 |
|           (U6)                                        |                                                            fp32_axis_subtract |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD1629 |        336 |        292 |       0 |   44 |    634 |      0 |      0 |            2 |
|         U9                                            |                                                   fp32_axis_divide__xdcDup__3 |        913 |        824 |       0 |   89 |   2417 |      0 |      0 |            0 |
|           (U9)                                        |                                                   fp32_axis_divide__xdcDup__3 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                    ip_fp32_axis_divide_HD2001 |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|       U55                                             |                                                               gh_edge_det_286 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                                                    axis32_fanout2__xdcDup__15 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U7)                                          |                                                    axis32_fanout2__xdcDup__15 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_axis32_fanout2_HD1801 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |           ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2_HD1802 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                              |                                                                axis32_fanout2 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U8)                                          |                                                                axis32_fanout2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_axis32_fanout2_HD1804 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |           ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2_HD1805 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                                              fp32_axis_divide |        913 |        824 |       0 |   89 |   2417 |      0 |      0 |            0 |
|         (U9)                                          |                                                              fp32_axis_divide |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                            |                                                    ip_fp32_axis_divide_HD2005 |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|           U0                                          |                 ip_fp32_axis_dividefloating_point_v7_0__parameterized0_HD2006 |        912 |        823 |       0 |   89 |   2412 |      0 |      0 |            0 |
|       data_fifo                                       |                                          t_axi4_stream32_fifo__parameterized4 |        102 |         30 |      72 |    0 |    151 |      0 |      0 |            0 |
|         sgen_d64.t_axi4_stream32_sfifo_d64_inst       |                                               t_axi4_stream32_sfifo_d64_HD308 |        102 |         30 |      72 |    0 |    151 |      0 |      0 |            0 |
|           U0                                          |           t_axi4_stream32_sfifo_d64fifo_generator_v11_0__parameterized0_HD309 |        102 |         30 |      72 |    0 |    151 |      0 |      0 |            0 |
|     EHDRI                                             |                                                                EHDRI_toplevel |        278 |        278 |       0 |    0 |    306 |      1 |      0 |            0 |
|       U1                                              |                                                               ehdri_index_mem |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|         U0                                            |                               ehdri_index_memblk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|           inst_blk_mem_gen                            |                                         ehdri_index_memblk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|       U2                                              |                                                          axil32_to_native_420 |         38 |         38 |       0 |    0 |     44 |      0 |      0 |            0 |
|         (U2)                                          |                                                          axil32_to_native_420 |          0 |          0 |       0 |    0 |     42 |      0 |      0 |            0 |
|         sync_reset_inst                               |                                                                sync_reset_423 |         38 |         38 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                                    ehdri_ctrl |        167 |        167 |       0 |    0 |    184 |      0 |      0 |            0 |
|         (U3)                                          |                                                                    ehdri_ctrl |        163 |        163 |       0 |    0 |    182 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_422 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                                      ehdri_SM |         73 |         73 |       0 |    0 |     78 |      0 |      0 |            0 |
|         (U4)                                          |                                                                      ehdri_SM |         63 |         63 |       0 |    0 |     76 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_421 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |            0 |
|     EXP_CTRL                                          |                                                            exposure_time_ctrl |        199 |        199 |       0 |    0 |    338 |      0 |      0 |            0 |
|       U1                                              |                                                              exp_time_mb_intf |         81 |         81 |       0 |    0 |    234 |      0 |      0 |            0 |
|         (U1)                                          |                                                              exp_time_mb_intf |         76 |         76 |       0 |    0 |    232 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_213 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                              exp_time_manager |        150 |        150 |       0 |    0 |    104 |      0 |      0 |            0 |
|         (U2)                                          |                                                              exp_time_manager |        142 |        142 |       0 |    0 |    102 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_214 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FAN                                               |                                                     PWM_GEN_3__parameterized0 |         92 |         92 |       0 |    0 |    123 |      0 |      0 |            0 |
|       fan_ctrl_inst                                   |                                                      PWM_CTRL__parameterized0 |         44 |         44 |       0 |    0 |     48 |      0 |      0 |            0 |
|         (fan_ctrl_inst)                               |                                                      PWM_CTRL__parameterized0 |          4 |          4 |       0 |    0 |     46 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_197 |         40 |         40 |       0 |    0 |      2 |      0 |      0 |            0 |
|       pwm0                                            |                                                        gh_PWM__parameterized0 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm1                                            |                                                    gh_PWM__parameterized0_195 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm2                                            |                                                    gh_PWM__parameterized0_196 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|     FLAGGING                                          |                                                                  flagging_top |        326 |        326 |       0 |    0 |    255 |      0 |      0 |            0 |
|       U1                                              |                                                          flagging_mblaze_intf |        152 |        152 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U1)                                          |                                                          flagging_mblaze_intf |        147 |        147 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                            |                                                                sync_reset_260 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                                   flagging_SM |        174 |        174 |       0 |    0 |    123 |      0 |      0 |            0 |
|         (U3)                                          |                                                                   flagging_SM |        169 |        169 |       0 |    0 |    121 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_261 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                               double_sync__parameterized0_259 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLASH                                             |                                                                    Flash_intf |        547 |        546 |       0 |    1 |    499 |      8 |      0 |            0 |
|       U1                                              |                                                                    flash_ctrl |         43 |         43 |       0 |    0 |     69 |      0 |      0 |            0 |
|       U2                                              |                                                         axi_bram_ctrl_wrapper |        225 |        224 |       0 |    1 |    220 |      0 |      0 |            0 |
|         (U2)                                          |                                                         axi_bram_ctrl_wrapper |         13 |         13 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_ip_axi_bram_ctrl                         |                                                              ip_axi_bram_ctrl |        212 |        211 |       0 |    1 |    220 |      0 |      0 |            0 |
|           U0                                          |                                 ip_axi_bram_ctrlaxi_bram_ctrl__parameterized0 |        212 |        211 |       0 |    1 |    220 |      0 |      0 |            0 |
|       U4                                              |                                                 blk_mem_gen_w32_d8192_wrapper |         40 |         40 |       0 |    0 |      2 |      8 |      0 |            0 |
|         (U4)                                          |                                                 blk_mem_gen_w32_d8192_wrapper |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_blk_mem_gen_w32_d8192                    |                                                      ip_blk_mem_gen_w32_d8192 |         36 |         36 |       0 |    0 |      2 |      8 |      0 |            0 |
|           U0                                          |                      ip_blk_mem_gen_w32_d8192blk_mem_gen_v8_1__parameterized0 |         36 |         36 |       0 |    0 |      2 |      8 |      0 |            0 |
|       U5                                              |                                                                  flash_output |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U6                                              |                                                                 flash_process |        239 |        239 |       0 |    0 |    208 |      0 |      0 |            0 |
|     GATING                                            |                                                                    gating_top |        317 |        317 |       0 |    0 |    255 |      0 |      0 |            0 |
|       U2                                              |                                                            gating_mblaze_intf |        154 |        154 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U2)                                          |                                                            gating_mblaze_intf |        149 |        149 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                            |                                                                sync_reset_189 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                                     gating_SM |        163 |        163 |       0 |    0 |    123 |      0 |      0 |            0 |
|         (U4)                                          |                                                                     gating_SM |        158 |        158 |       0 |    0 |    121 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_188 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                               double_sync__parameterized0_187 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     HEADER                                            |                                                                 hder_inserter |       1725 |       1367 |     358 |    0 |   3590 |      5 |      0 |            0 |
|       U1                                              |                                                           hder_insert_mb_intf |         96 |         96 |       0 |    0 |    282 |      0 |      0 |            0 |
|         (U1)                                          |                                                           hder_insert_mb_intf |         53 |         53 |       0 |    0 |    216 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_264 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         Ue2                                           |                                                      err_sync__parameterized0 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_285 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_284 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue3                                           |                                                  err_sync__parameterized0_265 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_283 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_282 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue4                                           |                                                  err_sync__parameterized0_266 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_281 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_280 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue5                                           |                                                  err_sync__parameterized0_267 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_279 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_278 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue6                                           |                                                  err_sync__parameterized0_268 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_277 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_276 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue7                                           |                                                  err_sync__parameterized0_269 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_275 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_274 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue8                                           |                                                  err_sync__parameterized0_270 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_273 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_272 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue9                                           |                                                  err_sync__parameterized0_271 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                    gh_stretch__parameterized4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                               gh_edge_det_XCD |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U19                                             |                               t_axi4_stream32_fifo__parameterized2__xdcDup__3 |         66 |         66 |       0 |    0 |    139 |      1 |      0 |            0 |
|         (U19)                                         |                               t_axi4_stream32_fifo__parameterized2__xdcDup__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst      |                                             t_axi4_stream32_afifo_d512_HD1473 |         65 |         65 |       0 |    0 |    139 |      1 |      0 |            0 |
|           U0                                          |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1474 |         65 |         65 |       0 |    0 |    139 |      1 |      0 |            0 |
|       U2                                              |                                         t_axi4_stream32_fifo__parameterized13 |         52 |         52 |       0 |    0 |     64 |      3 |      0 |            0 |
|         (U2)                                          |                                         t_axi4_stream32_fifo__parameterized13 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d2048.t_axi4_stream32_sfifo_d2048_inst   |                                             t_axi4_stream32_sfifo_d2048_HD963 |         51 |         51 |       0 |    0 |     64 |      3 |      0 |            0 |
|           U0                                          |         t_axi4_stream32_sfifo_d2048fifo_generator_v11_0__parameterized0_HD964 |         51 |         51 |       0 |    0 |     64 |      3 |      0 |            0 |
|       U20                                             |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__1 |        153 |        103 |      50 |    0 |    368 |      0 |      0 |            0 |
|         (U20)                                         |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__1 |          7 |          7 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                                     t_axi4_lite32_w_afifo_d16 |        146 |         96 |      50 |    0 |    367 |      0 |      0 |            0 |
|           U0                                          |                 t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0 |        146 |         96 |      50 |    0 |    367 |      0 |      0 |            0 |
|       U22                                             |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__2 |        154 |        104 |      50 |    0 |    368 |      0 |      0 |            0 |
|         (U22)                                         |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__2 |          7 |          7 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2443 |        147 |         97 |      50 |    0 |    367 |      0 |      0 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2444 |        147 |         97 |      50 |    0 |    367 |      0 |      0 |            0 |
|       U24                                             |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__3 |        154 |        104 |      50 |    0 |    367 |      0 |      0 |            0 |
|         (U24)                                         |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__3 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2500 |        149 |         99 |      50 |    0 |    367 |      0 |      0 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2501 |        149 |         99 |      50 |    0 |    367 |      0 |      0 |            0 |
|       U26                                             |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__4 |        152 |        102 |      50 |    0 |    367 |      0 |      0 |            0 |
|         (U26)                                         |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__4 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2557 |        147 |         97 |      50 |    0 |    367 |      0 |      0 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2558 |        147 |         97 |      50 |    0 |    367 |      0 |      0 |            0 |
|       U3                                              |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__5 |        154 |        104 |      50 |    0 |    368 |      0 |      0 |            0 |
|         (U3)                                          |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__5 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2614 |        150 |        100 |      50 |    0 |    367 |      0 |      0 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2615 |        150 |        100 |      50 |    0 |    367 |      0 |      0 |            0 |
|       U4                                              |                                                         hder_insert_sequencer |        364 |        356 |       8 |    0 |    324 |      0 |      0 |            0 |
|         (U4)                                          |                                                         hder_insert_sequencer |        284 |        284 |       0 |    0 |    268 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_263 |         49 |         49 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                             fwft_sfifo_w8_d16 |         31 |         23 |       8 |    0 |     54 |      0 |      0 |            0 |
|           U0                                          |                         fwft_sfifo_w8_d16fifo_generator_v11_0__parameterized0 |         31 |         23 |       8 |    0 |     54 |      0 |      0 |            0 |
|       U5                                              |                                                  hder_reorder__parameterized0 |         76 |         76 |       0 |    0 |    207 |      1 |      0 |            0 |
|         (U5)                                          |                                                  hder_reorder__parameterized0 |         74 |         74 |       0 |    0 |    205 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_262 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                           dp_ram_byte_w32_d64 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|           U0                                          |                           dp_ram_byte_w32_d64blk_mem_gen_v8_1__parameterized0 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|       U6                                              |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__6 |        154 |        104 |      50 |    0 |    368 |      0 |      0 |            0 |
|         (U6)                                          |                               t_axi4_lite32_w_fifo__parameterized0__xdcDup__6 |          5 |          5 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2671 |        149 |         99 |      50 |    0 |    367 |      0 |      0 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2672 |        149 |         99 |      50 |    0 |    367 |      0 |      0 |            0 |
|       U7                                              |                                          t_axi4_lite32_w_fifo__parameterized0 |        156 |        106 |      50 |    0 |    368 |      0 |      0 |            0 |
|         (U7)                                          |                                          t_axi4_lite32_w_fifo__parameterized0 |          7 |          7 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2728 |        149 |         99 |      50 |    0 |    367 |      0 |      0 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2729 |        149 |         99 |      50 |    0 |    367 |      0 |      0 |            0 |
|     ICU                                               |                                                                  ICU_toplevel |        174 |        174 |       0 |    0 |    406 |      0 |      0 |            0 |
|       U1                                              |                                                                      ICU_Ctrl |         16 |         16 |       0 |    0 |    127 |      0 |      0 |            0 |
|         (U1)                                          |                                                                      ICU_Ctrl |         14 |         14 |       0 |    0 |    125 |      0 |      0 |            0 |
|         U0A                                           |                                                               sync_resetn_227 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                                        ICU_SM |        158 |        158 |       0 |    0 |    279 |      0 |      0 |            0 |
|         (U2)                                          |                                                                        ICU_SM |        121 |        121 |       0 |    0 |    277 |      0 |      0 |            0 |
|         U0A                                           |                                                               sync_resetn_228 |         37 |         37 |       0 |    0 |      2 |      0 |      0 |            0 |
|     IRIG                                              |                                                                  expb_irig_v2 |        440 |        439 |       0 |    1 |    668 |      0 |      0 |            2 |
|       (IRIG)                                          |                                                                  expb_irig_v2 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U1                                              |                                                    irig_signal_conditioner_v2 |         74 |         74 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U1                                            |                                                 ad747x_driver__parameterized0 |         20 |         20 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                        |                                                 ad747x_driver__parameterized0 |         16 |         16 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_184 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                           |                                                         adc_sample_counter_v2 |         11 |         11 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U14)                                       |                                                         adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_183 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U15                                           |                                                             adc_sample_sel_v2 |          7 |          7 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U15)                                       |                                                             adc_sample_sel_v2 |          6 |          6 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_181 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                              adc_sample_en_v2 |         10 |         10 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U2)                                        |                                                              adc_sample_en_v2 |         10 |         10 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_182 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                       adc_sample_averaging_v2 |         19 |         19 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U3)                                        |                                                       adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_180 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                                         channel_gain_ctler_v2 |          7 |          7 |       0 |    0 |      9 |      0 |      0 |            0 |
|           (U7)                                        |                                                         channel_gain_ctler_v2 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_185 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                             |                                                                  irig_mb_intf |         39 |         38 |       0 |    1 |     90 |      0 |      0 |            0 |
|         (U10)                                         |                                                                  irig_mb_intf |         32 |         31 |       0 |    1 |     88 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_186 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                        irig_clock_detector_v2 |         75 |         75 |       0 |    0 |    122 |      0 |      0 |            0 |
|         (U2)                                          |                                                        irig_clock_detector_v2 |         66 |         66 |       0 |    0 |    120 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_179 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                        irig_alphab_decoder_v2 |         61 |         61 |       0 |    0 |     68 |      0 |      0 |            2 |
|         U1                                            |                                                         irig_threshold_gen_v2 |         14 |         14 |       0 |    0 |     21 |      0 |      0 |            2 |
|           (U1)                                        |                                                         irig_threshold_gen_v2 |         11 |         11 |       0 |    0 |     19 |      0 |      0 |            2 |
|           U1                                          |                                                                sync_reset_178 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                            irig_comparator_v2 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U3)                                        |                                                            irig_comparator_v2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_177 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                       irig_alphab_detector_v2 |         29 |         29 |       0 |    0 |     29 |      0 |      0 |            0 |
|           (U4)                                        |                                                       irig_alphab_detector_v2 |         18 |         18 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_176 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                                                   irig_alphab_decoder_ctrl_v2 |         16 |         16 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                        |                                                   irig_alphab_decoder_ctrl_v2 |          6 |          6 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_175 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                         irig_frame_decoder_v2 |        142 |        142 |       0 |    0 |    153 |      0 |      0 |            0 |
|         (U4)                                          |                                                         irig_frame_decoder_v2 |        121 |        121 |       0 |    0 |    151 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_174 |         21 |         21 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                                            irig_controller_v2 |         25 |         25 |       0 |    0 |     30 |      0 |      0 |            0 |
|         (U5)                                          |                                                            irig_controller_v2 |         16 |         16 |       0 |    0 |     26 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_173 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                               double_sync__parameterized0_172 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                              |                                                      irig_refclk_generator_v2 |         11 |         11 |       0 |    0 |     39 |      0 |      0 |            0 |
|         (U6)                                          |                                                      irig_refclk_generator_v2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_171 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                             clk_divider_pulse__parameterized0 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3                                            |                                             clk_divider_pulse__parameterized2 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|       U7                                              |                                                                 irig_reset_v2 |         17 |         17 |       0 |    0 |     37 |      0 |      0 |            0 |
|         (U7)                                          |                                                                 irig_reset_v2 |          7 |          7 |       0 |    0 |      9 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_170 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                             clk_divider_pulse__parameterized4 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |            0 |
|     MGT                                               |                                                                   mgt_wrapper |       4685 |       4123 |     408 |  154 |   9620 |      9 |      0 |            0 |
|       (MGT)                                           |                                                                   mgt_wrapper |          2 |          0 |       0 |    2 |      0 |      0 |      0 |            0 |
|       DATA_32_TO_64                                   |                                         AXI_Stream32_to_64_wrapper__xdcDup__1 |        322 |        322 |       0 |    0 |    718 |      3 |      0 |            0 |
|         axi4_stream32_to_64_inst                      |                                                           AXI4_Stream32_to_64 |        322 |        322 |       0 |    0 |    718 |      3 |      0 |            0 |
|           inst                                        |         AXI4_Stream32_to_64axis_interconnect_v1_1_axis_interconnect_16x16_top |        322 |        322 |       0 |    0 |    718 |      3 |      0 |            0 |
|       DATA_64_TO_32                                   |                                         AXI_Stream64_to_32_wrapper__xdcDup__1 |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|         (DATA_64_TO_32)                               |                                         AXI_Stream64_to_32_wrapper__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         axi4_stream64_to_32_inst                      |                                                           AXI4_Stream64_to_32 |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|           inst                                        |         AXI4_Stream64_to_32axis_interconnect_v1_1_axis_interconnect_16x16_top |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|       EXP_32_TO_64                                    |                                         AXI_Stream32_to_64_wrapper__xdcDup__2 |        322 |        322 |       0 |    0 |    718 |      3 |      0 |            0 |
|         axi4_stream32_to_64_inst                      |                                                    AXI4_Stream32_to_64_HD2989 |        322 |        322 |       0 |    0 |    718 |      3 |      0 |            0 |
|           inst                                        |  AXI4_Stream32_to_64axis_interconnect_v1_1_axis_interconnect_16x16_top_HD2990 |        322 |        322 |       0 |    0 |    718 |      3 |      0 |            0 |
|       EXP_64_TO_32                                    |                                         AXI_Stream64_to_32_wrapper__xdcDup__2 |        286 |        150 |     136 |    0 |    812 |      0 |      0 |            0 |
|         (EXP_64_TO_32)                                |                                         AXI_Stream64_to_32_wrapper__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         axi4_stream64_to_32_inst                      |                                                    AXI4_Stream64_to_32_HD2875 |        286 |        150 |     136 |    0 |    812 |      0 |      0 |            0 |
|           inst                                        |  AXI4_Stream64_to_32axis_interconnect_v1_1_axis_interconnect_16x16_top_HD2876 |        286 |        150 |     136 |    0 |    812 |      0 |      0 |            0 |
|       MGTS                                            |                                                                     mgt_block |       2868 |       2716 |       0 |  152 |   5030 |      0 |      0 |            0 |
|         (MGTS)                                        |                                                                     mgt_block |         12 |         12 |       0 |    0 |      0 |      0 |      0 |            0 |
|         CTRL                                          |                                                                      MGT_CTRL |        135 |        135 |       0 |    0 |    209 |      0 |      0 |            0 |
|           (CTRL)                                      |                                                                      MGT_CTRL |          6 |          6 |       0 |    0 |    109 |      0 |      0 |            0 |
|           core_sync                                   |                                        double_sync_vector__parameterized2_224 |         23 |         23 |       0 |    0 |     60 |      0 |      0 |            0 |
|           data_loopback_sync                          |                                       double_sync_vector__parameterized18_221 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           data_pwrdown_sync                           |                                               double_sync__parameterized0_226 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           exp_loopback_sync                           |                                           double_sync_vector__parameterized22 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           exp_pwrdown_sync                            |                                               double_sync__parameterized0_222 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           pll_sync                                    |                                        double_sync_vector__parameterized2_220 |          7 |          7 |       0 |    0 |     14 |      0 |      0 |            0 |
|           sync_resetn_inst                            |                                                               sync_resetn_223 |         99 |         99 |       0 |    0 |      2 |      0 |      0 |            0 |
|           video_loopback_sync                         |                                           double_sync_vector__parameterized20 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           video_pwrdown_sync                          |                                               double_sync__parameterized0_225 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         DATA                                          |                                                                      data_mgt |        899 |        849 |       0 |   50 |   1565 |      0 |      0 |            0 |
|           U0                                          |                                                         data_mgtdata_mgt_core |        899 |        849 |       0 |   50 |   1565 |      0 |      0 |            0 |
|         DATA_CC                                       |                                                   data_mgt_STANDARD_CC_MODULE |          9 |          8 |       0 |    1 |     52 |      0 |      0 |            0 |
|         DATA_CLOCK                                    |                                                         data_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_COMMON                                   |                                    data_mgt_gt_common_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_RESET_LOGIC                              |                                                  data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (DATA_RESET_LOGIC)                          |                                                  data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           gt_rst_r_cdc_sync                           |                                       data_mgt_cdc_sync_exdes__parameterized0 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         EXP                                           |                                                                       exp_mgt |        899 |        849 |       0 |   50 |   1565 |      0 |      0 |            0 |
|           U0                                          |                                                           exp_mgtexp_mgt_core |        899 |        849 |       0 |   50 |   1565 |      0 |      0 |            0 |
|         EXP_CC                                        |                                                    exp_mgt_STANDARD_CC_MODULE |          9 |          8 |       0 |    1 |     52 |      0 |      0 |            0 |
|         EXP_CLOCK                                     |                                                          exp_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         EXP_COMMON                                    |                                     exp_mgt_gt_common_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U6                                            |                                               double_sync__parameterized0_216 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                               double_sync__parameterized0_217 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                            |                                               double_sync__parameterized0_218 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                            |                                               double_sync__parameterized0_219 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         VIDEO                                         |                                                                     video_mgt |        902 |        852 |       0 |   50 |   1565 |      0 |      0 |            0 |
|           U0                                          |                                                       video_mgtvideo_mgt_core |        902 |        852 |       0 |   50 |   1565 |      0 |      0 |            0 |
|       VIDEO_32_TO_64                                  |                                                    AXI_Stream32_to_64_wrapper |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|         axi4_stream32_to_64_inst                      |                                                    AXI4_Stream32_to_64_HD3045 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|           inst                                        |  AXI4_Stream32_to_64axis_interconnect_v1_1_axis_interconnect_16x16_top_HD3046 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|       VIDEO_64_TO_32                                  |                                                    AXI_Stream64_to_32_wrapper |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|         (VIDEO_64_TO_32)                              |                                                    AXI_Stream64_to_32_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         axi4_stream64_to_32_inst                      |                                                    AXI4_Stream64_to_32_HD2931 |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|           inst                                        |  AXI4_Stream64_to_32axis_interconnect_v1_1_axis_interconnect_16x16_top_HD2932 |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|     SFW_INTF                                          |                                                           SFW__parameterized0 |        528 |        528 |       0 |    0 |    722 |      0 |      1 |            0 |
|       (SFW_INTF)                                      |                                                           SFW__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                SFW_Processing__parameterized0 |        107 |        107 |       0 |    0 |     56 |      0 |      0 |            0 |
|         (U1)                                          |                                                SFW_Processing__parameterized0 |         97 |         97 |       0 |    0 |     52 |      0 |      0 |            0 |
|         doube_sync_gen                                |                                               double_sync__parameterized0_248 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                               |                                                               sync_resetn_247 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                             |                                                                trig_pulse_cdc |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U2                                              |                                                    fw_decoder__parameterized0 |        125 |        125 |       0 |    0 |    102 |      0 |      0 |            0 |
|         (U2)                                          |                                                    fw_decoder__parameterized0 |        120 |        120 |       0 |    0 |    100 |      0 |      0 |            0 |
|         reset_synchronize                             |                                                               sync_resetn_246 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                      SFW_Ctrl__parameterized0 |        279 |        279 |       0 |    0 |    372 |      0 |      0 |            0 |
|         (U3)                                          |                                                      SFW_Ctrl__parameterized0 |        275 |        275 |       0 |    0 |    370 |      0 |      0 |            0 |
|         sreset_ctrl_gen                               |                                                               sync_resetn_245 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                                              axil32_to_native |         73 |         73 |       0 |    0 |     79 |      0 |      0 |            0 |
|         (U5)                                          |                                                              axil32_to_native |          1 |          1 |       0 |    0 |     77 |      0 |      0 |            0 |
|         sync_reset_inst                               |                                                                sync_reset_244 |         72 |         72 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                                                              sdp_ram_w32_d128 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                            |                              sdp_ram_w32_d128blk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                            |                                        sdp_ram_w32_d128blk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U8                                              |                                            SFW_ACQUISITION_SM__parameterized0 |         39 |         39 |       0 |    0 |    110 |      0 |      0 |            0 |
|         (U8)                                          |                                            SFW_ACQUISITION_SM__parameterized0 |         39 |         39 |       0 |    0 |    106 |      0 |      0 |            0 |
|         doube_sync_gen                                |                                               double_sync__parameterized0_250 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                               |                                                               sync_resetn_249 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     STARTUP_HARDWARE                                  |                                                               Startup_HW_Test |         10 |         10 |       0 |    0 |     26 |      0 |      0 |            0 |
|       (STARTUP_HARDWARE)                              |                                                               Startup_HW_Test |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|       U0                                              |                                                               sync_resetn_215 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|     TRIG                                              |                                                                      trig_gen |        820 |        820 |       0 |    0 |   1238 |      0 |      0 |            0 |
|       U1                                              |                                                          trig_gen_mblaze_intf |        312 |        312 |       0 |    0 |    509 |      0 |      0 |            0 |
|         (U1)                                          |                                                          trig_gen_mblaze_intf |        265 |        265 |       0 |    0 |    506 |      0 |      0 |            0 |
|         U2                                            |                                                                sync_reset_242 |         47 |         47 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U3                                              |                                                                trig_gen_ctler |        294 |        294 |       0 |    0 |    331 |      0 |      0 |            0 |
|         U2                                            |                                                           trig_gen_ctler_core |        251 |        251 |       0 |    0 |    260 |      0 |      0 |            0 |
|           (U2)                                        |                                                           trig_gen_ctler_core |        242 |        242 |       0 |    0 |    258 |      0 |      0 |            0 |
|           comp_sync_reset                             |                                                                sync_reset_241 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                                 progr_clk_div |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U4)                                        |                                                                 progr_clk_div |         11 |         11 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_240 |         33 |         33 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                            |                                               double_sync__parameterized0_239 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                                  trig_stamper |        152 |        152 |       0 |    0 |    263 |      0 |      0 |            0 |
|         U1                                            |                                                   Clk_Divider__parameterized0 |          4 |          4 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U2                                            |                                                                sync_reset_232 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                            trig_stamper_ctler |        148 |        148 |       0 |    0 |    255 |      0 |      0 |            0 |
|           (U4)                                        |                                                            trig_stamper_ctler |         58 |         58 |       0 |    0 |    248 |      0 |      0 |            0 |
|           E1                                          |                                                               gh_edge_det_237 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|           E2                                          |                                                               gh_edge_det_238 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|           E3                                          |                                                               gh_edge_det_233 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|           E4                                          |                                                               gh_edge_det_234 |         64 |         64 |       0 |    0 |      1 |      0 |      0 |            0 |
|           E5                                          |                                                               gh_edge_det_235 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_236 |         26 |         26 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                                          trig_conditioner_230 |        101 |        101 |       0 |    0 |     81 |      0 |      0 |            0 |
|         (U5)                                          |                                                          trig_conditioner_230 |         64 |         64 |       0 |    0 |     79 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_231 |         37 |         37 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                              |                                                              trig_conditioner |         43 |         43 |       0 |    0 |     52 |      0 |      0 |            0 |
|         (U6)                                          |                                                              trig_conditioner |         39 |         39 |       0 |    0 |     50 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_243 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                               double_sync__parameterized0_229 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U12                                               |                                                axis16_merge_axis32__xdcDup__2 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|       U1                                              |                                                 ip_axis16_merge_axis32_HD2787 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|         (U1)                                          |                                                 ip_axis16_merge_axis32_HD2787 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                          | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD2788 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|           (inst)                                      | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD2788 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_upsizer_conversion.axisc_upsizer_0      |         ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axisc_upsizer_HD2789 |         38 |         38 |       0 |    0 |     89 |      0 |      0 |            0 |
|     U19                                               |                               t_axi4_stream32_fifo__parameterized2__xdcDup__4 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|       agen_d15.t_axi4_stream32_afifo_d512_inst        |                                             t_axi4_stream32_afifo_d512_HD1503 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|         U0                                            |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1504 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                   t_axi4_stream32_afifo_d512fifo_generator_v11_0_synth_HD1505 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|     U4                                                |                               t_axi4_stream32_fifo__parameterized2__xdcDup__5 |         65 |         65 |       0 |    0 |    139 |      1 |      0 |            0 |
|       agen_d15.t_axi4_stream32_afifo_d512_inst        |                                             t_axi4_stream32_afifo_d512_HD1533 |         65 |         65 |       0 |    0 |    139 |      1 |      0 |            0 |
|         U0                                            |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1534 |         65 |         65 |       0 |    0 |    139 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                   t_axi4_stream32_afifo_d512fifo_generator_v11_0_synth_HD1535 |         65 |         65 |       0 |    0 |    139 |      1 |      0 |            0 |
|     U5                                                |                                                            axis_32_to_16_wrap |         41 |         41 |       0 |    0 |     88 |      0 |      0 |            0 |
|       (U5)                                            |                                                            axis_32_to_16_wrap |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|       axis32_16                                       |                                                                 axis_32_to_16 |         33 |         33 |       0 |    0 |     88 |      0 |      0 |            0 |
|         inst                                          |                 axis_32_to_16axis_dwidth_converter_v1_1_axis_dwidth_converter |         33 |         33 |       0 |    0 |     88 |      0 |      0 |            0 |
|           (inst)                                      |                 axis_32_to_16axis_dwidth_converter_v1_1_axis_dwidth_converter |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_downsizer_conversion.axisc_downsizer_0  |                       axis_32_to_16axis_dwidth_converter_v1_1_axisc_downsizer |         32 |         32 |       0 |    0 |     87 |      0 |      0 |            0 |
|     U7                                                |                                                               adc_readout_top |        356 |        328 |      12 |   16 |    568 |      0 |      0 |            1 |
|       U1                                              |                                                           adc_readout_mb_intf |        107 |        107 |       0 |    0 |    150 |      0 |      0 |            0 |
|         (U1)                                          |                                                           adc_readout_mb_intf |        101 |        101 |       0 |    0 |    146 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_191 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_cfg_valid                                |                                               double_sync__parameterized0_190 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                                   adc_readout |        231 |        203 |      12 |   16 |    367 |      0 |      0 |            1 |
|         (U2)                                          |                                                                   adc_readout |        197 |        181 |       0 |   16 |    339 |      0 |      0 |            1 |
|         U1                                            |                                                                sync_reset_193 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         conversion_trigger                            |                                                                   gh_edge_det |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_data_out                                 |                                                 data_cdc_sync__parameterized0 |         26 |         14 |      12 |    0 |     24 |      0 |      0 |            0 |
|           fifo                                        |                                              gh_fifo_async_sr__parameterized0 |         26 |         14 |      12 |    0 |     22 |      0 |      0 |            0 |
|           sync_rst                                    |                                               double_sync__parameterized0_194 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                 ad747x_driver__parameterized2 |         18 |         18 |       0 |    0 |     51 |      0 |      0 |            0 |
|         (U3)                                          |                                                 ad747x_driver__parameterized2 |         16 |         16 |       0 |    0 |     49 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_192 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U8                                                |                                                                mmcm_clk_20MHz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U0                                              |                                          mmcm_clk_20MHzmmcm_clk_20MHz_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U9                                                |                                                           axis16_merge_axis32 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|       (U9)                                            |                                                           axis16_merge_axis32 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                 ip_axis16_merge_axis32_HD2790 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|         (U1)                                          |                                                 ip_axis16_merge_axis32_HD2790 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                          | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD2791 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|           (inst)                                      | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD2791 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_upsizer_conversion.axisc_upsizer_0      |         ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axisc_upsizer_HD2792 |         38 |         38 |       0 |    0 |     89 |      0 |      0 |            0 |
|     USB                                               |                                                                      USB_CTRL |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     pix_cnt                                           |                                                                axis_pixel_cnt |          4 |          4 |       0 |    0 |     34 |      0 |      0 |            0 |
|       (pix_cnt)                                       |                                                                axis_pixel_cnt |          2 |          2 |       0 |    0 |     32 |      0 |      0 |            0 |
|       reset                                           |                                                               sync_resetn_424 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|   U1                                                  |                                                    adc_data_deserializer_8chn |        356 |        356 |       0 |    0 |    514 |      2 |      0 |            0 |
|     (U1)                                              |                                                    adc_data_deserializer_8chn |         51 |         51 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH0                                               |                                              adc_receiver_1ch__parameterized0 |        120 |        120 |       0 |    0 |    118 |      0 |      0 |            0 |
|       (CH0)                                           |                                              adc_receiver_1ch__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       CLK_delay                                       |                                             idelay_wrapper__parameterized0_23 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U11                                             |                                            reset_extension__parameterized0_12 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|       U12                                             |                                                    adc_iserdes_wrapper_rtl_14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U13                                             |                                            reset_extension__parameterized2_16 |          9 |          9 |       0 |    0 |     10 |      0 |      0 |            0 |
|       U20                                             |                                                    adc_iserdes_wrapper_rtl_13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                             |                                                    adc_iserdes_wrapper_rtl_15 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U23                                             |                                                    adc_iserdes_wrapper_rtl_17 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U8                                              |                                                    adc_iserdes_wrapper_rtl_20 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                              |                                          delay_calibration__parameterized0_22 |         99 |         99 |       0 |    0 |    100 |      0 |      0 |            0 |
|         (U9)                                          |                                          delay_calibration__parameterized0_22 |         49 |         49 |       0 |    0 |     98 |      0 |      0 |            0 |
|         reset_sync                                    |                                                                 sync_reset_24 |         50 |         50 |       0 |    0 |      2 |      0 |      0 |            0 |
|       master_gen.pll_inst                             |                                             adc_rcv_clk_7x__parameterized0_21 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q0_delay                                        |                                             idelay_wrapper__parameterized2_10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q1_delay                                        |                                             idelay_wrapper__parameterized2_19 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q2_delay                                        |                                             idelay_wrapper__parameterized2_11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q3_delay                                        |                                             idelay_wrapper__parameterized2_18 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH0_sync                                          |                                                      adc_data_sync__xdcDup__1 |         31 |         31 |       0 |    0 |    132 |      1 |      0 |            0 |
|       (CH0_sync)                                      |                                                      adc_data_sync__xdcDup__1 |          1 |          1 |       0 |    0 |     58 |      0 |      0 |            0 |
|       fifo                                            |                                                                  afifo_w57d16 |         30 |         30 |       0 |    0 |     72 |      1 |      0 |            0 |
|         U0                                            |                              afifo_w57d16fifo_generator_v11_0__parameterized0 |         30 |         30 |       0 |    0 |     72 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                                        afifo_w57d16fifo_generator_v11_0_synth |         30 |         30 |       0 |    0 |     72 |      1 |      0 |            0 |
|       sync_en                                         |                                                                double_sync_26 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     CH0_test                                          |                                      test_pattern_validator__parameterized0_1 |          2 |          2 |       0 |    0 |      7 |      0 |      0 |            0 |
|       (CH0_test)                                      |                                      test_pattern_validator__parameterized0_1 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|       reset_sync                                      |                                                                    sync_reset |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     CH1                                               |                                            adc_receiver_1ch__parameterized0_0 |        121 |        121 |       0 |    0 |    118 |      0 |      0 |            0 |
|       (CH1)                                           |                                            adc_receiver_1ch__parameterized0_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       CLK_delay                                       |                                                idelay_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U11                                             |                                               reset_extension__parameterized0 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|       U12                                             |                                                     adc_iserdes_wrapper_rtl_3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U13                                             |                                               reset_extension__parameterized2 |          9 |          9 |       0 |    0 |     10 |      0 |      0 |            0 |
|       U20                                             |                                                       adc_iserdes_wrapper_rtl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                             |                                                     adc_iserdes_wrapper_rtl_4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U23                                             |                                                     adc_iserdes_wrapper_rtl_5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U8                                              |                                                     adc_iserdes_wrapper_rtl_8 |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                              |                                             delay_calibration__parameterized0 |        100 |        100 |       0 |    0 |    100 |      0 |      0 |            0 |
|         (U9)                                          |                                             delay_calibration__parameterized0 |         50 |         50 |       0 |    0 |     98 |      0 |      0 |            0 |
|         reset_sync                                    |                                                                  sync_reset_9 |         50 |         50 |       0 |    0 |      2 |      0 |      0 |            0 |
|       master_gen.pll_inst                             |                                                adc_rcv_clk_7x__parameterized0 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q0_delay                                        |                                                idelay_wrapper__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q1_delay                                        |                                              idelay_wrapper__parameterized2_7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q2_delay                                        |                                              idelay_wrapper__parameterized2_2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       q3_delay                                        |                                              idelay_wrapper__parameterized2_6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH1_sync                                          |                                                                 adc_data_sync |         30 |         30 |       0 |    0 |    132 |      1 |      0 |            0 |
|       (CH1_sync)                                      |                                                                 adc_data_sync |          1 |          1 |       0 |    0 |     58 |      0 |      0 |            0 |
|       fifo                                            |                                                           afifo_w57d16_HD3102 |         29 |         29 |       0 |    0 |     72 |      1 |      0 |            0 |
|         U0                                            |                       afifo_w57d16fifo_generator_v11_0__parameterized0_HD3103 |         29 |         29 |       0 |    0 |     72 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                                 afifo_w57d16fifo_generator_v11_0_synth_HD3104 |         29 |         29 |       0 |    0 |     72 |      1 |      0 |            0 |
|       sync_en                                         |                                                                   double_sync |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     CH1_test                                          |                                        test_pattern_validator__parameterized0 |          2 |          2 |       0 |    0 |      7 |      0 |      0 |            0 |
|       (CH1_test)                                      |                                        test_pattern_validator__parameterized0 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|       reset_sync                                      |                                                                 sync_reset_25 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|   U3                                                  |                                                                 isc0209A_intf |       5124 |       4866 |     244 |   14 |   9774 |      5 |      4 |           14 |
|     (U3)                                              |                                                                 isc0209A_intf |          2 |          2 |       0 |    0 |     74 |      0 |      0 |            0 |
|     U1                                                |                                                           fpa_trig_controller |        144 |        144 |       0 |    0 |     91 |      0 |      0 |            0 |
|       (U1)                                            |                                                           fpa_trig_controller |        139 |        139 |       0 |    0 |     89 |      0 |      0 |            0 |
|       U1                                              |                                                                sync_reset_105 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U19                                               |                                                            isc0209A_digio_map |         79 |         79 |       0 |    0 |     84 |      0 |      0 |            0 |
|       (U19)                                           |                                                            isc0209A_digio_map |         78 |         78 |       0 |    0 |     82 |      0 |      0 |            0 |
|       U0                                              |                                                                 sync_reset_70 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U2                                                |                                                            fpa_intf_sequencer |         27 |         27 |       0 |    0 |     27 |      0 |      0 |            0 |
|       (U2)                                            |                                                            fpa_intf_sequencer |         21 |         21 |       0 |    0 |     25 |      0 |      0 |            0 |
|       U1                                              |                                                                 sync_reset_88 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U21                                               |                                                                 afpa_services |       1418 |       1407 |       4 |    7 |   1692 |      0 |      0 |            2 |
|       U1                                              |                                                                 spi_mux_ctler |         30 |         30 |       0 |    0 |     30 |      0 |      0 |            0 |
|         (U1)                                          |                                                                 spi_mux_ctler |         25 |         25 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_104 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                 quad_adc_ctrl__parameterized0 |         56 |         56 |       0 |    0 |    573 |      0 |      0 |            0 |
|         (U2)                                          |                                                 quad_adc_ctrl__parameterized0 |          7 |          7 |       0 |    0 |     10 |      0 |      0 |            0 |
|         reset_sync                                    |                                                                sync_reset_103 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         spi_in                                        |                                                        spi_rx__parameterized0 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |            0 |
|         spi_out                                       |                                                        spi_tx__parameterized0 |         41 |         41 |       0 |    0 |    539 |      0 |      0 |            0 |
|         sync_ptren                                    |                                                   double_sync__parameterized0 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                           adc_brd_switch_ctrl |        171 |        167 |       4 |    0 |    165 |      0 |      0 |            0 |
|         (U3)                                          |                                                           adc_brd_switch_ctrl |         40 |         40 |       0 |    0 |     53 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_101 |         13 |         13 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                               Clk_Divider__parameterized2_100 |         20 |         20 |       0 |    0 |     12 |      0 |      0 |            0 |
|         U3                                            |                                  LL8_ext_to_spi_tx__parameterized0__xdcDup__1 |         98 |         94 |       4 |    0 |     98 |      0 |      0 |            0 |
|           (U3)                                        |                                  LL8_ext_to_spi_tx__parameterized0__xdcDup__1 |         47 |         47 |       0 |    0 |     47 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_102 |         14 |         14 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                          |                                                             fwft_sfifo_w3_d16 |         37 |         33 |       4 |    0 |     49 |      0 |      0 |            0 |
|       U4                                              |                                                           monitoring_adc_ctrl |        484 |        481 |       0 |    3 |    267 |      0 |      0 |            2 |
|         (U4)                                          |                                                           monitoring_adc_ctrl |        245 |        245 |       0 |    0 |     99 |      0 |      0 |            2 |
|         U1                                            |                                                                 sync_reset_97 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                           |                                              signal_filter__parameterized0_98 |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|         U2                                            |                                                                ads1118_driver |        158 |        157 |       0 |    1 |    121 |      0 |      0 |            0 |
|           (U2)                                        |                                                                ads1118_driver |        108 |        107 |       0 |    1 |    119 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_99 |         50 |         50 |       0 |    0 |      2 |      0 |      0 |            0 |
|         UcA                                           |                                                   Clk_Divider__parameterized2 |         19 |         19 |       0 |    0 |     12 |      0 |      0 |            0 |
|         UcB                                           |                                                   Clk_Divider__parameterized4 |         32 |         32 |       0 |    0 |     21 |      0 |      0 |            0 |
|       U5                                              |                                                             adc_brd_id_reader |        260 |        258 |       0 |    2 |    165 |      0 |      0 |            0 |
|         (U5)                                          |                                                             adc_brd_id_reader |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_94 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                           |                                              signal_filter__parameterized0_93 |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|         U2                                            |                                                              brd_id_reader_92 |        246 |        246 |       0 |    0 |    145 |      0 |      0 |            0 |
|           (U2)                                        |                                                              brd_id_reader_92 |        180 |        180 |       0 |    0 |    114 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_96 |         22 |         22 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                          |                                                Clk_Divider__parameterized6_95 |         44 |         44 |       0 |    0 |     29 |      0 |      0 |            0 |
|       U6                                              |                                                            flex_brd_id_reader |        281 |        279 |       0 |    2 |    303 |      0 |      0 |            0 |
|         (U6)                                          |                                                            flex_brd_id_reader |          2 |          2 |       0 |    0 |     27 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_90 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                           |                                                 signal_filter__parameterized0 |         13 |         11 |       0 |    2 |     11 |      0 |      0 |            0 |
|         U2                                            |                                                                 brd_id_reader |        265 |        265 |       0 |    0 |    263 |      0 |      0 |            0 |
|           (U2)                                        |                                                                 brd_id_reader |        201 |        201 |       0 |    0 |    232 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_91 |         20 |         20 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                          |                                                   Clk_Divider__parameterized6 |         44 |         44 |       0 |    0 |     29 |      0 |      0 |            0 |
|       U7                                              |                                               reset_extension__parameterized4 |          9 |          9 |       0 |    0 |     32 |      0 |      0 |            0 |
|       U8                                              |                                                            afpa_services_ctrl |        138 |        138 |       0 |    0 |    157 |      0 |      0 |            0 |
|         (U8)                                          |                                                            afpa_services_ctrl |        115 |        115 |       0 |    0 |    155 |      0 |      0 |            0 |
|         U0                                            |                                                                 sync_reset_89 |         23 |         23 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U26                                               |                                                             isc0209A_clks_gen |         14 |         14 |       0 |    0 |     34 |      0 |      0 |            0 |
|       (U26)                                           |                                                             isc0209A_clks_gen |          7 |          7 |       0 |    0 |     22 |      0 |      0 |            0 |
|       U1B                                             |                                                                 sync_reset_73 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2A                                             |                                                   Clk_Divider__parameterized8 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U2B                                             |                                                  Clk_Divider__parameterized10 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U3A                                             |                                               Clk_Divider__parameterized12_74 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|     U4                                                |                                                          isc0209A_mblaze_intf |        545 |        539 |       0 |    6 |   1399 |      0 |      0 |            0 |
|       (U4)                                            |                                                          isc0209A_mblaze_intf |        482 |        476 |       0 |    6 |   1397 |      0 |      0 |            0 |
|       U1                                              |                                                                 sync_reset_87 |         63 |         63 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U5                                                |                                                            isc0209A_hw_driver |        866 |        857 |       8 |    1 |   1438 |      0 |      0 |            0 |
|       U1                                              |                                                           afpa_int_signal_gen |         99 |         99 |       0 |    0 |    116 |      0 |      0 |            0 |
|         (U1)                                          |                                                           afpa_int_signal_gen |         92 |         92 |       0 |    0 |    114 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_86 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                          isc0209A_prog_ctrler |        223 |        219 |       4 |    0 |    357 |      0 |      0 |            0 |
|         U1                                            |                                                      isc0209A_prog_spi_feeder |         33 |         33 |       0 |    0 |     55 |      0 |      0 |            0 |
|           (U1)                                        |                                                      isc0209A_prog_spi_feeder |         23 |         23 |       0 |    0 |     53 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_84 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                             isc0209A_prog_mux |         43 |         43 |       0 |    0 |     55 |      0 |      0 |            0 |
|           (U2)                                        |                                                             isc0209A_prog_mux |         35 |         35 |       0 |    0 |     53 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_83 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                           isc0209A_window_reg |         34 |         34 |       0 |    0 |     99 |      0 |      0 |            0 |
|           (U3)                                        |                                                           isc0209A_window_reg |         15 |         15 |       0 |    0 |     97 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_82 |         19 |         19 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                             isc0209A_mode_reg |         23 |         23 |       0 |    0 |     49 |      0 |      0 |            0 |
|           (U4)                                        |                                                             isc0209A_mode_reg |         12 |         12 |       0 |    0 |     47 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_81 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                  LL8_ext_to_spi_tx__parameterized0__xdcDup__2 |         90 |         86 |       4 |    0 |     99 |      0 |      0 |            0 |
|           (U6)                                        |                                  LL8_ext_to_spi_tx__parameterized0__xdcDup__2 |         38 |         38 |       0 |    0 |     48 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_85 |         16 |         16 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                          |                                                      fwft_sfifo_w3_d16_HD2055 |         37 |         33 |       4 |    0 |     49 |      0 |      0 |            0 |
|       U3                                              |                                                              fleG_prog_ctrler |        278 |        274 |       4 |    0 |    376 |      0 |      0 |            0 |
|         (U3)                                          |                                                              fleG_prog_ctrler |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|         U1                                            |                                                                 ad5648_driver |         26 |         26 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U1)                                        |                                                                 ad5648_driver |         23 |         23 |       0 |    0 |     52 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_80 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                        fleg_prog_ctler_kernel |        126 |        126 |       0 |    0 |    187 |      0 |      0 |            0 |
|           (U2)                                        |                                                        fleg_prog_ctler_kernel |        115 |        115 |       0 |    0 |    185 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_79 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                           fleG_dac_spi_feeder |         21 |         21 |       0 |    0 |     23 |      0 |      0 |            0 |
|           (U3)                                        |                                                           fleG_dac_spi_feeder |         13 |         13 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_78 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                             LL8_ext_to_spi_tx__parameterized0 |         96 |         92 |       4 |    0 |    101 |      0 |      0 |            0 |
|           (U4)                                        |                                             LL8_ext_to_spi_tx__parameterized0 |         44 |         44 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_77 |         15 |         15 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                          |                                                      fwft_sfifo_w3_d16_HD2071 |         37 |         33 |       4 |    0 |     49 |      0 |      0 |            0 |
|       U4                                              |                                                         afpa_hw_driver_ctrler |        170 |        170 |       0 |    0 |    480 |      0 |      0 |            0 |
|         (U4)                                          |                                                         afpa_hw_driver_ctrler |        145 |        145 |       0 |    0 |    477 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_76 |         25 |         25 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U5                                              |                                                       isc0209A_readout_ctrler |         97 |         96 |       0 |    1 |    109 |      0 |      0 |            0 |
|         (U5)                                          |                                                       isc0209A_readout_ctrler |         91 |         90 |       0 |    1 |    107 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_75 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U6                                                |                                                                fpa_status_gen |          8 |          8 |       0 |    0 |     74 |      0 |      0 |            0 |
|       (U6)                                            |                                                                fpa_status_gen |          1 |          1 |       0 |    0 |     70 |      0 |      0 |            0 |
|       U1A                                             |                                                                 sync_reset_71 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                             |                                                                 sync_reset_72 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U8                                                |                                          t_axi4_stream32_fifo__parameterized2 |         64 |         64 |       0 |    0 |    140 |      1 |      0 |            0 |
|       (U8)                                            |                                          t_axi4_stream32_fifo__parameterized2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|       agen_d15.t_axi4_stream32_afifo_d512_inst        |                                             t_axi4_stream32_afifo_d512_HD1563 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|         U0                                            |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1564 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                   t_axi4_stream32_afifo_d512fifo_generator_v11_0_synth_HD1565 |         63 |         63 |       0 |    0 |    139 |      1 |      0 |            0 |
|     U9                                                |                                                                afpa_data_ctrl |       1987 |       1755 |     232 |    0 |   4721 |      4 |      4 |           12 |
|       U1                                              |                                                      afpa_dval_gen__xdcDup__1 |        405 |        405 |       0 |    0 |    848 |      1 |      1 |            0 |
|         U1                                            |                                            afpa_real_mode_dval_gen__xdcDup__1 |        157 |        157 |       0 |    0 |    342 |      1 |      1 |            0 |
|           (U1)                                        |                                            afpa_real_mode_dval_gen__xdcDup__1 |         72 |         72 |       0 |    0 |    159 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_63 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3A                                         |                                                            fwft_sfifo_w8_d256 |         42 |         42 |       0 |    0 |     71 |      0 |      1 |            0 |
|           U4A                                         |                                                           fwft_sfifo_w56_d256 |         36 |         36 |       0 |    0 |    110 |      1 |      0 |            0 |
|         U2                                            |                                                              afpa_flow_mux_50 |          5 |          5 |       0 |    0 |    133 |      0 |      0 |            0 |
|           (U2)                                        |                                                              afpa_flow_mux_50 |          2 |          2 |       0 |    0 |    131 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_64 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                         afpa_diag_data_gen_51 |        243 |        243 |       0 |    0 |    373 |      0 |      0 |            0 |
|           (U4)                                        |                                                         afpa_diag_data_gen_51 |         28 |         28 |       0 |    0 |    132 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_53 |         23 |         23 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                          |                                          fpa_diag_line_gen__parameterized0_56 |         44 |         44 |       0 |    0 |     55 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                          |                                          fpa_diag_line_gen__parameterized0_55 |         30 |         30 |       0 |    0 |     51 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                          |                                          fpa_diag_line_gen__parameterized0_54 |         30 |         30 |       0 |    0 |     51 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                          |                                          fpa_diag_line_gen__parameterized0_57 |         30 |         30 |       0 |    0 |     51 |      0 |      0 |            0 |
|           U4                                          |                                               Clk_Divider__parameterized14_58 |         57 |         57 |       0 |    0 |     30 |      0 |      0 |            0 |
|           UCa                                         |                                               Clk_Divider__parameterized12_52 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U18                                             |                                               afpa_data_dispatcher__xdcDup__1 |        271 |        179 |      92 |    0 |    803 |      0 |      0 |            0 |
|         (U18)                                         |                                               afpa_data_dispatcher__xdcDup__1 |        101 |        101 |       0 |    0 |    419 |      0 |      0 |            0 |
|         U0                                            |                                                                 sync_reset_49 |         26 |         26 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                            fwft_afifo_w62_d16 |         74 |         30 |      44 |    0 |    200 |      0 |      0 |            0 |
|           U0                                          |                        fwft_afifo_w62_d16fifo_generator_v11_0__parameterized0 |         74 |         30 |      44 |    0 |    200 |      0 |      0 |            0 |
|         U2                                            |                                                            fwft_sfifo_w72_d16 |         70 |         22 |      48 |    0 |    182 |      0 |      0 |            0 |
|           U0                                          |                        fwft_sfifo_w72_d16fifo_generator_v11_0__parameterized0 |         70 |         22 |      48 |    0 |    182 |      0 |      0 |            0 |
|       U2                                              |                                                                 afpa_dval_gen |        405 |        405 |       0 |    0 |    848 |      1 |      1 |            0 |
|         U1                                            |                                                       afpa_real_mode_dval_gen |        157 |        157 |       0 |    0 |    342 |      1 |      1 |            0 |
|           (U1)                                        |                                                       afpa_real_mode_dval_gen |         72 |         72 |       0 |    0 |    159 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_46 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3A                                         |                                                     fwft_sfifo_w8_d256_HD2010 |         42 |         42 |       0 |    0 |     71 |      0 |      1 |            0 |
|           U4A                                         |                                                    fwft_sfifo_w56_d256_HD2032 |         36 |         36 |       0 |    0 |    110 |      1 |      0 |            0 |
|         U2                                            |                                                                 afpa_flow_mux |          5 |          5 |       0 |    0 |    133 |      0 |      0 |            0 |
|           (U2)                                        |                                                                 afpa_flow_mux |          2 |          2 |       0 |    0 |    131 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_47 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                            afpa_diag_data_gen |        243 |        243 |       0 |    0 |    373 |      0 |      0 |            0 |
|           (U4)                                        |                                                            afpa_diag_data_gen |         28 |         28 |       0 |    0 |    132 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_38 |         23 |         23 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                          |                                          fpa_diag_line_gen__parameterized0_40 |         44 |         44 |       0 |    0 |     55 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                          |                                          fpa_diag_line_gen__parameterized0_39 |         30 |         30 |       0 |    0 |     51 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                          |                                             fpa_diag_line_gen__parameterized0 |         30 |         30 |       0 |    0 |     51 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                          |                                          fpa_diag_line_gen__parameterized0_41 |         30 |         30 |       0 |    0 |     51 |      0 |      0 |            0 |
|           U4                                          |                                                  Clk_Divider__parameterized14 |         57 |         57 |       0 |    0 |     30 |      0 |      0 |            0 |
|           UCa                                         |                                                  Clk_Divider__parameterized12 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U22                                             |                                                           afpa_sample_counter |         20 |         20 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U22)                                         |                                                           afpa_sample_counter |         19 |         19 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_68 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U23                                             |                                                            afpa_sample_sum_27 |         79 |         79 |       0 |    0 |     84 |      0 |      0 |            0 |
|         (U23)                                         |                                                            afpa_sample_sum_27 |         74 |         74 |       0 |    0 |     82 |      0 |      0 |            0 |
|         sync_reset_map                                |                                                                 sync_reset_67 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                             |                                                          afpa_data_dispatcher |        152 |         60 |      92 |    0 |    520 |      0 |      0 |            0 |
|         (U25)                                         |                                                          afpa_data_dispatcher |          3 |          3 |       0 |    0 |    136 |      0 |      0 |            0 |
|         U0                                            |                                                                 sync_reset_65 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                     fwft_afifo_w62_d16_HD2852 |         76 |         32 |      44 |    0 |    200 |      0 |      0 |            0 |
|           U0                                          |                 fwft_afifo_w62_d16fifo_generator_v11_0__parameterized0_HD2853 |         76 |         32 |      44 |    0 |    200 |      0 |      0 |            0 |
|         U2                                            |                                                     fwft_sfifo_w72_d16_HD2818 |         71 |         23 |      48 |    0 |    182 |      0 |      0 |            0 |
|           U0                                          |                 fwft_sfifo_w72_d16fifo_generator_v11_0__parameterized0_HD2819 |         71 |         23 |      48 |    0 |    182 |      0 |      0 |            0 |
|       U27                                             |                                                        afpa_sample_counter_28 |         20 |         20 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U27)                                         |                                                        afpa_sample_counter_28 |         19 |         19 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_48 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U28                                             |                                                           afpa_sample_mean_29 |         90 |         90 |       0 |    0 |    178 |      0 |      0 |            4 |
|         (U28)                                         |                                                           afpa_sample_mean_29 |         88 |         88 |       0 |    0 |    176 |      0 |      0 |            4 |
|         sync_reset_map                                |                                                                 sync_reset_36 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                             |                                                          afpa_sample_selector |          2 |          2 |       0 |    0 |    123 |      0 |      0 |            0 |
|       U3                                              |                                                            afpa_pixel_reorder |        130 |         82 |      48 |    0 |    248 |      0 |      0 |            0 |
|         (U3)                                          |                                                            afpa_pixel_reorder |         37 |         37 |       0 |    0 |     38 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_37 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2[1].dfifo_ii                                |                                                            fwft_sfifo_w33_d16 |         46 |         22 |      24 |    0 |    104 |      0 |      0 |            0 |
|           U0                                          |                        fwft_sfifo_w33_d16fifo_generator_v11_0__parameterized0 |         46 |         22 |      24 |    0 |    104 |      0 |      0 |            0 |
|         U2[2].dfifo_ii                                |                                                     fwft_sfifo_w33_d16_HD2835 |         46 |         22 |      24 |    0 |    104 |      0 |      0 |            0 |
|           U0                                          |                 fwft_sfifo_w33_d16fifo_generator_v11_0__parameterized0_HD2836 |         46 |         22 |      24 |    0 |    104 |      0 |      0 |            0 |
|       U30                                             |                                                               afpa_sample_sum |         79 |         79 |       0 |    0 |     84 |      0 |      0 |            0 |
|         (U30)                                         |                                                               afpa_sample_sum |         74 |         74 |       0 |    0 |     82 |      0 |      0 |            0 |
|         sync_reset_map                                |                                                                 sync_reset_69 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U32                                             |                                                              afpa_sample_mean |         90 |         90 |       0 |    0 |    178 |      0 |      0 |            4 |
|         (U32)                                         |                                                              afpa_sample_mean |         88 |         88 |       0 |    0 |    176 |      0 |      0 |            4 |
|         sync_reset_map                                |                                                                 sync_reset_66 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                            afpa_sample_sum_30 |         79 |         79 |       0 |    0 |     81 |      0 |      0 |            0 |
|         (U4)                                          |                                                            afpa_sample_sum_30 |         74 |         74 |       0 |    0 |     79 |      0 |      0 |            0 |
|         sync_reset_map                                |                                                                 sync_reset_35 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                                           afpa_sample_mean_31 |         82 |         82 |       0 |    0 |    154 |      0 |      0 |            4 |
|         (U5)                                          |                                                           afpa_sample_mean_31 |         80 |         80 |       0 |    0 |    152 |      0 |      0 |            4 |
|         sync_reset_map                                |                                                                 sync_reset_34 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                              |                                                     afpa_chn_diversity_ctrler |         88 |         88 |       0 |    0 |    307 |      2 |      2 |            0 |
|         (U6)                                          |                                                     afpa_chn_diversity_ctrler |         38 |         38 |       0 |    0 |     77 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_33 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                           |                                                            fwft_sfifo_w76_d16 |         24 |         24 |       0 |    0 |    114 |      1 |      1 |            0 |
|           U0                                          |                        fwft_sfifo_w76_d16fifo_generator_v11_0__parameterized0 |         24 |         24 |       0 |    0 |    114 |      1 |      1 |            0 |
|         U2B                                           |                                                     fwft_sfifo_w76_d16_HD2794 |         24 |         24 |       0 |    0 |    114 |      1 |      1 |            0 |
|           U0                                          |                 fwft_sfifo_w76_d16fifo_generator_v11_0__parameterized0_HD2795 |         24 |         24 |       0 |    0 |    114 |      1 |      1 |            0 |
|       U7                                              |                                                       afpa_sample_selector_32 |          2 |          2 |       0 |    0 |    123 |      0 |      0 |            0 |
+-------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


