Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri May  1 01:56:17 2020
| Host         : QuantumNet-L4 running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file skrach_design_wrapper_timing_summary_routed.rpt -pb skrach_design_wrapper_timing_summary_routed.pb -rpx skrach_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : skrach_design_wrapper
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.555       -5.787                      2                44539        0.012        0.000                      0                44453        0.000        0.000                       0                 16111  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                            ------------         ----------      --------------
skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                    {0.000 16.666}       33.333          30.000          
skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                  {0.000 16.666}       33.333          30.000          
sys_clock                                                                                                                                                        {0.000 5.000}        10.000          100.000         
  clk_100_skrach_design_clk_wiz_0_0                                                                                                                              {0.000 5.000}        10.000          100.000         
  clk_12_skrach_design_clk_wiz_0_0                                                                                                                               {0.000 40.687}       81.375          12.289          
  clk_200_skrach_design_clk_wiz_0_0                                                                                                                              {0.000 2.500}        5.000           200.000         
    freq_refclk                                                                                                                                                  {0.000 0.625}        1.250           800.000         
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {0.000 1.250}        2.500           400.000         
        iserdes_clkdiv                                                                                                                                           {0.000 5.000}        10.000          100.000         
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {0.000 1.250}        2.500           400.000         
        iserdes_clkdiv_1                                                                                                                                         {0.000 5.000}        10.000          100.000         
    mem_refclk                                                                                                                                                   {0.000 1.250}        2.500           400.000         
      oserdes_clk                                                                                                                                                {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv                                                                                                                                           {0.000 5.000}        10.000          100.000         
      oserdes_clk_1                                                                                                                                              {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_1                                                                                                                                         {0.000 5.000}        10.000          100.000         
      oserdes_clk_2                                                                                                                                              {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_2                                                                                                                                         {0.000 2.500}        5.000           200.000         
      oserdes_clk_3                                                                                                                                              {0.000 1.250}        2.500           400.000         
        oserdes_clkdiv_3                                                                                                                                         {0.000 2.500}        5.000           200.000         
    pll_clk3_out                                                                                                                                                 {0.000 5.000}        10.000          100.000         
      clk_pll_i                                                                                                                                                  {0.000 5.000}        10.000          100.000         
    pll_clkfbout                                                                                                                                                 {0.000 2.500}        5.000           200.000         
    sync_pulse                                                                                                                                                   {1.094 3.594}        40.000          25.000          
  clkfbout_skrach_design_clk_wiz_0_0                                                                                                                             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                                                                                         13.800        0.000                      0                  222        0.035        0.000                      0                  222       15.686        0.000                       0                   236  
skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                                                                                        9.361        0.000                      0                   46        0.548        0.000                      0                   46       16.166        0.000                       0                    39  
sys_clock                                                                                                                                                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_100_skrach_design_clk_wiz_0_0                                                                                                                                    0.158        0.000                      0                24839        0.026        0.000                      0                24839        3.750        0.000                       0                  7748  
  clk_12_skrach_design_clk_wiz_0_0                                                                                                                                    74.041        0.000                      0                   73        0.122        0.000                      0                   73       40.188        0.000                       0                    46  
  clk_200_skrach_design_clk_wiz_0_0                                                                                                                                    1.900        0.000                      0                  134        0.122        0.000                      0                  134        0.264        0.000                       0                    74  
    freq_refclk                                                                                                                                                                                                                                                                                                    0.000        0.000                       0                     8  
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk                                                                                                                                                    0.833        0.000                       0                    16  
        iserdes_clkdiv                                                                                                                                                 7.972        0.000                      0                   33        0.071        0.000                      0                   33        2.850        0.000                       0                     9  
      u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk                                                                                                                                                    0.833        0.000                       0                    16  
        iserdes_clkdiv_1                                                                                                                                               7.898        0.000                      0                   33        0.071        0.000                      0                   33        2.850        0.000                       0                     9  
    mem_refclk                                                                                                                                                         1.339        0.000                      0                    1        0.336        0.000                      0                    1        0.625        0.000                       0                     8  
      oserdes_clk                                                                                                                                                                                                                                                                                                  0.833        0.000                       0                    12  
        oserdes_clkdiv                                                                                                                                                 8.049        0.000                      0                   44        0.090        0.000                      0                   44        2.850        0.000                       0                    12  
      oserdes_clk_1                                                                                                                                                                                                                                                                                                0.833        0.000                       0                    12  
        oserdes_clkdiv_1                                                                                                                                               8.572        0.000                      0                   48        0.094        0.000                      0                   48        2.850        0.000                       0                    13  
      oserdes_clk_2                                                                                                                                                    0.921        0.000                      0                    4        0.413        0.000                      0                    4        0.833        0.000                       0                    12  
        oserdes_clkdiv_2                                                                                                                                               3.288        0.000                      0                   36        0.092        0.000                      0                   36        0.000        0.000                       0                    11  
      oserdes_clk_3                                                                                                                                                    0.937        0.000                      0                    4        0.408        0.000                      0                    4        0.833        0.000                       0                    12  
        oserdes_clkdiv_3                                                                                                                                               3.595        0.000                      0                   36        0.086        0.000                      0                   36        0.000        0.000                       0                    11  
    pll_clk3_out                                                                                                                                                                                                                                                                                                   3.000        0.000                       0                     3  
      clk_pll_i                                                                                                                                                        2.723        0.000                      0                18812        0.012        0.000                      0                18812        2.850        0.000                       0                  7790  
    pll_clkfbout                                                                                                                                                                                                                                                                                                   3.751        0.000                       0                     2  
    sync_pulse                                                                                                                                                                                                                                                                                                     1.250        0.000                       0                     8  
  clkfbout_skrach_design_clk_wiz_0_0                                                                                                                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                 To Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                 --------                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_12_skrach_design_clk_wiz_0_0                                                                                                                           clk_100_skrach_design_clk_wiz_0_0                                                                                                                               -2.232       -2.232                      1                    1        0.091        0.000                      0                    1  
clk_pll_i                                                                                                                                                  clk_100_skrach_design_clk_wiz_0_0                                                                                                                                8.493        0.000                      0                   42                                                                        
clk_pll_i                                                                                                                                                  clk_200_skrach_design_clk_wiz_0_0                                                                                                                               15.410        0.000                      0                    1                                                                        
clk_pll_i                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk        6.433        0.000                      0                    8       38.169        0.000                      0                    8  
clk_pll_i                                                                                                                                                  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk        5.309        0.000                      0                    8       38.922        0.000                      0                    8  
sync_pulse                                                                                                                                                 mem_refclk                                                                                                                                                       0.986        0.000                      0                    1        0.682        0.000                      0                    1  
oserdes_clk                                                                                                                                                oserdes_clkdiv                                                                                                                                                   1.602        0.000                      0                   12        0.095        0.000                      0                   12  
oserdes_clk_1                                                                                                                                              oserdes_clkdiv_1                                                                                                                                                 1.602        0.000                      0                   13        0.095        0.000                      0                   13  
oserdes_clk_2                                                                                                                                              oserdes_clkdiv_2                                                                                                                                                 1.150        0.000                      0                   15        0.076        0.000                      0                   15  
oserdes_clk_3                                                                                                                                              oserdes_clkdiv_3                                                                                                                                                 1.602        0.000                      0                   15        0.095        0.000                      0                   15  
clk_100_skrach_design_clk_wiz_0_0                                                                                                                          clk_pll_i                                                                                                                                                        8.483        0.000                      0                   42                                                                        
clk_200_skrach_design_clk_wiz_0_0                                                                                                                          clk_pll_i                                                                                                                                                       17.423        0.000                      0                   12        0.105        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         ----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                  clk_12_skrach_design_clk_wiz_0_0   clk_100_skrach_design_clk_wiz_0_0       -3.555       -3.555                      1                    1        0.323        0.000                      0                    1  
**async_default**                  clk_12_skrach_design_clk_wiz_0_0   clk_12_skrach_design_clk_wiz_0_0        78.001        0.000                      0                    1        0.861        0.000                      0                    1  
**async_default**                  clk_pll_i                          clk_pll_i                                5.080        0.000                      0                    2        0.566        0.000                      0                    2  
**default**                        clk_pll_i                                                                   1.625        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.800ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.800ns  (required time - arrival time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.704ns (26.640%)  route 1.939ns (73.360%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 20.857 - 16.667 ) 
    Source Clock Delay      (SCD):    4.722ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.956     2.956    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.052 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         1.669     4.722    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X93Y145        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y145        FDCE (Prop_fdce_C_Q)         0.456     5.178 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          1.023     6.200    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X91Y146        LUT6 (Prop_lut6_I4_O)        0.124     6.324 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.433     6.758    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X91Y146        LUT5 (Prop_lut5_I0_O)        0.124     6.882 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.483     7.364    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X94Y146        FDRE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.552    19.219    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.310 f  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         1.547    20.857    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X94Y146        FDRE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.506    21.363    
                         clock uncertainty           -0.035    21.328    
    SLICE_X94Y146        FDRE (Setup_fdre_C_CE)      -0.164    21.164    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         21.164    
                         arrival time                          -7.364    
  -------------------------------------------------------------------
                         slack                                 13.800    

Slack (MET) :             14.209ns  (required time - arrival time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.428ns  (logic 0.772ns (31.791%)  route 1.656ns (68.209%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 37.524 - 33.333 ) 
    Source Clock Delay      (SCD):    4.722ns = ( 21.388 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.956    19.623    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.719 f  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         1.669    21.388    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X94Y146        FDRE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y146        FDRE (Prop_fdre_C_Q)         0.524    21.912 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.689    22.601    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X95Y146        LUT6 (Prop_lut6_I0_O)        0.124    22.725 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.967    23.692    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X93Y144        LUT4 (Prop_lut4_I0_O)        0.124    23.816 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.816    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X93Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.552    35.885    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.976 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         1.547    37.524    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X93Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.506    38.030    
                         clock uncertainty           -0.035    37.994    
    SLICE_X93Y144        FDCE (Setup_fdce_C_D)        0.031    38.025    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         38.025    
                         arrival time                         -23.816    
  -------------------------------------------------------------------
                         slack                                 14.209    

Slack (MET) :             14.223ns  (required time - arrival time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.458ns  (logic 0.802ns (32.623%)  route 1.656ns (67.377%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 37.524 - 33.333 ) 
    Source Clock Delay      (SCD):    4.722ns = ( 21.388 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.956    19.623    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.719 f  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         1.669    21.388    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X94Y146        FDRE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y146        FDRE (Prop_fdre_C_Q)         0.524    21.912 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.689    22.601    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X95Y146        LUT6 (Prop_lut6_I0_O)        0.124    22.725 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.967    23.692    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X93Y144        LUT5 (Prop_lut5_I0_O)        0.154    23.846 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.846    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X93Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.552    35.885    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.976 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         1.547    37.524    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X93Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.506    38.030    
                         clock uncertainty           -0.035    37.994    
    SLICE_X93Y144        FDCE (Setup_fdce_C_D)        0.075    38.069    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         38.069    
                         arrival time                         -23.846    
  -------------------------------------------------------------------
                         slack                                 14.223    

Slack (MET) :             14.348ns  (required time - arrival time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.289ns  (logic 0.772ns (33.723%)  route 1.517ns (66.277%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 37.524 - 33.333 ) 
    Source Clock Delay      (SCD):    4.722ns = ( 21.388 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.956    19.623    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.719 f  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         1.669    21.388    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X94Y146        FDRE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y146        FDRE (Prop_fdre_C_Q)         0.524    21.912 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.689    22.601    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X95Y146        LUT6 (Prop_lut6_I0_O)        0.124    22.725 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.828    23.553    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X95Y144        LUT4 (Prop_lut4_I0_O)        0.124    23.677 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.677    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X95Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.552    35.885    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.976 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         1.547    37.524    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X95Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.506    38.030    
                         clock uncertainty           -0.035    37.994    
    SLICE_X95Y144        FDCE (Setup_fdce_C_D)        0.031    38.025    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.025    
                         arrival time                         -23.677    
  -------------------------------------------------------------------
                         slack                                 14.348    

Slack (MET) :             14.364ns  (required time - arrival time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.317ns  (logic 0.800ns (34.524%)  route 1.517ns (65.477%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 37.524 - 33.333 ) 
    Source Clock Delay      (SCD):    4.722ns = ( 21.388 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.956    19.623    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.719 f  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         1.669    21.388    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X94Y146        FDRE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y146        FDRE (Prop_fdre_C_Q)         0.524    21.912 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.689    22.601    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X95Y146        LUT6 (Prop_lut6_I0_O)        0.124    22.725 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.828    23.553    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X95Y144        LUT5 (Prop_lut5_I0_O)        0.152    23.705 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.705    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X95Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.552    35.885    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.976 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         1.547    37.524    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X95Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.506    38.030    
                         clock uncertainty           -0.035    37.994    
    SLICE_X95Y144        FDCE (Setup_fdce_C_D)        0.075    38.069    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.069    
                         arrival time                         -23.705    
  -------------------------------------------------------------------
                         slack                                 14.364    

Slack (MET) :             14.434ns  (required time - arrival time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.203ns  (logic 0.772ns (35.037%)  route 1.431ns (64.963%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 37.524 - 33.333 ) 
    Source Clock Delay      (SCD):    4.722ns = ( 21.388 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.956    19.623    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.719 f  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         1.669    21.388    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X94Y146        FDRE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y146        FDRE (Prop_fdre_C_Q)         0.524    21.912 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.689    22.601    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X95Y146        LUT6 (Prop_lut6_I0_O)        0.124    22.725 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.742    23.467    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X93Y144        LUT3 (Prop_lut3_I0_O)        0.124    23.591 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.591    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X93Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.552    35.885    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.976 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         1.547    37.524    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X93Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.506    38.030    
                         clock uncertainty           -0.035    37.994    
    SLICE_X93Y144        FDCE (Setup_fdce_C_D)        0.031    38.025    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.025    
                         arrival time                         -23.591    
  -------------------------------------------------------------------
                         slack                                 14.434    

Slack (MET) :             14.452ns  (required time - arrival time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.229ns  (logic 0.798ns (35.795%)  route 1.431ns (64.205%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 37.524 - 33.333 ) 
    Source Clock Delay      (SCD):    4.722ns = ( 21.388 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.956    19.623    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.719 f  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         1.669    21.388    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X94Y146        FDRE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y146        FDRE (Prop_fdre_C_Q)         0.524    21.912 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.689    22.601    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X95Y146        LUT6 (Prop_lut6_I0_O)        0.124    22.725 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.742    23.467    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X93Y144        LUT3 (Prop_lut3_I0_O)        0.150    23.617 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.617    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X93Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.552    35.885    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.976 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         1.547    37.524    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X93Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.506    38.030    
                         clock uncertainty           -0.035    37.994    
    SLICE_X93Y144        FDCE (Setup_fdce_C_D)        0.075    38.069    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.069    
                         arrival time                         -23.617    
  -------------------------------------------------------------------
                         slack                                 14.452    

Slack (MET) :             14.712ns  (required time - arrival time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.926ns  (logic 0.772ns (40.075%)  route 1.154ns (59.925%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 37.524 - 33.333 ) 
    Source Clock Delay      (SCD):    4.722ns = ( 21.388 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.956    19.623    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.719 f  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         1.669    21.388    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X94Y146        FDRE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y146        FDRE (Prop_fdre_C_Q)         0.524    21.912 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.689    22.601    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X95Y146        LUT6 (Prop_lut6_I0_O)        0.124    22.725 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.465    23.190    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X93Y144        LUT6 (Prop_lut6_I0_O)        0.124    23.314 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.314    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X93Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.552    35.885    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.976 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         1.547    37.524    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X93Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.506    38.030    
                         clock uncertainty           -0.035    37.994    
    SLICE_X93Y144        FDCE (Setup_fdce_C_D)        0.032    38.026    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.026    
                         arrival time                         -23.314    
  -------------------------------------------------------------------
                         slack                                 14.712    

Slack (MET) :             14.859ns  (required time - arrival time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.776ns  (logic 0.772ns (43.462%)  route 1.004ns (56.538%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 37.524 - 33.333 ) 
    Source Clock Delay      (SCD):    4.722ns = ( 21.388 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.956    19.623    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.719 f  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         1.669    21.388    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X94Y146        FDRE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y146        FDRE (Prop_fdre_C_Q)         0.524    21.912 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.689    22.601    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X95Y146        LUT6 (Prop_lut6_I0_O)        0.124    22.725 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.315    23.040    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X95Y144        LUT2 (Prop_lut2_I0_O)        0.124    23.164 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.164    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X95Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.552    35.885    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.976 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         1.547    37.524    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X95Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.506    38.030    
                         clock uncertainty           -0.035    37.994    
    SLICE_X95Y144        FDCE (Setup_fdce_C_D)        0.029    38.023    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         38.023    
                         arrival time                         -23.164    
  -------------------------------------------------------------------
                         slack                                 14.859    

Slack (MET) :             15.147ns  (required time - arrival time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.524ns  (logic 0.772ns (50.668%)  route 0.752ns (49.332%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.195ns = ( 37.528 - 33.333 ) 
    Source Clock Delay      (SCD):    4.722ns = ( 21.388 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.956    19.623    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.719 f  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         1.669    21.388    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X94Y146        FDRE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y146        FDRE (Prop_fdre_C_Q)         0.524    21.912 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.284    22.196    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X95Y146        LUT6 (Prop_lut6_I4_O)        0.124    22.320 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.467    22.788    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X96Y144        LUT6 (Prop_lut6_I1_O)        0.124    22.912 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.912    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X96Y144        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.552    35.885    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.976 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         1.551    37.528    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X96Y144        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.489    38.017    
                         clock uncertainty           -0.035    37.981    
    SLICE_X96Y144        FDCE (Setup_fdce_C_D)        0.077    38.058    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         38.058    
                         arrival time                         -22.912    
  -------------------------------------------------------------------
                         slack                                 15.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.777%)  route 0.171ns (57.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.311     1.311    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.337 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         0.565     1.902    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X83Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDCE (Prop_fdce_C_Q)         0.128     2.030 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/Q
                         net (fo=2, routed)           0.171     2.201    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[14]
    SLICE_X84Y145        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.488     1.488    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.517 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         0.836     2.353    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X84Y145        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                         clock pessimism             -0.185     2.168    
    SLICE_X84Y145        FDCE (Hold_fdce_C_D)        -0.002     2.166    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.666%)  route 0.224ns (61.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.311     1.311    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.337 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         0.565     1.902    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X82Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y144        FDCE (Prop_fdce_C_Q)         0.141     2.043 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/Q
                         net (fo=2, routed)           0.224     2.266    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[7]
    SLICE_X84Y145        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.488     1.488    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.517 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         0.836     2.353    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X84Y145        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                         clock pessimism             -0.185     2.168    
    SLICE_X84Y145        FDCE (Hold_fdce_C_D)         0.063     2.231    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.231    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.624%)  route 0.234ns (62.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.351ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.311     1.311    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.337 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         0.566     1.903    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X86Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDCE (Prop_fdce_C_Q)         0.141     2.044 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.234     2.278    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X83Y142        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.488     1.488    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.517 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         0.834     2.351    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X83Y142        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
                         clock pessimism             -0.185     2.166    
    SLICE_X83Y142        FDCE (Hold_fdce_C_D)         0.072     2.238    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.845%)  route 0.276ns (66.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.311     1.311    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.337 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         0.565     1.902    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X83Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDCE (Prop_fdce_C_Q)         0.141     2.043 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.276     2.318    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[13]
    SLICE_X84Y145        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.488     1.488    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.517 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         0.836     2.353    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X84Y145        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                         clock pessimism             -0.185     2.168    
    SLICE_X84Y145        FDCE (Hold_fdce_C_D)         0.059     2.227    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.227    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.752%)  route 0.318ns (69.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.311     1.311    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.337 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         0.565     1.902    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X83Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDCE (Prop_fdce_C_Q)         0.141     2.043 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.318     2.360    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X86Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.488     1.488    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.517 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         0.836     2.353    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X86Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                         clock pessimism             -0.185     2.168    
    SLICE_X86Y144        FDCE (Hold_fdce_C_D)         0.072     2.240    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.240    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.095%)  route 0.312ns (68.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.311     1.311    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.337 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         0.566     1.903    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X86Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDCE (Prop_fdce_C_Q)         0.141     2.044 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/Q
                         net (fo=2, routed)           0.312     2.356    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[8]
    SLICE_X80Y143        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.488     1.488    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.517 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         0.837     2.354    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X80Y143        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                         clock pessimism             -0.185     2.169    
    SLICE_X80Y143        FDCE (Hold_fdce_C_D)         0.063     2.232    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.743%)  route 0.318ns (69.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.311     1.311    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.337 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         0.566     1.903    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X86Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y144        FDCE (Prop_fdce_C_Q)         0.141     2.044 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/Q
                         net (fo=2, routed)           0.318     2.361    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[8]
    SLICE_X82Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.488     1.488    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.517 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         0.835     2.352    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X82Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
                         clock pessimism             -0.185     2.167    
    SLICE_X82Y144        FDCE (Hold_fdce_C_D)         0.070     2.237    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.128ns (31.359%)  route 0.280ns (68.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.185ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.311     1.311    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.337 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         0.565     1.902    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X83Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y144        FDCE (Prop_fdce_C_Q)         0.128     2.030 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/Q
                         net (fo=2, routed)           0.280     2.310    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[16]
    SLICE_X84Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.488     1.488    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.517 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         0.836     2.353    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X84Y144        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]/C
                         clock pessimism             -0.185     2.168    
    SLICE_X84Y144        FDCE (Hold_fdce_C_D)         0.006     2.174    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.174    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.916ns
    Clock Pessimism Removal (CPR):    0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.311     1.311    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.337 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         0.579     1.916    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X93Y142        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y142        FDCE (Prop_fdce_C_Q)         0.141     2.057 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.112     2.169    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X93Y143        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.488     1.488    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.517 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         0.850     2.367    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X93Y143        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.434     1.933    
    SLICE_X93Y143        FDCE (Hold_fdce_C_D)         0.070     2.003    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.311     1.311    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.337 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         0.581     1.918    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X95Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y147        FDCE (Prop_fdce_C_Q)         0.141     2.059 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/Q
                         net (fo=4, routed)           0.114     2.173    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status_reg[9][4]
    SLICE_X94Y147        LUT5 (Prop_lut5_I4_O)        0.045     2.218 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[3]_i_1/O
                         net (fo=1, routed)           0.000     2.218    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[3]
    SLICE_X94Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.488     1.488    skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.517 r  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=235, routed)         0.851     2.368    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X94Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
                         clock pessimism             -0.437     1.931    
    SLICE_X94Y147        FDCE (Hold_fdce_C_D)         0.121     2.052    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  skrach_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X92Y143  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X93Y145  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X92Y143  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X80Y140  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X78Y144  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X83Y143  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X84Y145  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X84Y145  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X84Y145  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X94Y143  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X94Y143  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X94Y143  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X94Y143  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X94Y143  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X94Y143  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X94Y144  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X94Y144  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X94Y144  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X94Y144  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X96Y143  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X96Y143  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X96Y143  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X96Y143  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X90Y154  skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X90Y154  skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.666      15.686     SLICE_X90Y154  skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X96Y143  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X94Y143  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         16.667      15.686     SLICE_X94Y143  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        9.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.548ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.361ns  (required time - arrival time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.228ns  (logic 0.964ns (18.439%)  route 4.264ns (81.561%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.164ns = ( 35.497 - 33.333 ) 
    Source Clock Delay      (SCD):    4.222ns = ( 20.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.222    20.888    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y147        FDCE (Prop_fdce_C_Q)         0.362    21.250 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.777    22.027    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X94Y145        LUT3 (Prop_lut3_I1_O)        0.150    22.177 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.113    23.290    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X93Y144        LUT4 (Prop_lut4_I0_O)        0.328    23.618 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2/O
                         net (fo=4, routed)           0.982    24.600    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X89Y145        LUT5 (Prop_lut5_I0_O)        0.124    24.724 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.392    26.116    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X81Y142        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.164    35.497    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X81Y142        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.313    35.810    
                         clock uncertainty           -0.035    35.775    
    SLICE_X81Y142        FDCE (Setup_fdce_C_CE)      -0.298    35.477    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.477    
                         arrival time                         -26.116    
  -------------------------------------------------------------------
                         slack                                  9.361    

Slack (MET) :             9.736ns  (required time - arrival time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.049ns  (logic 0.964ns (19.094%)  route 4.085ns (80.906%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 35.648 - 33.333 ) 
    Source Clock Delay      (SCD):    4.222ns = ( 20.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.222    20.888    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y147        FDCE (Prop_fdce_C_Q)         0.362    21.250 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.777    22.027    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X94Y145        LUT3 (Prop_lut3_I1_O)        0.150    22.177 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.113    23.290    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X93Y144        LUT4 (Prop_lut4_I0_O)        0.328    23.618 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2/O
                         net (fo=4, routed)           0.982    24.600    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X89Y145        LUT5 (Prop_lut5_I0_O)        0.124    24.724 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.213    25.937    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X83Y141        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.315    35.648    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X83Y141        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.358    36.006    
                         clock uncertainty           -0.035    35.971    
    SLICE_X83Y141        FDCE (Setup_fdce_C_CE)      -0.298    35.673    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.672    
                         arrival time                         -25.937    
  -------------------------------------------------------------------
                         slack                                  9.736    

Slack (MET) :             9.736ns  (required time - arrival time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.049ns  (logic 0.964ns (19.094%)  route 4.085ns (80.906%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.315ns = ( 35.648 - 33.333 ) 
    Source Clock Delay      (SCD):    4.222ns = ( 20.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.358ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.222    20.888    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y147        FDCE (Prop_fdce_C_Q)         0.362    21.250 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.777    22.027    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X94Y145        LUT3 (Prop_lut3_I1_O)        0.150    22.177 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.113    23.290    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X93Y144        LUT4 (Prop_lut4_I0_O)        0.328    23.618 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2/O
                         net (fo=4, routed)           0.982    24.600    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X89Y145        LUT5 (Prop_lut5_I0_O)        0.124    24.724 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.213    25.937    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X83Y141        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.315    35.648    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X83Y141        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.358    36.006    
                         clock uncertainty           -0.035    35.971    
    SLICE_X83Y141        FDCE (Setup_fdce_C_CE)      -0.298    35.673    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         35.672    
                         arrival time                         -25.937    
  -------------------------------------------------------------------
                         slack                                  9.736    

Slack (MET) :             9.760ns  (required time - arrival time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.556ns  (logic 0.964ns (17.350%)  route 4.592ns (82.650%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 36.159 - 33.333 ) 
    Source Clock Delay      (SCD):    4.222ns = ( 20.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.222    20.888    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y147        FDCE (Prop_fdce_C_Q)         0.362    21.250 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.777    22.027    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X94Y145        LUT3 (Prop_lut3_I1_O)        0.150    22.177 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.113    23.290    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X93Y144        LUT4 (Prop_lut4_I0_O)        0.328    23.618 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2/O
                         net (fo=4, routed)           0.982    24.600    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X89Y145        LUT5 (Prop_lut5_I0_O)        0.124    24.724 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.720    26.444    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X82Y140        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.826    36.159    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X82Y140        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.379    36.538    
                         clock uncertainty           -0.035    36.503    
    SLICE_X82Y140        FDCE (Setup_fdce_C_CE)      -0.298    36.205    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.205    
                         arrival time                         -26.444    
  -------------------------------------------------------------------
                         slack                                  9.760    

Slack (MET) :             9.949ns  (required time - arrival time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.367ns  (logic 0.964ns (17.962%)  route 4.403ns (82.038%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 36.159 - 33.333 ) 
    Source Clock Delay      (SCD):    4.222ns = ( 20.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.222    20.888    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y147        FDCE (Prop_fdce_C_Q)         0.362    21.250 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.777    22.027    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X94Y145        LUT3 (Prop_lut3_I1_O)        0.150    22.177 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.113    23.290    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X93Y144        LUT4 (Prop_lut4_I0_O)        0.328    23.618 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2/O
                         net (fo=4, routed)           0.982    24.600    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X89Y145        LUT5 (Prop_lut5_I0_O)        0.124    24.724 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.531    26.255    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X83Y140        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.826    36.159    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X83Y140        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.379    36.538    
                         clock uncertainty           -0.035    36.503    
    SLICE_X83Y140        FDCE (Setup_fdce_C_CE)      -0.298    36.205    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.205    
                         arrival time                         -26.255    
  -------------------------------------------------------------------
                         slack                                  9.949    

Slack (MET) :             10.198ns  (required time - arrival time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.895ns  (logic 0.964ns (19.695%)  route 3.931ns (80.305%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 35.912 - 33.333 ) 
    Source Clock Delay      (SCD):    4.222ns = ( 20.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.222    20.888    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y147        FDCE (Prop_fdce_C_Q)         0.362    21.250 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.777    22.027    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X94Y145        LUT3 (Prop_lut3_I1_O)        0.150    22.177 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.113    23.290    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X93Y144        LUT4 (Prop_lut4_I0_O)        0.328    23.618 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2/O
                         net (fo=4, routed)           0.982    24.600    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X89Y145        LUT5 (Prop_lut5_I0_O)        0.124    24.724 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.059    25.783    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X84Y141        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.579    35.912    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X84Y141        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.400    36.312    
                         clock uncertainty           -0.035    36.276    
    SLICE_X84Y141        FDCE (Setup_fdce_C_CE)      -0.295    35.981    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.981    
                         arrival time                         -25.783    
  -------------------------------------------------------------------
                         slack                                 10.198    

Slack (MET) :             10.462ns  (required time - arrival time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.217ns  (logic 0.964ns (18.479%)  route 4.253ns (81.521%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.188ns = ( 36.521 - 33.333 ) 
    Source Clock Delay      (SCD):    4.222ns = ( 20.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.222    20.888    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y147        FDCE (Prop_fdce_C_Q)         0.362    21.250 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.777    22.027    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X94Y145        LUT3 (Prop_lut3_I1_O)        0.150    22.177 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.113    23.290    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X93Y144        LUT4 (Prop_lut4_I0_O)        0.328    23.618 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2/O
                         net (fo=4, routed)           0.982    24.600    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X89Y145        LUT5 (Prop_lut5_I0_O)        0.124    24.724 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.381    26.105    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X85Y142        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.188    36.521    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X85Y142        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.379    36.900    
                         clock uncertainty           -0.035    36.865    
    SLICE_X85Y142        FDCE (Setup_fdce_C_CE)      -0.298    36.567    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.567    
                         arrival time                         -26.105    
  -------------------------------------------------------------------
                         slack                                 10.462    

Slack (MET) :             11.102ns  (required time - arrival time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.483ns  (logic 0.964ns (21.503%)  route 3.519ns (78.497%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.748ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 36.383 - 33.333 ) 
    Source Clock Delay      (SCD):    4.222ns = ( 20.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.222    20.888    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y147        FDCE (Prop_fdce_C_Q)         0.362    21.250 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.777    22.027    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X94Y145        LUT3 (Prop_lut3_I1_O)        0.150    22.177 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.113    23.290    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X93Y144        LUT4 (Prop_lut4_I0_O)        0.328    23.618 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2/O
                         net (fo=4, routed)           0.982    24.600    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X89Y145        LUT5 (Prop_lut5_I0_O)        0.124    24.724 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.647    25.371    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X91Y141        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.050    36.383    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X91Y141        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.424    36.807    
                         clock uncertainty           -0.035    36.772    
    SLICE_X91Y141        FDCE (Setup_fdce_C_CE)      -0.298    36.474    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.474    
                         arrival time                         -25.371    
  -------------------------------------------------------------------
                         slack                                 11.102    

Slack (MET) :             11.454ns  (required time - arrival time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.350ns  (logic 0.964ns (22.159%)  route 3.386ns (77.841%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 36.572 - 33.333 ) 
    Source Clock Delay      (SCD):    4.222ns = ( 20.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.222    20.888    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y147        FDCE (Prop_fdce_C_Q)         0.362    21.250 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.777    22.027    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X94Y145        LUT3 (Prop_lut3_I1_O)        0.150    22.177 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.113    23.290    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X93Y144        LUT4 (Prop_lut4_I0_O)        0.328    23.618 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2/O
                         net (fo=4, routed)           0.977    24.595    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X89Y145        LUT5 (Prop_lut5_I0_O)        0.124    24.719 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.519    25.239    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X89Y145        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.239    36.572    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X89Y145        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.455    37.027    
                         clock uncertainty           -0.035    36.991    
    SLICE_X89Y145        FDCE (Setup_fdce_C_CE)      -0.298    36.693    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.693    
                         arrival time                         -25.239    
  -------------------------------------------------------------------
                         slack                                 11.454    

Slack (MET) :             11.454ns  (required time - arrival time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.350ns  (logic 0.964ns (22.159%)  route 3.386ns (77.841%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 36.572 - 33.333 ) 
    Source Clock Delay      (SCD):    4.222ns = ( 20.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          4.222    20.888    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y147        FDCE (Prop_fdce_C_Q)         0.362    21.250 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.777    22.027    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X94Y145        LUT3 (Prop_lut3_I1_O)        0.150    22.177 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=4, routed)           1.113    23.290    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X93Y144        LUT4 (Prop_lut4_I0_O)        0.328    23.618 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2/O
                         net (fo=4, routed)           0.977    24.595    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X89Y145        LUT5 (Prop_lut5_I0_O)        0.124    24.719 r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.519    25.239    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X89Y145        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          3.239    36.572    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X89Y145        FDCE                                         r  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.455    37.027    
                         clock uncertainty           -0.035    36.991    
    SLICE_X89Y145        FDCE (Setup_fdce_C_CE)      -0.298    36.693    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.693    
                         arrival time                         -25.239    
  -------------------------------------------------------------------
                         slack                                 11.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.197ns (31.803%)  route 0.422ns (68.197%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.906     1.906    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y147        FDCE (Prop_fdce_C_Q)         0.099     2.005 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.422     2.427    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X93Y147        LUT3 (Prop_lut3_I2_O)        0.098     2.525 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     2.525    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X93Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.158     2.158    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.252     1.906    
    SLICE_X93Y147        FDCE (Hold_fdce_C_D)         0.071     1.977    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.157ns (24.894%)  route 0.474ns (75.106%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.906     1.906    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y147        FDCE (Prop_fdce_C_Q)         0.112     2.018 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.474     2.492    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X93Y147        LUT3 (Prop_lut3_I2_O)        0.045     2.537 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     2.537    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X93Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.158     2.158    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.252     1.906    
    SLICE_X93Y147        FDCE (Hold_fdce_C_D)         0.055     1.961    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.157ns (23.967%)  route 0.498ns (76.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.880     1.880    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X91Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y147        FDCE (Prop_fdce_C_Q)         0.112     1.992 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.498     2.490    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X91Y147        LUT3 (Prop_lut3_I2_O)        0.045     2.535 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     2.535    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X91Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.131     2.131    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X91Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.251     1.880    
    SLICE_X91Y147        FDCE (Hold_fdce_C_D)         0.055     1.935    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.513ns  (logic 0.163ns (31.770%)  route 0.350ns (68.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 18.749 - 16.667 ) 
    Source Clock Delay      (SCD):    1.966ns = ( 18.632 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.966    18.632    skrach_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X92Y149        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDCE (Prop_fdce_C_Q)         0.118    18.750 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.176    18.926    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X92Y148        LUT5 (Prop_lut5_I3_O)        0.045    18.971 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.175    19.145    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X92Y146        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.082    18.749    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y146        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.221    18.528    
    SLICE_X92Y146        FDCE (Hold_fdce_C_CE)       -0.073    18.455    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.455    
                         arrival time                          19.145    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.513ns  (logic 0.163ns (31.770%)  route 0.350ns (68.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 18.749 - 16.667 ) 
    Source Clock Delay      (SCD):    1.966ns = ( 18.632 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.966    18.632    skrach_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X92Y149        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDCE (Prop_fdce_C_Q)         0.118    18.750 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.176    18.926    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X92Y148        LUT5 (Prop_lut5_I3_O)        0.045    18.971 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.175    19.145    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X92Y146        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.082    18.749    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y146        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.221    18.528    
    SLICE_X92Y146        FDCE (Hold_fdce_C_CE)       -0.073    18.455    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.455    
                         arrival time                          19.145    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.513ns  (logic 0.163ns (31.770%)  route 0.350ns (68.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 18.749 - 16.667 ) 
    Source Clock Delay      (SCD):    1.966ns = ( 18.632 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.966    18.632    skrach_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X92Y149        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDCE (Prop_fdce_C_Q)         0.118    18.750 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.176    18.926    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X92Y148        LUT5 (Prop_lut5_I3_O)        0.045    18.971 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.175    19.145    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X92Y146        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.082    18.749    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y146        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.221    18.528    
    SLICE_X92Y146        FDCE (Hold_fdce_C_CE)       -0.073    18.455    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.455    
                         arrival time                          19.145    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.513ns  (logic 0.163ns (31.770%)  route 0.350ns (68.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 18.749 - 16.667 ) 
    Source Clock Delay      (SCD):    1.966ns = ( 18.632 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.966    18.632    skrach_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X92Y149        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDCE (Prop_fdce_C_Q)         0.118    18.750 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.176    18.926    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X92Y148        LUT5 (Prop_lut5_I3_O)        0.045    18.971 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.175    19.145    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X92Y146        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.082    18.749    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X92Y146        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.221    18.528    
    SLICE_X92Y146        FDCE (Hold_fdce_C_CE)       -0.073    18.455    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.455    
                         arrival time                          19.145    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.721ns  (logic 0.163ns (22.619%)  route 0.558ns (77.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns = ( 18.824 - 16.667 ) 
    Source Clock Delay      (SCD):    1.906ns = ( 18.572 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.906    18.572    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y147        FDCE (Prop_fdce_C_Q)         0.118    18.690 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.301    18.991    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.045    19.036 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.257    19.293    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X92Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.158    18.824    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X92Y147        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.252    18.572    
    SLICE_X92Y147        FDCE (Hold_fdce_C_D)         0.002    18.574    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.574    
                         arrival time                          19.293    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.573ns  (logic 0.163ns (28.430%)  route 0.410ns (71.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 18.749 - 16.667 ) 
    Source Clock Delay      (SCD):    1.966ns = ( 18.632 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.966    18.632    skrach_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X92Y149        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDCE (Prop_fdce_C_Q)         0.118    18.750 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.176    18.926    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X92Y148        LUT5 (Prop_lut5_I3_O)        0.045    18.971 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.235    19.206    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X93Y146        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.082    18.749    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y146        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.221    18.528    
    SLICE_X93Y146        FDCE (Hold_fdce_C_CE)       -0.075    18.453    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.453    
                         arrival time                          19.206    
  -------------------------------------------------------------------
                         slack                                  0.753    

Slack (MET) :             0.753ns  (arrival time - required time)
  Source:                 skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.573ns  (logic 0.163ns (28.430%)  route 0.410ns (71.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns = ( 18.749 - 16.667 ) 
    Source Clock Delay      (SCD):    1.966ns = ( 18.632 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.966    18.632    skrach_design_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X92Y149        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y149        FDCE (Prop_fdce_C_Q)         0.118    18.750 f  skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=7, routed)           0.176    18.926    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[3]
    SLICE_X92Y148        LUT5 (Prop_lut5_I3_O)        0.045    18.971 r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.235    19.206    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X93Y146        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.082    18.749    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X93Y146        FDCE                                         r  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.221    18.528    
    SLICE_X93Y146        FDCE (Hold_fdce_C_CE)       -0.075    18.453    skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.453    
                         arrival time                          19.206    
  -------------------------------------------------------------------
                         slack                                  0.753    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { skrach_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X89Y145  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X89Y145  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X81Y142  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X84Y141  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X83Y141  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X83Y141  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X91Y141  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X83Y140  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X85Y142  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X82Y140  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X89Y145  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X89Y145  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X83Y141  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X83Y141  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X85Y142  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X93Y147  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X93Y147  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X93Y149  skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X93Y149  skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X93Y149  skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X92Y147  skrach_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X92Y149  skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X92Y149  skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X92Y149  skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X92Y149  skrach_design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X89Y145  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X89Y145  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X89Y145  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X89Y145  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X81Y142  skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_skrach_design_clk_wiz_0_0
  To Clock:  clk_100_skrach_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_skrach_design_clk_wiz_0_0 rise@10.000ns - clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.862ns  (logic 1.788ns (18.131%)  route 8.074ns (81.869%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        1.664    -1.155    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/s_axi_aclk
    SLICE_X93Y114        FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/Q
                         net (fo=483, routed)         8.074     7.375    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/nextSample
    SLICE_X89Y70         LUT3 (Prop_lut3_I1_O)        0.124     7.499 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount[3]_i_5__0/O
                         net (fo=1, routed)           0.000     7.499    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount[3]_i_5__0_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.031 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.031    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[3]_i_1__0_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.145    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[7]_i_1__0_n_0
    SLICE_X89Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.259 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.259    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[11]_i_1__0_n_0
    SLICE_X89Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.373 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.373    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/processCount_reg[17]_0[0]
    SLICE_X89Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.707 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/processCount_reg[17]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.707    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[17]_1[1]
    SLICE_X89Y74         FDRE                                         r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        1.688     8.395    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/s_axi_aclk
    SLICE_X89Y74         FDRE                                         r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[17]/C
                         clock pessimism              0.482     8.877    
                         clock uncertainty           -0.074     8.802    
    SLICE_X89Y74         FDRE (Setup_fdre_C_D)        0.062     8.864    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[17]
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_skrach_design_clk_wiz_0_0 rise@10.000ns - clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.751ns  (logic 1.677ns (17.199%)  route 8.074ns (82.801%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.605ns = ( 8.395 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        1.664    -1.155    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/s_axi_aclk
    SLICE_X93Y114        FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/Q
                         net (fo=483, routed)         8.074     7.375    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/nextSample
    SLICE_X89Y70         LUT3 (Prop_lut3_I1_O)        0.124     7.499 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount[3]_i_5__0/O
                         net (fo=1, routed)           0.000     7.499    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount[3]_i_5__0_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.031 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.031    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[3]_i_1__0_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.145    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[7]_i_1__0_n_0
    SLICE_X89Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.259 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.259    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[11]_i_1__0_n_0
    SLICE_X89Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.373 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.373    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/processCount_reg[17]_0[0]
    SLICE_X89Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.596 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/processCount_reg[17]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     8.596    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[17]_1[0]
    SLICE_X89Y74         FDRE                                         r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        1.688     8.395    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/s_axi_aclk
    SLICE_X89Y74         FDRE                                         r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[16]/C
                         clock pessimism              0.482     8.877    
                         clock uncertainty           -0.074     8.802    
    SLICE_X89Y74         FDRE (Setup_fdre_C_D)        0.062     8.864    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[16]
  -------------------------------------------------------------------
                         required time                          8.864    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_skrach_design_clk_wiz_0_0 rise@10.000ns - clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.748ns  (logic 1.674ns (17.173%)  route 8.074ns (82.827%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        1.664    -1.155    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/s_axi_aclk
    SLICE_X93Y114        FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/Q
                         net (fo=483, routed)         8.074     7.375    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/nextSample
    SLICE_X89Y70         LUT3 (Prop_lut3_I1_O)        0.124     7.499 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount[3]_i_5__0/O
                         net (fo=1, routed)           0.000     7.499    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount[3]_i_5__0_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.031 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.031    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[3]_i_1__0_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.145    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[7]_i_1__0_n_0
    SLICE_X89Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.259 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.259    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[11]_i_1__0_n_0
    SLICE_X89Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.593 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[15]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.593    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount1_in[13]
    SLICE_X89Y73         FDRE                                         r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        1.690     8.397    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/s_axi_aclk
    SLICE_X89Y73         FDRE                                         r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[13]/C
                         clock pessimism              0.482     8.879    
                         clock uncertainty           -0.074     8.804    
    SLICE_X89Y73         FDRE (Setup_fdre_C_D)        0.062     8.866    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[13]
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                          -8.593    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_skrach_design_clk_wiz_0_0 rise@10.000ns - clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.727ns  (logic 1.653ns (16.995%)  route 8.074ns (83.005%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        1.664    -1.155    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/s_axi_aclk
    SLICE_X93Y114        FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/Q
                         net (fo=483, routed)         8.074     7.375    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/nextSample
    SLICE_X89Y70         LUT3 (Prop_lut3_I1_O)        0.124     7.499 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount[3]_i_5__0/O
                         net (fo=1, routed)           0.000     7.499    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount[3]_i_5__0_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.031 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.031    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[3]_i_1__0_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.145    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[7]_i_1__0_n_0
    SLICE_X89Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.259 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.259    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[11]_i_1__0_n_0
    SLICE_X89Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.572 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     8.572    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount1_in[15]
    SLICE_X89Y73         FDRE                                         r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        1.690     8.397    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/s_axi_aclk
    SLICE_X89Y73         FDRE                                         r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[15]/C
                         clock pessimism              0.482     8.879    
                         clock uncertainty           -0.074     8.804    
    SLICE_X89Y73         FDRE (Setup_fdre_C_D)        0.062     8.866    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[15]
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                          -8.572    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op12/osc_inst/sample_counter/processCount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_skrach_design_clk_wiz_0_0 rise@10.000ns - clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.702ns  (logic 1.446ns (14.904%)  route 8.256ns (85.096%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        1.664    -1.155    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/s_axi_aclk
    SLICE_X93Y114        FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/Q
                         net (fo=483, routed)         8.256     7.558    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op12/osc_inst/sample_counter/nextSample
    SLICE_X91Y78         LUT3 (Prop_lut3_I1_O)        0.124     7.682 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op12/osc_inst/sample_counter/processCount[15]_i_5__10/O
                         net (fo=1, routed)           0.000     7.682    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op12/osc_inst/sample_counter/processCount[15]_i_5__10_n_0
    SLICE_X91Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.214 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op12/osc_inst/sample_counter/processCount_reg[15]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.214    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/processCount_reg[17]_20[0]
    SLICE_X91Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.548 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/processCount_reg[17]_i_1__10/O[1]
                         net (fo=1, routed)           0.000     8.548    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op12/osc_inst/sample_counter/processCount_reg[17]_0[1]
    SLICE_X91Y79         FDRE                                         r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op12/osc_inst/sample_counter/processCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        1.698     8.405    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op12/osc_inst/sample_counter/s_axi_aclk
    SLICE_X91Y79         FDRE                                         r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op12/osc_inst/sample_counter/processCount_reg[17]/C
                         clock pessimism              0.482     8.887    
                         clock uncertainty           -0.074     8.812    
    SLICE_X91Y79         FDRE (Setup_fdre_C_D)        0.062     8.874    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op12/osc_inst/sample_counter/processCount_reg[17]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_skrach_design_clk_wiz_0_0 rise@10.000ns - clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.653ns  (logic 1.579ns (16.358%)  route 8.074ns (83.642%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        1.664    -1.155    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/s_axi_aclk
    SLICE_X93Y114        FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/Q
                         net (fo=483, routed)         8.074     7.375    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/nextSample
    SLICE_X89Y70         LUT3 (Prop_lut3_I1_O)        0.124     7.499 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount[3]_i_5__0/O
                         net (fo=1, routed)           0.000     7.499    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount[3]_i_5__0_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.031 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.031    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[3]_i_1__0_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.145    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[7]_i_1__0_n_0
    SLICE_X89Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.259 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.259    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[11]_i_1__0_n_0
    SLICE_X89Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.498 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[15]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     8.498    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount1_in[14]
    SLICE_X89Y73         FDRE                                         r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        1.690     8.397    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/s_axi_aclk
    SLICE_X89Y73         FDRE                                         r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[14]/C
                         clock pessimism              0.482     8.879    
                         clock uncertainty           -0.074     8.804    
    SLICE_X89Y73         FDRE (Setup_fdre_C_D)        0.062     8.866    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[14]
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_skrach_design_clk_wiz_0_0 rise@10.000ns - clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.637ns  (logic 1.563ns (16.219%)  route 8.074ns (83.781%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.603ns = ( 8.397 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        1.664    -1.155    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/s_axi_aclk
    SLICE_X93Y114        FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/Q
                         net (fo=483, routed)         8.074     7.375    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/nextSample
    SLICE_X89Y70         LUT3 (Prop_lut3_I1_O)        0.124     7.499 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount[3]_i_5__0/O
                         net (fo=1, routed)           0.000     7.499    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount[3]_i_5__0_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.031 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.031    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[3]_i_1__0_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.145    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[7]_i_1__0_n_0
    SLICE_X89Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.259 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.259    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[11]_i_1__0_n_0
    SLICE_X89Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.482 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     8.482    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount1_in[12]
    SLICE_X89Y73         FDRE                                         r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        1.690     8.397    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/s_axi_aclk
    SLICE_X89Y73         FDRE                                         r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[12]/C
                         clock pessimism              0.482     8.879    
                         clock uncertainty           -0.074     8.804    
    SLICE_X89Y73         FDRE (Setup_fdre_C_D)        0.062     8.866    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[12]
  -------------------------------------------------------------------
                         required time                          8.866    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_skrach_design_clk_wiz_0_0 rise@10.000ns - clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.634ns  (logic 1.560ns (16.193%)  route 8.074ns (83.807%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 8.398 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        1.664    -1.155    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/s_axi_aclk
    SLICE_X93Y114        FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/Q
                         net (fo=483, routed)         8.074     7.375    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/nextSample
    SLICE_X89Y70         LUT3 (Prop_lut3_I1_O)        0.124     7.499 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount[3]_i_5__0/O
                         net (fo=1, routed)           0.000     7.499    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount[3]_i_5__0_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.031 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.031    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[3]_i_1__0_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.145    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[7]_i_1__0_n_0
    SLICE_X89Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.479 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.479    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount1_in[9]
    SLICE_X89Y72         FDRE                                         r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        1.691     8.398    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/s_axi_aclk
    SLICE_X89Y72         FDRE                                         r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[9]/C
                         clock pessimism              0.482     8.880    
                         clock uncertainty           -0.074     8.805    
    SLICE_X89Y72         FDRE (Setup_fdre_C_D)        0.062     8.867    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[9]
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -8.479    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_skrach_design_clk_wiz_0_0 rise@10.000ns - clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.613ns  (logic 1.539ns (16.010%)  route 8.074ns (83.990%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.602ns = ( 8.398 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        1.664    -1.155    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/s_axi_aclk
    SLICE_X93Y114        FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/Q
                         net (fo=483, routed)         8.074     7.375    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/nextSample
    SLICE_X89Y70         LUT3 (Prop_lut3_I1_O)        0.124     7.499 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount[3]_i_5__0/O
                         net (fo=1, routed)           0.000     7.499    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount[3]_i_5__0_n_0
    SLICE_X89Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.031 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.031    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[3]_i_1__0_n_0
    SLICE_X89Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     8.145    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[7]_i_1__0_n_0
    SLICE_X89Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.458 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     8.458    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount1_in[11]
    SLICE_X89Y72         FDRE                                         r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        1.691     8.398    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/s_axi_aclk
    SLICE_X89Y72         FDRE                                         r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[11]/C
                         clock pessimism              0.482     8.880    
                         clock uncertainty           -0.074     8.805    
    SLICE_X89Y72         FDRE (Setup_fdre_C_D)        0.062     8.867    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op2/osc_inst/sample_counter/processCount_reg[11]
  -------------------------------------------------------------------
                         required time                          8.867    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.438ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op12/osc_inst/sample_counter/processCount_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_skrach_design_clk_wiz_0_0 rise@10.000ns - clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.591ns  (logic 1.335ns (13.919%)  route 8.256ns (86.081%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns = ( 8.405 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.155ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        1.664    -1.155    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/s_axi_aclk
    SLICE_X93Y114        FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.699 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ready_sig_reg/Q
                         net (fo=483, routed)         8.256     7.558    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op12/osc_inst/sample_counter/nextSample
    SLICE_X91Y78         LUT3 (Prop_lut3_I1_O)        0.124     7.682 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op12/osc_inst/sample_counter/processCount[15]_i_5__10/O
                         net (fo=1, routed)           0.000     7.682    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op12/osc_inst/sample_counter/processCount[15]_i_5__10_n_0
    SLICE_X91Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.214 r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op12/osc_inst/sample_counter/processCount_reg[15]_i_1__10/CO[3]
                         net (fo=1, routed)           0.000     8.214    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/processCount_reg[17]_20[0]
    SLICE_X91Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.437 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/processCount_reg[17]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     8.437    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op12/osc_inst/sample_counter/processCount_reg[17]_0[0]
    SLICE_X91Y79         FDRE                                         r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op12/osc_inst/sample_counter/processCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        1.698     8.405    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op12/osc_inst/sample_counter/s_axi_aclk
    SLICE_X91Y79         FDRE                                         r  skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op12/osc_inst/sample_counter/processCount_reg[16]/C
                         clock pessimism              0.482     8.887    
                         clock uncertainty           -0.074     8.812    
    SLICE_X91Y79         FDRE (Setup_fdre_C_D)        0.062     8.874    skrach_design_i/skrach_core_0/U0/skrach_core_v1_0_S_AXI_inst/core_inst/op12/osc_inst/sample_counter/processCount_reg[16]
  -------------------------------------------------------------------
                         required time                          8.874    
                         arrival time                          -8.437    
  -------------------------------------------------------------------
                         slack                                  0.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1091]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1091]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.184ns (45.380%)  route 0.221ns (54.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.953ns
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        0.588    -0.712    skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X106Y150       FDRE                                         r  skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1091]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y150       FDRE (Prop_fdre_C_Q)         0.141    -0.571 r  skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg[1091]/Q
                         net (fo=1, routed)           0.221    -0.349    skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer_reg_n_0_[1091]
    SLICE_X107Y149       LUT3 (Prop_lut3_I0_O)        0.043    -0.306 r  skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1091]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1091]_i_1_n_0
    SLICE_X107Y149       FDRE                                         r  skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1091]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        0.861    -0.953    skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/aclk
    SLICE_X107Y149       FDRE                                         r  skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1091]/C
                         clock pessimism              0.514    -0.439    
    SLICE_X107Y149       FDRE (Hold_fdre_C_D)         0.107    -0.332    skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i_reg[1091]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 skrach_design_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][99]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.212ns (52.735%)  route 0.190ns (47.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        0.595    -0.705    skrach_design_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X124Y149       FDRE                                         r  skrach_design_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y149       FDRE (Prop_fdre_C_Q)         0.164    -0.541 r  skrach_design_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[99]/Q
                         net (fo=1, routed)           0.190    -0.351    skrach_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_mux_payld/s_sc_payld[235]
    SLICE_X129Y150       LUT3 (Prop_lut3_I0_O)        0.048    -0.303 r  skrach_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_mux_payld/gen_pipe[1].pipe[1][99]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    skrach_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/pipe[0][98]
    SLICE_X129Y150       FDRE                                         r  skrach_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        0.863    -0.950    skrach_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X129Y150       FDRE                                         r  skrach_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][99]/C
                         clock pessimism              0.514    -0.436    
    SLICE_X129Y150       FDRE (Hold_fdre_C_D)         0.107    -0.329    skrach_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][99]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1072]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1072]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.673%)  route 0.204ns (52.327%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.948ns
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        0.593    -0.707    skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X127Y150       FDRE                                         r  skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1072]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y150       FDRE (Prop_fdre_C_Q)         0.141    -0.566 r  skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg[1072]/Q
                         net (fo=1, routed)           0.204    -0.362    skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer_reg_n_0_[1072]
    SLICE_X127Y149       LUT3 (Prop_lut3_I0_O)        0.045    -0.317 r  skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1072]_i_1/O
                         net (fo=1, routed)           0.000    -0.317    skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1072]_i_1_n_0
    SLICE_X127Y149       FDRE                                         r  skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1072]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        0.866    -0.948    skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X127Y149       FDRE                                         r  skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1072]/C
                         clock pessimism              0.514    -0.434    
    SLICE_X127Y149       FDRE (Hold_fdre_C_D)         0.091    -0.343    skrach_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1072]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 skrach_design_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        0.585    -0.715    skrach_design_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X113Y166       FDRE                                         r  skrach_design_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y166       FDRE (Prop_fdre_C_Q)         0.141    -0.574 r  skrach_design_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/Q
                         net (fo=1, routed)           0.056    -0.518    skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X112Y166       RAMD32                                       r  skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        0.854    -0.960    skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X112Y166       RAMD32                                       r  skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism              0.258    -0.702    
    SLICE_X112Y166       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.555    skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 skrach_design_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.204%)  route 0.216ns (56.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -0.721ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        0.579    -0.721    skrach_design_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X92Y151        FDSE                                         r  skrach_design_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y151        FDSE (Prop_fdse_C_Q)         0.164    -0.557 r  skrach_design_i/rst_clk_wiz_1_100M/U0/SEQ/bsr_reg/Q
                         net (fo=2, routed)           0.216    -0.341    skrach_design_i/rst_clk_wiz_1_100M/U0/Bsr_out
    SLICE_X93Y148        FDRE                                         r  skrach_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        0.851    -0.963    skrach_design_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X93Y148        FDRE                                         r  skrach_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR/C
                         clock pessimism              0.514    -0.449    
    SLICE_X93Y148        FDRE (Hold_fdre_C_D)         0.070    -0.379    skrach_design_i/rst_clk_wiz_1_100M/U0/BSR_OUT_DFF[0].FDRE_BSR
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 skrach_design_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][113]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.397%)  route 0.198ns (48.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.951ns
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    -0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        0.594    -0.706    skrach_design_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X116Y149       FDRE                                         r  skrach_design_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y149       FDRE (Prop_fdre_C_Q)         0.164    -0.542 r  skrach_design_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[113]/Q
                         net (fo=1, routed)           0.198    -0.344    skrach_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_mux_payld/s_sc_payld[249]
    SLICE_X117Y151       LUT3 (Prop_lut3_I0_O)        0.045    -0.299 r  skrach_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_mux_payld/gen_pipe[1].pipe[1][113]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    skrach_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/pipe[0][112]
    SLICE_X117Y151       FDRE                                         r  skrach_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        0.863    -0.951    skrach_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X117Y151       FDRE                                         r  skrach_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][113]/C
                         clock pessimism              0.514    -0.437    
    SLICE_X117Y151       FDRE (Hold_fdre_C_D)         0.092    -0.345    skrach_design_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][113]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        0.593    -0.707    skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X125Y140       FDRE                                         r  skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.566 r  skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=55, routed)          0.231    -0.335    skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/ADDRD0
    SLICE_X124Y140       RAMD32                                       r  skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        0.864    -0.950    skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X124Y140       RAMD32                                       r  skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism              0.256    -0.694    
    SLICE_X124Y140       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.384    skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        0.593    -0.707    skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X125Y140       FDRE                                         r  skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.566 r  skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=55, routed)          0.231    -0.335    skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/ADDRD0
    SLICE_X124Y140       RAMD32                                       r  skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        0.864    -0.950    skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X124Y140       RAMD32                                       r  skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.256    -0.694    
    SLICE_X124Y140       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.384    skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        0.593    -0.707    skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X125Y140       FDRE                                         r  skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.566 r  skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=55, routed)          0.231    -0.335    skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/ADDRD0
    SLICE_X124Y140       RAMD32                                       r  skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        0.864    -0.950    skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X124Y140       RAMD32                                       r  skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
                         clock pessimism              0.256    -0.694    
    SLICE_X124Y140       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.384    skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.947%)  route 0.231ns (62.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        0.593    -0.707    skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X125Y140       FDRE                                         r  skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.566 r  skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=55, routed)          0.231    -0.335    skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/ADDRD0
    SLICE_X124Y140       RAMD32                                       r  skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        0.864    -0.950    skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X124Y140       RAMD32                                       r  skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.256    -0.694    
    SLICE_X124Y140       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.384    skrach_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_skrach_design_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y22     skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S2.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y22     skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S2.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X6Y19     skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S2.The_BRAMs[10].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X6Y19     skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S2.The_BRAMs[10].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y22     skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S2.The_BRAMs[11].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y22     skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S2.The_BRAMs[11].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y25     skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S2.The_BRAMs[12].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y25     skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S2.The_BRAMs[12].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y26     skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S2.The_BRAMs[13].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X5Y26     skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Not_Using_XPM.Using_B36_S2.The_BRAMs[13].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X94Y135    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X94Y135    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X94Y135    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X94Y135    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X94Y135    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X94Y135    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X94Y135    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X94Y135    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y131    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X98Y131    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X94Y135    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X94Y135    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X94Y135    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X94Y135    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X94Y135    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X94Y135    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X94Y135    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X94Y135    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X96Y127    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X96Y127    skrach_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_12_skrach_design_clk_wiz_0_0
  To Clock:  clk_12_skrach_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       74.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.041ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Path Group:             clk_12_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.375ns  (clk_12_skrach_design_clk_wiz_0_0 rise@81.375ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 1.680ns (24.109%)  route 5.288ns (75.891%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 79.783 - 81.375 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.843    -0.976    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X92Y98         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.458 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/Q
                         net (fo=6, routed)           1.074     0.616    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]
    SLICE_X92Y99         LUT3 (Prop_lut3_I0_O)        0.124     0.740 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/i__carry_i_2__11/O
                         net (fo=1, routed)           0.000     0.740    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/i__carry_i_2__11_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.198 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk0_inferred__0/i__carry/CO[1]
                         net (fo=5, routed)           1.225     2.423    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/CO[0]
    SLICE_X90Y100        LUT2 (Prop_lut2_I0_O)        0.332     2.755 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_In_int[31]_i_2/O
                         net (fo=1, routed)           0.303     3.058    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/p_17_in
    SLICE_X90Y101        LUT6 (Prop_lut6_I5_O)        0.124     3.182 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_3/O
                         net (fo=18, routed)          0.602     3.784    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int1__0
    SLICE_X90Y100        LUT4 (Prop_lut4_I3_O)        0.124     3.908 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_1/O
                         net (fo=17, routed)          2.084     5.992    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_1_n_0
    SLICE_X89Y62         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                     81.375    81.375 r  
    R4                                                0.000    81.375 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.375    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.780 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.942    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.268 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    77.991    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.082 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.701    79.783    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X89Y62         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[21]/C
                         clock pessimism              0.562    80.345    
                         clock uncertainty           -0.107    80.238    
    SLICE_X89Y62         FDRE (Setup_fdre_C_CE)      -0.205    80.033    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[21]
  -------------------------------------------------------------------
                         required time                         80.033    
                         arrival time                          -5.992    
  -------------------------------------------------------------------
                         slack                                 74.041    

Slack (MET) :             74.095ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Path Group:             clk_12_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.375ns  (clk_12_skrach_design_clk_wiz_0_0 rise@81.375ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.950ns  (logic 1.680ns (24.172%)  route 5.270ns (75.828%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 79.783 - 81.375 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.843    -0.976    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X92Y98         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.458 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/Q
                         net (fo=6, routed)           1.074     0.616    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]
    SLICE_X92Y99         LUT3 (Prop_lut3_I0_O)        0.124     0.740 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/i__carry_i_2__11/O
                         net (fo=1, routed)           0.000     0.740    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/i__carry_i_2__11_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.198 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk0_inferred__0/i__carry/CO[1]
                         net (fo=5, routed)           1.225     2.423    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/CO[0]
    SLICE_X90Y100        LUT2 (Prop_lut2_I0_O)        0.332     2.755 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_In_int[31]_i_2/O
                         net (fo=1, routed)           0.303     3.058    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/p_17_in
    SLICE_X90Y101        LUT6 (Prop_lut6_I5_O)        0.124     3.182 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_3/O
                         net (fo=18, routed)          0.602     3.784    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int1__0
    SLICE_X90Y100        LUT4 (Prop_lut4_I3_O)        0.124     3.908 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_1/O
                         net (fo=17, routed)          2.066     5.974    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_1_n_0
    SLICE_X88Y62         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                     81.375    81.375 r  
    R4                                                0.000    81.375 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.375    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.780 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.942    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.268 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    77.991    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.082 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.701    79.783    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X88Y62         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[15]/C
                         clock pessimism              0.562    80.345    
                         clock uncertainty           -0.107    80.238    
    SLICE_X88Y62         FDRE (Setup_fdre_C_CE)      -0.169    80.069    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[15]
  -------------------------------------------------------------------
                         required time                         80.069    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                 74.095    

Slack (MET) :             74.095ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Path Group:             clk_12_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.375ns  (clk_12_skrach_design_clk_wiz_0_0 rise@81.375ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.950ns  (logic 1.680ns (24.172%)  route 5.270ns (75.828%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 79.783 - 81.375 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.843    -0.976    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X92Y98         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.458 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/Q
                         net (fo=6, routed)           1.074     0.616    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]
    SLICE_X92Y99         LUT3 (Prop_lut3_I0_O)        0.124     0.740 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/i__carry_i_2__11/O
                         net (fo=1, routed)           0.000     0.740    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/i__carry_i_2__11_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.198 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk0_inferred__0/i__carry/CO[1]
                         net (fo=5, routed)           1.225     2.423    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/CO[0]
    SLICE_X90Y100        LUT2 (Prop_lut2_I0_O)        0.332     2.755 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_In_int[31]_i_2/O
                         net (fo=1, routed)           0.303     3.058    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/p_17_in
    SLICE_X90Y101        LUT6 (Prop_lut6_I5_O)        0.124     3.182 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_3/O
                         net (fo=18, routed)          0.602     3.784    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int1__0
    SLICE_X90Y100        LUT4 (Prop_lut4_I3_O)        0.124     3.908 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_1/O
                         net (fo=17, routed)          2.066     5.974    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_1_n_0
    SLICE_X88Y62         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                     81.375    81.375 r  
    R4                                                0.000    81.375 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.375    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.780 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.942    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.268 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    77.991    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.082 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.701    79.783    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X88Y62         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[16]/C
                         clock pessimism              0.562    80.345    
                         clock uncertainty           -0.107    80.238    
    SLICE_X88Y62         FDRE (Setup_fdre_C_CE)      -0.169    80.069    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[16]
  -------------------------------------------------------------------
                         required time                         80.069    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                 74.095    

Slack (MET) :             74.095ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Path Group:             clk_12_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.375ns  (clk_12_skrach_design_clk_wiz_0_0 rise@81.375ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.950ns  (logic 1.680ns (24.172%)  route 5.270ns (75.828%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 79.783 - 81.375 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.843    -0.976    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X92Y98         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.458 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/Q
                         net (fo=6, routed)           1.074     0.616    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]
    SLICE_X92Y99         LUT3 (Prop_lut3_I0_O)        0.124     0.740 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/i__carry_i_2__11/O
                         net (fo=1, routed)           0.000     0.740    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/i__carry_i_2__11_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.198 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk0_inferred__0/i__carry/CO[1]
                         net (fo=5, routed)           1.225     2.423    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/CO[0]
    SLICE_X90Y100        LUT2 (Prop_lut2_I0_O)        0.332     2.755 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_In_int[31]_i_2/O
                         net (fo=1, routed)           0.303     3.058    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/p_17_in
    SLICE_X90Y101        LUT6 (Prop_lut6_I5_O)        0.124     3.182 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_3/O
                         net (fo=18, routed)          0.602     3.784    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int1__0
    SLICE_X90Y100        LUT4 (Prop_lut4_I3_O)        0.124     3.908 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_1/O
                         net (fo=17, routed)          2.066     5.974    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_1_n_0
    SLICE_X88Y62         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                     81.375    81.375 r  
    R4                                                0.000    81.375 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.375    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.780 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.942    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.268 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    77.991    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.082 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.701    79.783    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X88Y62         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[17]/C
                         clock pessimism              0.562    80.345    
                         clock uncertainty           -0.107    80.238    
    SLICE_X88Y62         FDRE (Setup_fdre_C_CE)      -0.169    80.069    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[17]
  -------------------------------------------------------------------
                         required time                         80.069    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                 74.095    

Slack (MET) :             74.095ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Path Group:             clk_12_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.375ns  (clk_12_skrach_design_clk_wiz_0_0 rise@81.375ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.950ns  (logic 1.680ns (24.172%)  route 5.270ns (75.828%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns = ( 79.783 - 81.375 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.843    -0.976    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X92Y98         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.458 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/Q
                         net (fo=6, routed)           1.074     0.616    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]
    SLICE_X92Y99         LUT3 (Prop_lut3_I0_O)        0.124     0.740 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/i__carry_i_2__11/O
                         net (fo=1, routed)           0.000     0.740    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/i__carry_i_2__11_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.198 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk0_inferred__0/i__carry/CO[1]
                         net (fo=5, routed)           1.225     2.423    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/CO[0]
    SLICE_X90Y100        LUT2 (Prop_lut2_I0_O)        0.332     2.755 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_In_int[31]_i_2/O
                         net (fo=1, routed)           0.303     3.058    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/p_17_in
    SLICE_X90Y101        LUT6 (Prop_lut6_I5_O)        0.124     3.182 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_3/O
                         net (fo=18, routed)          0.602     3.784    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int1__0
    SLICE_X90Y100        LUT4 (Prop_lut4_I3_O)        0.124     3.908 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_1/O
                         net (fo=17, routed)          2.066     5.974    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_1_n_0
    SLICE_X88Y62         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                     81.375    81.375 r  
    R4                                                0.000    81.375 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.375    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.780 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.942    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.268 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    77.991    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.082 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.701    79.783    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X88Y62         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[19]/C
                         clock pessimism              0.562    80.345    
                         clock uncertainty           -0.107    80.238    
    SLICE_X88Y62         FDRE (Setup_fdre_C_CE)      -0.169    80.069    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[19]
  -------------------------------------------------------------------
                         required time                         80.069    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                 74.095    

Slack (MET) :             74.180ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Path Group:             clk_12_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.375ns  (clk_12_skrach_design_clk_wiz_0_0 rise@81.375ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.828ns  (logic 1.680ns (24.603%)  route 5.148ns (75.397%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 79.782 - 81.375 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.843    -0.976    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X92Y98         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.458 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/Q
                         net (fo=6, routed)           1.074     0.616    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]
    SLICE_X92Y99         LUT3 (Prop_lut3_I0_O)        0.124     0.740 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/i__carry_i_2__11/O
                         net (fo=1, routed)           0.000     0.740    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/i__carry_i_2__11_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.198 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk0_inferred__0/i__carry/CO[1]
                         net (fo=5, routed)           1.225     2.423    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/CO[0]
    SLICE_X90Y100        LUT2 (Prop_lut2_I0_O)        0.332     2.755 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_In_int[31]_i_2/O
                         net (fo=1, routed)           0.303     3.058    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/p_17_in
    SLICE_X90Y101        LUT6 (Prop_lut6_I5_O)        0.124     3.182 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_3/O
                         net (fo=18, routed)          0.602     3.784    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int1__0
    SLICE_X90Y100        LUT4 (Prop_lut4_I3_O)        0.124     3.908 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_1/O
                         net (fo=17, routed)          1.944     5.853    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_1_n_0
    SLICE_X89Y63         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                     81.375    81.375 r  
    R4                                                0.000    81.375 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.375    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.780 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.942    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.268 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    77.991    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.082 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    79.782    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X89Y63         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[20]/C
                         clock pessimism              0.562    80.344    
                         clock uncertainty           -0.107    80.237    
    SLICE_X89Y63         FDRE (Setup_fdre_C_CE)      -0.205    80.032    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[20]
  -------------------------------------------------------------------
                         required time                         80.032    
                         arrival time                          -5.853    
  -------------------------------------------------------------------
                         slack                                 74.180    

Slack (MET) :             74.237ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Path Group:             clk_12_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.375ns  (clk_12_skrach_design_clk_wiz_0_0 rise@81.375ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 1.680ns (24.680%)  route 5.127ns (75.320%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 79.782 - 81.375 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.843    -0.976    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X92Y98         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.458 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/Q
                         net (fo=6, routed)           1.074     0.616    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]
    SLICE_X92Y99         LUT3 (Prop_lut3_I0_O)        0.124     0.740 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/i__carry_i_2__11/O
                         net (fo=1, routed)           0.000     0.740    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/i__carry_i_2__11_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.198 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk0_inferred__0/i__carry/CO[1]
                         net (fo=5, routed)           1.225     2.423    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/CO[0]
    SLICE_X90Y100        LUT2 (Prop_lut2_I0_O)        0.332     2.755 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_In_int[31]_i_2/O
                         net (fo=1, routed)           0.303     3.058    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/p_17_in
    SLICE_X90Y101        LUT6 (Prop_lut6_I5_O)        0.124     3.182 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_3/O
                         net (fo=18, routed)          0.602     3.784    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int1__0
    SLICE_X90Y100        LUT4 (Prop_lut4_I3_O)        0.124     3.908 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_1/O
                         net (fo=17, routed)          1.923     5.831    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_1_n_0
    SLICE_X88Y64         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                     81.375    81.375 r  
    R4                                                0.000    81.375 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.375    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.780 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.942    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.268 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    77.991    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.082 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    79.782    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X88Y64         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[18]/C
                         clock pessimism              0.562    80.344    
                         clock uncertainty           -0.107    80.237    
    SLICE_X88Y64         FDRE (Setup_fdre_C_CE)      -0.169    80.068    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[18]
  -------------------------------------------------------------------
                         required time                         80.068    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                 74.237    

Slack (MET) :             74.237ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Path Group:             clk_12_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.375ns  (clk_12_skrach_design_clk_wiz_0_0 rise@81.375ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 1.680ns (24.680%)  route 5.127ns (75.320%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 79.782 - 81.375 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.843    -0.976    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X92Y98         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.458 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/Q
                         net (fo=6, routed)           1.074     0.616    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]
    SLICE_X92Y99         LUT3 (Prop_lut3_I0_O)        0.124     0.740 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/i__carry_i_2__11/O
                         net (fo=1, routed)           0.000     0.740    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/i__carry_i_2__11_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.198 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk0_inferred__0/i__carry/CO[1]
                         net (fo=5, routed)           1.225     2.423    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/CO[0]
    SLICE_X90Y100        LUT2 (Prop_lut2_I0_O)        0.332     2.755 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_In_int[31]_i_2/O
                         net (fo=1, routed)           0.303     3.058    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/p_17_in
    SLICE_X90Y101        LUT6 (Prop_lut6_I5_O)        0.124     3.182 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_3/O
                         net (fo=18, routed)          0.602     3.784    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int1__0
    SLICE_X90Y100        LUT4 (Prop_lut4_I3_O)        0.124     3.908 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_1/O
                         net (fo=17, routed)          1.923     5.831    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_1_n_0
    SLICE_X88Y64         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                     81.375    81.375 r  
    R4                                                0.000    81.375 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.375    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.780 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.942    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.268 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    77.991    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.082 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    79.782    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X88Y64         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[22]/C
                         clock pessimism              0.562    80.344    
                         clock uncertainty           -0.107    80.237    
    SLICE_X88Y64         FDRE (Setup_fdre_C_CE)      -0.169    80.068    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[22]
  -------------------------------------------------------------------
                         required time                         80.068    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                 74.237    

Slack (MET) :             74.237ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Path Group:             clk_12_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.375ns  (clk_12_skrach_design_clk_wiz_0_0 rise@81.375ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 1.680ns (24.680%)  route 5.127ns (75.320%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 79.782 - 81.375 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.843    -0.976    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X92Y98         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.458 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/Q
                         net (fo=6, routed)           1.074     0.616    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]
    SLICE_X92Y99         LUT3 (Prop_lut3_I0_O)        0.124     0.740 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/i__carry_i_2__11/O
                         net (fo=1, routed)           0.000     0.740    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/i__carry_i_2__11_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.198 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk0_inferred__0/i__carry/CO[1]
                         net (fo=5, routed)           1.225     2.423    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/CO[0]
    SLICE_X90Y100        LUT2 (Prop_lut2_I0_O)        0.332     2.755 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_In_int[31]_i_2/O
                         net (fo=1, routed)           0.303     3.058    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/p_17_in
    SLICE_X90Y101        LUT6 (Prop_lut6_I5_O)        0.124     3.182 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_3/O
                         net (fo=18, routed)          0.602     3.784    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int1__0
    SLICE_X90Y100        LUT4 (Prop_lut4_I3_O)        0.124     3.908 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_1/O
                         net (fo=17, routed)          1.923     5.831    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_1_n_0
    SLICE_X88Y64         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                     81.375    81.375 r  
    R4                                                0.000    81.375 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.375    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.780 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.942    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.268 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    77.991    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.082 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    79.782    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X88Y64         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[23]/C
                         clock pessimism              0.562    80.344    
                         clock uncertainty           -0.107    80.237    
    SLICE_X88Y64         FDRE (Setup_fdre_C_CE)      -0.169    80.068    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[23]
  -------------------------------------------------------------------
                         required time                         80.068    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                 74.237    

Slack (MET) :             74.237ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Path Group:             clk_12_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.375ns  (clk_12_skrach_design_clk_wiz_0_0 rise@81.375ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.807ns  (logic 1.680ns (24.680%)  route 5.127ns (75.320%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.593ns = ( 79.782 - 81.375 ) 
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.843    -0.976    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X92Y98         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         FDRE (Prop_fdre_C_Q)         0.518    -0.458 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]/Q
                         net (fo=6, routed)           1.074     0.616    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[0]
    SLICE_X92Y99         LUT3 (Prop_lut3_I0_O)        0.124     0.740 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/i__carry_i_2__11/O
                         net (fo=1, routed)           0.000     0.740    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/i__carry_i_2__11_n_0
    SLICE_X92Y99         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     1.198 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk0_inferred__0/i__carry/CO[1]
                         net (fo=5, routed)           1.225     2.423    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/CO[0]
    SLICE_X90Y100        LUT2 (Prop_lut2_I0_O)        0.332     2.755 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_In_int[31]_i_2/O
                         net (fo=1, routed)           0.303     3.058    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/p_17_in
    SLICE_X90Y101        LUT6 (Prop_lut6_I5_O)        0.124     3.182 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_3/O
                         net (fo=18, routed)          0.602     3.784    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int1__0
    SLICE_X90Y100        LUT4 (Prop_lut4_I3_O)        0.124     3.908 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_1/O
                         net (fo=17, routed)          1.923     5.831    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[31]_i_1_n_0
    SLICE_X88Y64         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                     81.375    81.375 r  
    R4                                                0.000    81.375 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.375    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.780 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.942    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.268 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    77.991    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.082 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.700    79.782    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X88Y64         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[24]/C
                         clock pessimism              0.562    80.344    
                         clock uncertainty           -0.107    80.237    
    SLICE_X88Y64         FDRE (Setup_fdre_C_CE)      -0.169    80.068    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[24]
  -------------------------------------------------------------------
                         required time                         80.068    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                 74.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Path Group:             clk_12_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    -1.149ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.276    -1.149    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0_en_clk
    SLICE_X81Y146        FDCE                                         r  skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDCE (Prop_fdce_C_Q)         0.141    -1.008 r  skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.952    skrach_design_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X81Y146        FDCE                                         r  skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.503    -1.419    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0_en_clk
    SLICE_X81Y146        FDCE                                         r  skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.270    -1.149    
    SLICE_X81Y146        FDCE (Hold_fdce_C_D)         0.075    -1.074    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.074    
                         arrival time                          -0.952    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Path Group:             clk_12_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    -1.149ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.276    -1.149    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0_en_clk
    SLICE_X81Y146        FDCE                                         r  skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDCE (Prop_fdce_C_Q)         0.128    -1.021 r  skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.966    skrach_design_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X81Y146        FDCE                                         r  skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.503    -1.419    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0_en_clk
    SLICE_X81Y146        FDCE                                         r  skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.270    -1.149    
    SLICE_X81Y146        FDCE (Hold_fdce_C_D)        -0.006    -1.155    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.155    
                         arrival time                          -0.966    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/reset_sync_inst/FDRE_inst_2/C
                            (rising edge-triggered cell FDPE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Path Group:             clk_12_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.467%)  route 0.120ns (36.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.636    -0.663    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/reset_sync_inst/clk_12
    SLICE_X88Y63         FDPE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/reset_sync_inst/FDRE_inst_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDPE (Prop_fdpe_C_Q)         0.164    -0.499 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/reset_sync_inst/FDRE_inst_2/Q
                         net (fo=27, routed)          0.120    -0.379    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Q_O
    SLICE_X89Y62         LUT6 (Prop_lut6_I0_O)        0.045    -0.334 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[21]_i_1_n_0
    SLICE_X89Y62         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.910    -0.904    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X89Y62         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[21]/C
                         clock pessimism              0.257    -0.647    
    SLICE_X89Y62         FDRE (Hold_fdre_C_D)         0.091    -0.556    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[21]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Path Group:             clk_12_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.989%)  route 0.151ns (42.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.904ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.636    -0.663    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X88Y64         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.499 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[18]/Q
                         net (fo=1, routed)           0.151    -0.348    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg_n_0_[18]
    SLICE_X88Y62         LUT6 (Prop_lut6_I5_O)        0.045    -0.303 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[19]_i_1_n_0
    SLICE_X88Y62         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.910    -0.904    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X88Y62         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[19]/C
                         clock pessimism              0.257    -0.647    
    SLICE_X88Y62         FDRE (Hold_fdre_C_D)         0.121    -0.526    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[19]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Path Group:             clk_12_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    -1.149ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.411    -1.445    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.276    -1.149    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0_en_clk
    SLICE_X81Y146        FDCE                                         r  skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y146        FDCE (Prop_fdce_C_Q)         0.128    -1.021 r  skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.902    skrach_design_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X81Y146        FDCE                                         r  skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.456    -1.965    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.503    -1.419    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0_en_clk
    SLICE_X81Y146        FDCE                                         r  skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.270    -1.149    
    SLICE_X81Y146        FDCE (Hold_fdce_C_D)         0.017    -1.132    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.132    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Path Group:             clk_12_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.456%)  route 0.164ns (43.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.647    -0.652    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X92Y98         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[3]/Q
                         net (fo=3, routed)           0.164    -0.325    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[3]
    SLICE_X92Y98         LUT5 (Prop_lut5_I3_O)        0.048    -0.277 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.277    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/p_0_in[4]
    SLICE_X92Y98         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.921    -0.893    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X92Y98         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[4]/C
                         clock pessimism              0.241    -0.652    
    SLICE_X92Y98         FDRE (Hold_fdre_C_D)         0.131    -0.521    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[4]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Path Group:             clk_12_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.636    -0.663    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X88Y65         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.499 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[25]/Q
                         net (fo=1, routed)           0.163    -0.336    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg_n_0_[25]
    SLICE_X88Y65         LUT6 (Prop_lut6_I5_O)        0.045    -0.291 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[26]_i_1_n_0
    SLICE_X88Y65         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.908    -0.906    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X88Y65         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[26]/C
                         clock pessimism              0.243    -0.663    
    SLICE_X88Y65         FDRE (Hold_fdre_C_D)         0.121    -0.542    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[26]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Path Group:             clk_12_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.105%)  route 0.164ns (43.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.647    -0.652    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X92Y98         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.488 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[3]/Q
                         net (fo=3, routed)           0.164    -0.325    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[3]
    SLICE_X92Y98         LUT4 (Prop_lut4_I3_O)        0.045    -0.280 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/p_0_in[3]
    SLICE_X92Y98         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.921    -0.893    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X92Y98         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[3]/C
                         clock pessimism              0.241    -0.652    
    SLICE_X92Y98         FDRE (Hold_fdre_C_D)         0.121    -0.531    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Cnt_Bclk_reg[3]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Path Group:             clk_12_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.809%)  route 0.203ns (52.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.905ns
    Source Clock Delay      (SCD):    -0.662ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.637    -0.662    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X89Y62         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.521 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[21]/Q
                         net (fo=1, routed)           0.203    -0.318    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg_n_0_[21]
    SLICE_X88Y64         LUT6 (Prop_lut6_I5_O)        0.045    -0.273 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int[22]_i_1_n_0
    SLICE_X88Y64         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.909    -0.905    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X88Y64         FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[22]/C
                         clock pessimism              0.257    -0.648    
    SLICE_X88Y64         FDRE (Hold_fdre_C_D)         0.121    -0.527    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/Data_Out_int_reg[22]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/OE_L_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/OE_L_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Path Group:             clk_12_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.969ns
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.575    -0.725    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X89Y100        FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/OE_L_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.584 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/OE_L_int_reg/Q
                         net (fo=2, routed)           0.167    -0.417    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/OE_L_int
    SLICE_X89Y100        LUT3 (Prop_lut3_I0_O)        0.045    -0.372 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/OE_L_int_i_1/O
                         net (fo=1, routed)           0.000    -0.372    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/OE_L_int_i_1_n_0
    SLICE_X89Y100        FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/OE_L_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.845    -0.969    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X89Y100        FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/OE_L_int_reg/C
                         clock pessimism              0.244    -0.725    
    SLICE_X89Y100        FDRE (Hold_fdre_C_D)         0.091    -0.634    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/OE_L_int_reg
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12_skrach_design_clk_wiz_0_0
Waveform(ns):       { 0.000 40.688 }
Period(ns):         81.375
Sources:            { skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK      n/a            2.576         81.375      78.799     RAMB36_X5Y12     skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         81.375      79.220     BUFGCTRL_X0Y1    skrach_design_i/clk_wiz_0/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         81.375      79.220     BUFHCE_X0Y24     skrach_design_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         81.375      79.901     OLOGIC_X1Y118    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/ODDR_inst/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.375      80.126     MMCME2_ADV_X1Y2  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         81.375      80.375     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.375      80.375     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.375      80.375     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.375      80.375     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         81.375      80.375     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.375      131.985    MMCME2_ADV_X1Y2  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.687      40.188     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.687      40.188     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.687      40.188     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.687      40.188     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.687      40.188     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.687      40.188     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.687      40.188     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.687      40.188     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         40.687      40.188     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         40.687      40.188     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.688      40.188     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.688      40.188     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.688      40.188     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.688      40.188     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.688      40.188     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.688      40.188     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.688      40.188     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         40.688      40.188     SLICE_X81Y146    skrach_design_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.688      40.188     SLICE_X90Y100    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/BCLK_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.688      40.188     SLICE_X90Y100    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/BCLK_int_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_skrach_design_clk_wiz_0_0
  To Clock:  clk_200_skrach_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_skrach_design_clk_wiz_0_0 rise@5.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.773ns (31.180%)  route 1.706ns (68.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.758ns = ( 3.242 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.177ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.642    -1.177    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.699 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.799     0.100    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X42Y176        LUT2 (Prop_lut2_I0_O)        0.295     0.395 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.907     1.302    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X42Y186        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.535     3.242    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y186        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]/C
                         clock pessimism              0.552     3.794    
                         clock uncertainty           -0.067     3.726    
    SLICE_X42Y186        FDRE (Setup_fdre_C_R)       -0.524     3.202    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[0]
  -------------------------------------------------------------------
                         required time                          3.202    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_skrach_design_clk_wiz_0_0 rise@5.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.773ns (31.180%)  route 1.706ns (68.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.758ns = ( 3.242 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.177ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.642    -1.177    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.699 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.799     0.100    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X42Y176        LUT2 (Prop_lut2_I0_O)        0.295     0.395 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.907     1.302    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X42Y186        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.535     3.242    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y186        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                         clock pessimism              0.552     3.794    
                         clock uncertainty           -0.067     3.726    
    SLICE_X42Y186        FDRE (Setup_fdre_C_R)       -0.524     3.202    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
  -------------------------------------------------------------------
                         required time                          3.202    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.900ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_skrach_design_clk_wiz_0_0 rise@5.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.773ns (31.180%)  route 1.706ns (68.820%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.758ns = ( 3.242 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.177ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.642    -1.177    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.699 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.799     0.100    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X42Y176        LUT2 (Prop_lut2_I0_O)        0.295     0.395 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.907     1.302    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X42Y186        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.535     3.242    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y186        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]/C
                         clock pessimism              0.552     3.794    
                         clock uncertainty           -0.067     3.726    
    SLICE_X42Y186        FDRE (Setup_fdre_C_R)       -0.524     3.202    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[2]
  -------------------------------------------------------------------
                         required time                          3.202    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                  1.900    

Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_skrach_design_clk_wiz_0_0 rise@5.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.773ns (31.579%)  route 1.675ns (68.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.758ns = ( 3.242 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.177ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.642    -1.177    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.699 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.799     0.100    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X42Y176        LUT2 (Prop_lut2_I0_O)        0.295     0.395 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.876     1.271    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X42Y185        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.535     3.242    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y185        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]/C
                         clock pessimism              0.552     3.794    
                         clock uncertainty           -0.067     3.726    
    SLICE_X42Y185        FDRE (Setup_fdre_C_R)       -0.524     3.202    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[3]
  -------------------------------------------------------------------
                         required time                          3.202    
                         arrival time                          -1.271    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_skrach_design_clk_wiz_0_0 rise@5.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.773ns (31.579%)  route 1.675ns (68.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.758ns = ( 3.242 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.177ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.642    -1.177    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.699 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.799     0.100    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X42Y176        LUT2 (Prop_lut2_I0_O)        0.295     0.395 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.876     1.271    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X42Y185        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.535     3.242    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y185        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]/C
                         clock pessimism              0.552     3.794    
                         clock uncertainty           -0.067     3.726    
    SLICE_X42Y185        FDRE (Setup_fdre_C_R)       -0.524     3.202    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[4]
  -------------------------------------------------------------------
                         required time                          3.202    
                         arrival time                          -1.271    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_skrach_design_clk_wiz_0_0 rise@5.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.773ns (31.579%)  route 1.675ns (68.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.758ns = ( 3.242 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.177ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.642    -1.177    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.699 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.799     0.100    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X42Y176        LUT2 (Prop_lut2_I0_O)        0.295     0.395 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.876     1.271    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X42Y185        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.535     3.242    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y185        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.552     3.794    
                         clock uncertainty           -0.067     3.726    
    SLICE_X42Y185        FDRE (Setup_fdre_C_R)       -0.524     3.202    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          3.202    
                         arrival time                          -1.271    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_skrach_design_clk_wiz_0_0 rise@5.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.773ns (36.667%)  route 1.335ns (63.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 3.233 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.177ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.642    -1.177    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.699 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.799     0.100    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X42Y176        LUT2 (Prop_lut2_I0_O)        0.295     0.395 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.536     0.931    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X42Y177        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.526     3.233    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y177        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]/C
                         clock pessimism              0.552     3.785    
                         clock uncertainty           -0.067     3.717    
    SLICE_X42Y177        FDRE (Setup_fdre_C_R)       -0.524     3.193    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[10]
  -------------------------------------------------------------------
                         required time                          3.193    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_skrach_design_clk_wiz_0_0 rise@5.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.773ns (36.667%)  route 1.335ns (63.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 3.233 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.177ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.642    -1.177    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.699 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.799     0.100    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X42Y176        LUT2 (Prop_lut2_I0_O)        0.295     0.395 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.536     0.931    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X42Y177        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.526     3.233    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y177        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                         clock pessimism              0.552     3.785    
                         clock uncertainty           -0.067     3.717    
    SLICE_X42Y177        FDRE (Setup_fdre_C_R)       -0.524     3.193    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
  -------------------------------------------------------------------
                         required time                          3.193    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_skrach_design_clk_wiz_0_0 rise@5.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.773ns (36.667%)  route 1.335ns (63.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 3.233 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.177ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.642    -1.177    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.699 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.799     0.100    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X42Y176        LUT2 (Prop_lut2_I0_O)        0.295     0.395 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.536     0.931    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X42Y177        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.526     3.233    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y177        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]/C
                         clock pessimism              0.552     3.785    
                         clock uncertainty           -0.067     3.717    
    SLICE_X42Y177        FDRE (Setup_fdre_C_R)       -0.524     3.193    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[7]
  -------------------------------------------------------------------
                         required time                          3.193    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_skrach_design_clk_wiz_0_0 rise@5.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.773ns (36.667%)  route 1.335ns (63.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.767ns = ( 3.233 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.177ns
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.642    -1.177    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y176        FDRE (Prop_fdre_C_Q)         0.478    -0.699 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/Q
                         net (fo=32, routed)          0.799     0.100    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2
    SLICE_X42Y176        LUT2 (Prop_lut2_I0_O)        0.295     0.395 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[10]_i_1/O
                         net (fo=11, routed)          0.536     0.931    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0
    SLICE_X42Y177        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.526     3.233    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y177        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]/C
                         clock pessimism              0.552     3.785    
                         clock uncertainty           -0.067     3.717    
    SLICE_X42Y177        FDRE (Setup_fdre_C_R)       -0.524     3.193    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[8]
  -------------------------------------------------------------------
                         required time                          3.193    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  2.262    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 skrach_design_i/clk_wiz_0/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/clk_wiz_0/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.445    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0_en_clk
    SLICE_X83Y146        FDCE                                         r  skrach_design_i/clk_wiz_0/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141    -1.009 r  skrach_design_i/clk_wiz_0/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.953    skrach_design_i/clk_wiz_0/inst/seq_reg3[0]
    SLICE_X83Y146        FDCE                                         r  skrach_design_i/clk_wiz_0/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.965    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0_en_clk
    SLICE_X83Y146        FDCE                                         r  skrach_design_i/clk_wiz_0/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X83Y146        FDCE (Hold_fdce_C_D)         0.075    -1.075    skrach_design_i/clk_wiz_0/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          1.075    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.975ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.572    -0.728    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y176        FDRE (Prop_fdre_C_Q)         0.164    -0.564 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/Q
                         net (fo=1, routed)           0.056    -0.508    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1
    SLICE_X46Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.838    -0.975    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
                         clock pessimism              0.247    -0.728    
    SLICE_X46Y176        FDRE (Hold_fdre_C_D)         0.060    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.508    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.753%)  route 0.063ns (23.247%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.572    -0.728    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y176        FDRE (Prop_fdre_C_Q)         0.164    -0.564 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/Q
                         net (fo=3, routed)           0.063    -0.500    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[2]
    SLICE_X43Y176        LUT4 (Prop_lut4_I2_O)        0.045    -0.455 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1/O
                         net (fo=1, routed)           0.000    -0.455    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_i_1_n_0
    SLICE_X43Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.839    -0.974    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X43Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg/C
                         clock pessimism              0.259    -0.715    
    SLICE_X43Y176        FDRE (Hold_fdre_C_D)         0.091    -0.624    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_reg
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 skrach_design_i/clk_wiz_0/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/clk_wiz_0/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.445    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0_en_clk
    SLICE_X83Y146        FDCE                                         r  skrach_design_i/clk_wiz_0/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.128    -1.022 r  skrach_design_i/clk_wiz_0/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.967    skrach_design_i/clk_wiz_0/inst/seq_reg3[6]
    SLICE_X83Y146        FDCE                                         r  skrach_design_i/clk_wiz_0/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.965    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0_en_clk
    SLICE_X83Y146        FDCE                                         r  skrach_design_i/clk_wiz_0/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X83Y146        FDCE (Hold_fdce_C_D)        -0.006    -1.156    skrach_design_i/clk_wiz_0/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          1.156    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.972ns
    Source Clock Delay      (SCD):    -0.726ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.574    -0.726    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y177        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y177        FDRE (Prop_fdre_C_Q)         0.164    -0.562 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]/Q
                         net (fo=6, routed)           0.094    -0.467    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[6]
    SLICE_X43Y177        LUT6 (Prop_lut6_I2_O)        0.045    -0.422 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1/O
                         net (fo=1, routed)           0.000    -0.422    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_i_1_n_0
    SLICE_X43Y177        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.841    -0.972    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X43Y177        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg/C
                         clock pessimism              0.259    -0.713    
    SLICE_X43Y177        FDRE (Hold_fdre_C_D)         0.091    -0.622    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en_reg
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.572    -0.728    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y176        FDSE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y176        FDSE (Prop_fdse_C_Q)         0.164    -0.564 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/Q
                         net (fo=3, routed)           0.106    -0.457    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0]
    SLICE_X43Y176        LUT5 (Prop_lut5_I1_O)        0.045    -0.412 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1/O
                         net (fo=1, routed)           0.000    -0.412    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_i_1_n_0
    SLICE_X43Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.839    -0.974    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X43Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg/C
                         clock pessimism              0.259    -0.715    
    SLICE_X43Y176        FDRE (Hold_fdre_C_D)         0.092    -0.623    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en_reg
  -------------------------------------------------------------------
                         required time                          0.623    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
                            (rising edge-triggered cell FDPE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/D
                            (rising edge-triggered cell FDPE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.955ns
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.588    -0.712    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_iodelay_ctrl/CLK
    SLICE_X104Y198       FDPE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y198       FDPE (Prop_fdpe_C_Q)         0.164    -0.548 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][13]/Q
                         net (fo=1, routed)           0.112    -0.436    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg_n_0_[0][13]
    SLICE_X104Y198       FDPE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.859    -0.955    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_iodelay_ctrl/CLK
    SLICE_X104Y198       FDPE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]/C
                         clock pessimism              0.243    -0.712    
    SLICE_X104Y198       FDPE (Hold_fdpe_C_D)         0.060    -0.652    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_iodelay_ctrl/rst_ref_sync_r_reg[0][14]
  -------------------------------------------------------------------
                         required time                          0.652    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.681%)  route 0.147ns (41.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    -0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.580    -0.720    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y186        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y186        FDRE (Prop_fdre_C_Q)         0.164    -0.556 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]/Q
                         net (fo=7, routed)           0.147    -0.409    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[1]
    SLICE_X42Y185        LUT6 (Prop_lut6_I1_O)        0.045    -0.364 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/p_0_in__0[5]
    SLICE_X42Y185        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.849    -0.964    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y185        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]/C
                         clock pessimism              0.259    -0.705    
    SLICE_X42Y185        FDRE (Hold_fdre_C_D)         0.121    -0.584    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 skrach_design_i/clk_wiz_0/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/clk_wiz_0/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.421ns
    Source Clock Delay      (SCD):    -1.150ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.411    -1.445    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.020    -1.425 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.275    -1.150    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0_en_clk
    SLICE_X83Y146        FDCE                                         r  skrach_design_i/clk_wiz_0/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.128    -1.022 r  skrach_design_i/clk_wiz_0/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.903    skrach_design_i/clk_wiz_0/inst/seq_reg3[1]
    SLICE_X83Y146        FDCE                                         r  skrach_design_i/clk_wiz_0/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.456    -1.965    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFHCE_X0Y26         BUFH (Prop_bufh_I_O)         0.043    -1.922 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf_en/O
                         net (fo=8, routed)           0.501    -1.421    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0_en_clk
    SLICE_X83Y146        FDCE                                         r  skrach_design_i/clk_wiz_0/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.271    -1.150    
    SLICE_X83Y146        FDCE (Hold_fdce_C_D)         0.017    -1.133    skrach_design_i/clk_wiz_0/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          1.133    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.366%)  route 0.132ns (44.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.974ns
    Source Clock Delay      (SCD):    -0.728ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.572    -0.728    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y176        FDSE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y176        FDSE (Prop_fdse_C_Q)         0.164    -0.564 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/Q
                         net (fo=3, routed)           0.132    -0.431    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg_n_0_[0]
    SLICE_X42Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.839    -0.974    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X42Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
                         clock pessimism              0.246    -0.728    
    SLICE_X42Y176        FDRE (Hold_fdre_C_D)         0.063    -0.665    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_skrach_design_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         5.000       1.000      XADC_X0Y0        skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.XADC_inst/DCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    skrach_design_i/clk_wiz_0/inst/clkout3_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         5.000       2.845      BUFHCE_X0Y26     skrach_design_i/clk_wiz_0/inst/clkout3_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y3   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X42Y176    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X42Y176    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X42Y176    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X42Y176    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_iodelay_ctrl/u_idelayctrl_200/REFCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y3   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y3   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y3   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X46Y174    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X46Y174    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X46Y175    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X46Y175    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X41Y176    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_drdy_r_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y176    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y176    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y176    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y3   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y3   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKIN1
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X42Y176    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y176    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y176    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X42Y176    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X46Y176    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X46Y176    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X46Y176    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X46Y176    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  freq_refclk
  To Clock:  freq_refclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         freq_refclk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.250       0.000      PHASER_OUT_PHY_X1Y12  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.250       0.000      PHASER_OUT_PHY_X1Y13  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.250       0.000      PHASER_OUT_PHY_X1Y14  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Min Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            1.250         1.250       0.000      PHASER_OUT_PHY_X1Y15  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT0          n/a            1.249         1.250       0.001      PLLE2_ADV_X1Y3        skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Min Period        n/a     PHASER_REF/CLKIN           n/a            1.249         1.250       0.001      PHASER_REF_X1Y3       skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y12  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y13  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y14  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_OUT_PHY/FREQREFCLK  n/a            2.500         1.250       1.250      PHASER_OUT_PHY_X1Y15  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
Max Period        n/a     PHASER_REF/CLKIN           n/a            2.501         1.250       1.251      PHASER_REF_X1Y3       skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Max Period        n/a     PLLE2_ADV/CLKOUT0          n/a            160.000       1.250       158.750    PLLE2_ADV_X1Y3        skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
Low Pulse Width   Slow    PHASER_REF/CLKIN           n/a            0.562         0.625       0.063      PHASER_REF_X1Y3       skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
Low Pulse Width   Fast    PHASER_REF/CLKIN           n/a            0.562         0.625       0.063      PHASER_REF_X1Y3       skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i/CLKIN
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.625       0.062      PHASER_OUT_PHY_X1Y12  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.625       0.062      PHASER_OUT_PHY_X1Y13  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.625       0.062      PHASER_IN_PHY_X1Y14   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.625       0.062      PHASER_IN_PHY_X1Y14   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.625       0.062      PHASER_OUT_PHY_X1Y14  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.625       0.062      PHASER_IN_PHY_X1Y15   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/FREQREFCLK   n/a            0.563         0.625       0.062      PHASER_IN_PHY_X1Y15   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/FREQREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.625       0.062      PHASER_OUT_PHY_X1Y15  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.625       0.062      PHASER_OUT_PHY_X1Y15  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/FREQREFCLK  n/a            0.563         0.625       0.062      PHASER_OUT_PHY_X1Y12  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/FREQREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y176  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y176  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y178  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y178  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y179  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y179  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y180  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y180  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y183  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y183  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv
  To Clock:  iserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        7.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.972ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     1.745    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y176        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y176        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.170 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     2.699    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.053    11.242    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    10.671    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.671    
                         arrival time                          -2.699    
  -------------------------------------------------------------------
                         slack                                  7.972    

Slack (MET) :             7.973ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     1.745    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y176        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y176        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.170 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     2.698    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.053    11.242    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    10.671    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.671    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  7.973    

Slack (MET) :             7.973ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     1.745    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y176        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y176        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.170 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     2.698    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.053    11.242    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    10.671    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.671    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  7.973    

Slack (MET) :             7.973ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.450     1.745    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y176        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y176        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.170 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     2.698    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d1[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.053    11.242    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    10.671    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.671    
                         arrival time                          -2.698    
  -------------------------------------------------------------------
                         slack                                  7.973    

Slack (MET) :             8.016ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.455     1.750    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y186        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y186        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.175 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     2.704    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d9[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.053    11.242    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.522    10.720    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -2.704    
  -------------------------------------------------------------------
                         slack                                  8.016    

Slack (MET) :             8.017ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.455     1.750    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y186        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y186        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.175 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     2.703    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d9[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.053    11.242    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D9[0])
                                                     -0.522    10.720    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                  8.017    

Slack (MET) :             8.017ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.455     1.750    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y186        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y186        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.175 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     2.703    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d9[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.053    11.242    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D9[1])
                                                     -0.522    10.720    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                  8.017    

Slack (MET) :             8.017ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.455     1.750    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y186        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y186        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.175 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     2.703    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d9[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D9[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.053    11.242    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D9[2])
                                                     -0.522    10.720    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                          -2.703    
  -------------------------------------------------------------------
                         slack                                  8.017    

Slack (MET) :             8.024ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     1.743    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y178        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y178        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.168 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     2.697    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d3[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.053    11.242    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D3[3])
                                                     -0.521    10.721    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.721    
                         arrival time                          -2.697    
  -------------------------------------------------------------------
                         slack                                  8.024    

Slack (MET) :             8.025ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv rise@10.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.619ns = ( 10.619 - 10.000 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.607    -0.370    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.122 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.295 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.448     1.743    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y178        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y178        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.168 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     2.696    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d3[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D3[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576     9.002    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.456 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.619 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.619    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.295    
                         clock uncertainty           -0.053    11.242    
    IN_FIFO_X1Y14        IN_FIFO (Setup_in_fifo_WRCLK_D3[0])
                                                     -0.521    10.721    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.721    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                  8.025    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.839ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     0.897 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     0.897    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_wr_enable
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     0.826    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     0.996    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.126 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.336    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     0.803    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     0.996    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.126 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.336    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     0.803    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     0.996    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.126 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.337    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     0.803    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.157     0.996    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y183        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y183        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.126 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.337    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d6[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     0.803    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     0.994    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.124 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.334    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     0.793    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     0.994    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.124 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.334    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[1]
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     0.793    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     0.994    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.124 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.335    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[2]
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     0.793    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.155     0.994    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y180        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y180        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.124 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.335    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d5[3]
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     0.793    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv rise@0.000ns - iserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.646ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.749 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.839 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.154     0.993    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y179        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y179        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.123 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.333    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/if_d4[0]
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    -0.669    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.550 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.646 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.646    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv
    IN_FIFO_X1Y14        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.839    
    IN_FIFO_X1Y14        IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     0.791    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.542    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         10.000      5.000      IN_FIFO_X1Y14  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y176  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y178  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y179  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y180  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y183  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y184  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y185  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y186  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y14  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y14  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y14  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y14  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y187  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y187  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y188  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y188  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y191  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y191  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y192  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y192  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         2.500       0.833      ILOGIC_X1Y195  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         2.500       0.833      ILOGIC_X1Y195  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  iserdes_clkdiv_1
  To Clock:  iserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        7.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.898ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.425ns (38.317%)  route 0.684ns (61.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.750ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.465     1.750    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y191        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y191        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.175 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.684     2.860    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d4[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.053    11.232    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D4[2])
                                                     -0.475    10.757    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.757    
                         arrival time                          -2.860    
  -------------------------------------------------------------------
                         slack                                  7.898    

Slack (MET) :             7.955ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y188        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y188        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.177 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     2.706    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.053    11.232    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D1[3])
                                                     -0.571    10.661    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                  7.955    

Slack (MET) :             7.956ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y188        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y188        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.177 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     2.705    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.053    11.232    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D1[0])
                                                     -0.571    10.661    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  7.956    

Slack (MET) :             7.956ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y188        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y188        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.177 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     2.705    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.053    11.232    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D1[1])
                                                     -0.571    10.661    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  7.956    

Slack (MET) :             7.956ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y188        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y188        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.177 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     2.705    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d1[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D1[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.053    11.232    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D1[2])
                                                     -0.571    10.661    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.661    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  7.956    

Slack (MET) :             7.982ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y187        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y187        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.177 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     2.706    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d0[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.053    11.232    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D0[3])
                                                     -0.544    10.688    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.688    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                  7.982    

Slack (MET) :             7.983ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y187        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y187        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.425     2.177 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.528     2.705    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d0[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.053    11.232    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D0[0])
                                                     -0.544    10.688    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.688    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  7.983    

Slack (MET) :             7.983ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y187        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y187        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.425     2.177 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.528     2.705    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d0[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.053    11.232    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D0[1])
                                                     -0.544    10.688    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.688    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  7.983    

Slack (MET) :             7.983ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.425ns (44.594%)  route 0.528ns (55.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.467     1.752    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y187        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y187        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.425     2.177 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.528     2.705    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d0[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D0[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.053    11.232    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D0[2])
                                                     -0.544    10.688    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.688    
                         arrival time                          -2.705    
  -------------------------------------------------------------------
                         slack                                  7.983    

Slack (MET) :             7.999ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (iserdes_clkdiv_1 rise@10.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.425ns (44.547%)  route 0.529ns (55.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.609ns = ( 10.609 - 10.000 ) 
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.676ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.597    -0.380    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.493     1.112 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.173     1.285 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.472     1.757    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y198        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y198        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.425     2.182 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.529     2.711    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d9[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D9[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566     8.992    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    10.446 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.163    10.609 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000    10.609    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.676    11.285    
                         clock uncertainty           -0.053    11.232    
    IN_FIFO_X1Y15        IN_FIFO (Setup_in_fifo_WRCLK_D9[3])
                                                     -0.522    10.710    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         10.710    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                  7.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                            (rising edge-triggered cell PHASER_IN_PHY clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.058ns  (logic 0.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
  -------------------------------------------------------------------    -------------------
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLKDIV_WRENABLE)
                                                      0.058     0.891 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/WRENABLE
                         net (fo=1, routed)           0.000     0.891    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_wr_enable
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WREN
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_WREN)
                                                     -0.013     0.820    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     0.995    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.125 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.335    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[0])
                                                     -0.036     0.797    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     0.995    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.125 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.335    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[1])
                                                     -0.036     0.797    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     0.995    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.125 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.336    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[2])
                                                     -0.036     0.797    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.162     0.995    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y195        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y195        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.125 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.336    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d6[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D6[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D6[3])
                                                     -0.036     0.797    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.797    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     0.993    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y192        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y192        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.123 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.333    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D5[0])
                                                     -0.046     0.787    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[1]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     0.993    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y192        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y192        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q3)
                                                      0.130     1.123 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q3
                         net (fo=1, routed)           0.210     1.333    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[1]
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[1]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D5[1])
                                                     -0.046     0.787    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[2]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     0.993    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y192        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y192        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q2)
                                                      0.130     1.123 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q2
                         net (fo=1, routed)           0.211     1.334    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[2]
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[2]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D5[2])
                                                     -0.046     0.787    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[3]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.130ns (38.119%)  route 0.211ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.160     0.993    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y192        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y192        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q1)
                                                      0.130     1.123 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/Q1
                         net (fo=1, routed)           0.211     1.334    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d5[3]
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D5[3]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D5[3])
                                                     -0.046     0.787    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
                            (rising edge-triggered cell ISERDESE2 clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[0]
                            (rising edge-triggered cell IN_FIFO clocked by iserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             iserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iserdes_clkdiv_1 rise@0.000ns - iserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.130ns (38.231%)  route 0.210ns (61.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.640ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.191    -0.453    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.195     0.743 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.090     0.833 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.159     0.992    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/iserdes_clkdiv
    ILOGIC_X1Y191        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y191        ISERDESE2 (Prop_iserdese2_CLKDIVP_Q4)
                                                      0.130     1.122 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/Q4
                         net (fo=1, routed)           0.210     1.332    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/if_d4[0]
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/D4[0]
  -------------------------------------------------------------------    -------------------

                         (clock iserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    -0.675    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219     0.544 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_ICLK_ICLKDIV)
                                                      0.096     0.640 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV
                         net (fo=9, routed)           0.000     0.640    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv
    IN_FIFO_X1Y15        IN_FIFO                                      r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
                         clock pessimism              0.192     0.833    
    IN_FIFO_X1Y15        IN_FIFO (Hold_in_fifo_WRCLK_D4[0])
                                                     -0.048     0.785    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.547    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iserdes_clkdiv_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     IN_FIFO/WRCLK      n/a            5.000         10.000      5.000      IN_FIFO_X1Y15  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y187  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y188  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y191  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y192  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y195  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y196  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y197  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKDIVP
Min Period        n/a     ISERDESE2/CLKDIVP  n/a            1.667         10.000      8.333      ILOGIC_X1Y198  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKDIVP
Low Pulse Width   Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y15  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y15  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y15  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/WRCLK      n/a            2.150         5.000       2.850      IN_FIFO_X1Y15  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mem_refclk
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        1.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (mem_refclk rise@2.500ns - mem_refclk rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.622ns (56.908%)  route 0.471ns (43.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 1.515 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.356ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621    -0.356    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y3     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.622     0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.471     0.737    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -2.607 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    -0.884    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.793 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     0.843    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589     1.515    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.629     2.144    
                         clock uncertainty           -0.057     2.087    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Setup_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                     -0.011     2.076    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          2.076    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                  1.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mem_refclk rise@0.000ns - mem_refclk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.313ns (68.192%)  route 0.146ns (31.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.195    -0.449    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
  -------------------------------------------------------------------    -------------------
    PHY_CONTROL_X1Y3     PHY_CONTROL (Prop_phy_control_MEMREFCLK_PHYCTLEMPTY)
                                                      0.313    -0.136 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLEMPTY
                         net (fo=1, routed)           0.146     0.010    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i_n_1
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCTLMSTREMPTY
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.215    -0.671    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.222    -0.449    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Hold_phy_control_MEMREFCLK_PHYCTLMSTREMPTY)
                                                      0.123    -0.326    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mem_refclk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1 }

Check Type        Corner  Lib Pin                   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PHY_CONTROL/MEMREFCLK     n/a            1.475         2.500       1.025      PHY_CONTROL_X1Y3      skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Min Period        n/a     PLLE2_ADV/CLKOUT1         n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y3        skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Max Period        n/a     PLLE2_ADV/CLKOUT1         n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y3        skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
Low Pulse Width   Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.250       0.625      PHY_CONTROL_X1Y3      skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
Low Pulse Width   Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.250       0.625      PHY_CONTROL_X1Y3      skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.250       0.625      PHY_CONTROL_X1Y3      skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Slow    PHY_CONTROL/MEMREFCLK     n/a            0.625         1.250       0.625      PHY_CONTROL_X1Y3      skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.250       0.687      PHASER_IN_PHY_X1Y15   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y12  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y12  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y13  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Fast    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y13  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/MEMREFCLK
High Pulse Width  Slow    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.250       0.687      PHASER_IN_PHY_X1Y14   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Fast    PHASER_IN_PHY/MEMREFCLK   n/a            0.563         1.250       0.687      PHASER_IN_PHY_X1Y14   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/MEMREFCLK
High Pulse Width  Slow    PHASER_OUT_PHY/MEMREFCLK  n/a            0.563         1.250       0.687      PHASER_OUT_PHY_X1Y14  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/MEMREFCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y151  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y150  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y152  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y153  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y154  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y155  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y156  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y159  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y160  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y161  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        8.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.674ns (40.087%)  route 1.007ns (59.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674     2.604 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[7]
                         net (fo=1, routed)           1.007     3.611    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y150        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.342    
                         clock uncertainty           -0.057    12.285    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.660    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                  8.049    

Slack (MET) :             8.050ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.680ns  (logic 0.674ns (40.111%)  route 1.006ns (59.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[6])
                                                      0.674     2.604 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[6]
                         net (fo=1, routed)           1.006     3.610    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[42]
    OLOGIC_X1Y150        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.342    
                         clock uncertainty           -0.057    12.285    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    11.660    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -3.610    
  -------------------------------------------------------------------
                         slack                                  8.050    

Slack (MET) :             8.053ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.677ns  (logic 0.674ns (40.179%)  route 1.003ns (59.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674     2.604 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[5]
                         net (fo=1, routed)           1.003     3.607    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y150        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.342    
                         clock uncertainty           -0.057    12.285    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.660    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -3.607    
  -------------------------------------------------------------------
                         slack                                  8.053    

Slack (MET) :             8.239ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.674ns (45.206%)  route 0.817ns (54.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674     2.604 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[4]
                         net (fo=1, routed)           0.817     3.421    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y150        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.342    
                         clock uncertainty           -0.057    12.285    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.660    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                  8.239    

Slack (MET) :             8.567ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.674ns (57.945%)  route 0.489ns (42.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[0])
                                                      0.674     2.604 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[0]
                         net (fo=1, routed)           0.489     3.093    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[4]
    OLOGIC_X1Y152        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.342    
                         clock uncertainty           -0.057    12.285    
    OLOGIC_X1Y152        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.660    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.660    
                         arrival time                          -3.093    
  -------------------------------------------------------------------
                         slack                                  8.567    

Slack (MET) :             8.584ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 11.640 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     2.604 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.072    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y159        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    11.640    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.338    
                         clock uncertainty           -0.057    12.281    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.656    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.656    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  8.584    

Slack (MET) :             8.584ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 11.640 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     2.604 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.072    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y159        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    11.640    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.338    
                         clock uncertainty           -0.057    12.281    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.656    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.656    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  8.584    

Slack (MET) :             8.584ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 11.640 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     2.604 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.072    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y159        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    11.640    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.338    
                         clock uncertainty           -0.057    12.281    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.656    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.656    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  8.584    

Slack (MET) :             8.585ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 11.640 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     2.604 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     3.071    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[26]
    OLOGIC_X1Y159        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    11.640    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.338    
                         clock uncertainty           -0.057    12.281    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    11.656    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.656    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  8.585    

Slack (MET) :             8.586ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 11.642 - 10.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.930    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     2.604 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     3.072    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[16]
    OLOGIC_X1Y155        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.410    11.642    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y155        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697    12.340    
                         clock uncertainty           -0.057    12.283    
    OLOGIC_X1Y155        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.658    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.658    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  8.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.588 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     1.738    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y153        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.629    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.648    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.588 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     1.738    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y153        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.629    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.648    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.588 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     1.738    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y153        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.629    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.648    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.588 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     1.739    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y153        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.629    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.648    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.591 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     1.741    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y162        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.458    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.630    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.649    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.591 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     1.741    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y162        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.458    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.630    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.649    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.591 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     1.741    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y162        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.458    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.630    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.649    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.591 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     1.741    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y152        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.629    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.648    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.591 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     1.741    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y152        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.629    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.648    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clkdiv rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.450    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y12       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.591 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     1.741    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y152        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.629    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.648    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X1Y12  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y151   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y150   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y152   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y153   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y154   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y155   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y156   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y159   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y160   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_1
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y163  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y169  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y170  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y164  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y165  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y166  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y167  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y168  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y171  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y172  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        8.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[4])
                                                      0.674     2.593 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[4]
                         net (fo=1, routed)           0.468     3.061    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[40]
    OLOGIC_X1Y169        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.057    12.258    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.633    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[5])
                                                      0.674     2.593 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[5]
                         net (fo=1, routed)           0.468     3.061    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[41]
    OLOGIC_X1Y169        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.057    12.258    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.633    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[7])
                                                      0.674     2.593 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[7]
                         net (fo=1, routed)           0.468     3.061    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[43]
    OLOGIC_X1Y169        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.057    12.258    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.633    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[4])
                                                      0.674     2.593 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[4]
                         net (fo=1, routed)           0.468     3.061    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[44]
    OLOGIC_X1Y170        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.057    12.258    
    OLOGIC_X1Y170        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.633    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[5])
                                                      0.674     2.593 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[5]
                         net (fo=1, routed)           0.468     3.061    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[45]
    OLOGIC_X1Y170        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.057    12.258    
    OLOGIC_X1Y170        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.633    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[7])
                                                      0.674     2.593 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[7]
                         net (fo=1, routed)           0.468     3.061    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[47]
    OLOGIC_X1Y170        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.057    12.258    
    OLOGIC_X1Y170        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.633    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     2.593 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.061    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[24]
    OLOGIC_X1Y171        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.057    12.258    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625    11.633    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     2.593 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.061    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[25]
    OLOGIC_X1Y171        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.057    12.258    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    11.633    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     2.593 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.061    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[27]
    OLOGIC_X1Y171        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.057    12.258    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625    11.633    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.573ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.618ns = ( 11.618 - 10.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.919    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[6])
                                                      0.674     2.593 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q5[6]
                         net (fo=1, routed)           0.467     3.060    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[42]
    OLOGIC_X1Y169        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.396    11.618    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696    12.315    
                         clock uncertainty           -0.057    12.258    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625    11.633    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.633    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  8.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.581 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     1.731    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[9]
    OLOGIC_X1Y165        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.618    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.637    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.581 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     1.731    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[10]
    OLOGIC_X1Y165        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.618    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.637    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.581 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     1.731    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[11]
    OLOGIC_X1Y165        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.618    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.637    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.581 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     1.732    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[8]
    OLOGIC_X1Y165        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.618    
    OLOGIC_X1Y165        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.637    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.584 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     1.734    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[37]
    OLOGIC_X1Y174        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.445    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.619    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.638    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.584 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     1.734    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[38]
    OLOGIC_X1Y174        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.445    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.619    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.638    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.584 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     1.734    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[39]
    OLOGIC_X1Y174        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.445    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.619    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.638    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.584 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     1.734    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[5]
    OLOGIC_X1Y164        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.618    
    OLOGIC_X1Y164        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.637    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.584 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     1.734    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[6]
    OLOGIC_X1Y164        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.618    
    OLOGIC_X1Y164        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.637    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clkdiv_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y13       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.584 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     1.734    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_dq[7]
    OLOGIC_X1Y164        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.618    
    OLOGIC_X1Y164        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.637    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         10.000      5.000      OUT_FIFO_X1Y13  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y163   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y169   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y170   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y164   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y165   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y166   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y167   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y168   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         10.000      8.333      OLOGIC_X1Y171   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clk_2

Setup :            0  Failing Endpoints,  Worst Slack        0.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 4.625 - 2.500 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.452 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.014 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     3.490    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -2.607 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    -0.884    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.793 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     0.843    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     1.508    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.584 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.225 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     4.625    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.727     5.352    
                         clock uncertainty           -0.057     5.295    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D1)      -0.885     4.410    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          4.410    
                         arrival time                          -3.490    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 4.625 - 2.500 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.452 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550     3.002 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.468     3.471    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -2.607 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    -0.884    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.793 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     0.843    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     1.508    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.584 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.225 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     4.625    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.727     5.352    
                         clock uncertainty           -0.057     5.295    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D1)      -0.834     4.461    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          4.461    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 4.625 - 2.500 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.452 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550     3.002 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468     3.471    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y182        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -2.607 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    -0.884    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.793 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     0.843    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     1.508    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.584 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.225 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     4.625    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.727     5.352    
                         clock uncertainty           -0.057     5.295    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D2)      -0.834     4.461    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          4.461    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_2 rise@2.500ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 4.625 - 2.500 ) 
    Source Clock Delay      (SCD):    2.452ns
    Clock Pessimism Removal (CPR):    0.727ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.452 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.014 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     3.490    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -2.607 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    -0.884    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.793 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     0.843    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     1.508    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.584 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.225 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.400     4.625    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.727     5.352    
                         clock uncertainty           -0.057     5.295    
    OLOGIC_X1Y182        ODDR (Setup_oddr_C_D2)      -0.788     4.507    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          4.507    
                         arrival time                          -3.490    
  -------------------------------------------------------------------
                         slack                                  1.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.906 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     2.252 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     2.402    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y182        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.763 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     1.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.143     2.082    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D2)       -0.093     1.989    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.346ns (69.575%)  route 0.151ns (30.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.906 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     2.252 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.151     2.403    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.763 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     1.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.143     2.082    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D1)       -0.093     1.989    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.403    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.906 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.257 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.417    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.763 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     1.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.143     2.082    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D1)       -0.113     1.969    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.906ns
    Clock Pessimism Removal (CPR):    -0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.906 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.257 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.417    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y182        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.763 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.176     1.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y182        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.143     2.082    
    OLOGIC_X1Y182        ODDR (Hold_oddr_C_D2)       -0.113     1.969    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.448    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_2
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y176  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y177  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y178  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y179  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y180  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y183  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y184  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y185  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y186  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y181  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        3.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.288ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.674ns (46.939%)  route 0.762ns (53.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 6.638 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q8[1])
                                                      0.674     2.604 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q8[1]
                         net (fo=1, routed)           0.762     3.366    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[29]
    OLOGIC_X1Y185        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     6.638    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y185        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.336    
                         clock uncertainty           -0.057     7.279    
    OLOGIC_X1Y185        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     6.654    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.654    
                         arrival time                          -3.366    
  -------------------------------------------------------------------
                         slack                                  3.288    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     2.604 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.072    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y183        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.333    
                         clock uncertainty           -0.057     7.276    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     6.651    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.651    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.579    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     2.604 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.072    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y183        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.333    
                         clock uncertainty           -0.057     7.276    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     6.651    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.651    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.579    

Slack (MET) :             3.579ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     2.604 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.072    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y183        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.333    
                         clock uncertainty           -0.057     7.276    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     6.651    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.651    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.579    

Slack (MET) :             3.580ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     2.604 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     3.071    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y183        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.333    
                         clock uncertainty           -0.057     7.276    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     6.651    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.651    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  3.580    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 6.637 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     2.604 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     3.072    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y179        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     6.637    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.335    
                         clock uncertainty           -0.057     7.278    
    OLOGIC_X1Y179        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     6.653    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 6.637 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674     2.604 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468     3.072    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y179        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     6.637    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.335    
                         clock uncertainty           -0.057     7.278    
    OLOGIC_X1Y179        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     6.653    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 6.637 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674     2.604 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468     3.072    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y179        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     6.637    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.335    
                         clock uncertainty           -0.057     7.278    
    OLOGIC_X1Y179        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     6.653    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 6.637 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674     2.604 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[0]
                         net (fo=1, routed)           0.468     3.072    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y180        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     6.637    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y180        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.335    
                         clock uncertainty           -0.057     7.278    
    OLOGIC_X1Y180        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     6.653    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.581    

Slack (MET) :             3.581ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 6.637 - 5.000 ) 
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.930 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.930    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.674     2.604 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q5[1]
                         net (fo=1, routed)           0.468     3.072    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y180        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.405     6.637    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y180        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.697     7.335    
                         clock uncertainty           -0.057     7.278    
    OLOGIC_X1Y180        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     6.653    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.653    
                         arrival time                          -3.072    
  -------------------------------------------------------------------
                         slack                                  3.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.588 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     1.738    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y177        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.627    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.646    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.588 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     1.738    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y177        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.627    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.646    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.588 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     1.738    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y177        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.627    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.646    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.588 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     1.739    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[4]
    OLOGIC_X1Y177        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.627    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.646    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.591 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     1.741    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y186        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.456    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.628    
    OLOGIC_X1Y186        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.647    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.591 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     1.741    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y186        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.456    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.628    
    OLOGIC_X1Y186        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.647    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.591 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     1.741    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y186        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.178     1.456    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.628    
    OLOGIC_X1Y186        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.647    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.591 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     1.741    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[1]
    OLOGIC_X1Y176        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y176        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.627    
    OLOGIC_X1Y176        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.646    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.591 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     1.741    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[2]
    OLOGIC_X1Y176        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y176        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.627    
    OLOGIC_X1Y176        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.646    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clkdiv_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.172ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.450 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.450    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y14       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.591 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     1.741    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/of_dqbus[3]
    OLOGIC_X1Y176        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y176        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.172     1.627    
    OLOGIC_X1Y176        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.646    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         5.000       0.000      OUT_FIFO_X1Y14  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y176   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y177   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y178   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y179   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y180   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y183   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y184   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y185   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y186   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y14  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y14  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y14  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y14  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clk_3

Setup :            0  Failing Endpoints,  Worst Slack        0.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.408ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_3 rise@2.500ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 4.631 - 2.500 ) 
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.441 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.003 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     3.479    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -2.607 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    -0.884    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.793 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     0.843    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     1.498    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.574 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.215 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     4.631    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.726     5.357    
                         clock uncertainty           -0.057     5.300    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D1)      -0.885     4.415    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          4.415    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_3 rise@2.500ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.550ns (52.926%)  route 0.489ns (47.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 4.631 - 2.500 ) 
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.441 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.550     2.991 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.489     3.480    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -2.607 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    -0.884    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.793 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     0.843    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     1.498    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.574 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.215 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     4.631    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.726     5.357    
                         clock uncertainty           -0.057     5.300    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D1)      -0.834     4.466    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          4.466    
                         arrival time                          -3.480    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.007ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_3 rise@2.500ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.550ns (54.011%)  route 0.468ns (45.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 4.631 - 2.500 ) 
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.441 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.550     2.991 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.468     3.460    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y194        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -2.607 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    -0.884    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.793 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     0.843    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     1.498    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.574 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.215 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     4.631    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.726     5.357    
                         clock uncertainty           -0.057     5.300    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D2)      -0.834     4.466    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                          4.466    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                  1.007    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clk_3 rise@2.500ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.562ns (54.177%)  route 0.475ns (45.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 4.631 - 2.500 ) 
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.726ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.679     2.441 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.562     3.003 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.475     3.479    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     3.905 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.067    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -2.607 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    -0.884    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -0.793 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     0.843    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     0.926 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     1.498    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     3.574 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.641     4.215 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.416     4.631    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.726     5.357    
                         clock uncertainty           -0.057     5.300    
    OLOGIC_X1Y194        ODDR (Setup_oddr_C_D2)      -0.788     4.512    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                          4.512    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  1.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.346ns (69.715%)  route 0.150ns (30.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    -0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.899 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[1])
                                                      0.346     2.245 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[1]
                         net (fo=1, routed)           0.150     2.395    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[1]
    OLOGIC_X1Y194        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.754 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     1.935    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.145     2.080    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D2)       -0.093     1.987    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.346ns (66.901%)  route 0.171ns (33.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    -0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.899 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_DQSBUS[0])
                                                      0.346     2.245 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DQSBUS[0]
                         net (fo=1, routed)           0.171     2.416    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DQSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.754 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     1.935    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs/C
                         clock pessimism              0.145     2.080    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D1)       -0.093     1.987    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    -0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.899 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.250 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.410    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.754 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     1.935    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.145     2.080    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D1)       -0.113     1.967    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
                            (rising edge-triggered cell ODDR clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             oserdes_clk_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clk_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.351ns (68.643%)  route 0.160ns (31.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    -0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.539     1.899 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLKDELAYED_CTSBUS[0])
                                                      0.351     2.250 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/CTSBUS[0]
                         net (fo=2, routed)           0.160     2.410    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CTSBUS[0]
    OLOGIC_X1Y194        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDELAYED)
                                                      0.573     1.754 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDELAYED
                         net (fo=2, routed)           0.181     1.935    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clk_delayed
    OLOGIC_X1Y194        ODDR                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts/C
                         clock pessimism              0.145     2.080    
    OLOGIC_X1Y194        ODDR (Hold_oddr_C_D2)       -0.113     1.967    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.443    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clk_3
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK }

Check Type  Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y187  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y188  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y189  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y191  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y192  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y195  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y196  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y197  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y198  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK
Min Period  n/a     OSERDESE2/CLK  n/a            1.667         2.500       0.833      OLOGIC_X1Y193  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK



---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clkdiv_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        3.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[0])
                                                      0.674     2.593 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[0]
                         net (fo=1, routed)           0.468     3.061    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[20]
    OLOGIC_X1Y195        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.338    
                         clock uncertainty           -0.057     7.281    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     6.656    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[1])
                                                      0.674     2.593 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[1]
                         net (fo=1, routed)           0.468     3.061    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[21]
    OLOGIC_X1Y195        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.338    
                         clock uncertainty           -0.057     7.281    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     6.656    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[3])
                                                      0.674     2.593 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[3]
                         net (fo=1, routed)           0.468     3.061    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[23]
    OLOGIC_X1Y195        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.338    
                         clock uncertainty           -0.057     7.281    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     6.656    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.596ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.674ns (59.055%)  route 0.467ns (40.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q6[2])
                                                      0.674     2.593 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q6[2]
                         net (fo=1, routed)           0.467     3.060    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[22]
    OLOGIC_X1Y195        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.338    
                         clock uncertainty           -0.057     7.281    
    OLOGIC_X1Y195        OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     6.656    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  3.596    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 6.643 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[0])
                                                      0.674     2.593 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[0]
                         net (fo=1, routed)           0.468     3.061    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[12]
    OLOGIC_X1Y191        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     6.643    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.340    
                         clock uncertainty           -0.057     7.283    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     6.658    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 6.643 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[1])
                                                      0.674     2.593 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[1]
                         net (fo=1, routed)           0.468     3.061    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[13]
    OLOGIC_X1Y191        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     6.643    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.340    
                         clock uncertainty           -0.057     7.283    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     6.658    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 6.643 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q4[3])
                                                      0.674     2.593 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q4[3]
                         net (fo=1, routed)           0.468     3.061    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[15]
    OLOGIC_X1Y191        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     6.643    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.340    
                         clock uncertainty           -0.057     7.283    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     6.658    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 6.643 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[0])
                                                      0.674     2.593 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[0]
                         net (fo=1, routed)           0.468     3.061    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[16]
    OLOGIC_X1Y192        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     6.643    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.340    
                         clock uncertainty           -0.057     7.283    
    OLOGIC_X1Y192        OSERDESE2 (Setup_oserdese2_CLKDIV_D1)
                                                     -0.625     6.658    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 6.643 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[1])
                                                      0.674     2.593 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[1]
                         net (fo=1, routed)           0.468     3.061    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[17]
    OLOGIC_X1Y192        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     6.643    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.340    
                         clock uncertainty           -0.057     7.283    
    OLOGIC_X1Y192        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625     6.658    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.674ns (59.004%)  route 0.468ns (40.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 6.643 - 5.000 ) 
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.157     1.919 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.919    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q5[3])
                                                      0.674     2.593 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q5[3]
                         net (fo=1, routed)           0.468     3.061    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[19]
    OLOGIC_X1Y192        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     6.643    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.696     7.340    
                         clock uncertainty           -0.057     7.283    
    OLOGIC_X1Y192        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     6.658    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  3.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[1])
                                                      0.138     1.581 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[1]
                         net (fo=1, routed)           0.150     1.731    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[9]
    OLOGIC_X1Y189        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.626    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.645    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[2])
                                                      0.138     1.581 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[2]
                         net (fo=1, routed)           0.150     1.731    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[10]
    OLOGIC_X1Y189        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.626    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.645    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.138ns (47.866%)  route 0.150ns (52.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[3])
                                                      0.138     1.581 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[3]
                         net (fo=1, routed)           0.150     1.731    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[11]
    OLOGIC_X1Y189        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.626    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.645    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.138ns (47.701%)  route 0.151ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q2[0])
                                                      0.138     1.581 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q2[0]
                         net (fo=1, routed)           0.151     1.732    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[8]
    OLOGIC_X1Y189        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/D1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.626    
    OLOGIC_X1Y189        OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.645    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[1])
                                                      0.141     1.584 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[1]
                         net (fo=1, routed)           0.150     1.734    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[33]
    OLOGIC_X1Y198        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.453    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.627    
    OLOGIC_X1Y198        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.646    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[2])
                                                      0.141     1.584 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[2]
                         net (fo=1, routed)           0.150     1.734    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[34]
    OLOGIC_X1Y198        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.453    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.627    
    OLOGIC_X1Y198        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.646    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q9[3])
                                                      0.141     1.584 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q9[3]
                         net (fo=1, routed)           0.150     1.734    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[35]
    OLOGIC_X1Y198        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.184     1.453    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.627    
    OLOGIC_X1Y198        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.646    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[1])
                                                      0.141     1.584 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[1]
                         net (fo=1, routed)           0.150     1.734    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[5]
    OLOGIC_X1Y188        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.626    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.645    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[2])
                                                      0.141     1.584 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[2]
                         net (fo=1, routed)           0.150     1.734    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[6]
    OLOGIC_X1Y188        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.626    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.645    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clkdiv_3 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.403%)  route 0.150ns (51.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.083     1.443 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
  -------------------------------------------------------------------    -------------------
    OUT_FIFO_X1Y15       OUT_FIFO (Prop_out_fifo_RDCLK_Q1[3])
                                                      0.141     1.584 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/Q1[3]
                         net (fo=1, routed)           0.150     1.734    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/of_dqbus[7]
    OLOGIC_X1Y188        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/D4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.174     1.626    
    OLOGIC_X1Y188        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.645    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oserdes_clkdiv_3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     OUT_FIFO/RDCLK    n/a            5.000         5.000       0.000      OUT_FIFO_X1Y15  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y187   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y188   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y189   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y191   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y192   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y195   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y196   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y197   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV  n/a            1.667         5.000       3.333      OLOGIC_X1Y198   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
Low Pulse Width   Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y15  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y15  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y15  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/RDCLK    n/a            2.150         2.500       0.350      OUT_FIFO_X1Y15  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk3_out
  To Clock:  pll_clk3_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk3_out
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFH/I             n/a            2.155         10.000      7.845      BUFHCE_X1Y36     skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y3  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y3   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y3  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y3   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y3  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y3  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y3  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y3  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        2.723ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.765ns  (logic 1.456ns (21.521%)  route 5.309ns (78.479%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.642ns = ( 10.642 - 10.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.724ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.674     1.408    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/CLK
    SLICE_X135Y161       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y161       FDRE (Prop_fdre_C_Q)         0.456     1.864 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/Q
                         net (fo=52, routed)          0.903     2.767    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/arvalid_d2
    SLICE_X133Y166       LUT3 (Prop_lut3_I0_O)        0.150     2.917 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axvalid_i_1__0/O
                         net (fo=4, routed)           1.089     4.006    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/arvalid_int
    SLICE_X132Y179       LUT6 (Prop_lut6_I5_O)        0.326     4.332 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_addr_r1[27]_i_4/O
                         net (fo=6, routed)           1.195     5.526    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_reg
    SLICE_X132Y166       LUT3 (Prop_lut3_I1_O)        0.150     5.676 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_i_1/O
                         net (fo=13, routed)          1.342     7.018    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next
    SLICE_X136Y157       LUT5 (Prop_lut5_I1_O)        0.374     7.392 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=34, routed)          0.781     8.173    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/E[0]
    SLICE_X129Y162       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.553    10.642    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X129Y162       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[24]/C
                         clock pessimism              0.724    11.366    
                         clock uncertainty           -0.060    11.305    
    SLICE_X129Y162       FDRE (Setup_fdre_C_CE)      -0.409    10.896    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[24]
  -------------------------------------------------------------------
                         required time                         10.896    
                         arrival time                          -8.173    
  -------------------------------------------------------------------
                         slack                                  2.723    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 1.456ns (21.606%)  route 5.283ns (78.394%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.644ns = ( 10.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.724ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.674     1.408    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/CLK
    SLICE_X135Y161       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y161       FDRE (Prop_fdre_C_Q)         0.456     1.864 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/Q
                         net (fo=52, routed)          0.903     2.767    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/arvalid_d2
    SLICE_X133Y166       LUT3 (Prop_lut3_I0_O)        0.150     2.917 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axvalid_i_1__0/O
                         net (fo=4, routed)           1.089     4.006    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/arvalid_int
    SLICE_X132Y179       LUT6 (Prop_lut6_I5_O)        0.326     4.332 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_addr_r1[27]_i_4/O
                         net (fo=6, routed)           1.195     5.526    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_reg
    SLICE_X132Y166       LUT3 (Prop_lut3_I1_O)        0.150     5.676 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_i_1/O
                         net (fo=13, routed)          1.342     7.018    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next
    SLICE_X136Y157       LUT5 (Prop_lut5_I1_O)        0.374     7.392 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=34, routed)          0.754     8.147    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/E[0]
    SLICE_X129Y160       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.555    10.644    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X129Y160       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.724    11.368    
                         clock uncertainty           -0.060    11.307    
    SLICE_X129Y160       FDRE (Setup_fdre_C_CE)      -0.409    10.898    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 1.456ns (21.606%)  route 5.283ns (78.394%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.644ns = ( 10.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.724ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.674     1.408    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/CLK
    SLICE_X135Y161       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y161       FDRE (Prop_fdre_C_Q)         0.456     1.864 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/Q
                         net (fo=52, routed)          0.903     2.767    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/arvalid_d2
    SLICE_X133Y166       LUT3 (Prop_lut3_I0_O)        0.150     2.917 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axvalid_i_1__0/O
                         net (fo=4, routed)           1.089     4.006    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/arvalid_int
    SLICE_X132Y179       LUT6 (Prop_lut6_I5_O)        0.326     4.332 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_addr_r1[27]_i_4/O
                         net (fo=6, routed)           1.195     5.526    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_reg
    SLICE_X132Y166       LUT3 (Prop_lut3_I1_O)        0.150     5.676 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_i_1/O
                         net (fo=13, routed)          1.342     7.018    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next
    SLICE_X136Y157       LUT5 (Prop_lut5_I1_O)        0.374     7.392 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=34, routed)          0.754     8.147    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/E[0]
    SLICE_X129Y160       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.555    10.644    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X129Y160       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[13]/C
                         clock pessimism              0.724    11.368    
                         clock uncertainty           -0.060    11.307    
    SLICE_X129Y160       FDRE (Setup_fdre_C_CE)      -0.409    10.898    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[13]
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 1.456ns (21.606%)  route 5.283ns (78.394%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.644ns = ( 10.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.724ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.674     1.408    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/CLK
    SLICE_X135Y161       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y161       FDRE (Prop_fdre_C_Q)         0.456     1.864 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/Q
                         net (fo=52, routed)          0.903     2.767    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/arvalid_d2
    SLICE_X133Y166       LUT3 (Prop_lut3_I0_O)        0.150     2.917 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axvalid_i_1__0/O
                         net (fo=4, routed)           1.089     4.006    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/arvalid_int
    SLICE_X132Y179       LUT6 (Prop_lut6_I5_O)        0.326     4.332 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_addr_r1[27]_i_4/O
                         net (fo=6, routed)           1.195     5.526    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_reg
    SLICE_X132Y166       LUT3 (Prop_lut3_I1_O)        0.150     5.676 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_i_1/O
                         net (fo=13, routed)          1.342     7.018    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next
    SLICE_X136Y157       LUT5 (Prop_lut5_I1_O)        0.374     7.392 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=34, routed)          0.754     8.147    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/E[0]
    SLICE_X129Y160       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.555    10.644    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X129Y160       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[15]/C
                         clock pessimism              0.724    11.368    
                         clock uncertainty           -0.060    11.307    
    SLICE_X129Y160       FDRE (Setup_fdre_C_CE)      -0.409    10.898    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[15]
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 1.456ns (21.606%)  route 5.283ns (78.394%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.644ns = ( 10.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.724ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.674     1.408    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/CLK
    SLICE_X135Y161       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y161       FDRE (Prop_fdre_C_Q)         0.456     1.864 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/Q
                         net (fo=52, routed)          0.903     2.767    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/arvalid_d2
    SLICE_X133Y166       LUT3 (Prop_lut3_I0_O)        0.150     2.917 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axvalid_i_1__0/O
                         net (fo=4, routed)           1.089     4.006    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/arvalid_int
    SLICE_X132Y179       LUT6 (Prop_lut6_I5_O)        0.326     4.332 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_addr_r1[27]_i_4/O
                         net (fo=6, routed)           1.195     5.526    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_reg
    SLICE_X132Y166       LUT3 (Prop_lut3_I1_O)        0.150     5.676 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_i_1/O
                         net (fo=13, routed)          1.342     7.018    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next
    SLICE_X136Y157       LUT5 (Prop_lut5_I1_O)        0.374     7.392 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=34, routed)          0.754     8.147    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/E[0]
    SLICE_X129Y160       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.555    10.644    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X129Y160       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[16]/C
                         clock pessimism              0.724    11.368    
                         clock uncertainty           -0.060    11.307    
    SLICE_X129Y160       FDRE (Setup_fdre_C_CE)      -0.409    10.898    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[16]
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 1.456ns (21.606%)  route 5.283ns (78.394%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.644ns = ( 10.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.724ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.674     1.408    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/CLK
    SLICE_X135Y161       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y161       FDRE (Prop_fdre_C_Q)         0.456     1.864 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/Q
                         net (fo=52, routed)          0.903     2.767    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/arvalid_d2
    SLICE_X133Y166       LUT3 (Prop_lut3_I0_O)        0.150     2.917 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axvalid_i_1__0/O
                         net (fo=4, routed)           1.089     4.006    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/arvalid_int
    SLICE_X132Y179       LUT6 (Prop_lut6_I5_O)        0.326     4.332 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_addr_r1[27]_i_4/O
                         net (fo=6, routed)           1.195     5.526    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_reg
    SLICE_X132Y166       LUT3 (Prop_lut3_I1_O)        0.150     5.676 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_i_1/O
                         net (fo=13, routed)          1.342     7.018    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next
    SLICE_X136Y157       LUT5 (Prop_lut5_I1_O)        0.374     7.392 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=34, routed)          0.754     8.147    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/E[0]
    SLICE_X129Y160       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.555    10.644    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X129Y160       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[17]/C
                         clock pessimism              0.724    11.368    
                         clock uncertainty           -0.060    11.307    
    SLICE_X129Y160       FDRE (Setup_fdre_C_CE)      -0.409    10.898    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[17]
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 1.456ns (21.606%)  route 5.283ns (78.394%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.644ns = ( 10.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.724ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.674     1.408    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/CLK
    SLICE_X135Y161       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y161       FDRE (Prop_fdre_C_Q)         0.456     1.864 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/Q
                         net (fo=52, routed)          0.903     2.767    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/arvalid_d2
    SLICE_X133Y166       LUT3 (Prop_lut3_I0_O)        0.150     2.917 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axvalid_i_1__0/O
                         net (fo=4, routed)           1.089     4.006    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/arvalid_int
    SLICE_X132Y179       LUT6 (Prop_lut6_I5_O)        0.326     4.332 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_addr_r1[27]_i_4/O
                         net (fo=6, routed)           1.195     5.526    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_reg
    SLICE_X132Y166       LUT3 (Prop_lut3_I1_O)        0.150     5.676 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_i_1/O
                         net (fo=13, routed)          1.342     7.018    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next
    SLICE_X136Y157       LUT5 (Prop_lut5_I1_O)        0.374     7.392 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=34, routed)          0.754     8.147    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/E[0]
    SLICE_X129Y160       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.555    10.644    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X129Y160       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[18]/C
                         clock pessimism              0.724    11.368    
                         clock uncertainty           -0.060    11.307    
    SLICE_X129Y160       FDRE (Setup_fdre_C_CE)      -0.409    10.898    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[18]
  -------------------------------------------------------------------
                         required time                         10.898    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 1.456ns (21.614%)  route 5.280ns (78.386%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.645ns = ( 10.645 - 10.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.724ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.674     1.408    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/CLK
    SLICE_X135Y161       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y161       FDRE (Prop_fdre_C_Q)         0.456     1.864 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/Q
                         net (fo=52, routed)          0.903     2.767    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/arvalid_d2
    SLICE_X133Y166       LUT3 (Prop_lut3_I0_O)        0.150     2.917 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axvalid_i_1__0/O
                         net (fo=4, routed)           1.089     4.006    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/arvalid_int
    SLICE_X132Y179       LUT6 (Prop_lut6_I5_O)        0.326     4.332 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_addr_r1[27]_i_4/O
                         net (fo=6, routed)           1.195     5.526    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_reg
    SLICE_X132Y166       LUT3 (Prop_lut3_I1_O)        0.150     5.676 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_i_1/O
                         net (fo=13, routed)          1.342     7.018    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next
    SLICE_X136Y157       LUT5 (Prop_lut5_I1_O)        0.374     7.392 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=34, routed)          0.752     8.144    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/E[0]
    SLICE_X131Y158       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.556    10.645    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X131Y158       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[12]/C
                         clock pessimism              0.724    11.369    
                         clock uncertainty           -0.060    11.308    
    SLICE_X131Y158       FDRE (Setup_fdre_C_CE)      -0.409    10.899    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[12]
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 1.456ns (21.614%)  route 5.280ns (78.386%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.645ns = ( 10.645 - 10.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.724ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.674     1.408    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/CLK
    SLICE_X135Y161       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y161       FDRE (Prop_fdre_C_Q)         0.456     1.864 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/Q
                         net (fo=52, routed)          0.903     2.767    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/arvalid_d2
    SLICE_X133Y166       LUT3 (Prop_lut3_I0_O)        0.150     2.917 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axvalid_i_1__0/O
                         net (fo=4, routed)           1.089     4.006    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/arvalid_int
    SLICE_X132Y179       LUT6 (Prop_lut6_I5_O)        0.326     4.332 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_addr_r1[27]_i_4/O
                         net (fo=6, routed)           1.195     5.526    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_reg
    SLICE_X132Y166       LUT3 (Prop_lut3_I1_O)        0.150     5.676 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_i_1/O
                         net (fo=13, routed)          1.342     7.018    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next
    SLICE_X136Y157       LUT5 (Prop_lut5_I1_O)        0.374     7.392 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=34, routed)          0.752     8.144    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/E[0]
    SLICE_X131Y158       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.556    10.645    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X131Y158       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[14]/C
                         clock pessimism              0.724    11.369    
                         clock uncertainty           -0.060    11.308    
    SLICE_X131Y158       FDRE (Setup_fdre_C_CE)      -0.409    10.899    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[14]
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  2.755    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 1.456ns (21.614%)  route 5.280ns (78.386%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.645ns = ( 10.645 - 10.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.724ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.674     1.408    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/CLK
    SLICE_X135Y161       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y161       FDRE (Prop_fdre_C_Q)         0.456     1.864 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg/Q
                         net (fo=52, routed)          0.903     2.767    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/arvalid_d2
    SLICE_X133Y166       LUT3 (Prop_lut3_I0_O)        0.150     2.917 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axvalid_i_1__0/O
                         net (fo=4, routed)           1.089     4.006    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/arvalid_int
    SLICE_X132Y179       LUT6 (Prop_lut6_I5_O)        0.326     4.332 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_addr_r1[27]_i_4/O
                         net (fo=6, routed)           1.195     5.526    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_reg
    SLICE_X132Y166       LUT3 (Prop_lut3_I1_O)        0.150     5.676 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/r_push_i_1/O
                         net (fo=13, routed)          1.342     7.018    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/next
    SLICE_X136Y157       LUT5 (Prop_lut5_I1_O)        0.374     7.392 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axlen_cnt[7]_i_1__0/O
                         net (fo=34, routed)          0.752     8.144    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/E[0]
    SLICE_X131Y158       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.556    10.645    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/CLK
    SLICE_X131Y158       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.724    11.369    
                         clock uncertainty           -0.060    11.308    
    SLICE_X131Y158       FDRE (Setup_fdre_C_CE)      -0.409    10.899    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.899    
                         arrival time                          -8.144    
  -------------------------------------------------------------------
                         slack                                  2.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.076%)  route 0.194ns (57.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.172ns
    Source Clock Delay      (SCD):    0.120ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.604     0.120    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X141Y172       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y172       FDRE (Prop_fdre_C_Q)         0.141     0.261 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.194     0.455    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD0
    SLICE_X140Y172       RAMD32                                       r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.873     0.172    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X140Y172       RAMD32                                       r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA/CLK
                         clock pessimism             -0.039     0.133    
    SLICE_X140Y172       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA
  -------------------------------------------------------------------
                         required time                         -0.443    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.076%)  route 0.194ns (57.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.172ns
    Source Clock Delay      (SCD):    0.120ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.604     0.120    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X141Y172       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y172       FDRE (Prop_fdre_C_Q)         0.141     0.261 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.194     0.455    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD0
    SLICE_X140Y172       RAMD32                                       r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.873     0.172    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X140Y172       RAMD32                                       r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1/CLK
                         clock pessimism             -0.039     0.133    
    SLICE_X140Y172       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.443    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.076%)  route 0.194ns (57.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.172ns
    Source Clock Delay      (SCD):    0.120ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.604     0.120    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X141Y172       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y172       FDRE (Prop_fdre_C_Q)         0.141     0.261 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.194     0.455    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD0
    SLICE_X140Y172       RAMD32                                       r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.873     0.172    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X140Y172       RAMD32                                       r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB/CLK
                         clock pessimism             -0.039     0.133    
    SLICE_X140Y172       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB
  -------------------------------------------------------------------
                         required time                         -0.443    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.076%)  route 0.194ns (57.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.172ns
    Source Clock Delay      (SCD):    0.120ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.604     0.120    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X141Y172       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y172       FDRE (Prop_fdre_C_Q)         0.141     0.261 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.194     0.455    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD0
    SLICE_X140Y172       RAMD32                                       r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.873     0.172    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X140Y172       RAMD32                                       r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB_D1/CLK
                         clock pessimism             -0.039     0.133    
    SLICE_X140Y172       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.443    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.076%)  route 0.194ns (57.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.172ns
    Source Clock Delay      (SCD):    0.120ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.604     0.120    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X141Y172       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y172       FDRE (Prop_fdre_C_Q)         0.141     0.261 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.194     0.455    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD0
    SLICE_X140Y172       RAMD32                                       r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.873     0.172    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X140Y172       RAMD32                                       r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC/CLK
                         clock pessimism             -0.039     0.133    
    SLICE_X140Y172       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC
  -------------------------------------------------------------------
                         required time                         -0.443    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.076%)  route 0.194ns (57.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.172ns
    Source Clock Delay      (SCD):    0.120ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.604     0.120    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X141Y172       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y172       FDRE (Prop_fdre_C_Q)         0.141     0.261 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.194     0.455    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD0
    SLICE_X140Y172       RAMD32                                       r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.873     0.172    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X140Y172       RAMD32                                       r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC_D1/CLK
                         clock pessimism             -0.039     0.133    
    SLICE_X140Y172       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.443    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.076%)  route 0.194ns (57.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.172ns
    Source Clock Delay      (SCD):    0.120ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.604     0.120    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X141Y172       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y172       FDRE (Prop_fdre_C_Q)         0.141     0.261 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.194     0.455    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD0
    SLICE_X140Y172       RAMS32                                       r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.873     0.172    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X140Y172       RAMS32                                       r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD/CLK
                         clock pessimism             -0.039     0.133    
    SLICE_X140Y172       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD
  -------------------------------------------------------------------
                         required time                         -0.443    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.076%)  route 0.194ns (57.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.172ns
    Source Clock Delay      (SCD):    0.120ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.604     0.120    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/CLK
    SLICE_X141Y172       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y172       FDRE (Prop_fdre_C_Q)         0.141     0.261 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_addr_r_reg[0]/Q
                         net (fo=8, routed)           0.194     0.455    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/ADDRD0
    SLICE_X140Y172       RAMS32                                       r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.873     0.172    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/WCLK
    SLICE_X140Y172       RAMS32                                       r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD_D1/CLK
                         clock pessimism             -0.039     0.133    
    SLICE_X140Y172       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.RAM32M0/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.443    
                         arrival time                           0.455    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.216ns
    Source Clock Delay      (SCD):    0.160ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.644     0.160    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/CLK
    SLICE_X163Y193       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y193       FDRE (Prop_fdre_C_Q)         0.141     0.301 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.rd_data_r_reg[30]/Q
                         net (fo=1, routed)           0.056     0.357    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35/DIA0
    SLICE_X162Y193       RAMD32                                       r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.916     0.216    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35/WCLK
    SLICE_X162Y193       RAMD32                                       r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35/RAMA/CLK
                         clock pessimism             -0.043     0.173    
    SLICE_X162Y193       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.320    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -0.320    
                         arrival time                           0.357    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.251ns (61.058%)  route 0.160ns (38.942%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.119ns
    Source Clock Delay      (SCD):    0.068ns
    Clock Pessimism Removal (CPR):    -0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.552     0.068    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/CLK
    SLICE_X83Y179        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y179        FDRE (Prop_fdre_C_Q)         0.141     0.209 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit_reg[11]/Q
                         net (fo=3, routed)           0.160     0.369    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/three_dec_max_limit[11]
    SLICE_X85Y178        LUT1 (Prop_lut1_I0_O)        0.045     0.414 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit[11]_i_2/O
                         net (fo=1, routed)           0.000     0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit[11]_i_2_n_0
    SLICE_X85Y178        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.479 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.479    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_nxt[11]
    SLICE_X85Y178        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.820     0.119    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/CLK
    SLICE_X85Y178        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[11]/C
                         clock pessimism              0.212     0.331    
    SLICE_X85Y178        FDRE (Hold_fdre_C_D)         0.105     0.436    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/four_dec_min_limit_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.436    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pll_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y12    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y13    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         10.000      5.000      IN_FIFO_X1Y14     skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y14    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Min Period        n/a     IN_FIFO/RDCLK        n/a            5.000         10.000      5.000      IN_FIFO_X1Y15     skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
Min Period        n/a     OUT_FIFO/WRCLK       n/a            5.000         10.000      5.000      OUT_FIFO_X1Y15    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Min Period        n/a     PHY_CONTROL/PHYCLK   n/a            2.950         10.000      7.050      PHY_CONTROL_X1Y3  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/PHYCLK
Min Period        n/a     IDELAYE2/C           n/a            2.360         10.000      7.640      IDELAY_X1Y176     skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         10.000      7.640      IDELAY_X1Y178     skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/C
Min Period        n/a     IDELAYE2/C           n/a            2.360         10.000      7.640      IDELAY_X1Y179     skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/C
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y3   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBIN
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y3   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y14     skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y14    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y14    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
Low Pulse Width   Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y15     skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y15    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
Low Pulse Width   Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
Low Pulse Width   Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y14     skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y14    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/WRCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y15     skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y15    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK
High Pulse Width  Fast    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y12    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/WRCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y13    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/WRCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y14     skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Fast    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y14     skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    IN_FIFO/RDCLK        n/a            2.150         5.000       2.850      IN_FIFO_X1Y15     skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/RDCLK
High Pulse Width  Slow    OUT_FIFO/WRCLK       n/a            2.150         5.000       2.850      OUT_FIFO_X1Y15    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/WRCLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clkfbout
  To Clock:  pll_clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y3  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y3  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y3  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y3  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  sync_pulse

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sync_pulse
Waveform(ns):       { 1.094 3.594 }
Period(ns):         40.000
Sources:            { skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2 }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     PLLE2_ADV/CLKOUT2      n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y3        skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
Max Period        n/a     PLLE2_ADV/CLKOUT2      n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y3        skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         2.500       1.250      PHASER_IN_PHY_X1Y14   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y14  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_IN_PHY/SYNCIN   n/a            1.250         2.500       1.250      PHASER_IN_PHY_X1Y15   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y15  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y12  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y12  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y13  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Fast    PHASER_OUT_PHY/SYNCIN  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y13  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/SYNCIN
High Pulse Width  Slow    PHASER_IN_PHY/SYNCIN   n/a            1.250         2.500       1.250      PHASER_IN_PHY_X1Y14   skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/SYNCIN
High Pulse Width  Slow    PHASER_OUT_PHY/SYNCIN  n/a            1.250         2.500       1.250      PHASER_OUT_PHY_X1Y14  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/SYNCIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_skrach_design_clk_wiz_0_0
  To Clock:  clkfbout_skrach_design_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_skrach_design_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    skrach_design_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_12_skrach_design_clk_wiz_0_0
  To Clock:  clk_100_skrach_design_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.232ns,  Total Violation       -2.232ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.232ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/LRCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/lr_clk_sync_inst/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_100_skrach_design_clk_wiz_0_0 rise@2360.000ns - clk_12_skrach_design_clk_wiz_0_0 rise@2359.875ns)
  Data Path Delay:        1.825ns  (logic 0.518ns (28.384%)  route 1.307ns (71.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.747ns = ( 2358.252 - 2360.000 ) 
    Source Clock Delay      (SCD):    -1.154ns = ( 2358.721 - 2359.875 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                   2359.875  2359.875 r  
    R4                                                0.000  2359.875 r  sys_clock (IN)
                         net (fo=0)                   0.000  2359.875    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475  2361.350 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2362.583    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432  2355.151 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808  2356.960    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  2357.056 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.665  2358.721    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X90Y102        FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/LRCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y102        FDRE (Prop_fdre_C_Q)         0.518  2359.239 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/LRCLK_reg/Q
                         net (fo=21, routed)          1.307  2360.546    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/lr_clk_sync_inst/D[0]
    SLICE_X91Y102        FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/lr_clk_sync_inst/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                   2360.000  2360.000 r  
    R4                                                0.000  2360.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  2360.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405  2361.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2362.566    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674  2354.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723  2356.616    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  2356.707 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        1.545  2358.252    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/lr_clk_sync_inst/s_axi_aclk
    SLICE_X91Y102        FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/lr_clk_sync_inst/sreg_reg[0]/C
                         clock pessimism              0.383  2358.636    
                         clock uncertainty           -0.227  2358.409    
    SLICE_X91Y102        FDRE (Setup_fdre_C_D)       -0.095  2358.314    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/lr_clk_sync_inst/sreg_reg[0]
  -------------------------------------------------------------------
                         required time                       2358.314    
                         arrival time                       -2360.546    
  -------------------------------------------------------------------
                         slack                                 -2.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/LRCLK_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/lr_clk_sync_inst/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.164ns (23.943%)  route 0.521ns (76.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.577    -0.723    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/clk_12
    SLICE_X90Y102        FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/LRCLK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y102        FDRE (Prop_fdre_C_Q)         0.164    -0.559 r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/audio_inout/LRCLK_reg/Q
                         net (fo=21, routed)          0.521    -0.038    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/lr_clk_sync_inst/D[0]
    SLICE_X91Y102        FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/lr_clk_sync_inst/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        0.848    -0.966    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/lr_clk_sync_inst/s_axi_aclk
    SLICE_X91Y102        FDRE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/lr_clk_sync_inst/sreg_reg[0]/C
                         clock pessimism              0.565    -0.401    
                         clock uncertainty            0.227    -0.174    
    SLICE_X91Y102        FDRE (Hold_fdre_C_D)         0.046    -0.128    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/lr_clk_sync_inst/sreg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.128    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_100_skrach_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.493ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.493ns  (required time - arrival time)
  Source:                 skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.227ns  (logic 0.419ns (34.141%)  route 0.808ns (65.859%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y182                                    0.000     0.000 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X109Y182       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.808     1.227    skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X107Y182       FDRE                                         r  skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X107Y182       FDRE (Setup_fdre_C_D)       -0.280     9.720    skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.720    
                         arrival time                          -1.227    
  -------------------------------------------------------------------
                         slack                                  8.493    

Slack (MET) :             8.514ns  (required time - arrival time)
  Source:                 skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.253ns  (logic 0.419ns (33.445%)  route 0.834ns (66.554%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y158                                    0.000     0.000 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X117Y158       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.834     1.253    skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X116Y157       FDRE                                         r  skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X116Y157       FDRE (Setup_fdre_C_D)       -0.233     9.767    skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.767    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                  8.514    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.148ns  (logic 0.419ns (36.492%)  route 0.729ns (63.508%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y168                                    0.000     0.000 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X110Y168       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.729     1.148    skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X106Y168       FDRE                                         r  skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X106Y168       FDRE (Setup_fdre_C_D)       -0.278     9.722    skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.584ns  (required time - arrival time)
  Source:                 skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.138ns  (logic 0.419ns (36.823%)  route 0.719ns (63.177%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y166                                    0.000     0.000 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X107Y166       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.719     1.138    skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X107Y169       FDRE                                         r  skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X107Y169       FDRE (Setup_fdre_C_D)       -0.278     9.722    skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                  8.584    

Slack (MET) :             8.623ns  (required time - arrival time)
  Source:                 skrach_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.272ns  (logic 0.456ns (35.858%)  route 0.816ns (64.142%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y172                                    0.000     0.000 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X110Y172       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.816     1.272    skrach_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X106Y172       FDRE                                         r  skrach_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X106Y172       FDRE (Setup_fdre_C_D)       -0.105     9.895    skrach_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.272    
  -------------------------------------------------------------------
                         slack                                  8.623    

Slack (MET) :             8.693ns  (required time - arrival time)
  Source:                 skrach_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.037ns  (logic 0.419ns (40.389%)  route 0.618ns (59.611%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y150                                    0.000     0.000 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X134Y150       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.618     1.037    skrach_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X133Y150       FDRE                                         r  skrach_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X133Y150       FDRE (Setup_fdre_C_D)       -0.270     9.730    skrach_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                  8.693    

Slack (MET) :             8.695ns  (required time - arrival time)
  Source:                 skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.040ns  (logic 0.478ns (45.945%)  route 0.562ns (54.055%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y183                                    0.000     0.000 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X100Y183       FDRE (Prop_fdre_C_Q)         0.478     0.478 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.562     1.040    skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X101Y183       FDRE                                         r  skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X101Y183       FDRE (Setup_fdre_C_D)       -0.265     9.735    skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  8.695    

Slack (MET) :             8.697ns  (required time - arrival time)
  Source:                 skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.200ns  (logic 0.456ns (37.988%)  route 0.744ns (62.012%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y168                                    0.000     0.000 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X110Y168       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.744     1.200    skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X106Y169       FDRE                                         r  skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X106Y169       FDRE (Setup_fdre_C_D)       -0.103     9.897    skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.200    
  -------------------------------------------------------------------
                         slack                                  8.697    

Slack (MET) :             8.739ns  (required time - arrival time)
  Source:                 skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.158ns  (logic 0.518ns (44.729%)  route 0.640ns (55.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y163                                    0.000     0.000 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X116Y163       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.640     1.158    skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X118Y163       FDRE                                         r  skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X118Y163       FDRE (Setup_fdre_C_D)       -0.103     9.897    skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                  8.739    

Slack (MET) :             8.743ns  (required time - arrival time)
  Source:                 skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.186ns  (logic 0.456ns (38.458%)  route 0.730ns (61.542%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y158                                    0.000     0.000 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X115Y158       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.730     1.186    skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X114Y158       FDRE                                         r  skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X114Y158       FDRE (Setup_fdre_C_D)       -0.071     9.929    skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.929    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  8.743    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  clk_200_skrach_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.410ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.410ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_skrach_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.543ns  (logic 0.518ns (11.401%)  route 4.025ns (88.599%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y195                                    0.000     0.000 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X120Y195       FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=32, routed)          4.025     4.543    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/in0
    SLICE_X46Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X46Y176        FDRE (Setup_fdre_C_D)       -0.047    19.953    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r1_reg
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -4.543    
  -------------------------------------------------------------------
                         slack                                 15.410    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       38.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 3.929ns (56.573%)  route 3.016ns (43.427%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 2.118 - 1.250 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.728     1.462    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.518     1.980 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          3.016     4.996    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    K1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.592 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.592    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y186        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.407 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.407    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y186        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     8.643 f  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    10.366    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.457 f  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    12.093    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    14.618    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y186        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.215    
                         clock uncertainty           -0.211    15.005    
    ILOGIC_X1Y186        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.840    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.717ns  (logic 3.929ns (58.494%)  route 2.788ns (41.506%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 2.118 - 1.250 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.728     1.462    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.518     1.980 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.788     4.768    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    J1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.364 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.364    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y185        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.179 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.179    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y185        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     8.643 f  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    10.366    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.457 f  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    12.093    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    14.618    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y185        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.215    
                         clock uncertainty           -0.211    15.005    
    ILOGIC_X1Y185        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.840    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -8.179    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.626ns  (logic 3.929ns (59.292%)  route 2.697ns (40.708%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 2.118 - 1.250 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.728     1.462    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.518     1.980 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.697     4.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    H2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.273 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.273    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y184        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.088 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.088    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y184        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     8.643 f  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    10.366    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.457 f  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    12.093    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.412    14.618    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y184        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.215    
                         clock uncertainty           -0.211    15.005    
    ILOGIC_X1Y184        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.840    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.977ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        6.398ns  (logic 3.929ns (61.406%)  route 2.469ns (38.594%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 2.116 - 1.250 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.728     1.462    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.518     1.980 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          2.469     4.449    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    G2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.045 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.045    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y183        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.860 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.860    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y183        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     8.643 f  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    10.366    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.457 f  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    12.093    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.410    14.616    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y183        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.213    
                         clock uncertainty           -0.211    15.003    
    ILOGIC_X1Y183        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.838    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -7.860    
  -------------------------------------------------------------------
                         slack                                  6.977    

Slack (MET) :             7.573ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 3.929ns (67.731%)  route 1.872ns (32.269%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 2.114 - 1.250 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.728     1.462    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.518     1.980 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.872     3.852    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    J5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.448 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.448    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y180        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.263 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.263    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y180        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     8.643 f  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    10.366    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.457 f  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    12.093    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    14.614    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y180        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.211    
                         clock uncertainty           -0.211    15.001    
    ILOGIC_X1Y180        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.836    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  7.573    

Slack (MET) :             7.714ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.660ns  (logic 3.929ns (69.419%)  route 1.731ns (30.581%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 2.114 - 1.250 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.728     1.462    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.518     1.980 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.731     3.711    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    H5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.307 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.307    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y179        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     7.122 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     7.122    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y179        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     8.643 f  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    10.366    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.457 f  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    12.093    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    14.614    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y179        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.211    
                         clock uncertainty           -0.211    15.001    
    ILOGIC_X1Y179        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.836    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                  7.714    

Slack (MET) :             7.865ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.509ns  (logic 3.929ns (71.321%)  route 1.580ns (28.679%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 2.114 - 1.250 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.728     1.462    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.518     1.980 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.580     3.560    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    H3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     6.156 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     6.156    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.971 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.971    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y178        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     8.643 f  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    10.366    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.457 f  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    12.093    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.408    14.614    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y178        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.211    
                         clock uncertainty           -0.211    15.001    
    ILOGIC_X1Y178        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.836    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -6.971    
  -------------------------------------------------------------------
                         slack                                  7.865    

Slack (MET) :             8.027ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 3.929ns (73.473%)  route 1.419ns (26.527%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.865ns = ( 2.115 - 1.250 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.728     1.462    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.518     1.980 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.419     3.398    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    H4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     5.994 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     5.994    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     6.809 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     6.809    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y176        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     8.643 f  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    10.366    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.457 f  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    12.093    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.576    12.752    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.206 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.409    14.615    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/CLKB0
    ILOGIC_X1Y176        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.212    
                         clock uncertainty           -0.211    15.002    
    ILOGIC_X1Y176        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.837    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -6.809    
  -------------------------------------------------------------------
                         slack                                  8.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.169ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.783ns  (logic 1.091ns (61.205%)  route 0.692ns (38.795%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    48.144 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    48.675    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    48.701 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    49.306    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.607    50.123    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.164    50.287 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.692    50.979    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUFDISABLE
    H4                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    51.663 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[1].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    51.663    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y176        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    51.906 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    51.906    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y176        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    10.079 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    10.657    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    10.686 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    11.561    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    13.228    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y176        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.471    
                         clock uncertainty            0.211    13.681    
    ILOGIC_X1Y176        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.737    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.737    
                         arrival time                          51.906    
  -------------------------------------------------------------------
                         slack                                 38.169    

Slack (MET) :             38.248ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.862ns  (logic 1.091ns (58.596%)  route 0.771ns (41.404%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    48.144 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    48.675    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    48.701 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    49.306    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.607    50.123    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.164    50.287 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.771    51.058    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUFDISABLE
    H3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    51.742 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[5].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    51.742    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y178        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    51.985 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    51.985    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_3
    ILOGIC_X1Y178        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    10.079 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    10.657    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    10.686 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    11.561    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.178    13.228    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y178        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.471    
                         clock uncertainty            0.211    13.681    
    ILOGIC_X1Y178        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.737    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.737    
                         arrival time                          51.985    
  -------------------------------------------------------------------
                         slack                                 38.248    

Slack (MET) :             38.314ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.927ns  (logic 1.091ns (56.622%)  route 0.836ns (43.378%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.727ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    48.144 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    48.675    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    48.701 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    49.306    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.607    50.123    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.164    50.287 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.836    51.123    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUFDISABLE
    H5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    51.807 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[2].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    51.807    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y179        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.050 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.050    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y179        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    10.079 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    10.657    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    10.686 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    11.561    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    13.227    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y179        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.470    
                         clock uncertainty            0.211    13.680    
    ILOGIC_X1Y179        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.736    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.736    
                         arrival time                          52.050    
  -------------------------------------------------------------------
                         slack                                 38.314    

Slack (MET) :             38.369ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        1.982ns  (logic 1.091ns (55.049%)  route 0.891ns (44.951%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.727ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    48.144 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    48.675    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    48.701 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    49.306    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.607    50.123    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.164    50.287 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          0.891    51.178    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUFDISABLE
    J5                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    51.862 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[7].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    51.862    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y180        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.105 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.105    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y180        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    10.079 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    10.657    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    10.686 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    11.561    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.177    13.227    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y180        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.470    
                         clock uncertainty            0.211    13.680    
    ILOGIC_X1Y180        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.736    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.736    
                         arrival time                          52.105    
  -------------------------------------------------------------------
                         slack                                 38.369    

Slack (MET) :             38.621ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.236ns  (logic 1.091ns (48.785%)  route 1.145ns (51.215%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    48.144 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    48.675    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    48.701 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    49.306    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.607    50.123    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.164    50.287 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.145    51.433    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUFDISABLE
    G2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.117 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[0].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.117    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y183        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.360    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y183        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    10.079 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    10.657    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    10.686 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    11.561    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.179    13.229    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y183        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.472    
                         clock uncertainty            0.211    13.682    
    ILOGIC_X1Y183        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.738    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.738    
                         arrival time                          52.360    
  -------------------------------------------------------------------
                         slack                                 38.621    

Slack (MET) :             38.723ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.338ns  (logic 1.091ns (46.654%)  route 1.247ns (53.346%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    48.144 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    48.675    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    48.701 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    49.306    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.607    50.123    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.164    50.287 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.247    51.535    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUFDISABLE
    H2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.219 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[6].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.219    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y184        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.462 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.462    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y184        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    10.079 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    10.657    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    10.686 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    11.561    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    13.230    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y184        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.473    
                         clock uncertainty            0.211    13.683    
    ILOGIC_X1Y184        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.739    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.739    
                         arrival time                          52.462    
  -------------------------------------------------------------------
                         slack                                 38.723    

Slack (MET) :             38.769ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.385ns  (logic 1.091ns (45.746%)  route 1.294ns (54.254%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    48.144 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    48.675    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    48.701 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    49.306    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.607    50.123    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.164    50.287 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.294    51.581    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUFDISABLE
    J1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.265 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[3].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.265    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y185        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.508 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.508    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y185        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    10.079 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    10.657    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    10.686 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    11.561    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    13.230    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y185        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.473    
                         clock uncertainty            0.211    13.683    
    ILOGIC_X1Y185        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.739    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.739    
                         arrival time                          52.508    
  -------------------------------------------------------------------
                         slack                                 38.769    

Slack (MET) :             38.871ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.487ns  (logic 1.091ns (43.867%)  route 1.396ns (56.133%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.730ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    48.144 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    48.675    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    48.701 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    49.306    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.607    50.123    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.164    50.287 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.396    51.683    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUFDISABLE
    K1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[4].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.367    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y186        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.610 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.610    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y186        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    10.079 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    10.657    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    10.686 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    11.561    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.217    11.831    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/freq_refclk
    PHASER_IN_PHY_X1Y14  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.050 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.180    13.230    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y186        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.473    
                         clock uncertainty            0.211    13.683    
    ILOGIC_X1Y186        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.739    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.739    
                         arrival time                          52.610    
  -------------------------------------------------------------------
                         slack                                 38.871    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pll_i
  To Clock:  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       38.922ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.309ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.075ns  (logic 3.929ns (48.654%)  route 4.146ns (51.346%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 2.125 - 1.250 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.728     1.462    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.518     1.980 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          4.146     6.126    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    B1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.722 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.722    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y198        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.537 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.537    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y198        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     8.643 f  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    10.366    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.457 f  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    12.093    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    14.625    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y198        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.222    
                         clock uncertainty           -0.211    15.012    
    ILOGIC_X1Y198        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.847    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                  5.309    

Slack (MET) :             5.370ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 3.929ns (49.024%)  route 4.085ns (50.976%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 2.125 - 1.250 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.728     1.462    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.518     1.980 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          4.085     6.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    A1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.661 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.661    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y197        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.476 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.476    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y197        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     8.643 f  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    10.366    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.457 f  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    12.093    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    14.625    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y197        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.222    
                         clock uncertainty           -0.211    15.012    
    ILOGIC_X1Y197        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.847    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  5.370    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.924ns  (logic 3.929ns (49.583%)  route 3.995ns (50.417%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 2.125 - 1.250 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.728     1.462    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.518     1.980 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          3.995     5.975    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    C2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.571 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.571    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y196        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.386 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.386    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y196        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     8.643 f  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    10.366    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.457 f  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    12.093    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.429    14.625    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y196        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.222    
                         clock uncertainty           -0.211    15.012    
    ILOGIC_X1Y196        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.847    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.550ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.833ns  (logic 3.929ns (50.160%)  route 3.904ns (49.840%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 2.123 - 1.250 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.728     1.462    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.518     1.980 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          3.904     5.884    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    B2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.480 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.480    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y195        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.295 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.295    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y195        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     8.643 f  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    10.366    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.457 f  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    12.093    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.427    14.623    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y195        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.220    
                         clock uncertainty           -0.211    15.010    
    ILOGIC_X1Y195        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.845    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.550    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.674ns  (logic 3.929ns (51.197%)  route 3.745ns (48.803%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 2.121 - 1.250 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.728     1.462    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.518     1.980 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          3.745     5.725    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    D2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.321 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.321    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y191        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.136 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.136    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y191        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     8.643 f  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    10.366    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.457 f  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    12.093    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    14.621    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y191        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.218    
                         clock uncertainty           -0.211    15.008    
    ILOGIC_X1Y191        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.843    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 3.929ns (51.975%)  route 3.630ns (48.025%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 2.121 - 1.250 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.728     1.462    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.518     1.980 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          3.630     5.610    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    E2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     8.206 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     8.206    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y192        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     9.021 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     9.021    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y192        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     8.643 f  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    10.366    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.457 f  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    12.093    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.425    14.621    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y192        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.218    
                         clock uncertainty           -0.211    15.008    
    ILOGIC_X1Y192        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.843    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             6.128ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.254ns  (logic 3.929ns (54.165%)  route 3.325ns (45.835%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 2.122 - 1.250 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.728     1.462    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.518     1.980 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          3.325     5.305    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    F3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.901 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.901    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y188        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.716 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.716    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y188        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     8.643 f  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    10.366    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.457 f  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    12.093    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.426    14.622    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y188        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.219    
                         clock uncertainty           -0.211    15.009    
    ILOGIC_X1Y188        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.844    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  6.128    

Slack (MET) :             6.346ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.750ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall@13.750ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        7.035ns  (logic 3.929ns (55.845%)  route 3.106ns (44.155%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 2.122 - 1.250 ) 
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.728     1.462    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.518     1.980 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          3.106     5.086    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    E3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      2.596     7.682 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000     7.682    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y187        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     8.497 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000     8.497    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y187        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk fall edge)
                                                     13.750    13.750 f  
    R4                                                0.000    13.750 f  sys_clock (IN)
                         net (fo=0)                   0.000    13.750    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    15.155 f  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.317    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     8.643 f  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    10.366    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    10.457 f  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    12.093    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    12.176 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.566    12.742    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.455    14.196 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.426    14.622    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/CLKB0_1
    ILOGIC_X1Y187        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLKB  (IS_INVERTED)
                         clock pessimism              0.597    15.219    
                         clock uncertainty           -0.211    15.009    
    ILOGIC_X1Y187        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.165    14.844    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -8.497    
  -------------------------------------------------------------------
                         slack                                  6.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.922ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.533ns  (logic 1.091ns (43.063%)  route 1.442ns (56.937%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    48.144 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    48.675    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    48.701 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    49.306    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.607    50.123    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.164    50.287 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.442    51.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUFDISABLE
    E3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.414 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[8].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[0]
    IDELAY_X1Y187        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.657 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.657    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_0
    ILOGIC_X1Y187        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    10.079 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    10.657    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    10.686 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    11.561    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    13.226    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y187        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.469    
                         clock uncertainty            0.211    13.679    
    ILOGIC_X1Y187        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.735    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[0].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.735    
                         arrival time                          52.657    
  -------------------------------------------------------------------
                         slack                                 38.922    

Slack (MET) :             39.013ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.626ns  (logic 1.091ns (41.549%)  route 1.535ns (58.451%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.727ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    48.144 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    48.675    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    48.701 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    49.306    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.607    50.123    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.164    50.287 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.535    51.822    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUFDISABLE
    F3                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.506 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[10].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.506    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[1]
    IDELAY_X1Y188        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.749 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.749    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_1
    ILOGIC_X1Y188        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    10.079 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    10.657    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    10.686 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    11.561    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.183    13.227    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y188        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.470    
                         clock uncertainty            0.211    13.680    
    ILOGIC_X1Y188        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.736    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.736    
                         arrival time                          52.749    
  -------------------------------------------------------------------
                         slack                                 39.013    

Slack (MET) :             39.153ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.765ns  (logic 1.091ns (39.452%)  route 1.674ns (60.548%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    48.144 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    48.675    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    48.701 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    49.306    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.607    50.123    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.164    50.287 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.674    51.962    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUFDISABLE
    E2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.646 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[14].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.646    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[3]
    IDELAY_X1Y192        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.889 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.889    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_5
    ILOGIC_X1Y192        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    10.079 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    10.657    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    10.686 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    11.561    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    13.226    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y192        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.469    
                         clock uncertainty            0.211    13.679    
    ILOGIC_X1Y192        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.735    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.735    
                         arrival time                          52.889    
  -------------------------------------------------------------------
                         slack                                 39.153    

Slack (MET) :             39.220ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.832ns  (logic 1.091ns (38.521%)  route 1.741ns (61.479%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    48.144 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    48.675    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    48.701 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    49.306    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.607    50.123    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.164    50.287 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.741    52.029    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUFDISABLE
    D2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.713 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[11].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.713    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[2]
    IDELAY_X1Y191        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    52.956 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    52.956    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_4
    ILOGIC_X1Y191        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    10.079 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    10.657    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    10.686 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    11.561    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.182    13.226    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y191        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.469    
                         clock uncertainty            0.211    13.679    
    ILOGIC_X1Y191        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.735    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[4].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.735    
                         arrival time                          52.956    
  -------------------------------------------------------------------
                         slack                                 39.220    

Slack (MET) :             39.298ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.912ns  (logic 1.091ns (37.466%)  route 1.821ns (62.534%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    48.144 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    48.675    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    48.701 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    49.306    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.607    50.123    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.164    50.287 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.821    52.108    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUFDISABLE
    B2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.792 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[9].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.792    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[4]
    IDELAY_X1Y195        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    53.035 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    53.035    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_6
    ILOGIC_X1Y195        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    10.079 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    10.657    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    10.686 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    11.561    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.184    13.228    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y195        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.471    
                         clock uncertainty            0.211    13.681    
    ILOGIC_X1Y195        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.737    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.737    
                         arrival time                          53.035    
  -------------------------------------------------------------------
                         slack                                 39.298    

Slack (MET) :             39.349ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        2.964ns  (logic 1.091ns (36.808%)  route 1.873ns (63.192%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    48.144 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    48.675    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    48.701 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    49.306    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.607    50.123    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.164    50.287 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.873    52.160    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUFDISABLE
    C2                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.844 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[12].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.844    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[5]
    IDELAY_X1Y196        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    53.087 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    53.087    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_7
    ILOGIC_X1Y196        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    10.079 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    10.657    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    10.686 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    11.561    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    13.229    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y196        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.472    
                         clock uncertainty            0.211    13.682    
    ILOGIC_X1Y196        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.738    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.738    
                         arrival time                          53.087    
  -------------------------------------------------------------------
                         slack                                 39.349    

Slack (MET) :             39.396ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        3.010ns  (logic 1.091ns (36.240%)  route 1.919ns (63.760%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    48.144 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    48.675    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    48.701 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    49.306    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.607    50.123    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.164    50.287 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.919    52.207    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUFDISABLE
    A1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.891 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[13].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.891    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[6]
    IDELAY_X1Y197        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    53.134 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    53.134    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_8
    ILOGIC_X1Y197        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    10.079 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    10.657    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    10.686 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    11.561    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    13.229    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y197        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.472    
                         clock uncertainty            0.211    13.682    
    ILOGIC_X1Y197        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.738    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.738    
                         arrival time                          53.134    
  -------------------------------------------------------------------
                         slack                                 39.396    

Slack (MET) :             39.417ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -37.500ns  (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise@12.500ns - clk_pll_i rise@50.000ns)
  Data Path Delay:        3.032ns  (logic 1.091ns (35.979%)  route 1.941ns (64.021%))
  Logic Levels:           2  (IBUF_INTERMDISABLE=1 IDELAYE2=1)
  Clock Path Skew:        0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    0.123ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.150ns
  Timing Exception:       MultiCycle Path   Setup -end   6    Hold  -start 5  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                     50.000    50.000 r  
    R4                                                0.000    50.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    50.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243    50.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    48.144 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    48.675    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    48.701 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    49.306    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    49.356 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    49.782    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    49.802 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313    50.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    48.960 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    49.491    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    49.517 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.607    50.123    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/CLK
    SLICE_X142Y169       FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y169       FDRE (Prop_fdre_C_Q)         0.164    50.287 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/mc0/mc_read_idle_r_reg/Q
                         net (fo=36, routed)          1.941    52.229    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUFDISABLE
    B1                   IBUF_INTERMDISABLE (Prop_ibuf_intermdisable_IBUFDISABLE_O)
                                                      0.684    52.913 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HR.gen_dq_iobuf[15].u_iobuf_dq/IBUF/O
                         net (fo=2, routed)           0.000    52.913    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/mem_dq_in[7]
    IDELAY_X1Y198        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243    53.156 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.idelay_dq.idelaye2/DATAOUT
                         net (fo=1, routed)           0.000    53.156    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly_9
    ILOGIC_X1Y198        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk rise edge)
                                                     12.500    12.500 r  
    R4                                                0.000    12.500 r  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431    12.931 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    13.411    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    10.079 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    10.657    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    10.686 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    11.561    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053    11.614 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT0
                         net (fo=7, routed)           0.211    11.825    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/freq_refclk
    PHASER_IN_PHY_X1Y15  PHASER_IN_PHY (Prop_phaser_in_phy_FREQREFCLK_ICLK)
                                                      1.219    13.044 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK
                         net (fo=16, routed)          0.185    13.229    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]
    ILOGIC_X1Y198        ISERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq/CLK
                         clock pessimism              0.242    13.472    
                         clock uncertainty            0.211    13.682    
    ILOGIC_X1Y198        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.056    13.738    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[9].iserdes_dq_.iserdesdq
  -------------------------------------------------------------------
                         required time                        -13.738    
                         arrival time                          53.156    
  -------------------------------------------------------------------
                         slack                                 39.417    





---------------------------------------------------------------------------------------------------
From Clock:  sync_pulse
  To Clock:  mem_refclk

Setup :            0  Failing Endpoints,  Worst Slack        0.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.406ns  (mem_refclk rise@5.000ns - sync_pulse fall@3.594ns)
  Data Path Delay:        0.621ns  (logic 0.000ns (0.000%)  route 0.621ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 4.015 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.977ns = ( 2.617 - 3.594 ) 
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse fall edge)
                                                      3.594     3.594 f  
    R4                                                0.000     3.594 f  sys_clock (IN)
                         net (fo=0)                   0.000     3.594    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     5.069 f  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     6.302    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -1.130 f  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808     0.679    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     0.775 f  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     2.529    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     2.617 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.621     3.238    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.589     4.015    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism              0.597     4.612    
                         clock uncertainty           -0.206     4.406    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Setup_phy_control_MEMREFCLK_SYNCIN)
                                                     -0.182     4.224    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                          4.224    
                         arrival time                          -3.238    
  -------------------------------------------------------------------
                         slack                                  0.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                            (clock source 'sync_pulse'  {rise@1.094ns fall@3.594ns period=40.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
                            (rising edge-triggered cell PHY_CONTROL clocked by mem_refclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             mem_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.094ns  (mem_refclk rise@2.500ns - sync_pulse fall@3.594ns)
  Data Path Delay:        0.589ns  (logic 0.000ns (0.000%)  route 0.589ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns = ( 2.144 - 2.500 ) 
    Source Clock Delay      (SCD):    -1.574ns = ( 2.020 - 3.594 ) 
    Clock Pessimism Removal (CPR):    0.597ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sync_pulse fall edge)
                                                      3.594     3.594 f  
    R4                                                0.000     3.594 f  sys_clock (IN)
                         net (fo=0)                   0.000     3.594    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     4.998 f  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.160    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -1.513 f  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     0.210    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     0.301 f  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     1.937    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     2.020 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT2
                         net (fo=7, routed)           0.589     2.609    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/sync_pulse
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/SYNCIN
  -------------------------------------------------------------------    -------------------

                         (clock mem_refclk rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.208    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -2.224 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -0.415    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -0.319 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     1.435    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.621     2.144    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/mem_refclk
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK
                         clock pessimism             -0.597     1.547    
                         clock uncertainty            0.206     1.753    
    PHY_CONTROL_X1Y3     PHY_CONTROL (Hold_phy_control_MEMREFCLK_SYNCIN)
                                                      0.174     1.927    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  0.682    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk
  To Clock:  oserdes_clkdiv

Setup :            0  Failing Endpoints,  Worst Slack        1.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@7.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 11.232 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      7.500     7.500 r  
    R4                                                0.000     7.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     7.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     8.975 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.208    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432     2.776 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808     4.585    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.681 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     6.435    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     6.523 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     7.137    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     9.273 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     9.611 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     9.611    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000    11.232    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.688    11.921    
                         clock uncertainty           -0.057    11.864    
    OUT_FIFO_X1Y12       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    11.213    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.659ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.995ns  (logic 0.517ns (17.261%)  route 2.478ns (82.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432     0.276 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808     2.085    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.181 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     3.935    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.478     9.768    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y150        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y150        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.333    
                         clock uncertainty           -0.057    12.276    
    OLOGIC_X1Y150        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.427    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.854ns  (logic 0.517ns (18.113%)  route 2.337ns (81.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432     0.276 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808     2.085    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.181 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     3.935    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.337     9.627    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y151        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y151        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.333    
                         clock uncertainty           -0.057    12.276    
    OLOGIC_X1Y151        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.427    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.704ns  (logic 0.517ns (19.123%)  route 2.187ns (80.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432     0.276 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808     2.085    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.181 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     3.935    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.187     9.476    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y152        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.333    
                         clock uncertainty           -0.057    12.276    
    OLOGIC_X1Y152        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.427    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.553ns  (logic 0.517ns (20.252%)  route 2.036ns (79.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432     0.276 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808     2.085    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.181 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     3.935    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          2.036     9.326    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y153        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.333    
                         clock uncertainty           -0.057    12.276    
    OLOGIC_X1Y153        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.427    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.402ns  (logic 0.517ns (21.523%)  route 1.885ns (78.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 11.644 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432     0.276 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808     2.085    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.181 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     3.935    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.885     9.175    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y154        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.412    11.644    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y154        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.333    
                         clock uncertainty           -0.057    12.276    
    OLOGIC_X1Y154        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.427    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.400ns  (logic 0.517ns (21.545%)  route 1.883ns (78.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 11.642 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432     0.276 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808     2.085    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.181 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     3.935    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.883     9.172    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y156        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.410    11.642    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y156        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.331    
                         clock uncertainty           -0.057    12.274    
    OLOGIC_X1Y156        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.425    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.332ns  (logic 0.517ns (22.169%)  route 1.815ns (77.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 11.643 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432     0.276 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808     2.085    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.181 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     3.935    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.815     9.105    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y160        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.411    11.643    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y160        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.332    
                         clock uncertainty           -0.057    12.275    
    OLOGIC_X1Y160        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.426    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.426    
                         arrival time                          -9.105    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.261ns  (logic 0.517ns (22.864%)  route 1.744ns (77.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 11.642 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432     0.276 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808     2.085    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.181 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     3.935    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.744     9.034    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y155        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.410    11.642    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y155        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.331    
                         clock uncertainty           -0.057    12.274    
    OLOGIC_X1Y155        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.425    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                          -9.034    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.471ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv rise@10.000ns - oserdes_clk rise@5.000ns)
  Data Path Delay:        2.179ns  (logic 0.517ns (23.722%)  route 1.662ns (76.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 11.640 - 10.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 9.273 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432     0.276 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808     2.085    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.181 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     3.935    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     4.637    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.290 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          1.662     8.952    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y159        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     9.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.408    11.640    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688    12.329    
                         clock uncertainty           -0.057    12.272    
    OLOGIC_X1Y159        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.423    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.423    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  2.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.539 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.539    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/po_rd_enable
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.000     1.278    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv
    OUT_FIFO_X1Y12       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo/RDCLK
                         clock pessimism              0.177     1.455    
    OUT_FIFO_X1Y12       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.444    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.272ns (29.020%)  route 0.665ns (70.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.665     2.304    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y162        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.458    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y162        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.635    
    OLOGIC_X1Y162        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.194    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.272ns (28.475%)  route 0.683ns (71.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.683     2.322    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y161        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.180     1.458    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y161        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.635    
    OLOGIC_X1Y161        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.194    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.272ns (27.053%)  route 0.733ns (72.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.733     2.372    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y159        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     1.456    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y159        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.633    
    OLOGIC_X1Y159        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.192    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.272ns (25.851%)  route 0.780ns (74.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.780     2.419    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y155        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     1.456    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y155        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.633    
    OLOGIC_X1Y155        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.192    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.272ns (25.658%)  route 0.788ns (74.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.788     2.427    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y160        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y160        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.634    
    OLOGIC_X1Y160        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.193    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.272ns (24.592%)  route 0.834ns (75.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.834     2.473    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y154        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y154        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.634    
    OLOGIC_X1Y154        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.193    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.272ns (24.602%)  route 0.834ns (75.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.834     2.472    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y156        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.178     1.456    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y156        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.633    
    OLOGIC_X1Y156        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.192    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.272ns (23.252%)  route 0.898ns (76.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.898     2.537    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y153        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y153        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.634    
    OLOGIC_X1Y153        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.193    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv rise@0.000ns - oserdes_clk rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.272ns (22.050%)  route 0.962ns (77.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.457ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OSERDESRST
                         net (fo=11, routed)          0.962     2.600    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y152        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/mem_refclk
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y12 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out/OCLKDIV
                         net (fo=12, routed)          0.179     1.457    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y152        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.634    
    OLOGIC_X1Y152        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.193    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.600    
  -------------------------------------------------------------------
                         slack                                  0.408    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_1
  To Clock:  oserdes_clkdiv_1

Setup :            0  Failing Endpoints,  Worst Slack        1.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@7.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 11.222 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      7.500     7.500 r  
    R4                                                0.000     7.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     7.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     8.975 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    10.208    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432     2.776 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808     4.585    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     4.681 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     6.435    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     6.523 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     7.126    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     9.262 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     9.600 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     9.600    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000    11.222    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.687    11.910    
                         clock uncertainty           -0.057    11.853    
    OUT_FIFO_X1Y13       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651    11.202    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         11.202    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.851ns  (logic 0.517ns (18.131%)  route 2.334ns (81.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432     0.276 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808     2.085    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.181 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     3.935    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.334     9.613    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y163        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    11.622    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y163        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.310    
                         clock uncertainty           -0.057    12.253    
    OLOGIC_X1Y163        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.404    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.711ns  (logic 0.517ns (19.074%)  route 2.194ns (80.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432     0.276 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808     2.085    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.181 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     3.935    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.194     9.472    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y164        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    11.622    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y164        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.310    
                         clock uncertainty           -0.057    12.253    
    OLOGIC_X1Y164        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.404    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[1].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.560ns  (logic 0.517ns (20.197%)  route 2.043ns (79.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432     0.276 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808     2.085    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.181 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     3.935    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          2.043     9.322    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y165        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    11.622    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y165        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.310    
                         clock uncertainty           -0.057    12.253    
    OLOGIC_X1Y165        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.404    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.409ns  (logic 0.517ns (21.461%)  route 1.892ns (78.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.622ns = ( 11.622 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432     0.276 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808     2.085    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.181 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     3.935    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.892     9.171    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y166        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.400    11.622    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y166        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.310    
                         clock uncertainty           -0.057    12.253    
    OLOGIC_X1Y166        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.404    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.404    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.240ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.401ns  (logic 0.517ns (21.536%)  route 1.884ns (78.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.621 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432     0.276 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808     2.085    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.181 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     3.935    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.884     9.162    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y174        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    11.621    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.309    
                         clock uncertainty           -0.057    12.252    
    OLOGIC_X1Y174        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.403    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.403    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  2.240    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.262ns  (logic 0.517ns (22.854%)  route 1.745ns (77.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.621 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432     0.276 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808     2.085    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.181 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     3.935    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.745     9.024    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y173        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    11.621    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y173        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.309    
                         clock uncertainty           -0.057    12.252    
    OLOGIC_X1Y173        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.403    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.403    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.382ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.258ns  (logic 0.517ns (22.893%)  route 1.741ns (77.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.620 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432     0.276 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808     2.085    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.181 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     3.935    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.741     9.020    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y167        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    11.620    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y167        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.308    
                         clock uncertainty           -0.057    12.251    
    OLOGIC_X1Y167        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.402    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.402    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  2.382    

Slack (MET) :             2.527ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.114ns  (logic 0.517ns (24.457%)  route 1.597ns (75.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.621ns = ( 11.621 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432     0.276 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808     2.085    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.181 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     3.935    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.597     8.876    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y172        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.399    11.621    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y172        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.309    
                         clock uncertainty           -0.057    12.252    
    OLOGIC_X1Y172        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.403    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.403    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  2.527    

Slack (MET) :             2.533ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_1 rise@10.000ns - oserdes_clk_1 rise@5.000ns)
  Data Path Delay:        2.108ns  (logic 0.517ns (24.531%)  route 1.591ns (75.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.620ns = ( 11.620 - 10.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 9.262 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432     0.276 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808     2.085    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     2.181 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     3.935    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     4.023 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     4.626    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     6.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     7.279 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          1.591     8.869    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y168        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077    11.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148    11.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.398    11.620    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y168        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687    12.308    
                         clock uncertainty           -0.057    12.251    
    OLOGIC_X1Y168        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849    11.402    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         11.402    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  2.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.532 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.532    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.000     1.269    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv
    OUT_FIFO_X1Y13       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK
                         clock pessimism              0.179     1.448    
    OUT_FIFO_X1Y13       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.437    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.272ns (28.943%)  route 0.668ns (71.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.668     2.300    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y169        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y169        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.622    
    OLOGIC_X1Y169        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.181    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.272ns (28.759%)  route 0.674ns (71.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.674     2.306    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y170        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y170        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.622    
    OLOGIC_X1Y170        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.181    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.272ns (28.612%)  route 0.679ns (71.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.679     2.310    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y171        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y171        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.622    
    OLOGIC_X1Y171        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.181    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.272ns (27.104%)  route 0.732ns (72.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.732     2.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y168        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y168        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.622    
    OLOGIC_X1Y168        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.181    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[5].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.272ns (26.826%)  route 0.742ns (73.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.742     2.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y172        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y172        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.623    
    OLOGIC_X1Y172        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.182    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.374    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.272ns (25.485%)  route 0.795ns (74.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.795     2.427    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y167        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.174     1.443    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y167        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.622    
    OLOGIC_X1Y167        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.181    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.272ns (25.250%)  route 0.805ns (74.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.805     2.437    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y173        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.445    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y173        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.624    
    OLOGIC_X1Y173        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.183    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.272ns (24.057%)  route 0.859ns (75.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.859     2.490    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y174        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.176     1.445    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y174        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.624    
    OLOGIC_X1Y174        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.183    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[9].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_1  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             oserdes_clkdiv_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_1 rise@0.000ns - oserdes_clk_1 rise@0.000ns)
  Data Path Delay:        1.131ns  (logic 0.272ns (24.049%)  route 0.859ns (75.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OSERDESRST
                         net (fo=12, routed)          0.859     2.491    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y166        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/mem_refclk
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y13 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV
                         net (fo=13, routed)          0.175     1.444    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y166        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.623    
    OLOGIC_X1Y166        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.182    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[3].oserdes_dq_.sdr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.182    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.309    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_2
  To Clock:  oserdes_clkdiv_2

Setup :            0  Failing Endpoints,  Worst Slack        1.150ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.150ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.498ns  (logic 0.517ns (14.781%)  route 2.981ns (85.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 6.638 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.290 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.981     5.271    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y186        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     6.638    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y186        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688     7.327    
                         clock uncertainty           -0.057     7.270    
    OLOGIC_X1Y186        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.421    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -5.271    
  -------------------------------------------------------------------
                         slack                                  1.150    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.517ns (15.390%)  route 2.842ns (84.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 6.638 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.290 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.842     5.132    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y185        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     6.638    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y185        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688     7.327    
                         clock uncertainty           -0.057     7.270    
    OLOGIC_X1Y185        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.421    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -5.132    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 0.517ns (16.100%)  route 2.694ns (83.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 6.638 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.290 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.694     4.984    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y184        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.406     6.638    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y184        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688     7.327    
                         clock uncertainty           -0.057     7.270    
    OLOGIC_X1Y184        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.421    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -4.984    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.517ns (16.880%)  route 2.546ns (83.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.290 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.546     4.836    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y183        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y183        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.688     7.324    
                         clock uncertainty           -0.057     7.267    
    OLOGIC_X1Y183        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.418    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.418    
                         arrival time                          -4.836    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.232ns = ( 6.232 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.208    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -2.224 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -0.415    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -0.319 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     1.435    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.137    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.273 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     4.611 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.611    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.232    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.688     6.921    
                         clock uncertainty           -0.057     6.864    
    OUT_FIFO_X1Y14       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651     6.213    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                          6.213    
                         arrival time                          -4.611    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.208    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -2.224 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -0.415    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -0.319 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     1.435    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.137    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.273 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     4.543 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     5.018    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.688     7.324    
                         clock uncertainty           -0.057     7.267    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385     6.882    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.882    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.208    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -2.224 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -0.415    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -0.319 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     1.435    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.137    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.273 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     4.543 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     5.018    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.688     7.324    
                         clock uncertainty           -0.057     7.267    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385     6.882    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.882    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.208    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -2.224 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -0.415    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -0.319 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     1.435    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.137    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.273 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     4.543 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     5.018    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.688     7.324    
                         clock uncertainty           -0.057     7.267    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385     6.882    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.882    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.208    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -2.224 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -0.415    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -0.319 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     1.435    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614     2.137    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.273 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     4.543 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     5.018    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.688     7.324    
                         clock uncertainty           -0.057     7.267    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385     6.882    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.882    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                  1.864    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_2 rise@5.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 0.517ns (18.639%)  route 2.257ns (81.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 6.635 - 5.000 ) 
    Source Clock Delay      (SCD):    1.773ns = ( 4.273 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.688ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.614    -0.363    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.773 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.290 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.257     4.546    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y181        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.582     4.008    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.084 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.232 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.403     6.635    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.688     7.324    
                         clock uncertainty           -0.057     7.267    
    OLOGIC_X1Y181        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.418    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.418    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                  1.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.900ns  (logic 0.272ns (30.232%)  route 0.628ns (69.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.628     2.266    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y177        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y177        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.632    
    OLOGIC_X1Y177        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.191    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.539 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.539    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/po_rd_enable
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.278    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv
    OUT_FIFO_X1Y14       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK
                         clock pessimism              0.177     1.455    
    OUT_FIFO_X1Y14       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.444    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.504 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     1.664    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.177     1.631    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     1.543    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.504 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     1.664    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y181        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.177     1.631    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     1.543    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.504 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     1.664    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.177     1.631    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     1.543    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.504 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     1.664    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y181        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y181        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.177     1.631    
    OLOGIC_X1Y181        OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     1.543    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.272ns (28.226%)  route 0.692ns (71.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.692     2.330    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y176        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y176        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.632    
    OLOGIC_X1Y176        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.191    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.272ns (25.119%)  route 0.811ns (74.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.811     2.450    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y178        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.177     1.455    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y178        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.632    
    OLOGIC_X1Y178        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.191    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.272ns (23.732%)  route 0.874ns (76.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.874     2.513    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y179        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y179        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.631    
    OLOGIC_X1Y179        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.190    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_2  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_2 rise@0.000ns - oserdes_clk_2 rise@0.000ns)
  Data Path Delay:        1.209ns  (logic 0.272ns (22.490%)  route 0.937ns (77.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.197    -0.447    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.367 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.639 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.937     2.576    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y180        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_2 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.218    -0.668    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/mem_refclk
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.190 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y14 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.278 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.176     1.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y180        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.177     1.631    
    OLOGIC_X1Y180        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.190    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.576    
  -------------------------------------------------------------------
                         slack                                  0.386    





---------------------------------------------------------------------------------------------------
From Clock:  oserdes_clk_3
  To Clock:  oserdes_clkdiv_3

Setup :            0  Failing Endpoints,  Worst Slack        1.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@2.500ns)
  Data Path Delay:        0.338ns  (logic 0.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.222ns = ( 6.222 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.208    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -2.224 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -0.415    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -0.319 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     1.435    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.126    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.262 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.338     4.600 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     4.600    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     6.222    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.687     6.910    
                         clock uncertainty           -0.057     6.853    
    OUT_FIFO_X1Y15       OUT_FIFO (Setup_out_fifo_RDCLK_RDEN)
                                                     -0.651     6.202    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                          6.202    
                         arrival time                          -4.600    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.517ns (17.599%)  route 2.421ns (82.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 6.645 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.279 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.421     4.699    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y188        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423     6.645    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y188        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687     7.333    
                         clock uncertainty           -0.057     7.276    
    OLOGIC_X1Y188        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.427    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.427    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.208    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -2.224 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -0.415    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -0.319 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     1.435    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.126    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.262 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     4.532 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     5.007    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.687     7.329    
                         clock uncertainty           -0.057     7.272    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T1)
                                                     -0.385     6.887    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.887    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.208    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -2.224 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -0.415    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -0.319 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     1.435    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.126    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.262 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.270     4.532 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.475     5.007    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.687     7.329    
                         clock uncertainty           -0.057     7.272    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T2)
                                                     -0.385     6.887    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.887    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.208    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -2.224 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -0.415    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -0.319 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     1.435    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.126    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.262 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     4.532 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     5.007    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.687     7.329    
                         clock uncertainty           -0.057     7.272    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T3)
                                                     -0.385     6.887    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.887    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@2.500ns)
  Data Path Delay:        0.745ns  (logic 0.270ns (36.225%)  route 0.475ns (63.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.641ns = ( 6.641 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      2.500     2.500 r  
    R4                                                0.000     2.500 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.500    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     3.975 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.208    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -2.224 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -0.415    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -0.319 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754     1.435    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     1.523 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603     2.126    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     4.262 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.270     4.532 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.475     5.007    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.419     6.641    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.687     7.329    
                         clock uncertainty           -0.057     7.272    
    OLOGIC_X1Y193        OSERDESE2 (Setup_oserdese2_CLKDIV_T4)
                                                     -0.385     6.887    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                          6.887    
                         arrival time                          -5.007    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.517ns (18.564%)  route 2.268ns (81.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 6.645 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.279 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.268     4.547    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y189        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.423     6.645    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y189        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687     7.333    
                         clock uncertainty           -0.057     7.276    
    OLOGIC_X1Y189        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.427    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.427    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.953ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.711ns  (logic 0.517ns (19.068%)  route 2.194ns (80.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 6.644 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.279 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.194     4.473    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y198        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422     6.644    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y198        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687     7.332    
                         clock uncertainty           -0.057     7.275    
    OLOGIC_X1Y198        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.426    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.426    
                         arrival time                          -4.473    
  -------------------------------------------------------------------
                         slack                                  1.953    

Slack (MET) :             2.028ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.517ns (19.622%)  route 2.118ns (80.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 6.643 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.279 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.118     4.397    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y191        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.421     6.643    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y191        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687     7.331    
                         clock uncertainty           -0.057     7.274    
    OLOGIC_X1Y191        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.425    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.425    
                         arrival time                          -4.397    
  -------------------------------------------------------------------
                         slack                                  2.028    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (oserdes_clkdiv_3 rise@5.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.517ns (20.093%)  route 2.056ns (79.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.644ns = ( 6.644 - 5.000 ) 
    Source Clock Delay      (SCD):    1.762ns = ( 4.262 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -start 2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.603    -0.374    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.136     1.762 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.517     2.279 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          2.056     4.335    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y197        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    -0.107 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     1.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     3.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     3.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.572     3.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      2.077     6.074 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.148     6.222 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.422     6.644    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y197        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.687     7.332    
                         clock uncertainty           -0.057     7.275    
    OLOGIC_X1Y197        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.849     6.426    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                          6.426    
                         arrival time                          -4.335    
  -------------------------------------------------------------------
                         slack                                  2.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
                            (rising edge-triggered cell OUT_FIFO clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.172ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_RDENABLE)
                                                      0.172     1.532 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/RDENABLE
                         net (fo=1, routed)           0.000     1.532    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/po_rd_enable
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.000     1.269    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv
    OUT_FIFO_X1Y15       OUT_FIFO                                     r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK
                         clock pessimism              0.179     1.448    
    OUT_FIFO_X1Y15       OUT_FIFO (Hold_out_fifo_RDCLK_RDEN)
                                                     -0.011     1.437    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.939ns  (logic 0.272ns (28.959%)  route 0.667ns (71.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.667     2.299    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y193        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.451    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.179     1.630    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.189    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.497 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     1.657    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T1
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.451    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.179     1.630    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T1)
                                                     -0.088     1.542    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[0])
                                                      0.137     1.497 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[0]
                         net (fo=2, routed)           0.160     1.657    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[0]
    OLOGIC_X1Y193        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T2
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.451    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.179     1.630    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T2)
                                                     -0.088     1.542    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.497 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     1.657    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T3
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.451    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.179     1.630    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T3)
                                                     -0.088     1.542    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.137ns (46.075%)  route 0.160ns (53.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_DTSBUS[1])
                                                      0.137     1.497 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/DTSBUS[1]
                         net (fo=2, routed)           0.160     1.657    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/DTSBUS[1]
    OLOGIC_X1Y193        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/T4
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.451    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y193        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLKDIV
                         clock pessimism              0.179     1.630    
    OLOGIC_X1Y193        OSERDESE2 (Hold_oserdese2_CLKDIV_T4)
                                                     -0.088     1.542    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.272ns (27.051%)  route 0.733ns (72.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.733     2.365    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y187        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y187        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.631    
    OLOGIC_X1Y187        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.190    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[0].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.272ns (25.805%)  route 0.782ns (74.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.782     2.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y192        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.451    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y192        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.630    
    OLOGIC_X1Y192        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.189    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[5].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.272ns (25.699%)  route 0.786ns (74.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.786     2.418    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y195        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.182     1.451    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y195        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.630    
    OLOGIC_X1Y195        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.189    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
                            (rising edge-triggered cell PHASER_OUT_PHY clocked by oserdes_clk_3  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
                            (rising edge-triggered cell OSERDESE2 clocked by oserdes_clkdiv_3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             oserdes_clkdiv_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oserdes_clkdiv_3 rise@0.000ns - oserdes_clk_3 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.272ns (24.249%)  route 0.850ns (75.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Timing Exception:       MultiCycle Path   Setup -start 2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oserdes_clk_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.190    -0.454    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.813     1.360 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
  -------------------------------------------------------------------    -------------------
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OSERDESRST)
                                                      0.272     1.632 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OSERDESRST
                         net (fo=10, routed)          0.850     2.481    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/po_oserdes_rst
    OLOGIC_X1Y196        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/RST
  -------------------------------------------------------------------    -------------------

                         (clock oserdes_clkdiv_3 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT1
                         net (fo=7, routed)           0.209    -0.677    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/mem_refclk
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_MEMREFCLK_OCLK)
                                                      1.858     1.181 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK
    PHASER_OUT_PHY_X1Y15 PHASER_OUT_PHY (Prop_phaser_out_phy_OCLK_OCLKDIV)
                                                      0.088     1.269 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV
                         net (fo=11, routed)          0.183     1.452    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/oserdes_clkdiv
    OLOGIC_X1Y196        OSERDESE2                                    r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i/CLKDIV
                         clock pessimism              0.179     1.631    
    OLOGIC_X1Y196        OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     2.190    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.ddr.oserdes_dq_i
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.481    
  -------------------------------------------------------------------
                         slack                                  0.292    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100_skrach_design_clk_wiz_0_0
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        8.483ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.483ns  (required time - arrival time)
  Source:                 skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.237ns  (logic 0.419ns (33.871%)  route 0.818ns (66.129%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y183                                    0.000     0.000 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/C
    SLICE_X110Y183       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.818     1.237    skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[5]
    SLICE_X109Y182       FDRE                                         r  skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X109Y182       FDRE (Setup_fdre_C_D)       -0.280     9.720    skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.720    
                         arrival time                          -1.237    
  -------------------------------------------------------------------
                         slack                                  8.483    

Slack (MET) :             8.491ns  (required time - arrival time)
  Source:                 skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.229ns  (logic 0.419ns (34.092%)  route 0.810ns (65.908%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y168                                    0.000     0.000 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X105Y168       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.810     1.229    skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X105Y166       FDRE                                         r  skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X105Y166       FDRE (Setup_fdre_C_D)       -0.280     9.720    skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.720    
                         arrival time                          -1.229    
  -------------------------------------------------------------------
                         slack                                  8.491    

Slack (MET) :             8.570ns  (required time - arrival time)
  Source:                 skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.325ns  (logic 0.518ns (39.102%)  route 0.807ns (60.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y159                                    0.000     0.000 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X116Y159       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.807     1.325    skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X115Y159       FDRE                                         r  skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X115Y159       FDRE (Setup_fdre_C_D)       -0.105     9.895    skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.325    
  -------------------------------------------------------------------
                         slack                                  8.570    

Slack (MET) :             8.646ns  (required time - arrival time)
  Source:                 skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.245ns  (logic 0.456ns (36.621%)  route 0.789ns (63.379%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y182                                    0.000     0.000 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X107Y182       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.789     1.245    skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X105Y182       FDRE                                         r  skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X105Y182       FDRE (Setup_fdre_C_D)       -0.109     9.891    skrach_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.891    
                         arrival time                          -1.245    
  -------------------------------------------------------------------
                         slack                                  8.646    

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 skrach_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.194ns  (logic 0.456ns (38.204%)  route 0.738ns (61.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y155                                    0.000     0.000 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X135Y155       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.738     1.194    skrach_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X133Y154       FDRE                                         r  skrach_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X133Y154       FDRE (Setup_fdre_C_D)       -0.095     9.905    skrach_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                  8.711    

Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.180ns  (logic 0.456ns (38.642%)  route 0.724ns (61.358%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y168                                    0.000     0.000 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X109Y168       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.724     1.180    skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X109Y167       FDRE                                         r  skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X109Y167       FDRE (Setup_fdre_C_D)       -0.095     9.905    skrach_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.180    
  -------------------------------------------------------------------
                         slack                                  8.725    

Slack (MET) :             8.756ns  (required time - arrival time)
  Source:                 skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.173ns  (logic 0.456ns (38.877%)  route 0.717ns (61.123%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y164                                    0.000     0.000 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X119Y164       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.717     1.173    skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X117Y164       FDRE                                         r  skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X117Y164       FDRE (Setup_fdre_C_D)       -0.071     9.929    skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.929    
                         arrival time                          -1.173    
  -------------------------------------------------------------------
                         slack                                  8.756    

Slack (MET) :             8.810ns  (required time - arrival time)
  Source:                 skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.925ns  (logic 0.478ns (51.668%)  route 0.447ns (48.332%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y159                                    0.000     0.000 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X116Y159       FDRE (Prop_fdre_C_Q)         0.478     0.478 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.447     0.925    skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X115Y159       FDRE                                         r  skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X115Y159       FDRE (Setup_fdre_C_D)       -0.265     9.735    skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.925    
  -------------------------------------------------------------------
                         slack                                  8.810    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 skrach_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.920ns  (logic 0.419ns (45.520%)  route 0.501ns (54.480%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y155                                    0.000     0.000 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X135Y155       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.501     0.920    skrach_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X134Y155       FDRE                                         r  skrach_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X134Y155       FDRE (Setup_fdre_C_D)       -0.268     9.732    skrach_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.920    
  -------------------------------------------------------------------
                         slack                                  8.812    

Slack (MET) :             8.823ns  (required time - arrival time)
  Source:                 skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.084ns  (logic 0.456ns (42.071%)  route 0.628ns (57.929%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y164                                    0.000     0.000 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X119Y164       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.628     1.084    skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X117Y165       FDRE                                         r  skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X117Y165       FDRE (Setup_fdre_C_D)       -0.093     9.907    skrach_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                  8.823    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_skrach_design_clk_wiz_0_0
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack       17.423ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.423ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.600ns  (logic 0.518ns (11.262%)  route 4.082ns (88.738%))
  Logic Levels:           0  
  Clock Path Skew:        2.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.597ns
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.640    -1.179    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X44Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y175        FDRE (Prop_fdre_C_Q)         0.518    -0.661 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[9]/Q
                         net (fo=1, routed)           4.082     3.420    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[9]
    SLICE_X72Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    14.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    16.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    18.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289    19.715    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081    19.796 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    20.700    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425    17.275 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723    18.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.089 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.508    20.597    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X72Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]/C
                         clock pessimism              0.474    21.071    
                         clock uncertainty           -0.212    20.859    
    SLICE_X72Y175        FDRE (Setup_fdre_C_D)       -0.016    20.843    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[9]
  -------------------------------------------------------------------
                         required time                         20.843    
                         arrival time                          -3.420    
  -------------------------------------------------------------------
                         slack                                 17.423    

Slack (MET) :             17.469ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.524ns  (logic 0.456ns (10.079%)  route 4.068ns (89.921%))
  Logic Levels:           0  
  Clock Path Skew:        2.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.640    -1.179    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X45Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y175        FDRE (Prop_fdre_C_Q)         0.456    -0.723 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[10]/Q
                         net (fo=1, routed)           4.068     3.345    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[10]
    SLICE_X71Y173        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    14.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    16.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    18.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289    19.715    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081    19.796 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    20.700    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425    17.275 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723    18.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.089 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.510    20.599    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X71Y173        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]/C
                         clock pessimism              0.474    21.073    
                         clock uncertainty           -0.212    20.861    
    SLICE_X71Y173        FDRE (Setup_fdre_C_D)       -0.047    20.814    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[10]
  -------------------------------------------------------------------
                         required time                         20.814    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                 17.469    

Slack (MET) :             17.618ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.407ns  (logic 0.518ns (11.754%)  route 3.889ns (88.246%))
  Logic Levels:           0  
  Clock Path Skew:        2.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.600ns
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.640    -1.179    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y175        FDRE (Prop_fdre_C_Q)         0.518    -0.661 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           3.889     3.228    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X68Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    14.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    16.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    18.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289    19.715    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081    19.796 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    20.700    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425    17.275 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723    18.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.089 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.511    20.600    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X68Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism              0.474    21.074    
                         clock uncertainty           -0.212    20.862    
    SLICE_X68Y175        FDRE (Setup_fdre_C_D)       -0.016    20.846    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         20.846    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                 17.618    

Slack (MET) :             17.768ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.226ns  (logic 0.518ns (12.258%)  route 3.708ns (87.742%))
  Logic Levels:           0  
  Clock Path Skew:        2.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.600ns
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.640    -1.179    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X44Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y175        FDRE (Prop_fdre_C_Q)         0.518    -0.661 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           3.708     3.047    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X69Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    14.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    16.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    18.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289    19.715    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081    19.796 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    20.700    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425    17.275 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723    18.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.089 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.511    20.600    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X69Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism              0.474    21.074    
                         clock uncertainty           -0.212    20.862    
    SLICE_X69Y175        FDRE (Setup_fdre_C_D)       -0.047    20.815    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         20.815    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                 17.768    

Slack (MET) :             17.813ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.184ns  (logic 0.456ns (10.898%)  route 3.728ns (89.102%))
  Logic Levels:           0  
  Clock Path Skew:        2.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.603ns
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.640    -1.179    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X45Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y175        FDRE (Prop_fdre_C_Q)         0.456    -0.723 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           3.728     3.005    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X69Y177        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    14.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    16.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    18.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289    19.715    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081    19.796 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    20.700    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425    17.275 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723    18.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.089 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.514    20.603    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X69Y177        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism              0.474    21.077    
                         clock uncertainty           -0.212    20.865    
    SLICE_X69Y177        FDRE (Setup_fdre_C_D)       -0.047    20.818    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         20.818    
                         arrival time                          -3.005    
  -------------------------------------------------------------------
                         slack                                 17.813    

Slack (MET) :             17.822ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.208ns  (logic 0.518ns (12.309%)  route 3.690ns (87.691%))
  Logic Levels:           0  
  Clock Path Skew:        2.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.605ns
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.640    -1.179    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X44Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y175        FDRE (Prop_fdre_C_Q)         0.518    -0.661 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           3.690     3.029    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X68Y171        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    14.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    16.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    18.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289    19.715    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081    19.796 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    20.700    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425    17.275 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723    18.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.089 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.516    20.605    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X68Y171        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism              0.474    21.079    
                         clock uncertainty           -0.212    20.867    
    SLICE_X68Y171        FDRE (Setup_fdre_C_D)       -0.016    20.851    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         20.851    
                         arrival time                          -3.029    
  -------------------------------------------------------------------
                         slack                                 17.822    

Slack (MET) :             17.840ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.185ns  (logic 0.518ns (12.376%)  route 3.667ns (87.624%))
  Logic Levels:           0  
  Clock Path Skew:        2.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.600ns
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.640    -1.179    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y174        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y174        FDRE (Prop_fdre_C_Q)         0.518    -0.661 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           3.667     3.006    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X72Y172        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    14.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    16.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    18.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289    19.715    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081    19.796 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    20.700    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425    17.275 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723    18.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.089 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.511    20.600    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X72Y172        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism              0.474    21.074    
                         clock uncertainty           -0.212    20.862    
    SLICE_X72Y172        FDRE (Setup_fdre_C_D)       -0.016    20.846    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         20.846    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                 17.840    

Slack (MET) :             17.997ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.997ns  (logic 0.456ns (11.409%)  route 3.541ns (88.591%))
  Logic Levels:           0  
  Clock Path Skew:        2.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.600ns
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.640    -1.179    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X45Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y175        FDRE (Prop_fdre_C_Q)         0.456    -0.723 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           3.541     2.818    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X71Y177        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    14.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    16.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    18.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289    19.715    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081    19.796 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    20.700    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425    17.275 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723    18.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.089 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.511    20.600    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X71Y177        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism              0.474    21.074    
                         clock uncertainty           -0.212    20.862    
    SLICE_X71Y177        FDRE (Setup_fdre_C_D)       -0.047    20.815    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         20.815    
                         arrival time                          -2.818    
  -------------------------------------------------------------------
                         slack                                 17.997    

Slack (MET) :             18.005ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.019ns  (logic 0.456ns (11.345%)  route 3.563ns (88.655%))
  Logic Levels:           0  
  Clock Path Skew:        2.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.599ns
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.640    -1.179    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X45Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y175        FDRE (Prop_fdre_C_Q)         0.456    -0.723 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           3.563     2.840    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X70Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    14.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    16.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    18.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289    19.715    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081    19.796 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    20.700    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425    17.275 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723    18.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.089 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.510    20.599    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X70Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism              0.474    21.073    
                         clock uncertainty           -0.212    20.861    
    SLICE_X70Y176        FDRE (Setup_fdre_C_D)       -0.016    20.845    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         20.845    
                         arrival time                          -2.840    
  -------------------------------------------------------------------
                         slack                                 18.005    

Slack (MET) :             18.031ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.960ns  (logic 0.518ns (13.080%)  route 3.442ns (86.920%))
  Logic Levels:           0  
  Clock Path Skew:        2.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.597ns
    Source Clock Delay      (SCD):    -1.179ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.640    -1.179    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y175        FDRE (Prop_fdre_C_Q)         0.518    -0.661 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           3.442     2.781    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X71Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    R4                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674    14.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723    16.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636    18.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    18.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289    19.715    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081    19.796 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    20.700    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425    17.275 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723    18.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.089 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.508    20.597    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X71Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism              0.474    21.071    
                         clock uncertainty           -0.212    20.859    
    SLICE_X71Y175        FDRE (Setup_fdre_C_D)       -0.047    20.812    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         20.812    
                         arrival time                          -2.781    
  -------------------------------------------------------------------
                         slack                                 18.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.164ns (9.370%)  route 1.586ns (90.630%))
  Logic Levels:           0  
  Clock Path Skew:        1.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.131ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.571    -0.729    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y174        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y174        FDRE (Prop_fdre_C_Q)         0.164    -0.565 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[3]/Q
                         net (fo=1, routed)           1.586     1.022    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[3]
    SLICE_X70Y171        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.832     0.131    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X70Y171        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]/C
                         clock pessimism              0.514     0.645    
                         clock uncertainty            0.212     0.857    
    SLICE_X70Y171        FDRE (Hold_fdre_C_D)         0.060     0.917    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.164ns (9.270%)  route 1.605ns (90.730%))
  Logic Levels:           0  
  Clock Path Skew:        1.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.127ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.571    -0.729    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y175        FDRE (Prop_fdre_C_Q)         0.164    -0.565 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[5]/Q
                         net (fo=1, routed)           1.605     1.040    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[5]
    SLICE_X71Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.828     0.127    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X71Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]/C
                         clock pessimism              0.514     0.641    
                         clock uncertainty            0.212     0.853    
    SLICE_X71Y175        FDRE (Hold_fdre_C_D)         0.075     0.928    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.141ns (7.864%)  route 1.652ns (92.136%))
  Logic Levels:           0  
  Clock Path Skew:        1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.130ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.571    -0.729    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X45Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y175        FDRE (Prop_fdre_C_Q)         0.141    -0.588 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[0]/Q
                         net (fo=1, routed)           1.652     1.064    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[0]
    SLICE_X71Y177        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.831     0.130    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X71Y177        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]/C
                         clock pessimism              0.514     0.644    
                         clock uncertainty            0.212     0.856    
    SLICE_X71Y177        FDRE (Hold_fdre_C_D)         0.075     0.931    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.164ns (9.190%)  route 1.621ns (90.810%))
  Logic Levels:           0  
  Clock Path Skew:        1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.128ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.571    -0.729    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X44Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y175        FDRE (Prop_fdre_C_Q)         0.164    -0.565 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[8]/Q
                         net (fo=1, routed)           1.621     1.056    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[8]
    SLICE_X70Y173        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.829     0.128    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X70Y173        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]/C
                         clock pessimism              0.514     0.642    
                         clock uncertainty            0.212     0.854    
    SLICE_X70Y173        FDRE (Hold_fdre_C_D)         0.060     0.914    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.164ns (9.115%)  route 1.635ns (90.885%))
  Logic Levels:           0  
  Clock Path Skew:        1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.128ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.571    -0.729    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y175        FDRE (Prop_fdre_C_Q)         0.164    -0.565 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[7]/Q
                         net (fo=1, routed)           1.635     1.070    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[7]
    SLICE_X68Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.829     0.128    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X68Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]/C
                         clock pessimism              0.514     0.642    
                         clock uncertainty            0.212     0.854    
    SLICE_X68Y175        FDRE (Hold_fdre_C_D)         0.060     0.914    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.164ns (9.079%)  route 1.642ns (90.921%))
  Logic Levels:           0  
  Clock Path Skew:        1.375ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.132ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.571    -0.729    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X44Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y175        FDRE (Prop_fdre_C_Q)         0.164    -0.565 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[4]/Q
                         net (fo=1, routed)           1.642     1.078    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[4]
    SLICE_X68Y171        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.833     0.132    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X68Y171        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]/C
                         clock pessimism              0.514     0.646    
                         clock uncertainty            0.212     0.858    
    SLICE_X68Y171        FDRE (Hold_fdre_C_D)         0.060     0.918    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.141ns (7.772%)  route 1.673ns (92.228%))
  Logic Levels:           0  
  Clock Path Skew:        1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.128ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.571    -0.729    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X45Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y175        FDRE (Prop_fdre_C_Q)         0.141    -0.588 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[11]/Q
                         net (fo=1, routed)           1.673     1.086    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[11]
    SLICE_X70Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.829     0.128    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X70Y176        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]/C
                         clock pessimism              0.514     0.642    
                         clock uncertainty            0.212     0.854    
    SLICE_X70Y176        FDRE (Hold_fdre_C_D)         0.060     0.914    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.914    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.164ns (8.923%)  route 1.674ns (91.077%))
  Logic Levels:           0  
  Clock Path Skew:        1.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.128ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.571    -0.729    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X44Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y175        FDRE (Prop_fdre_C_Q)         0.164    -0.565 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[6]/Q
                         net (fo=1, routed)           1.674     1.109    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[6]
    SLICE_X69Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.829     0.128    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X69Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]/C
                         clock pessimism              0.514     0.642    
                         clock uncertainty            0.212     0.854    
    SLICE_X69Y175        FDRE (Hold_fdre_C_D)         0.075     0.929    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.141ns (7.339%)  route 1.780ns (92.661%))
  Logic Levels:           0  
  Clock Path Skew:        1.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.131ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.571    -0.729    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X45Y175        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y175        FDRE (Prop_fdre_C_Q)         0.141    -0.588 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[1]/Q
                         net (fo=1, routed)           1.780     1.193    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[1]
    SLICE_X69Y177        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.832     0.131    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X69Y177        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]/C
                         clock pessimism              0.514     0.645    
                         clock uncertainty            0.212     0.857    
    SLICE_X69Y177        FDRE (Hold_fdre_C_D)         0.075     0.932    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pll_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_200_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.164ns (8.584%)  route 1.746ns (91.416%))
  Logic Levels:           0  
  Clock Path Skew:        1.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.130ns
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.099ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.571    -0.729    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/mmcm_clk
    SLICE_X46Y174        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y174        FDRE (Prop_fdre_C_Q)         0.164    -0.565 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_reg[2]/Q
                         net (fo=1, routed)           1.746     1.182    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_lcl[2]
    SLICE_X72Y172        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.831     0.130    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11]_0
    SLICE_X72Y172        FDRE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]/C
                         clock pessimism              0.514     0.644    
                         clock uncertainty            0.212     0.856    
    SLICE_X72Y172        FDRE (Hold_fdre_C_D)         0.060     0.916    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.266    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_12_skrach_design_clk_wiz_0_0
  To Clock:  clk_100_skrach_design_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.555ns,  Total Violation       -3.555ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.555ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/reset_sync_inst/FDRE_inst_2/C
                            (rising edge-triggered cell FDPE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/bl.fifo_36_inst_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.125ns  (clk_100_skrach_design_clk_wiz_0_0 rise@2360.000ns - clk_12_skrach_design_clk_wiz_0_0 rise@2359.875ns)
  Data Path Delay:        0.911ns  (logic 0.518ns (56.889%)  route 0.393ns (43.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 2358.452 - 2360.000 ) 
    Source Clock Delay      (SCD):    -0.990ns = ( 2358.885 - 2359.875 ) 
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                   2359.875  2359.875 r  
    R4                                                0.000  2359.875 r  sys_clock (IN)
                         net (fo=0)                   0.000  2359.875    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475  2361.350 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233  2362.583    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432  2355.151 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808  2356.960    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096  2357.056 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.829  2358.885    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/reset_sync_inst/clk_12
    SLICE_X88Y63         FDPE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/reset_sync_inst/FDRE_inst_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDPE (Prop_fdpe_C_Q)         0.518  2359.403 f  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/reset_sync_inst/FDRE_inst_2/Q
                         net (fo=27, routed)          0.393  2359.796    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/Q_O
    RAMB36_X5Y12         FIFO36E1                                     f  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/bl.fifo_36_inst_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                   2360.000  2360.000 r  
    R4                                                0.000  2360.000 r  sys_clock (IN)
                         net (fo=0)                   0.000  2360.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405  2361.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  2362.566    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674  2354.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.723  2356.616    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091  2356.707 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        1.744  2358.451    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/s_axi_aclk
    RAMB36_X5Y12         FIFO36E1                                     r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
                         clock pessimism              0.383  2358.835    
                         clock uncertainty           -0.227  2358.608    
    RAMB36_X5Y12         FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -2.368  2356.240    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                       2356.240    
                         arrival time                       -2359.796    
  -------------------------------------------------------------------
                         slack                                 -3.555    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/reset_sync_inst/FDRE_inst_2/C
                            (rising edge-triggered cell FDPE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/bl.fifo_36_inst_bl.fifo_36_bl/RST
                            (removal check against rising-edge clock clk_100_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.766%)  route 0.166ns (50.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.636    -0.663    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/reset_sync_inst/clk_12
    SLICE_X88Y63         FDPE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/reset_sync_inst/FDRE_inst_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDPE (Prop_fdpe_C_Q)         0.164    -0.499 f  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/reset_sync_inst/FDRE_inst_2/Q
                         net (fo=27, routed)          0.166    -0.334    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/Q_O
    RAMB36_X5Y12         FIFO36E1                                     f  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/bl.fifo_36_inst_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_100_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=7738, routed)        0.954    -0.860    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/s_axi_aclk
    RAMB36_X5Y12         FIFO36E1                                     r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
                         clock pessimism              0.565    -0.295    
                         clock uncertainty            0.227    -0.068    
    RAMB36_X5Y12         FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589    -0.657    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                          0.657    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.323    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_12_skrach_design_clk_wiz_0_0
  To Clock:  clk_12_skrach_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       78.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.861ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.001ns  (required time - arrival time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/reset_sync_inst/FDRE_inst_2/C
                            (rising edge-triggered cell FDPE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/bl.fifo_36_inst_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            81.375ns  (clk_12_skrach_design_clk_wiz_0_0 rise@81.375ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.518ns (56.889%)  route 0.393ns (43.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 79.818 - 81.375 ) 
    Source Clock Delay      (SCD):    -0.990ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.829    -0.990    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/reset_sync_inst/clk_12
    SLICE_X88Y63         FDPE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/reset_sync_inst/FDRE_inst_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDPE (Prop_fdpe_C_Q)         0.518    -0.472 f  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/reset_sync_inst/FDRE_inst_2/Q
                         net (fo=27, routed)          0.393    -0.079    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/Q_O
    RAMB36_X5Y12         FIFO36E1                                     f  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/bl.fifo_36_inst_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                     81.375    81.375 r  
    R4                                                0.000    81.375 r  sys_clock (IN)
                         net (fo=0)                   0.000    81.375    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    82.780 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.942    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    76.268 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.723    77.991    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    78.082 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          1.736    79.818    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/clk_12
    RAMB36_X5Y12         FIFO36E1                                     r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.578    80.397    
                         clock uncertainty           -0.107    80.290    
    RAMB36_X5Y12         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    77.922    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         77.922    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                 78.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/reset_sync_inst/FDRE_inst_2/C
                            (rising edge-triggered cell FDPE clocked by clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Destination:            skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/bl.fifo_36_inst_bl.fifo_36_bl/RST
                            (removal check against rising-edge clock clk_12_skrach_design_clk_wiz_0_0  {rise@0.000ns fall@40.688ns period=81.375ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns - clk_12_skrach_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.766%)  route 0.166ns (50.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.636    -0.663    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/reset_sync_inst/clk_12
    SLICE_X88Y63         FDPE                                         r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/reset_sync_inst/FDRE_inst_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDPE (Prop_fdpe_C_Q)         0.164    -0.499 f  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/reset_sync_inst/FDRE_inst_2/Q
                         net (fo=27, routed)          0.166    -0.334    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/Q_O
    RAMB36_X5Y12         FIFO36E1                                     f  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/bl.fifo_36_inst_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_12_skrach_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_12_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=35, routed)          0.951    -0.863    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/clk_12
    RAMB36_X5Y12         FIFO36E1                                     r  skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.257    -0.606    
    RAMB36_X5Y12         FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589    -1.195    skrach_design_i/skrach_core_0/U0/audio_codec_wrapper_i/FIFO_BUS_IN_inst/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                          1.195    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.861    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pll_i
  To Clock:  clk_pll_i

Setup :            0  Failing Endpoints,  Worst Slack        5.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 0.518ns (11.177%)  route 4.116ns (88.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.778ns = ( 10.778 - 10.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.724ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.674     1.408    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/CLK
    SLICE_X120Y195       FDPE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y195       FDPE (Prop_fdpe_C_Q)         0.518     1.926 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=32, routed)          4.116     6.042    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    SLICE_X162Y180       FDCE                                         f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.689    10.778    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X162Y180       FDCE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism              0.724    11.502    
                         clock uncertainty           -0.060    11.441    
    SLICE_X162Y180       FDCE (Recov_fdce_C_CLR)     -0.319    11.122    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         11.122    
                         arrival time                          -6.042    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             8.210ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (recovery check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pll_i rise@10.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.456ns (35.725%)  route 0.820ns (64.275%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.634ns = ( 10.634 - 10.000 ) 
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.724ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.432    -4.724 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.808    -2.915    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.819 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.754    -1.065    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088    -0.977 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.370     0.393    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.127     0.520 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.943     1.463    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.633    -2.171 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.808    -0.362    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -0.266 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.672     1.406    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/CLK
    SLICE_X117Y191       FDPE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y191       FDPE (Prop_fdpe_C_Q)         0.456     1.862 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/Q
                         net (fo=49, routed)          0.820     2.682    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec_reg[0]_0[0]
    SLICE_X122Y181       FDCE                                         f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.674     4.893 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           1.723     6.616    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.707 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          1.636     8.343    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.426 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           1.289     9.715    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.081     9.796 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.904    10.700    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.425     7.275 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           1.723     8.998    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.089 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        1.545    10.634    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X122Y181       FDCE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism              0.724    11.358    
                         clock uncertainty           -0.060    11.297    
    SLICE_X122Y181       FDCE (Recov_fdce_C_CLR)     -0.405    10.892    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         10.892    
                         arrival time                          -2.682    
  -------------------------------------------------------------------
                         slack                                  8.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.008%)  route 0.362ns (71.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.150ns
    Source Clock Delay      (SCD):    0.104ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.588     0.104    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/CLK
    SLICE_X117Y191       FDPE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y191       FDPE (Prop_fdpe_C_Q)         0.141     0.245 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6/Q
                         net (fo=49, routed)          0.362     0.608    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec_reg[0]_0[0]
    SLICE_X122Y181       FDCE                                         f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.851     0.150    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/CLK
    SLICE_X122Y181       FDCE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg/C
                         clock pessimism             -0.017     0.133    
    SLICE_X122Y181       FDCE (Remov_fdce_C_CLR)     -0.092     0.041    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_reset_n_reg
  -------------------------------------------------------------------
                         required time                         -0.041    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             1.979ns  (arrival time - required time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
                            (removal check against rising-edge clock clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pll_i rise@0.000ns - clk_pll_i rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.164ns (8.215%)  route 1.832ns (91.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.206ns
    Source Clock Delay      (SCD):    0.105ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.540    -1.856 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.531    -1.325    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.299 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.606    -0.694    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050    -0.644 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.426    -0.218    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.020    -0.198 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.313     0.115    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.156    -1.040 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.531    -0.509    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -0.483 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.589     0.105    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/CLK
    SLICE_X120Y195       FDPE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y195       FDPE (Prop_fdpe_C_Q)         0.164     0.269 f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=32, routed)          1.832     2.102    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    SLICE_X162Y180       FDCE                                         f  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pll_i rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    skrach_design_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  skrach_design_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    skrach_design_i/clk_wiz_0/inst/clk_in1_skrach_design_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.332    -2.421 r  skrach_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.579    -1.843    skrach_design_i/clk_wiz_0/inst/clk_200_skrach_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.814 r  skrach_design_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=63, routed)          0.875    -0.939    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pi_dqs_found_lanes_r1_reg[3]
    PLLE2_ADV_X1Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053    -0.886 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3
                         net (fo=1, routed)           0.472    -0.414    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3_out
    BUFHCE_X1Y36         BUFH (Prop_bufh_I_O)         0.043    -0.371 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufh_pll_clk3/O
                         net (fo=1, routed)           0.538     0.167    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/pll_clk3
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.475    -1.308 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT
                         net (fo=1, routed)           0.579    -0.730    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/clk_pll_i
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -0.701 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/u_bufg_clkdiv0/O
                         net (fo=7788, routed)        0.906     0.206    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/CLK
    SLICE_X162Y180       FDCE                                         r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg/C
                         clock pessimism             -0.017     0.189    
    SLICE_X162Y180       FDCE (Remov_fdce_C_CLR)     -0.067     0.122    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  1.979    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_pll_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
                            (rising edge-triggered cell FDPE clocked by clk_pll_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        3.375ns  (logic 0.518ns (15.350%)  route 2.857ns (84.650%))
  Logic Levels:           0  
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y195                                    0.000     0.000 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/C
    SLICE_X120Y195       FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep/Q
                         net (fo=32, routed)          2.857     3.375    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/in0
    PHY_CONTROL_X1Y3     PHY_CONTROL                                  r  skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/RESET
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    PHY_CONTROL_X1Y3     PHY_CONTROL                  0.000     5.000    skrach_design_i/mig_7series_0/u_skrach_design_mig_7series_0_3_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i
                         output delay                -0.000     5.000    
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -3.375    
  -------------------------------------------------------------------
                         slack                                  1.625    





