---
subject: FULL
type: ZealTS
atQ: 18
endQ: 55
status: acquiring
src: https://uxkhzfstdjcborfuyyknhkhbyfnskrywvveioufkbjkupomnptjwvhbavkysuhi.vercel.app/solution.html?testId=63bffdc7ea7189f77e2d84b2&test_id=1
---
#card/FULL 

#card/CN/Transport_Layer/Congestion
![[Pasted image 20231214105119.png]]
?
- #mistake/lack/TermAndConcept forget that, we must add 1 RTT for TCP connection as well, but, i didn't
![[Pasted image 20231214105300.png]] <!--SR:!2023-12-16,2,150-->

#card/CN/Transport_Layer/Congestion
![[Pasted image 20231214110604.png]]
?
- #mistake/silly/UnitConversion ðŸ˜¢
![[Pasted image 20231214110609.png]] <!--SR:!2023-12-16,2,150-->


#card/COA/pipeline/Branch_hazard
![[Pasted image 20231214130829.png]]
?
- #mistake/lack/UnderstandingOfQuestion
![[Pasted image 20231214130837.png]] <!--SR:!2023-12-16,2,150-->

#card/COA/Cache_Memory/Effective_Access_Time
![[Pasted image 20231214131212.png]]
?
- #mistake/lack/FormulaError i didn't consider 60% of instruction for I-cache
- #mistake/lack/TimeOut taken 7min
![[Pasted image 20231214131218.png]] <!--SR:!2023-12-16,2,150-->


#card/DLD/Combinational_Circuit/Ripple_Carry_Adder
![[Pasted image 20231214150656.png]]
?
- #mistake/lack/TermAndConcept 
![[Pasted image 20231214150703.png]] 

#card/DLD/Sequential_Circuit
![[Pasted image 20231214150844.png]]
?
- #mistake/lack/TermAndConcept 
![[Pasted image 20231214150850.png]] 

#card/COA/Cache_Memory/Effective_Access_Time
![[Pasted image 20231214154712.png]]
?
- #mistake/lack/TimeOut #mistake/lack/UnderstandingOfQuestion
![[Pasted image 20231214154730.png]] <!--SR:!2023-12-16,2,150-->

#card
![[Pasted image 20231214231650.png]]
?
- #mistake/lack/TermAndConcept
![[Pasted image 20231214231657.png]] <!--SR:!2023-12-17,2,158-->

