

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    1 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
59223c5836e436fa179bac05233b3051  /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=nqueen.cu
self exe links to: /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU
Running md5sum using "md5sum /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/NQU > _cuobjdump_complete_output_FHgEqO"
Parsing file _cuobjdump_complete_output_FHgEqO
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: nqueen.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: nqueen.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: nqueen.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: nqueen.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i : hostFun 0x0x403b20, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65604_39_non_const_sum44" from 0x0 to 0x180 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65599_39_non_const_mask428" from 0x180 to 0x1080 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65601_39_non_const_r_mask4268" from 0x1080 to 0x1f80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65600_39_non_const_l_mask8108" from 0x1f80 to 0x2e80 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_65602_39_non_const_m11948" from 0x2e80 to 0x3d80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x058 (_1.ptx:81) @%p1 bra $Lt_0_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x328 (_1.ptx:198) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x198 (_1.ptx:127) @%p2 bra $Lt_0_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b0 (_1.ptx:131) bra.uni $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1f8 (_1.ptx:143) @%p3 bra $Lt_0_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x218 (_1.ptx:147) @%p4 bra $Lt_0_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x238 (_1.ptx:153) bra.uni $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (_1.ptx:179) bra.uni $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:186) mov.u32 %r37, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x300 (_1.ptx:188) @%p5 bra $Lt_0_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:190) st.shared.u32 [%rd4+0], %r16;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x310 (_1.ptx:191) bra.uni $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x328 (_1.ptx:198) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x340 (_1.ptx:201) @!%p6 bra $Lt_0_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (_1.ptx:208) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x370 (_1.ptx:209) @!%p6 bra $Lt_0_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x398 (_1.ptx:216) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3b0 (_1.ptx:219) @%p7 bra $Lt_0_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3f0 (_1.ptx:229) @%p8 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x418 (_1.ptx:236) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x430 (_1.ptx:239) @%p9 bra $Lt_0_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x458 (_1.ptx:246) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x470 (_1.ptx:249) @%p10 bra $Lt_0_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x498 (_1.ptx:256) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x4b0 (_1.ptx:259) @%p11 bra $Lt_0_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d8 (_1.ptx:266) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x4f0 (_1.ptx:269) @%p12 bra $Lt_0_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x528 (_1.ptx:279) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_eELRQk"
Running: cat _ptx_eELRQk | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_F4M6gR
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_F4M6gR --output-file  /dev/null 2> _ptx_eELRQkinfo"
GPGPU-Sim PTX: Kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' : regs=15, lmem=0, smem=15744, cmem=76
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_eELRQk _ptx2_F4M6gR _ptx_eELRQkinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Usage: ../bin/release/NQU [-c|-g] n steps
  -c: CPU only
  -g: GPU only
  n: n-queen
  steps: step for GPU
Default to 8 queen
CUDA initialized.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
CPU: 11 queen = 2680  time = 1.527000 msec
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
256 96

GPGPU-Sim PTX: cudaLaunch for 0x0x403b20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' to stream 0, gridDim= (256,1,1) blockDim = (96,1,1) 
kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: CTA/core = 3, limited by: shmem
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 38880 (ipc=77.8) sim_rate=38880 (inst/sec) elapsed = 0:0:00:01 / Wed May 13 10:18:03 2015
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 84383 (ipc=84.4) sim_rate=42191 (inst/sec) elapsed = 0:0:00:02 / Wed May 13 10:18:04 2015
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(30,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 131084 (ipc=87.4) sim_rate=43694 (inst/sec) elapsed = 0:0:00:03 / Wed May 13 10:18:05 2015
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(24,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 194894 (ipc=97.4) sim_rate=48723 (inst/sec) elapsed = 0:0:00:04 / Wed May 13 10:18:06 2015
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2483,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2484,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 206458 (ipc=82.6) sim_rate=41291 (inst/sec) elapsed = 0:0:00:05 / Wed May 13 10:18:07 2015
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2500,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2501,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2502,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2503,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2504,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2505,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2507,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2508,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2508,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2509,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2510,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2511,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2512,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2513,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2514,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2515,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2516,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2517,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2518,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2519,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2520,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2521,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2522,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2523,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2524,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2525,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2526,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2527,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2529,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2530,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2531,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2532,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2533,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2534,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2534,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2535,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2536,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2537,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2538,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2539,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2540,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2541,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2542,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2543,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2544,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2545,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2607,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2608,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2624,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2625,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2626,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2627,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2628,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2629,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2630,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2631,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2632,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2633,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2634,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2635,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2636,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2637,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2638,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2639,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2640,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2641,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2642,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2643,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2644,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2645,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2646,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2647,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2648,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2649,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2650,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2651,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2652,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2653,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2654,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2655,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2656,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2657,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2658,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2659,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2663,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2664,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(66,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 385113 (ipc=128.4) sim_rate=55016 (inst/sec) elapsed = 0:0:00:07 / Wed May 13 10:18:09 2015
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(81,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3070,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3071,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3092,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3093,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3100,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3101,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3105,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3106,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3107,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3108,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3110,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3111,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3115,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3116,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3118,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3119,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3121,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3122,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3124,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3125,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3128,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3129,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3135,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3136,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3142,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3143,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3144,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3145,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3148,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3149,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3151,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3152,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3154,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3155,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3161,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3162,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3183,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3184,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3259,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3260,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3275,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3276,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3278,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3279,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3279,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3280,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3281,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3282,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3283,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3284,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3285,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3286,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3287,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3288,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3291,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3291,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3292,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3292,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3293,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3294,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3296,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3297,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3297,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3298,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3299,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3300,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3301,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3302,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3303,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3304,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3305,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3306,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3307,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3308,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3309,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3310,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3311,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3312,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3313,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3314,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3315,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3316,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3317,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3318,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3321,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3321,0), 1 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(3322,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3323,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(90,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 540124 (ipc=154.3) sim_rate=67515 (inst/sec) elapsed = 0:0:00:08 / Wed May 13 10:18:10 2015
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(119,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3655,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3656,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3674,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3675,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3685,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3686,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3692,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3693,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3700,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3701,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3794,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3795,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3811,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3812,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3813,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3814,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3815,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3816,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3817,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3818,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3819,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3820,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3823,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3824,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3824,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3825,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3825,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3826,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3829,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3829,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3830,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3830,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3831,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3832,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3833,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3834,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3835,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3836,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3935,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3936,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3937,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3938,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3939,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3940,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3941,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3942,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3943,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3944,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3947,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3948,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3948,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3949,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3949,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3950,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3951,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3952,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3954,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3955,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3955,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3956,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3958,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3959,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3959,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3960,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3961,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3962,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3963,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3964,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3965,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3966,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3967,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3968,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3969,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3970,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3971,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3972,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3973,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3974,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 678206 (ipc=169.6) sim_rate=67820 (inst/sec) elapsed = 0:0:00:10 / Wed May 13 10:18:12 2015
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(149,0,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4041,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4042,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4056,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4057,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4067,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4068,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4073,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4074,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4081,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4082,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4225,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4226,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4236,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4237,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4267,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4268,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(160,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4280,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4281,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4287,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4288,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4357,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4358,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4360,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4361,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4363,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4364,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4400,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4401,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4404,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4405,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4413,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4413,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4414,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4414,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4415,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4416,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4418,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4419,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4422,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4423,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4427,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4428,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4456,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4457,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4463,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4464,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4471,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4472,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 850994 (ipc=189.1) sim_rate=77363 (inst/sec) elapsed = 0:0:00:11 / Wed May 13 10:18:13 2015
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4546,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4547,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4550,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4551,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4558,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4559,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4565,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4566,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4572,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4573,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4592,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4593,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4593,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4594,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4597,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4598,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(181,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4675,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4676,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4691,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4692,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4693,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4694,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4695,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4696,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4697,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4698,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4700,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4701,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4702,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4703,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4706,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4707,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4707,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4708,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4710,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4710,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4711,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4711,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4711,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4712,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4713,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4714,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4715,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4716,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4717,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4718,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4721,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4721,0), 1 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4722,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4723,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4771,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4772,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4781,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4782,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4815,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4816,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4864,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4865,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4869,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4870,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(221,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4954,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4955,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4963,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4964,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4973,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4974,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4991,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4992,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1010043 (ipc=202.0) sim_rate=77695 (inst/sec) elapsed = 0:0:00:13 / Wed May 13 10:18:15 2015
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5000,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5001,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5006,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5007,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5009,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5010,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5014,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5015,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5016,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5017,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5019,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5020,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5133,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5134,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5150,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5151,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5154,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5154,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5155,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5155,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5159,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5160,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5182,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5183,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(225,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5211,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5212,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5217,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5218,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5226,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(5227,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5234,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5235,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5236,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5237,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5238,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5239,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5252,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5253,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5278,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5279,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5301,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5302,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5321,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5322,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5326,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5327,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5332,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(5333,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5336,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5337,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5341,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5342,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5343,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5350,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5353,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5356,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5359,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5362,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5366,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5372,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5375,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5378,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1155281 (ipc=210.1) sim_rate=77018 (inst/sec) elapsed = 0:0:00:15 / Wed May 13 10:18:17 2015
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5572,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5590,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5592,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5593,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5595,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5598,0), 1 CTAs running
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(240,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5606,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (5609,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5612,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5653,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5670,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5691,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5693,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5738,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5741,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5753,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5762,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5786,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5810,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5814,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5817,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5828,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5837,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5851,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5857,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5877,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (5888,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5896,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5959,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (5983,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5987,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5995,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 1199994 (ipc=160.0) sim_rate=74999 (inst/sec) elapsed = 0:0:00:16 / Wed May 13 10:18:18 2015
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 1213402 (ipc=110.3) sim_rate=71376 (inst/sec) elapsed = 0:0:00:17 / Wed May 13 10:18:19 2015
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 1227173 (ipc=84.6) sim_rate=68176 (inst/sec) elapsed = 0:0:00:18 / Wed May 13 10:18:20 2015
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 1238375 (ipc=70.8) sim_rate=65177 (inst/sec) elapsed = 0:0:00:19 / Wed May 13 10:18:21 2015
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 1252305 (ipc=59.6) sim_rate=62615 (inst/sec) elapsed = 0:0:00:20 / Wed May 13 10:18:22 2015
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 1265589 (ipc=51.7) sim_rate=60266 (inst/sec) elapsed = 0:0:00:21 / Wed May 13 10:18:23 2015
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(0,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 1279265 (ipc=45.7) sim_rate=58148 (inst/sec) elapsed = 0:0:00:22 / Wed May 13 10:18:24 2015
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 1292664 (ipc=41.0) sim_rate=56202 (inst/sec) elapsed = 0:0:00:23 / Wed May 13 10:18:25 2015
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 1306288 (ipc=37.3) sim_rate=54428 (inst/sec) elapsed = 0:0:00:24 / Wed May 13 10:18:26 2015
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 1319568 (ipc=34.3) sim_rate=52782 (inst/sec) elapsed = 0:0:00:25 / Wed May 13 10:18:27 2015
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 1333500 (ipc=31.8) sim_rate=51288 (inst/sec) elapsed = 0:0:00:26 / Wed May 13 10:18:28 2015
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 1347013 (ipc=29.6) sim_rate=49889 (inst/sec) elapsed = 0:0:00:27 / Wed May 13 10:18:29 2015
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 1358722 (ipc=28.0) sim_rate=48525 (inst/sec) elapsed = 0:0:00:28 / Wed May 13 10:18:30 2015
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 1372126 (ipc=26.4) sim_rate=47314 (inst/sec) elapsed = 0:0:00:29 / Wed May 13 10:18:31 2015
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 1385572 (ipc=25.0) sim_rate=46185 (inst/sec) elapsed = 0:0:00:30 / Wed May 13 10:18:32 2015
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 1399152 (ipc=23.7) sim_rate=45133 (inst/sec) elapsed = 0:0:00:31 / Wed May 13 10:18:33 2015
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 1412347 (ipc=22.6) sim_rate=44135 (inst/sec) elapsed = 0:0:00:32 / Wed May 13 10:18:34 2015
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 1426136 (ipc=21.6) sim_rate=43216 (inst/sec) elapsed = 0:0:00:33 / Wed May 13 10:18:35 2015
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 1439730 (ipc=20.7) sim_rate=42345 (inst/sec) elapsed = 0:0:00:34 / Wed May 13 10:18:36 2015
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 1453218 (ipc=19.9) sim_rate=41520 (inst/sec) elapsed = 0:0:00:35 / Wed May 13 10:18:37 2015
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 1466853 (ipc=19.2) sim_rate=40745 (inst/sec) elapsed = 0:0:00:36 / Wed May 13 10:18:38 2015
GPGPU-Sim uArch: cycles simulated: 80000  inst.: 1480089 (ipc=18.5) sim_rate=40002 (inst/sec) elapsed = 0:0:00:37 / Wed May 13 10:18:39 2015
GPGPU-Sim uArch: cycles simulated: 83500  inst.: 1493619 (ipc=17.9) sim_rate=39305 (inst/sec) elapsed = 0:0:00:38 / Wed May 13 10:18:40 2015
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 1507207 (ipc=17.3) sim_rate=38646 (inst/sec) elapsed = 0:0:00:39 / Wed May 13 10:18:41 2015
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 1520835 (ipc=16.8) sim_rate=38020 (inst/sec) elapsed = 0:0:00:40 / Wed May 13 10:18:42 2015
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 1534303 (ipc=16.3) sim_rate=37422 (inst/sec) elapsed = 0:0:00:41 / Wed May 13 10:18:43 2015
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 1547909 (ipc=15.9) sim_rate=36854 (inst/sec) elapsed = 0:0:00:42 / Wed May 13 10:18:44 2015
GPGPU-Sim uArch: cycles simulated: 101000  inst.: 1560919 (ipc=15.5) sim_rate=36300 (inst/sec) elapsed = 0:0:00:43 / Wed May 13 10:18:45 2015
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 1574748 (ipc=15.1) sim_rate=35789 (inst/sec) elapsed = 0:0:00:44 / Wed May 13 10:18:46 2015
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 1588204 (ipc=14.7) sim_rate=35293 (inst/sec) elapsed = 0:0:00:45 / Wed May 13 10:18:47 2015
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 1601663 (ipc=14.4) sim_rate=34818 (inst/sec) elapsed = 0:0:00:46 / Wed May 13 10:18:48 2015
GPGPU-Sim uArch: cycles simulated: 115000  inst.: 1614997 (ipc=14.0) sim_rate=34361 (inst/sec) elapsed = 0:0:00:47 / Wed May 13 10:18:49 2015
GPGPU-Sim uArch: cycles simulated: 118500  inst.: 1628396 (ipc=13.7) sim_rate=33924 (inst/sec) elapsed = 0:0:00:48 / Wed May 13 10:18:50 2015
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 1642147 (ipc=13.5) sim_rate=33513 (inst/sec) elapsed = 0:0:00:49 / Wed May 13 10:18:51 2015
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 1655847 (ipc=13.2) sim_rate=33116 (inst/sec) elapsed = 0:0:00:50 / Wed May 13 10:18:52 2015
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 129000  inst.: 1669354 (ipc=12.9) sim_rate=32732 (inst/sec) elapsed = 0:0:00:51 / Wed May 13 10:18:53 2015
GPGPU-Sim uArch: cycles simulated: 132500  inst.: 1682815 (ipc=12.7) sim_rate=32361 (inst/sec) elapsed = 0:0:00:52 / Wed May 13 10:18:54 2015
GPGPU-Sim uArch: cycles simulated: 136000  inst.: 1696367 (ipc=12.5) sim_rate=32006 (inst/sec) elapsed = 0:0:00:53 / Wed May 13 10:18:55 2015
GPGPU-Sim uArch: cycles simulated: 139500  inst.: 1709335 (ipc=12.3) sim_rate=31654 (inst/sec) elapsed = 0:0:00:54 / Wed May 13 10:18:56 2015
GPGPU-Sim uArch: cycles simulated: 143000  inst.: 1723093 (ipc=12.0) sim_rate=31328 (inst/sec) elapsed = 0:0:00:55 / Wed May 13 10:18:57 2015
GPGPU-Sim uArch: cycles simulated: 146500  inst.: 1736594 (ipc=11.9) sim_rate=31010 (inst/sec) elapsed = 0:0:00:56 / Wed May 13 10:18:58 2015
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 1749938 (ipc=11.7) sim_rate=30700 (inst/sec) elapsed = 0:0:00:57 / Wed May 13 10:18:59 2015
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 153500  inst.: 1763663 (ipc=11.5) sim_rate=30407 (inst/sec) elapsed = 0:0:00:58 / Wed May 13 10:19:00 2015
GPGPU-Sim uArch: cycles simulated: 157000  inst.: 1776978 (ipc=11.3) sim_rate=30118 (inst/sec) elapsed = 0:0:00:59 / Wed May 13 10:19:01 2015
GPGPU-Sim uArch: cycles simulated: 160500  inst.: 1790718 (ipc=11.2) sim_rate=29845 (inst/sec) elapsed = 0:0:01:00 / Wed May 13 10:19:02 2015
GPGPU-Sim uArch: cycles simulated: 164000  inst.: 1804135 (ipc=11.0) sim_rate=29575 (inst/sec) elapsed = 0:0:01:01 / Wed May 13 10:19:03 2015
GPGPU-Sim uArch: cycles simulated: 167500  inst.: 1817683 (ipc=10.9) sim_rate=29317 (inst/sec) elapsed = 0:0:01:02 / Wed May 13 10:19:04 2015
GPGPU-Sim uArch: cycles simulated: 171000  inst.: 1830986 (ipc=10.7) sim_rate=29063 (inst/sec) elapsed = 0:0:01:03 / Wed May 13 10:19:05 2015
GPGPU-Sim uArch: cycles simulated: 174500  inst.: 1844530 (ipc=10.6) sim_rate=28820 (inst/sec) elapsed = 0:0:01:04 / Wed May 13 10:19:06 2015
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 178000  inst.: 1857955 (ipc=10.4) sim_rate=28583 (inst/sec) elapsed = 0:0:01:05 / Wed May 13 10:19:07 2015
GPGPU-Sim uArch: cycles simulated: 181500  inst.: 1871585 (ipc=10.3) sim_rate=28357 (inst/sec) elapsed = 0:0:01:06 / Wed May 13 10:19:08 2015
GPGPU-Sim uArch: cycles simulated: 185000  inst.: 1885058 (ipc=10.2) sim_rate=28135 (inst/sec) elapsed = 0:0:01:07 / Wed May 13 10:19:09 2015
GPGPU-Sim uArch: cycles simulated: 188500  inst.: 1898641 (ipc=10.1) sim_rate=27921 (inst/sec) elapsed = 0:0:01:08 / Wed May 13 10:19:10 2015
GPGPU-Sim uArch: cycles simulated: 192000  inst.: 1911939 (ipc=10.0) sim_rate=27709 (inst/sec) elapsed = 0:0:01:09 / Wed May 13 10:19:11 2015
GPGPU-Sim uArch: cycles simulated: 195500  inst.: 1925802 (ipc= 9.9) sim_rate=27511 (inst/sec) elapsed = 0:0:01:10 / Wed May 13 10:19:12 2015
GPGPU-Sim uArch: cycles simulated: 199000  inst.: 1939109 (ipc= 9.7) sim_rate=27311 (inst/sec) elapsed = 0:0:01:11 / Wed May 13 10:19:13 2015
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 202500  inst.: 1952637 (ipc= 9.6) sim_rate=27119 (inst/sec) elapsed = 0:0:01:12 / Wed May 13 10:19:14 2015
GPGPU-Sim uArch: cycles simulated: 205500  inst.: 1963928 (ipc= 9.6) sim_rate=26903 (inst/sec) elapsed = 0:0:01:13 / Wed May 13 10:19:15 2015
GPGPU-Sim uArch: cycles simulated: 209500  inst.: 1979335 (ipc= 9.4) sim_rate=26747 (inst/sec) elapsed = 0:0:01:14 / Wed May 13 10:19:16 2015
GPGPU-Sim uArch: cycles simulated: 213000  inst.: 1992743 (ipc= 9.4) sim_rate=26569 (inst/sec) elapsed = 0:0:01:15 / Wed May 13 10:19:17 2015
GPGPU-Sim uArch: cycles simulated: 216000  inst.: 2004609 (ipc= 9.3) sim_rate=26376 (inst/sec) elapsed = 0:0:01:16 / Wed May 13 10:19:18 2015
GPGPU-Sim uArch: cycles simulated: 219500  inst.: 2018036 (ipc= 9.2) sim_rate=26208 (inst/sec) elapsed = 0:0:01:17 / Wed May 13 10:19:19 2015
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 2031960 (ipc= 9.1) sim_rate=26050 (inst/sec) elapsed = 0:0:01:18 / Wed May 13 10:19:20 2015
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(0,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 226500  inst.: 2045319 (ipc= 9.0) sim_rate=25890 (inst/sec) elapsed = 0:0:01:19 / Wed May 13 10:19:21 2015
GPGPU-Sim uArch: cycles simulated: 230000  inst.: 2058970 (ipc= 9.0) sim_rate=25737 (inst/sec) elapsed = 0:0:01:20 / Wed May 13 10:19:22 2015
GPGPU-Sim uArch: cycles simulated: 233500  inst.: 2072303 (ipc= 8.9) sim_rate=25583 (inst/sec) elapsed = 0:0:01:21 / Wed May 13 10:19:23 2015
GPGPU-Sim uArch: cycles simulated: 237000  inst.: 2085932 (ipc= 8.8) sim_rate=25438 (inst/sec) elapsed = 0:0:01:22 / Wed May 13 10:19:24 2015
GPGPU-Sim uArch: cycles simulated: 240500  inst.: 2099402 (ipc= 8.7) sim_rate=25294 (inst/sec) elapsed = 0:0:01:23 / Wed May 13 10:19:25 2015
GPGPU-Sim uArch: cycles simulated: 244000  inst.: 2113186 (ipc= 8.7) sim_rate=25156 (inst/sec) elapsed = 0:0:01:24 / Wed May 13 10:19:26 2015
GPGPU-Sim uArch: cycles simulated: 247500  inst.: 2126240 (ipc= 8.6) sim_rate=25014 (inst/sec) elapsed = 0:0:01:25 / Wed May 13 10:19:27 2015
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 251000  inst.: 2139930 (ipc= 8.5) sim_rate=24882 (inst/sec) elapsed = 0:0:01:26 / Wed May 13 10:19:28 2015
GPGPU-Sim uArch: cycles simulated: 254500  inst.: 2153417 (ipc= 8.5) sim_rate=24751 (inst/sec) elapsed = 0:0:01:27 / Wed May 13 10:19:29 2015
GPGPU-Sim uArch: cycles simulated: 258000  inst.: 2166973 (ipc= 8.4) sim_rate=24624 (inst/sec) elapsed = 0:0:01:28 / Wed May 13 10:19:30 2015
GPGPU-Sim uArch: cycles simulated: 261500  inst.: 2180401 (ipc= 8.3) sim_rate=24498 (inst/sec) elapsed = 0:0:01:29 / Wed May 13 10:19:31 2015
GPGPU-Sim uArch: cycles simulated: 265000  inst.: 2193952 (ipc= 8.3) sim_rate=24377 (inst/sec) elapsed = 0:0:01:30 / Wed May 13 10:19:32 2015
GPGPU-Sim uArch: cycles simulated: 268500  inst.: 2207379 (ipc= 8.2) sim_rate=24256 (inst/sec) elapsed = 0:0:01:31 / Wed May 13 10:19:33 2015
GPGPU-Sim uArch: cycles simulated: 272000  inst.: 2220393 (ipc= 8.2) sim_rate=24134 (inst/sec) elapsed = 0:0:01:32 / Wed May 13 10:19:34 2015
GPGPU-Sim uArch: cycles simulated: 275500  inst.: 2234657 (ipc= 8.1) sim_rate=24028 (inst/sec) elapsed = 0:0:01:33 / Wed May 13 10:19:35 2015
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 279000  inst.: 2247856 (ipc= 8.1) sim_rate=23913 (inst/sec) elapsed = 0:0:01:34 / Wed May 13 10:19:36 2015
GPGPU-Sim uArch: cycles simulated: 282500  inst.: 2261406 (ipc= 8.0) sim_rate=23804 (inst/sec) elapsed = 0:0:01:35 / Wed May 13 10:19:37 2015
GPGPU-Sim uArch: cycles simulated: 286000  inst.: 2274749 (ipc= 8.0) sim_rate=23695 (inst/sec) elapsed = 0:0:01:36 / Wed May 13 10:19:38 2015
GPGPU-Sim uArch: cycles simulated: 289000  inst.: 2286616 (ipc= 7.9) sim_rate=23573 (inst/sec) elapsed = 0:0:01:37 / Wed May 13 10:19:39 2015
GPGPU-Sim uArch: cycles simulated: 292000  inst.: 2298352 (ipc= 7.9) sim_rate=23452 (inst/sec) elapsed = 0:0:01:38 / Wed May 13 10:19:40 2015
GPGPU-Sim uArch: cycles simulated: 295500  inst.: 2311588 (ipc= 7.8) sim_rate=23349 (inst/sec) elapsed = 0:0:01:39 / Wed May 13 10:19:41 2015
GPGPU-Sim uArch: cycles simulated: 299000  inst.: 2324657 (ipc= 7.8) sim_rate=23246 (inst/sec) elapsed = 0:0:01:40 / Wed May 13 10:19:42 2015
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,0,0) tid=(32,0,0)
GPGPU-Sim uArch: cycles simulated: 302500  inst.: 2338054 (ipc= 7.7) sim_rate=23149 (inst/sec) elapsed = 0:0:01:41 / Wed May 13 10:19:43 2015
GPGPU-Sim uArch: cycles simulated: 306000  inst.: 2352018 (ipc= 7.7) sim_rate=23059 (inst/sec) elapsed = 0:0:01:42 / Wed May 13 10:19:44 2015
GPGPU-Sim uArch: cycles simulated: 309500  inst.: 2365516 (ipc= 7.6) sim_rate=22966 (inst/sec) elapsed = 0:0:01:43 / Wed May 13 10:19:45 2015
GPGPU-Sim uArch: cycles simulated: 312500  inst.: 2377035 (ipc= 7.6) sim_rate=22856 (inst/sec) elapsed = 0:0:01:44 / Wed May 13 10:19:46 2015
GPGPU-Sim uArch: cycles simulated: 315500  inst.: 2388510 (ipc= 7.6) sim_rate=22747 (inst/sec) elapsed = 0:0:01:45 / Wed May 13 10:19:47 2015
GPGPU-Sim uArch: cycles simulated: 318500  inst.: 2400272 (ipc= 7.5) sim_rate=22644 (inst/sec) elapsed = 0:0:01:46 / Wed May 13 10:19:48 2015
GPGPU-Sim uArch: cycles simulated: 322000  inst.: 2413846 (ipc= 7.5) sim_rate=22559 (inst/sec) elapsed = 0:0:01:47 / Wed May 13 10:19:49 2015
GPGPU-Sim uArch: cycles simulated: 324500  inst.: 2423401 (ipc= 7.5) sim_rate=22438 (inst/sec) elapsed = 0:0:01:48 / Wed May 13 10:19:50 2015
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(0,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 327000  inst.: 2432749 (ipc= 7.4) sim_rate=22318 (inst/sec) elapsed = 0:0:01:49 / Wed May 13 10:19:51 2015
GPGPU-Sim uArch: cycles simulated: 330000  inst.: 2444559 (ipc= 7.4) sim_rate=22223 (inst/sec) elapsed = 0:0:01:50 / Wed May 13 10:19:52 2015
GPGPU-Sim uArch: cycles simulated: 332000  inst.: 2452603 (ipc= 7.4) sim_rate=22095 (inst/sec) elapsed = 0:0:01:51 / Wed May 13 10:19:53 2015
GPGPU-Sim uArch: cycles simulated: 335000  inst.: 2463942 (ipc= 7.4) sim_rate=21999 (inst/sec) elapsed = 0:0:01:52 / Wed May 13 10:19:54 2015
GPGPU-Sim uArch: cycles simulated: 338500  inst.: 2477201 (ipc= 7.3) sim_rate=21922 (inst/sec) elapsed = 0:0:01:53 / Wed May 13 10:19:55 2015
GPGPU-Sim uArch: cycles simulated: 342000  inst.: 2490926 (ipc= 7.3) sim_rate=21850 (inst/sec) elapsed = 0:0:01:54 / Wed May 13 10:19:56 2015
GPGPU-Sim uArch: cycles simulated: 345000  inst.: 2502332 (ipc= 7.3) sim_rate=21759 (inst/sec) elapsed = 0:0:01:55 / Wed May 13 10:19:57 2015
GPGPU-Sim uArch: cycles simulated: 348500  inst.: 2515725 (ipc= 7.2) sim_rate=21687 (inst/sec) elapsed = 0:0:01:56 / Wed May 13 10:19:58 2015
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 352000  inst.: 2529138 (ipc= 7.2) sim_rate=21616 (inst/sec) elapsed = 0:0:01:57 / Wed May 13 10:19:59 2015
GPGPU-Sim uArch: cycles simulated: 355500  inst.: 2542779 (ipc= 7.2) sim_rate=21548 (inst/sec) elapsed = 0:0:01:58 / Wed May 13 10:20:00 2015
GPGPU-Sim uArch: cycles simulated: 359000  inst.: 2556314 (ipc= 7.1) sim_rate=21481 (inst/sec) elapsed = 0:0:01:59 / Wed May 13 10:20:01 2015
GPGPU-Sim uArch: cycles simulated: 362500  inst.: 2569567 (ipc= 7.1) sim_rate=21413 (inst/sec) elapsed = 0:0:02:00 / Wed May 13 10:20:02 2015
GPGPU-Sim uArch: cycles simulated: 366000  inst.: 2583393 (ipc= 7.1) sim_rate=21350 (inst/sec) elapsed = 0:0:02:01 / Wed May 13 10:20:03 2015
GPGPU-Sim uArch: cycles simulated: 369500  inst.: 2596471 (ipc= 7.0) sim_rate=21282 (inst/sec) elapsed = 0:0:02:02 / Wed May 13 10:20:04 2015
GPGPU-Sim uArch: cycles simulated: 373000  inst.: 2610285 (ipc= 7.0) sim_rate=21221 (inst/sec) elapsed = 0:0:02:03 / Wed May 13 10:20:05 2015
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(0,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 376500  inst.: 2623561 (ipc= 7.0) sim_rate=21157 (inst/sec) elapsed = 0:0:02:04 / Wed May 13 10:20:06 2015
GPGPU-Sim uArch: cycles simulated: 380000  inst.: 2637710 (ipc= 6.9) sim_rate=21101 (inst/sec) elapsed = 0:0:02:05 / Wed May 13 10:20:07 2015
GPGPU-Sim uArch: cycles simulated: 383500  inst.: 2651068 (ipc= 6.9) sim_rate=21040 (inst/sec) elapsed = 0:0:02:06 / Wed May 13 10:20:08 2015
GPGPU-Sim uArch: cycles simulated: 387000  inst.: 2664264 (ipc= 6.9) sim_rate=20978 (inst/sec) elapsed = 0:0:02:07 / Wed May 13 10:20:09 2015
GPGPU-Sim uArch: cycles simulated: 390500  inst.: 2677575 (ipc= 6.9) sim_rate=20918 (inst/sec) elapsed = 0:0:02:08 / Wed May 13 10:20:10 2015
GPGPU-Sim uArch: cycles simulated: 394000  inst.: 2691444 (ipc= 6.8) sim_rate=20863 (inst/sec) elapsed = 0:0:02:09 / Wed May 13 10:20:11 2015
GPGPU-Sim uArch: cycles simulated: 397500  inst.: 2705167 (ipc= 6.8) sim_rate=20808 (inst/sec) elapsed = 0:0:02:10 / Wed May 13 10:20:12 2015
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(0,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 401000  inst.: 2718510 (ipc= 6.8) sim_rate=20751 (inst/sec) elapsed = 0:0:02:11 / Wed May 13 10:20:13 2015
GPGPU-Sim uArch: cycles simulated: 404500  inst.: 2732173 (ipc= 6.8) sim_rate=20698 (inst/sec) elapsed = 0:0:02:12 / Wed May 13 10:20:14 2015
GPGPU-Sim uArch: cycles simulated: 408000  inst.: 2745548 (ipc= 6.7) sim_rate=20643 (inst/sec) elapsed = 0:0:02:13 / Wed May 13 10:20:15 2015
GPGPU-Sim uArch: cycles simulated: 411500  inst.: 2759026 (ipc= 6.7) sim_rate=20589 (inst/sec) elapsed = 0:0:02:14 / Wed May 13 10:20:16 2015
GPGPU-Sim uArch: cycles simulated: 415000  inst.: 2772820 (ipc= 6.7) sim_rate=20539 (inst/sec) elapsed = 0:0:02:15 / Wed May 13 10:20:17 2015
GPGPU-Sim uArch: cycles simulated: 418500  inst.: 2786209 (ipc= 6.7) sim_rate=20486 (inst/sec) elapsed = 0:0:02:16 / Wed May 13 10:20:18 2015
GPGPU-Sim uArch: cycles simulated: 422000  inst.: 2799800 (ipc= 6.6) sim_rate=20436 (inst/sec) elapsed = 0:0:02:17 / Wed May 13 10:20:19 2015
GPGPU-Sim uArch: cycles simulated: 425500  inst.: 2813226 (ipc= 6.6) sim_rate=20385 (inst/sec) elapsed = 0:0:02:18 / Wed May 13 10:20:20 2015
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 429000  inst.: 2827049 (ipc= 6.6) sim_rate=20338 (inst/sec) elapsed = 0:0:02:19 / Wed May 13 10:20:21 2015
GPGPU-Sim uArch: cycles simulated: 432500  inst.: 2840372 (ipc= 6.6) sim_rate=20288 (inst/sec) elapsed = 0:0:02:20 / Wed May 13 10:20:22 2015
GPGPU-Sim uArch: cycles simulated: 435500  inst.: 2851612 (ipc= 6.5) sim_rate=20224 (inst/sec) elapsed = 0:0:02:21 / Wed May 13 10:20:23 2015
GPGPU-Sim uArch: cycles simulated: 439000  inst.: 2865304 (ipc= 6.5) sim_rate=20178 (inst/sec) elapsed = 0:0:02:22 / Wed May 13 10:20:24 2015
GPGPU-Sim uArch: cycles simulated: 442500  inst.: 2878696 (ipc= 6.5) sim_rate=20130 (inst/sec) elapsed = 0:0:02:23 / Wed May 13 10:20:25 2015
GPGPU-Sim uArch: cycles simulated: 446000  inst.: 2892176 (ipc= 6.5) sim_rate=20084 (inst/sec) elapsed = 0:0:02:24 / Wed May 13 10:20:26 2015
GPGPU-Sim uArch: cycles simulated: 449500  inst.: 2905670 (ipc= 6.5) sim_rate=20039 (inst/sec) elapsed = 0:0:02:25 / Wed May 13 10:20:27 2015
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 452000  inst.: 2915785 (ipc= 6.5) sim_rate=19971 (inst/sec) elapsed = 0:0:02:26 / Wed May 13 10:20:28 2015
GPGPU-Sim uArch: cycles simulated: 455500  inst.: 2929118 (ipc= 6.4) sim_rate=19925 (inst/sec) elapsed = 0:0:02:27 / Wed May 13 10:20:29 2015
GPGPU-Sim uArch: cycles simulated: 459000  inst.: 2942425 (ipc= 6.4) sim_rate=19881 (inst/sec) elapsed = 0:0:02:28 / Wed May 13 10:20:30 2015
GPGPU-Sim uArch: cycles simulated: 462500  inst.: 2955931 (ipc= 6.4) sim_rate=19838 (inst/sec) elapsed = 0:0:02:29 / Wed May 13 10:20:31 2015
GPGPU-Sim uArch: cycles simulated: 466000  inst.: 2969438 (ipc= 6.4) sim_rate=19796 (inst/sec) elapsed = 0:0:02:30 / Wed May 13 10:20:32 2015
GPGPU-Sim uArch: cycles simulated: 469500  inst.: 2982967 (ipc= 6.4) sim_rate=19754 (inst/sec) elapsed = 0:0:02:31 / Wed May 13 10:20:33 2015
GPGPU-Sim uArch: cycles simulated: 472500  inst.: 2994457 (ipc= 6.3) sim_rate=19700 (inst/sec) elapsed = 0:0:02:32 / Wed May 13 10:20:34 2015
GPGPU-Sim uArch: cycles simulated: 475000  inst.: 3004256 (ipc= 6.3) sim_rate=19635 (inst/sec) elapsed = 0:0:02:33 / Wed May 13 10:20:35 2015
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 478000  inst.: 3015937 (ipc= 6.3) sim_rate=19584 (inst/sec) elapsed = 0:0:02:34 / Wed May 13 10:20:36 2015
GPGPU-Sim uArch: cycles simulated: 480000  inst.: 3023295 (ipc= 6.3) sim_rate=19505 (inst/sec) elapsed = 0:0:02:35 / Wed May 13 10:20:37 2015
GPGPU-Sim uArch: cycles simulated: 482000  inst.: 3031358 (ipc= 6.3) sim_rate=19431 (inst/sec) elapsed = 0:0:02:36 / Wed May 13 10:20:38 2015
GPGPU-Sim uArch: cycles simulated: 485000  inst.: 3042739 (ipc= 6.3) sim_rate=19380 (inst/sec) elapsed = 0:0:02:37 / Wed May 13 10:20:39 2015
GPGPU-Sim uArch: cycles simulated: 488500  inst.: 3056201 (ipc= 6.3) sim_rate=19343 (inst/sec) elapsed = 0:0:02:38 / Wed May 13 10:20:40 2015
GPGPU-Sim uArch: cycles simulated: 491000  inst.: 3065584 (ipc= 6.2) sim_rate=19280 (inst/sec) elapsed = 0:0:02:39 / Wed May 13 10:20:41 2015
GPGPU-Sim uArch: cycles simulated: 493500  inst.: 3075489 (ipc= 6.2) sim_rate=19221 (inst/sec) elapsed = 0:0:02:40 / Wed May 13 10:20:42 2015
GPGPU-Sim uArch: cycles simulated: 496000  inst.: 3085099 (ipc= 6.2) sim_rate=19162 (inst/sec) elapsed = 0:0:02:41 / Wed May 13 10:20:43 2015
GPGPU-Sim uArch: cycles simulated: 499000  inst.: 3096558 (ipc= 6.2) sim_rate=19114 (inst/sec) elapsed = 0:0:02:42 / Wed May 13 10:20:44 2015
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 502500  inst.: 3110179 (ipc= 6.2) sim_rate=19080 (inst/sec) elapsed = 0:0:02:43 / Wed May 13 10:20:45 2015
GPGPU-Sim uArch: cycles simulated: 506000  inst.: 3123615 (ipc= 6.2) sim_rate=19046 (inst/sec) elapsed = 0:0:02:44 / Wed May 13 10:20:46 2015
GPGPU-Sim uArch: cycles simulated: 509500  inst.: 3136952 (ipc= 6.2) sim_rate=19011 (inst/sec) elapsed = 0:0:02:45 / Wed May 13 10:20:47 2015
GPGPU-Sim uArch: cycles simulated: 513000  inst.: 3150396 (ipc= 6.1) sim_rate=18978 (inst/sec) elapsed = 0:0:02:46 / Wed May 13 10:20:48 2015
GPGPU-Sim uArch: cycles simulated: 516500  inst.: 3164154 (ipc= 6.1) sim_rate=18947 (inst/sec) elapsed = 0:0:02:47 / Wed May 13 10:20:49 2015
GPGPU-Sim uArch: cycles simulated: 520000  inst.: 3177493 (ipc= 6.1) sim_rate=18913 (inst/sec) elapsed = 0:0:02:48 / Wed May 13 10:20:50 2015
GPGPU-Sim uArch: cycles simulated: 523500  inst.: 3190643 (ipc= 6.1) sim_rate=18879 (inst/sec) elapsed = 0:0:02:49 / Wed May 13 10:20:51 2015
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 527000  inst.: 3204452 (ipc= 6.1) sim_rate=18849 (inst/sec) elapsed = 0:0:02:50 / Wed May 13 10:20:52 2015
GPGPU-Sim uArch: cycles simulated: 530500  inst.: 3217503 (ipc= 6.1) sim_rate=18815 (inst/sec) elapsed = 0:0:02:51 / Wed May 13 10:20:53 2015
GPGPU-Sim uArch: cycles simulated: 534000  inst.: 3231413 (ipc= 6.1) sim_rate=18787 (inst/sec) elapsed = 0:0:02:52 / Wed May 13 10:20:54 2015
GPGPU-Sim uArch: cycles simulated: 537500  inst.: 3244739 (ipc= 6.0) sim_rate=18755 (inst/sec) elapsed = 0:0:02:53 / Wed May 13 10:20:55 2015
GPGPU-Sim uArch: cycles simulated: 541000  inst.: 3258182 (ipc= 6.0) sim_rate=18725 (inst/sec) elapsed = 0:0:02:54 / Wed May 13 10:20:56 2015
GPGPU-Sim uArch: cycles simulated: 544500  inst.: 3271558 (ipc= 6.0) sim_rate=18694 (inst/sec) elapsed = 0:0:02:55 / Wed May 13 10:20:57 2015
GPGPU-Sim uArch: cycles simulated: 548000  inst.: 3285477 (ipc= 6.0) sim_rate=18667 (inst/sec) elapsed = 0:0:02:56 / Wed May 13 10:20:58 2015
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 551500  inst.: 3298793 (ipc= 6.0) sim_rate=18637 (inst/sec) elapsed = 0:0:02:57 / Wed May 13 10:20:59 2015
GPGPU-Sim uArch: cycles simulated: 555000  inst.: 3312283 (ipc= 6.0) sim_rate=18608 (inst/sec) elapsed = 0:0:02:58 / Wed May 13 10:21:00 2015
GPGPU-Sim uArch: cycles simulated: 558500  inst.: 3325917 (ipc= 6.0) sim_rate=18580 (inst/sec) elapsed = 0:0:02:59 / Wed May 13 10:21:01 2015
GPGPU-Sim uArch: cycles simulated: 562000  inst.: 3339429 (ipc= 5.9) sim_rate=18552 (inst/sec) elapsed = 0:0:03:00 / Wed May 13 10:21:02 2015
GPGPU-Sim uArch: cycles simulated: 565000  inst.: 3350897 (ipc= 5.9) sim_rate=18513 (inst/sec) elapsed = 0:0:03:01 / Wed May 13 10:21:03 2015
GPGPU-Sim uArch: cycles simulated: 568500  inst.: 3364077 (ipc= 5.9) sim_rate=18483 (inst/sec) elapsed = 0:0:03:02 / Wed May 13 10:21:04 2015
GPGPU-Sim uArch: cycles simulated: 572000  inst.: 3377888 (ipc= 5.9) sim_rate=18458 (inst/sec) elapsed = 0:0:03:03 / Wed May 13 10:21:05 2015
GPGPU-Sim uArch: cycles simulated: 575500  inst.: 3391248 (ipc= 5.9) sim_rate=18430 (inst/sec) elapsed = 0:0:03:04 / Wed May 13 10:21:06 2015
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(0,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 579000  inst.: 3404947 (ipc= 5.9) sim_rate=18405 (inst/sec) elapsed = 0:0:03:05 / Wed May 13 10:21:07 2015
GPGPU-Sim uArch: cycles simulated: 582500  inst.: 3418368 (ipc= 5.9) sim_rate=18378 (inst/sec) elapsed = 0:0:03:06 / Wed May 13 10:21:08 2015
GPGPU-Sim uArch: cycles simulated: 586000  inst.: 3431808 (ipc= 5.9) sim_rate=18351 (inst/sec) elapsed = 0:0:03:07 / Wed May 13 10:21:09 2015
GPGPU-Sim uArch: cycles simulated: 589500  inst.: 3445416 (ipc= 5.8) sim_rate=18326 (inst/sec) elapsed = 0:0:03:08 / Wed May 13 10:21:10 2015
GPGPU-Sim uArch: cycles simulated: 593000  inst.: 3458553 (ipc= 5.8) sim_rate=18299 (inst/sec) elapsed = 0:0:03:09 / Wed May 13 10:21:11 2015
GPGPU-Sim uArch: cycles simulated: 596500  inst.: 3472359 (ipc= 5.8) sim_rate=18275 (inst/sec) elapsed = 0:0:03:10 / Wed May 13 10:21:12 2015
GPGPU-Sim uArch: cycles simulated: 600000  inst.: 3485737 (ipc= 5.8) sim_rate=18249 (inst/sec) elapsed = 0:0:03:11 / Wed May 13 10:21:13 2015
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 603500  inst.: 3499158 (ipc= 5.8) sim_rate=18224 (inst/sec) elapsed = 0:0:03:12 / Wed May 13 10:21:14 2015
GPGPU-Sim uArch: cycles simulated: 607000  inst.: 3512744 (ipc= 5.8) sim_rate=18200 (inst/sec) elapsed = 0:0:03:13 / Wed May 13 10:21:15 2015
GPGPU-Sim uArch: cycles simulated: 610500  inst.: 3525918 (ipc= 5.8) sim_rate=18174 (inst/sec) elapsed = 0:0:03:14 / Wed May 13 10:21:16 2015
GPGPU-Sim uArch: cycles simulated: 614000  inst.: 3540069 (ipc= 5.8) sim_rate=18154 (inst/sec) elapsed = 0:0:03:15 / Wed May 13 10:21:17 2015
GPGPU-Sim uArch: cycles simulated: 617500  inst.: 3552874 (ipc= 5.8) sim_rate=18126 (inst/sec) elapsed = 0:0:03:16 / Wed May 13 10:21:18 2015
GPGPU-Sim uArch: cycles simulated: 621000  inst.: 3566163 (ipc= 5.7) sim_rate=18102 (inst/sec) elapsed = 0:0:03:17 / Wed May 13 10:21:19 2015
GPGPU-Sim uArch: cycles simulated: 624500  inst.: 3580339 (ipc= 5.7) sim_rate=18082 (inst/sec) elapsed = 0:0:03:18 / Wed May 13 10:21:20 2015
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 628000  inst.: 3593802 (ipc= 5.7) sim_rate=18059 (inst/sec) elapsed = 0:0:03:19 / Wed May 13 10:21:21 2015
GPGPU-Sim uArch: cycles simulated: 631500  inst.: 3606972 (ipc= 5.7) sim_rate=18034 (inst/sec) elapsed = 0:0:03:20 / Wed May 13 10:21:22 2015
GPGPU-Sim uArch: cycles simulated: 635000  inst.: 3620462 (ipc= 5.7) sim_rate=18012 (inst/sec) elapsed = 0:0:03:21 / Wed May 13 10:21:23 2015
GPGPU-Sim uArch: cycles simulated: 638500  inst.: 3633966 (ipc= 5.7) sim_rate=17989 (inst/sec) elapsed = 0:0:03:22 / Wed May 13 10:21:24 2015
GPGPU-Sim uArch: cycles simulated: 642000  inst.: 3647746 (ipc= 5.7) sim_rate=17969 (inst/sec) elapsed = 0:0:03:23 / Wed May 13 10:21:25 2015
GPGPU-Sim uArch: cycles simulated: 645500  inst.: 3661123 (ipc= 5.7) sim_rate=17946 (inst/sec) elapsed = 0:0:03:24 / Wed May 13 10:21:26 2015
GPGPU-Sim uArch: cycles simulated: 649000  inst.: 3674828 (ipc= 5.7) sim_rate=17925 (inst/sec) elapsed = 0:0:03:25 / Wed May 13 10:21:27 2015
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 652500  inst.: 3688258 (ipc= 5.7) sim_rate=17904 (inst/sec) elapsed = 0:0:03:26 / Wed May 13 10:21:28 2015
GPGPU-Sim uArch: cycles simulated: 656000  inst.: 3701601 (ipc= 5.6) sim_rate=17882 (inst/sec) elapsed = 0:0:03:27 / Wed May 13 10:21:29 2015
GPGPU-Sim uArch: cycles simulated: 659500  inst.: 3715535 (ipc= 5.6) sim_rate=17863 (inst/sec) elapsed = 0:0:03:28 / Wed May 13 10:21:30 2015
GPGPU-Sim uArch: cycles simulated: 663000  inst.: 3729115 (ipc= 5.6) sim_rate=17842 (inst/sec) elapsed = 0:0:03:29 / Wed May 13 10:21:31 2015
GPGPU-Sim uArch: cycles simulated: 666500  inst.: 3742416 (ipc= 5.6) sim_rate=17821 (inst/sec) elapsed = 0:0:03:30 / Wed May 13 10:21:32 2015
GPGPU-Sim uArch: cycles simulated: 670000  inst.: 3755630 (ipc= 5.6) sim_rate=17799 (inst/sec) elapsed = 0:0:03:31 / Wed May 13 10:21:33 2015
GPGPU-Sim uArch: cycles simulated: 673500  inst.: 3768878 (ipc= 5.6) sim_rate=17777 (inst/sec) elapsed = 0:0:03:32 / Wed May 13 10:21:34 2015
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(0,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 677000  inst.: 3782660 (ipc= 5.6) sim_rate=17758 (inst/sec) elapsed = 0:0:03:33 / Wed May 13 10:21:35 2015
GPGPU-Sim uArch: cycles simulated: 680500  inst.: 3796282 (ipc= 5.6) sim_rate=17739 (inst/sec) elapsed = 0:0:03:34 / Wed May 13 10:21:36 2015
GPGPU-Sim uArch: cycles simulated: 684000  inst.: 3810008 (ipc= 5.6) sim_rate=17720 (inst/sec) elapsed = 0:0:03:35 / Wed May 13 10:21:37 2015
GPGPU-Sim uArch: cycles simulated: 687500  inst.: 3823201 (ipc= 5.6) sim_rate=17700 (inst/sec) elapsed = 0:0:03:36 / Wed May 13 10:21:38 2015
GPGPU-Sim uArch: cycles simulated: 691000  inst.: 3836875 (ipc= 5.6) sim_rate=17681 (inst/sec) elapsed = 0:0:03:37 / Wed May 13 10:21:39 2015
GPGPU-Sim uArch: cycles simulated: 694500  inst.: 3850347 (ipc= 5.5) sim_rate=17662 (inst/sec) elapsed = 0:0:03:38 / Wed May 13 10:21:40 2015
GPGPU-Sim uArch: cycles simulated: 698000  inst.: 3863762 (ipc= 5.5) sim_rate=17642 (inst/sec) elapsed = 0:0:03:39 / Wed May 13 10:21:41 2015
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(0,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 701500  inst.: 3877247 (ipc= 5.5) sim_rate=17623 (inst/sec) elapsed = 0:0:03:40 / Wed May 13 10:21:42 2015
GPGPU-Sim uArch: cycles simulated: 705000  inst.: 3890321 (ipc= 5.5) sim_rate=17603 (inst/sec) elapsed = 0:0:03:41 / Wed May 13 10:21:43 2015
GPGPU-Sim uArch: cycles simulated: 708500  inst.: 3903197 (ipc= 5.5) sim_rate=17581 (inst/sec) elapsed = 0:0:03:42 / Wed May 13 10:21:44 2015
GPGPU-Sim uArch: cycles simulated: 712000  inst.: 3916952 (ipc= 5.5) sim_rate=17564 (inst/sec) elapsed = 0:0:03:43 / Wed May 13 10:21:45 2015
GPGPU-Sim uArch: cycles simulated: 715500  inst.: 3929858 (ipc= 5.5) sim_rate=17544 (inst/sec) elapsed = 0:0:03:44 / Wed May 13 10:21:46 2015
GPGPU-Sim uArch: cycles simulated: 719000  inst.: 3942860 (ipc= 5.5) sim_rate=17523 (inst/sec) elapsed = 0:0:03:45 / Wed May 13 10:21:47 2015
GPGPU-Sim uArch: cycles simulated: 722500  inst.: 3956045 (ipc= 5.5) sim_rate=17504 (inst/sec) elapsed = 0:0:03:46 / Wed May 13 10:21:48 2015
GPGPU-Sim uArch: cycles simulated: 726000  inst.: 3969327 (ipc= 5.5) sim_rate=17486 (inst/sec) elapsed = 0:0:03:47 / Wed May 13 10:21:49 2015
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(0,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 729500  inst.: 3982414 (ipc= 5.5) sim_rate=17466 (inst/sec) elapsed = 0:0:03:48 / Wed May 13 10:21:50 2015
GPGPU-Sim uArch: cycles simulated: 733000  inst.: 3995852 (ipc= 5.5) sim_rate=17449 (inst/sec) elapsed = 0:0:03:49 / Wed May 13 10:21:51 2015
GPGPU-Sim uArch: cycles simulated: 736500  inst.: 4009105 (ipc= 5.4) sim_rate=17430 (inst/sec) elapsed = 0:0:03:50 / Wed May 13 10:21:52 2015
GPGPU-Sim uArch: cycles simulated: 740000  inst.: 4022307 (ipc= 5.4) sim_rate=17412 (inst/sec) elapsed = 0:0:03:51 / Wed May 13 10:21:53 2015
GPGPU-Sim uArch: cycles simulated: 743500  inst.: 4035470 (ipc= 5.4) sim_rate=17394 (inst/sec) elapsed = 0:0:03:52 / Wed May 13 10:21:54 2015
GPGPU-Sim uArch: cycles simulated: 747000  inst.: 4048544 (ipc= 5.4) sim_rate=17375 (inst/sec) elapsed = 0:0:03:53 / Wed May 13 10:21:55 2015
GPGPU-Sim uArch: cycles simulated: 750500  inst.: 4061773 (ipc= 5.4) sim_rate=17358 (inst/sec) elapsed = 0:0:03:54 / Wed May 13 10:21:56 2015
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(0,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 754000  inst.: 4075076 (ipc= 5.4) sim_rate=17340 (inst/sec) elapsed = 0:0:03:55 / Wed May 13 10:21:57 2015
GPGPU-Sim uArch: cycles simulated: 757500  inst.: 4088118 (ipc= 5.4) sim_rate=17322 (inst/sec) elapsed = 0:0:03:56 / Wed May 13 10:21:58 2015
GPGPU-Sim uArch: cycles simulated: 761000  inst.: 4101578 (ipc= 5.4) sim_rate=17306 (inst/sec) elapsed = 0:0:03:57 / Wed May 13 10:21:59 2015
GPGPU-Sim uArch: cycles simulated: 764500  inst.: 4114487 (ipc= 5.4) sim_rate=17287 (inst/sec) elapsed = 0:0:03:58 / Wed May 13 10:22:00 2015
GPGPU-Sim uArch: cycles simulated: 768000  inst.: 4127525 (ipc= 5.4) sim_rate=17269 (inst/sec) elapsed = 0:0:03:59 / Wed May 13 10:22:01 2015
GPGPU-Sim uArch: cycles simulated: 771500  inst.: 4140802 (ipc= 5.4) sim_rate=17253 (inst/sec) elapsed = 0:0:04:00 / Wed May 13 10:22:02 2015
GPGPU-Sim uArch: cycles simulated: 775000  inst.: 4154052 (ipc= 5.4) sim_rate=17236 (inst/sec) elapsed = 0:0:04:01 / Wed May 13 10:22:03 2015
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(0,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 778500  inst.: 4167272 (ipc= 5.4) sim_rate=17220 (inst/sec) elapsed = 0:0:04:02 / Wed May 13 10:22:04 2015
GPGPU-Sim uArch: cycles simulated: 781500  inst.: 4178705 (ipc= 5.3) sim_rate=17196 (inst/sec) elapsed = 0:0:04:03 / Wed May 13 10:22:05 2015
GPGPU-Sim uArch: cycles simulated: 785000  inst.: 4191692 (ipc= 5.3) sim_rate=17179 (inst/sec) elapsed = 0:0:04:04 / Wed May 13 10:22:06 2015
GPGPU-Sim uArch: cycles simulated: 788500  inst.: 4204872 (ipc= 5.3) sim_rate=17162 (inst/sec) elapsed = 0:0:04:05 / Wed May 13 10:22:07 2015
GPGPU-Sim uArch: cycles simulated: 792000  inst.: 4218055 (ipc= 5.3) sim_rate=17146 (inst/sec) elapsed = 0:0:04:06 / Wed May 13 10:22:08 2015
GPGPU-Sim uArch: cycles simulated: 795500  inst.: 4231347 (ipc= 5.3) sim_rate=17130 (inst/sec) elapsed = 0:0:04:07 / Wed May 13 10:22:09 2015
GPGPU-Sim uArch: cycles simulated: 799000  inst.: 4244377 (ipc= 5.3) sim_rate=17114 (inst/sec) elapsed = 0:0:04:08 / Wed May 13 10:22:10 2015
GPGPU-Sim uArch: cycles simulated: 802500  inst.: 4257680 (ipc= 5.3) sim_rate=17099 (inst/sec) elapsed = 0:0:04:09 / Wed May 13 10:22:11 2015
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(0,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 806000  inst.: 4270600 (ipc= 5.3) sim_rate=17082 (inst/sec) elapsed = 0:0:04:10 / Wed May 13 10:22:12 2015
GPGPU-Sim uArch: cycles simulated: 809500  inst.: 4284030 (ipc= 5.3) sim_rate=17067 (inst/sec) elapsed = 0:0:04:11 / Wed May 13 10:22:13 2015
GPGPU-Sim uArch: cycles simulated: 813000  inst.: 4297190 (ipc= 5.3) sim_rate=17052 (inst/sec) elapsed = 0:0:04:12 / Wed May 13 10:22:14 2015
GPGPU-Sim uArch: cycles simulated: 816500  inst.: 4310415 (ipc= 5.3) sim_rate=17037 (inst/sec) elapsed = 0:0:04:13 / Wed May 13 10:22:15 2015
GPGPU-Sim uArch: cycles simulated: 820000  inst.: 4323314 (ipc= 5.3) sim_rate=17020 (inst/sec) elapsed = 0:0:04:14 / Wed May 13 10:22:16 2015
GPGPU-Sim uArch: cycles simulated: 823500  inst.: 4336543 (ipc= 5.3) sim_rate=17006 (inst/sec) elapsed = 0:0:04:15 / Wed May 13 10:22:17 2015
GPGPU-Sim uArch: cycles simulated: 827000  inst.: 4349912 (ipc= 5.3) sim_rate=16991 (inst/sec) elapsed = 0:0:04:16 / Wed May 13 10:22:18 2015
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 830500  inst.: 4362569 (ipc= 5.3) sim_rate=16974 (inst/sec) elapsed = 0:0:04:17 / Wed May 13 10:22:19 2015
GPGPU-Sim uArch: cycles simulated: 834000  inst.: 4375079 (ipc= 5.2) sim_rate=16957 (inst/sec) elapsed = 0:0:04:18 / Wed May 13 10:22:20 2015
GPGPU-Sim uArch: cycles simulated: 837500  inst.: 4387952 (ipc= 5.2) sim_rate=16941 (inst/sec) elapsed = 0:0:04:19 / Wed May 13 10:22:21 2015
GPGPU-Sim uArch: cycles simulated: 841000  inst.: 4400454 (ipc= 5.2) sim_rate=16924 (inst/sec) elapsed = 0:0:04:20 / Wed May 13 10:22:22 2015
GPGPU-Sim uArch: cycles simulated: 844500  inst.: 4412673 (ipc= 5.2) sim_rate=16906 (inst/sec) elapsed = 0:0:04:21 / Wed May 13 10:22:23 2015
GPGPU-Sim uArch: cycles simulated: 848000  inst.: 4424972 (ipc= 5.2) sim_rate=16889 (inst/sec) elapsed = 0:0:04:22 / Wed May 13 10:22:24 2015
GPGPU-Sim uArch: cycles simulated: 851500  inst.: 4437184 (ipc= 5.2) sim_rate=16871 (inst/sec) elapsed = 0:0:04:23 / Wed May 13 10:22:25 2015
GPGPU-Sim uArch: cycles simulated: 855000  inst.: 4449258 (ipc= 5.2) sim_rate=16853 (inst/sec) elapsed = 0:0:04:24 / Wed May 13 10:22:26 2015
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 858500  inst.: 4461305 (ipc= 5.2) sim_rate=16835 (inst/sec) elapsed = 0:0:04:25 / Wed May 13 10:22:27 2015
GPGPU-Sim uArch: cycles simulated: 862000  inst.: 4472635 (ipc= 5.2) sim_rate=16814 (inst/sec) elapsed = 0:0:04:26 / Wed May 13 10:22:28 2015
GPGPU-Sim uArch: cycles simulated: 865500  inst.: 4484176 (ipc= 5.2) sim_rate=16794 (inst/sec) elapsed = 0:0:04:27 / Wed May 13 10:22:29 2015
GPGPU-Sim uArch: cycles simulated: 869000  inst.: 4496032 (ipc= 5.2) sim_rate=16776 (inst/sec) elapsed = 0:0:04:28 / Wed May 13 10:22:30 2015
GPGPU-Sim uArch: cycles simulated: 872500  inst.: 4507696 (ipc= 5.2) sim_rate=16757 (inst/sec) elapsed = 0:0:04:29 / Wed May 13 10:22:31 2015
GPGPU-Sim uArch: cycles simulated: 876000  inst.: 4518945 (ipc= 5.2) sim_rate=16736 (inst/sec) elapsed = 0:0:04:30 / Wed May 13 10:22:32 2015
GPGPU-Sim uArch: cycles simulated: 879500  inst.: 4530808 (ipc= 5.2) sim_rate=16718 (inst/sec) elapsed = 0:0:04:31 / Wed May 13 10:22:33 2015
GPGPU-Sim uArch: cycles simulated: 883000  inst.: 4542343 (ipc= 5.1) sim_rate=16699 (inst/sec) elapsed = 0:0:04:32 / Wed May 13 10:22:34 2015
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 886500  inst.: 4553584 (ipc= 5.1) sim_rate=16679 (inst/sec) elapsed = 0:0:04:33 / Wed May 13 10:22:35 2015
GPGPU-Sim uArch: cycles simulated: 890000  inst.: 4564699 (ipc= 5.1) sim_rate=16659 (inst/sec) elapsed = 0:0:04:34 / Wed May 13 10:22:36 2015
GPGPU-Sim uArch: cycles simulated: 894000  inst.: 4577026 (ipc= 5.1) sim_rate=16643 (inst/sec) elapsed = 0:0:04:35 / Wed May 13 10:22:37 2015
GPGPU-Sim uArch: cycles simulated: 897500  inst.: 4588422 (ipc= 5.1) sim_rate=16624 (inst/sec) elapsed = 0:0:04:36 / Wed May 13 10:22:38 2015
GPGPU-Sim uArch: cycles simulated: 900500  inst.: 4597482 (ipc= 5.1) sim_rate=16597 (inst/sec) elapsed = 0:0:04:37 / Wed May 13 10:22:39 2015
GPGPU-Sim uArch: cycles simulated: 904000  inst.: 4608278 (ipc= 5.1) sim_rate=16576 (inst/sec) elapsed = 0:0:04:38 / Wed May 13 10:22:40 2015
GPGPU-Sim uArch: cycles simulated: 907500  inst.: 4619635 (ipc= 5.1) sim_rate=16557 (inst/sec) elapsed = 0:0:04:39 / Wed May 13 10:22:41 2015
GPGPU-Sim uArch: cycles simulated: 911000  inst.: 4630635 (ipc= 5.1) sim_rate=16537 (inst/sec) elapsed = 0:0:04:40 / Wed May 13 10:22:42 2015
GPGPU-Sim uArch: cycles simulated: 914500  inst.: 4641120 (ipc= 5.1) sim_rate=16516 (inst/sec) elapsed = 0:0:04:41 / Wed May 13 10:22:43 2015
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(0,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 918000  inst.: 4651882 (ipc= 5.1) sim_rate=16496 (inst/sec) elapsed = 0:0:04:42 / Wed May 13 10:22:44 2015
GPGPU-Sim uArch: cycles simulated: 921500  inst.: 4662590 (ipc= 5.1) sim_rate=16475 (inst/sec) elapsed = 0:0:04:43 / Wed May 13 10:22:45 2015
GPGPU-Sim uArch: cycles simulated: 925000  inst.: 4673024 (ipc= 5.1) sim_rate=16454 (inst/sec) elapsed = 0:0:04:44 / Wed May 13 10:22:46 2015
GPGPU-Sim uArch: cycles simulated: 928500  inst.: 4683729 (ipc= 5.0) sim_rate=16434 (inst/sec) elapsed = 0:0:04:45 / Wed May 13 10:22:47 2015
GPGPU-Sim uArch: cycles simulated: 932000  inst.: 4694345 (ipc= 5.0) sim_rate=16413 (inst/sec) elapsed = 0:0:04:46 / Wed May 13 10:22:48 2015
GPGPU-Sim uArch: cycles simulated: 935500  inst.: 4704961 (ipc= 5.0) sim_rate=16393 (inst/sec) elapsed = 0:0:04:47 / Wed May 13 10:22:49 2015
GPGPU-Sim uArch: cycles simulated: 939000  inst.: 4715558 (ipc= 5.0) sim_rate=16373 (inst/sec) elapsed = 0:0:04:48 / Wed May 13 10:22:50 2015
GPGPU-Sim uArch: cycles simulated: 942500  inst.: 4726254 (ipc= 5.0) sim_rate=16353 (inst/sec) elapsed = 0:0:04:49 / Wed May 13 10:22:51 2015
GPGPU-Sim uArch: cycles simulated: 946000  inst.: 4736726 (ipc= 5.0) sim_rate=16333 (inst/sec) elapsed = 0:0:04:50 / Wed May 13 10:22:52 2015
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(0,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 949500  inst.: 4747014 (ipc= 5.0) sim_rate=16312 (inst/sec) elapsed = 0:0:04:51 / Wed May 13 10:22:53 2015
GPGPU-Sim uArch: cycles simulated: 953000  inst.: 4757626 (ipc= 5.0) sim_rate=16293 (inst/sec) elapsed = 0:0:04:52 / Wed May 13 10:22:54 2015
GPGPU-Sim uArch: cycles simulated: 956500  inst.: 4767726 (ipc= 5.0) sim_rate=16272 (inst/sec) elapsed = 0:0:04:53 / Wed May 13 10:22:55 2015
GPGPU-Sim uArch: cycles simulated: 960000  inst.: 4778220 (ipc= 5.0) sim_rate=16252 (inst/sec) elapsed = 0:0:04:54 / Wed May 13 10:22:56 2015
GPGPU-Sim uArch: cycles simulated: 963500  inst.: 4788495 (ipc= 5.0) sim_rate=16232 (inst/sec) elapsed = 0:0:04:55 / Wed May 13 10:22:57 2015
GPGPU-Sim uArch: cycles simulated: 967000  inst.: 4798626 (ipc= 5.0) sim_rate=16211 (inst/sec) elapsed = 0:0:04:56 / Wed May 13 10:22:58 2015
GPGPU-Sim uArch: cycles simulated: 970500  inst.: 4809037 (ipc= 5.0) sim_rate=16192 (inst/sec) elapsed = 0:0:04:57 / Wed May 13 10:22:59 2015
GPGPU-Sim uArch: cycles simulated: 974000  inst.: 4819460 (ipc= 4.9) sim_rate=16172 (inst/sec) elapsed = 0:0:04:58 / Wed May 13 10:23:00 2015
GPGPU-Sim uArch: cycles simulated: 977500  inst.: 4829328 (ipc= 4.9) sim_rate=16151 (inst/sec) elapsed = 0:0:04:59 / Wed May 13 10:23:01 2015
GPGPU-Sim uArch: cycles simulated: 981000  inst.: 4839169 (ipc= 4.9) sim_rate=16130 (inst/sec) elapsed = 0:0:05:00 / Wed May 13 10:23:02 2015
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 984500  inst.: 4848776 (ipc= 4.9) sim_rate=16108 (inst/sec) elapsed = 0:0:05:01 / Wed May 13 10:23:03 2015
GPGPU-Sim uArch: cycles simulated: 987500  inst.: 4856922 (ipc= 4.9) sim_rate=16082 (inst/sec) elapsed = 0:0:05:02 / Wed May 13 10:23:04 2015
GPGPU-Sim uArch: cycles simulated: 991000  inst.: 4866149 (ipc= 4.9) sim_rate=16059 (inst/sec) elapsed = 0:0:05:03 / Wed May 13 10:23:05 2015
GPGPU-Sim uArch: cycles simulated: 994500  inst.: 4875686 (ipc= 4.9) sim_rate=16038 (inst/sec) elapsed = 0:0:05:04 / Wed May 13 10:23:06 2015
GPGPU-Sim uArch: cycles simulated: 998000  inst.: 4885205 (ipc= 4.9) sim_rate=16017 (inst/sec) elapsed = 0:0:05:05 / Wed May 13 10:23:07 2015
GPGPU-Sim uArch: cycles simulated: 1001500  inst.: 4894157 (ipc= 4.9) sim_rate=15993 (inst/sec) elapsed = 0:0:05:06 / Wed May 13 10:23:08 2015
GPGPU-Sim uArch: cycles simulated: 1005000  inst.: 4903736 (ipc= 4.9) sim_rate=15973 (inst/sec) elapsed = 0:0:05:07 / Wed May 13 10:23:09 2015
GPGPU-Sim uArch: cycles simulated: 1008500  inst.: 4912946 (ipc= 4.9) sim_rate=15951 (inst/sec) elapsed = 0:0:05:08 / Wed May 13 10:23:10 2015
GPGPU-Sim uArch: cycles simulated: 1012000  inst.: 4921883 (ipc= 4.9) sim_rate=15928 (inst/sec) elapsed = 0:0:05:09 / Wed May 13 10:23:11 2015
GPGPU-Sim uArch: cycles simulated: 1015500  inst.: 4930994 (ipc= 4.9) sim_rate=15906 (inst/sec) elapsed = 0:0:05:10 / Wed May 13 10:23:12 2015
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(0,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 1019000  inst.: 4939795 (ipc= 4.8) sim_rate=15883 (inst/sec) elapsed = 0:0:05:11 / Wed May 13 10:23:13 2015
GPGPU-Sim uArch: cycles simulated: 1022500  inst.: 4949000 (ipc= 4.8) sim_rate=15862 (inst/sec) elapsed = 0:0:05:12 / Wed May 13 10:23:14 2015
GPGPU-Sim uArch: cycles simulated: 1026000  inst.: 4957654 (ipc= 4.8) sim_rate=15839 (inst/sec) elapsed = 0:0:05:13 / Wed May 13 10:23:15 2015
GPGPU-Sim uArch: cycles simulated: 1029500  inst.: 4966270 (ipc= 4.8) sim_rate=15816 (inst/sec) elapsed = 0:0:05:14 / Wed May 13 10:23:16 2015
GPGPU-Sim uArch: cycles simulated: 1033000  inst.: 4974819 (ipc= 4.8) sim_rate=15793 (inst/sec) elapsed = 0:0:05:15 / Wed May 13 10:23:17 2015
GPGPU-Sim uArch: cycles simulated: 1036500  inst.: 4983106 (ipc= 4.8) sim_rate=15769 (inst/sec) elapsed = 0:0:05:16 / Wed May 13 10:23:18 2015
GPGPU-Sim uArch: cycles simulated: 1040000  inst.: 4990994 (ipc= 4.8) sim_rate=15744 (inst/sec) elapsed = 0:0:05:17 / Wed May 13 10:23:19 2015
GPGPU-Sim uArch: cycles simulated: 1043500  inst.: 4999040 (ipc= 4.8) sim_rate=15720 (inst/sec) elapsed = 0:0:05:18 / Wed May 13 10:23:20 2015
GPGPU-Sim uArch: cycles simulated: 1047000  inst.: 5006901 (ipc= 4.8) sim_rate=15695 (inst/sec) elapsed = 0:0:05:19 / Wed May 13 10:23:21 2015
GPGPU-Sim uArch: cycles simulated: 1051000  inst.: 5014804 (ipc= 4.8) sim_rate=15671 (inst/sec) elapsed = 0:0:05:20 / Wed May 13 10:23:22 2015
GPGPU-Sim uArch: cycles simulated: 1054500  inst.: 5021486 (ipc= 4.8) sim_rate=15643 (inst/sec) elapsed = 0:0:05:21 / Wed May 13 10:23:23 2015
GPGPU-Sim uArch: cycles simulated: 1058000  inst.: 5028346 (ipc= 4.8) sim_rate=15615 (inst/sec) elapsed = 0:0:05:22 / Wed May 13 10:23:24 2015
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 1061500  inst.: 5034934 (ipc= 4.7) sim_rate=15588 (inst/sec) elapsed = 0:0:05:23 / Wed May 13 10:23:25 2015
GPGPU-Sim uArch: cycles simulated: 1065000  inst.: 5041258 (ipc= 4.7) sim_rate=15559 (inst/sec) elapsed = 0:0:05:24 / Wed May 13 10:23:26 2015
GPGPU-Sim uArch: cycles simulated: 1068500  inst.: 5047462 (ipc= 4.7) sim_rate=15530 (inst/sec) elapsed = 0:0:05:25 / Wed May 13 10:23:27 2015
GPGPU-Sim uArch: cycles simulated: 1072000  inst.: 5053537 (ipc= 4.7) sim_rate=15501 (inst/sec) elapsed = 0:0:05:26 / Wed May 13 10:23:28 2015
GPGPU-Sim uArch: cycles simulated: 1075500  inst.: 5059261 (ipc= 4.7) sim_rate=15471 (inst/sec) elapsed = 0:0:05:27 / Wed May 13 10:23:29 2015
GPGPU-Sim uArch: cycles simulated: 1079500  inst.: 5065283 (ipc= 4.7) sim_rate=15442 (inst/sec) elapsed = 0:0:05:28 / Wed May 13 10:23:30 2015
GPGPU-Sim uArch: cycles simulated: 1083000  inst.: 5070689 (ipc= 4.7) sim_rate=15412 (inst/sec) elapsed = 0:0:05:29 / Wed May 13 10:23:31 2015
GPGPU-Sim uArch: cycles simulated: 1086500  inst.: 5075859 (ipc= 4.7) sim_rate=15381 (inst/sec) elapsed = 0:0:05:30 / Wed May 13 10:23:32 2015
GPGPU-Sim uArch: cycles simulated: 1090000  inst.: 5081017 (ipc= 4.7) sim_rate=15350 (inst/sec) elapsed = 0:0:05:31 / Wed May 13 10:23:33 2015
GPGPU-Sim uArch: cycles simulated: 1093500  inst.: 5086004 (ipc= 4.7) sim_rate=15319 (inst/sec) elapsed = 0:0:05:32 / Wed May 13 10:23:34 2015
GPGPU-Sim uArch: cycles simulated: 1097000  inst.: 5091221 (ipc= 4.6) sim_rate=15288 (inst/sec) elapsed = 0:0:05:33 / Wed May 13 10:23:35 2015
GPGPU-Sim uArch: cycles simulated: 1100500  inst.: 5096114 (ipc= 4.6) sim_rate=15257 (inst/sec) elapsed = 0:0:05:34 / Wed May 13 10:23:36 2015
GPGPU-Sim uArch: cycles simulated: 1104500  inst.: 5101912 (ipc= 4.6) sim_rate=15229 (inst/sec) elapsed = 0:0:05:35 / Wed May 13 10:23:37 2015
GPGPU-Sim uArch: cycles simulated: 1108000  inst.: 5106977 (ipc= 4.6) sim_rate=15199 (inst/sec) elapsed = 0:0:05:36 / Wed May 13 10:23:38 2015
GPGPU-Sim uArch: cycles simulated: 1111500  inst.: 5111942 (ipc= 4.6) sim_rate=15168 (inst/sec) elapsed = 0:0:05:37 / Wed May 13 10:23:39 2015
GPGPU-Sim uArch: cycles simulated: 1114500  inst.: 5116070 (ipc= 4.6) sim_rate=15136 (inst/sec) elapsed = 0:0:05:38 / Wed May 13 10:23:40 2015
GPGPU-Sim uArch: cycles simulated: 1117500  inst.: 5120240 (ipc= 4.6) sim_rate=15103 (inst/sec) elapsed = 0:0:05:39 / Wed May 13 10:23:41 2015
GPGPU-Sim uArch: cycles simulated: 1121000  inst.: 5124977 (ipc= 4.6) sim_rate=15073 (inst/sec) elapsed = 0:0:05:40 / Wed May 13 10:23:42 2015
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(0,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 1124500  inst.: 5129299 (ipc= 4.6) sim_rate=15041 (inst/sec) elapsed = 0:0:05:41 / Wed May 13 10:23:43 2015
GPGPU-Sim uArch: cycles simulated: 1128000  inst.: 5133208 (ipc= 4.6) sim_rate=15009 (inst/sec) elapsed = 0:0:05:42 / Wed May 13 10:23:44 2015
GPGPU-Sim uArch: cycles simulated: 1132000  inst.: 5137652 (ipc= 4.5) sim_rate=14978 (inst/sec) elapsed = 0:0:05:43 / Wed May 13 10:23:45 2015
GPGPU-Sim uArch: cycles simulated: 1135500  inst.: 5141569 (ipc= 4.5) sim_rate=14946 (inst/sec) elapsed = 0:0:05:44 / Wed May 13 10:23:46 2015
GPGPU-Sim uArch: cycles simulated: 1139000  inst.: 5145217 (ipc= 4.5) sim_rate=14913 (inst/sec) elapsed = 0:0:05:45 / Wed May 13 10:23:47 2015
GPGPU-Sim uArch: cycles simulated: 1142500  inst.: 5148898 (ipc= 4.5) sim_rate=14881 (inst/sec) elapsed = 0:0:05:46 / Wed May 13 10:23:48 2015
GPGPU-Sim uArch: cycles simulated: 1146500  inst.: 5152613 (ipc= 4.5) sim_rate=14849 (inst/sec) elapsed = 0:0:05:47 / Wed May 13 10:23:49 2015
GPGPU-Sim uArch: cycles simulated: 1150000  inst.: 5155698 (ipc= 4.5) sim_rate=14815 (inst/sec) elapsed = 0:0:05:48 / Wed May 13 10:23:50 2015
GPGPU-Sim uArch: cycles simulated: 1153500  inst.: 5158835 (ipc= 4.5) sim_rate=14781 (inst/sec) elapsed = 0:0:05:49 / Wed May 13 10:23:51 2015
GPGPU-Sim uArch: cycles simulated: 1157000  inst.: 5161922 (ipc= 4.5) sim_rate=14748 (inst/sec) elapsed = 0:0:05:50 / Wed May 13 10:23:52 2015
GPGPU-Sim uArch: cycles simulated: 1160500  inst.: 5164999 (ipc= 4.5) sim_rate=14715 (inst/sec) elapsed = 0:0:05:51 / Wed May 13 10:23:53 2015
GPGPU-Sim uArch: cycles simulated: 1164500  inst.: 5168255 (ipc= 4.4) sim_rate=14682 (inst/sec) elapsed = 0:0:05:52 / Wed May 13 10:23:54 2015
GPGPU-Sim uArch: cycles simulated: 1168000  inst.: 5171267 (ipc= 4.4) sim_rate=14649 (inst/sec) elapsed = 0:0:05:53 / Wed May 13 10:23:55 2015
GPGPU-Sim uArch: cycles simulated: 1171500  inst.: 5174009 (ipc= 4.4) sim_rate=14615 (inst/sec) elapsed = 0:0:05:54 / Wed May 13 10:23:56 2015
GPGPU-Sim uArch: cycles simulated: 1175000  inst.: 5176797 (ipc= 4.4) sim_rate=14582 (inst/sec) elapsed = 0:0:05:55 / Wed May 13 10:23:57 2015
GPGPU-Sim uArch: cycles simulated: 1179000  inst.: 5179925 (ipc= 4.4) sim_rate=14550 (inst/sec) elapsed = 0:0:05:56 / Wed May 13 10:23:58 2015
GPGPU-Sim uArch: cycles simulated: 1182500  inst.: 5182341 (ipc= 4.4) sim_rate=14516 (inst/sec) elapsed = 0:0:05:57 / Wed May 13 10:23:59 2015
GPGPU-Sim uArch: cycles simulated: 1186000  inst.: 5185001 (ipc= 4.4) sim_rate=14483 (inst/sec) elapsed = 0:0:05:58 / Wed May 13 10:24:00 2015
GPGPU-Sim uArch: cycles simulated: 1189500  inst.: 5187445 (ipc= 4.4) sim_rate=14449 (inst/sec) elapsed = 0:0:05:59 / Wed May 13 10:24:01 2015
GPGPU-Sim uArch: cycles simulated: 1193500  inst.: 5190499 (ipc= 4.3) sim_rate=14418 (inst/sec) elapsed = 0:0:06:00 / Wed May 13 10:24:02 2015
GPGPU-Sim uArch: cycles simulated: 1197000  inst.: 5193120 (ipc= 4.3) sim_rate=14385 (inst/sec) elapsed = 0:0:06:01 / Wed May 13 10:24:03 2015
GPGPU-Sim uArch: cycles simulated: 1200500  inst.: 5195334 (ipc= 4.3) sim_rate=14351 (inst/sec) elapsed = 0:0:06:02 / Wed May 13 10:24:04 2015
GPGPU-Sim uArch: cycles simulated: 1204000  inst.: 5197204 (ipc= 4.3) sim_rate=14317 (inst/sec) elapsed = 0:0:06:03 / Wed May 13 10:24:05 2015
GPGPU-Sim uArch: cycles simulated: 1208000  inst.: 5198786 (ipc= 4.3) sim_rate=14282 (inst/sec) elapsed = 0:0:06:04 / Wed May 13 10:24:06 2015
GPGPU-Sim uArch: cycles simulated: 1211500  inst.: 5200177 (ipc= 4.3) sim_rate=14247 (inst/sec) elapsed = 0:0:06:05 / Wed May 13 10:24:07 2015
GPGPU-Sim uArch: cycles simulated: 1215000  inst.: 5201452 (ipc= 4.3) sim_rate=14211 (inst/sec) elapsed = 0:0:06:06 / Wed May 13 10:24:08 2015
GPGPU-Sim uArch: cycles simulated: 1219000  inst.: 5202980 (ipc= 4.3) sim_rate=14177 (inst/sec) elapsed = 0:0:06:07 / Wed May 13 10:24:09 2015
GPGPU-Sim uArch: cycles simulated: 1222500  inst.: 5203640 (ipc= 4.3) sim_rate=14140 (inst/sec) elapsed = 0:0:06:08 / Wed May 13 10:24:10 2015
GPGPU-Sim uArch: cycles simulated: 1226000  inst.: 5204188 (ipc= 4.2) sim_rate=14103 (inst/sec) elapsed = 0:0:06:09 / Wed May 13 10:24:11 2015
GPGPU-Sim uArch: cycles simulated: 1230000  inst.: 5204812 (ipc= 4.2) sim_rate=14067 (inst/sec) elapsed = 0:0:06:10 / Wed May 13 10:24:12 2015
GPGPU-Sim uArch: cycles simulated: 1234000  inst.: 5205439 (ipc= 4.2) sim_rate=14030 (inst/sec) elapsed = 0:0:06:11 / Wed May 13 10:24:13 2015
GPGPU-Sim uArch: cycles simulated: 1237500  inst.: 5205983 (ipc= 4.2) sim_rate=13994 (inst/sec) elapsed = 0:0:06:12 / Wed May 13 10:24:14 2015
GPGPU-Sim uArch: cycles simulated: 1241500  inst.: 5206608 (ipc= 4.2) sim_rate=13958 (inst/sec) elapsed = 0:0:06:13 / Wed May 13 10:24:15 2015
GPGPU-Sim uArch: cycles simulated: 1245500  inst.: 5207228 (ipc= 4.2) sim_rate=13923 (inst/sec) elapsed = 0:0:06:14 / Wed May 13 10:24:16 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1245991,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' finished on shader 1.
kernel_name = _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 1245992
gpu_sim_insn = 5210456
gpu_ipc =       4.1818
gpu_tot_sim_cycle = 1245992
gpu_tot_sim_insn = 5210456
gpu_tot_ipc =       4.1818
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 899
gpu_stall_icnt2sh    = 388
gpu_total_sim_rate=13931

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 254591
	L1I_total_cache_misses = 807
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 19, Miss = 19, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 15, Miss = 15, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 15, Miss = 15, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 18, Miss = 18, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 15, Miss = 15, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 262
	L1D_total_cache_misses = 262
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 9554
	L1C_total_cache_misses = 135
	L1C_total_cache_miss_rate = 0.0141
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 9419
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 253784
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 807
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 
distro:
474, 270, 270, 474, 270, 270, 474, 270, 270, 
gpgpu_n_tot_thrd_icount = 14181952
gpgpu_n_tot_w_icount = 443186
gpgpu_n_stall_shd_mem = 75007
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 123
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 842382
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 100483
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 75007
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1	W0_Idle:41807	W0_Scoreboard:841542	W1:33712	W2:18313	W3:27272	W4:37544	W5:37433	W6:26672	W7:14021	W8:8819	W9:40299	W10:6147	W11:7205	W12:10051	W13:11265	W14:14310	W15:15910	W16:16545	W17:13601	W18:11656	W19:10144	W20:5919	W21:3097	W22:2843	W23:1751	W24:1088	W25:352	W26:883	W27:60	W28:420	W29:320	W30:260	W31:4540	W32:60734
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 48 {8:6,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 760 {8:95,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 816 {136:6,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 12920 {136:95,}
maxmrqlatency = 21 
maxdqlatency = 0 
maxmflatency = 381 
averagemflatency = 195 
max_icnt2mem_latency = 61 
max_icnt2sh_latency = 1245991 
mrq_lat_table:39 	0 	10 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	221 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	294 	52 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	8 	13 	0 	0 	0 	0 	0 	0 	132 	123 	0 	0 	0 	0 	0 	0 	0 	1 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       314         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1744         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2432      2465         0         0         0      1168         0         0         0      1460         0         0         0      1749         0         0 
dram[3]:       829      3241         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1491      4021         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2166      5115         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000 10.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[3]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 58/15 = 3.866667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         2         0         0         0         2         0         0         0         2         0         0 
dram[3]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 26
min_bank_accesses = 0!
chip skew: 10/2 = 5.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 32
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0      1593    none      none      none         270    none      none      none         268    none      none      none         269    none      none  
dram[3]:          0      1207    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:          0      1072    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:          0       989    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       381         0         0         0       273         0         0         0       269         0         0         0       269         0         0
dram[3]:          0       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0       262         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0       264         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644709 n_nop=1644698 n_act=3 n_pre=2 n_req=3 n_rd=6 n_write=0 bw_util=7.296e-06
n_activity=144 dram_eff=0.08333
bk0: 6a 1644637i bk1: 0a 1644707i bk2: 0a 1644709i bk3: 0a 1644709i bk4: 0a 1644709i bk5: 0a 1644709i bk6: 0a 1644709i bk7: 0a 1644709i bk8: 0a 1644709i bk9: 0a 1644709i bk10: 0a 1644709i bk11: 0a 1644709i bk12: 0a 1644709i bk13: 0a 1644709i bk14: 0a 1644709i bk15: 0a 1644709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644709 n_nop=1644704 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=4.864e-06
n_activity=55 dram_eff=0.1455
bk0: 4a 1644689i bk1: 0a 1644709i bk2: 0a 1644709i bk3: 0a 1644709i bk4: 0a 1644709i bk5: 0a 1644709i bk6: 0a 1644709i bk7: 0a 1644709i bk8: 0a 1644709i bk9: 0a 1644709i bk10: 0a 1644709i bk11: 0a 1644709i bk12: 0a 1644709i bk13: 0a 1644709i bk14: 0a 1644709i bk15: 0a 1644709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644709 n_nop=1644676 n_act=5 n_pre=0 n_req=18 n_rd=20 n_write=8 bw_util=3.405e-05
n_activity=268 dram_eff=0.209
bk0: 4a 1644689i bk1: 4a 1644637i bk2: 0a 1644710i bk3: 0a 1644710i bk4: 0a 1644710i bk5: 4a 1644687i bk6: 0a 1644708i bk7: 0a 1644708i bk8: 0a 1644709i bk9: 4a 1644686i bk10: 0a 1644707i bk11: 0a 1644708i bk12: 0a 1644710i bk13: 4a 1644687i bk14: 0a 1644708i bk15: 0a 1644708i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=8.81615e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644709 n_nop=1644691 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=1.946e-05
n_activity=156 dram_eff=0.2051
bk0: 4a 1644689i bk1: 4a 1644640i bk2: 0a 1644708i bk3: 0a 1644709i bk4: 0a 1644709i bk5: 0a 1644709i bk6: 0a 1644709i bk7: 0a 1644709i bk8: 0a 1644709i bk9: 0a 1644709i bk10: 0a 1644709i bk11: 0a 1644709i bk12: 0a 1644709i bk13: 0a 1644709i bk14: 0a 1644709i bk15: 0a 1644709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=2.18884e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644709 n_nop=1644691 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=1.946e-05
n_activity=176 dram_eff=0.1818
bk0: 4a 1644689i bk1: 4a 1644655i bk2: 0a 1644708i bk3: 0a 1644709i bk4: 0a 1644709i bk5: 0a 1644709i bk6: 0a 1644709i bk7: 0a 1644709i bk8: 0a 1644709i bk9: 0a 1644709i bk10: 0a 1644709i bk11: 0a 1644709i bk12: 0a 1644709i bk13: 0a 1644709i bk14: 0a 1644709i bk15: 0a 1644709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.90413e-06
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1644709 n_nop=1644693 n_act=2 n_pre=0 n_req=11 n_rd=6 n_write=8 bw_util=1.702e-05
n_activity=166 dram_eff=0.1687
bk0: 2a 1644693i bk1: 4a 1644655i bk2: 0a 1644709i bk3: 0a 1644709i bk4: 0a 1644709i bk5: 0a 1644709i bk6: 0a 1644709i bk7: 0a 1644709i bk8: 0a 1644709i bk9: 0a 1644709i bk10: 0a 1644709i bk11: 0a 1644709i bk12: 0a 1644709i bk13: 0a 1644709i bk14: 0a 1644709i bk15: 0a 1644709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=1.09442e-05

========= L2 cache stats =========
L2_cache_bank[0]: Access = 31, Miss = 3, Miss_rate = 0.097, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 70, Miss = 8, Miss_rate = 0.114, Pending_hits = 6, Reservation_fails = 217
L2_cache_bank[6]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 205
L2_cache_bank[7]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 6, Reservation_fails = 164
L2_cache_bank[8]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 190
L2_cache_bank[9]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 6, Reservation_fails = 163
L2_cache_bank[10]: Access = 15, Miss = 1, Miss_rate = 0.067, Pending_hits = 3, Reservation_fails = 103
L2_cache_bank[11]: Access = 64, Miss = 2, Miss_rate = 0.031, Pending_hits = 6, Reservation_fails = 12
L2_total_cache_accesses = 372
L2_total_cache_misses = 26
L2_total_cache_miss_rate = 0.0699
L2_total_cache_pending_hits = 45
L2_total_cache_reservation_fails = 1279
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 224
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 556
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 66
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 614
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=806
icnt_total_pkts_simt_to_mem=628
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.3387
	minimum = 6
	maximum = 58
Network latency average = 10.496
	minimum = 6
	maximum = 58
Slowest packet = 257
Flit latency average = 9.69596
	minimum = 6
	maximum = 57
Slowest flit = 711
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 2.21154e-05
	minimum = 0 (at node 16)
	maximum = 5.61801e-05 (at node 20)
Accepted packet rate average = 2.21154e-05
	minimum = 0 (at node 16)
	maximum = 5.61801e-05 (at node 20)
Injected flit rate average = 4.26256e-05
	minimum = 0 (at node 16)
	maximum = 0.000120386 (at node 21)
Accepted flit rate average= 4.26256e-05
	minimum = 0 (at node 16)
	maximum = 0.000107545 (at node 20)
Injected packet length average = 1.92742
Accepted packet length average = 1.92742
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.3387 (1 samples)
	minimum = 6 (1 samples)
	maximum = 58 (1 samples)
Network latency average = 10.496 (1 samples)
	minimum = 6 (1 samples)
	maximum = 58 (1 samples)
Flit latency average = 9.69596 (1 samples)
	minimum = 6 (1 samples)
	maximum = 57 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 2.21154e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 5.61801e-05 (1 samples)
Accepted packet rate average = 2.21154e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 5.61801e-05 (1 samples)
Injected flit rate average = 4.26256e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.000120386 (1 samples)
Accepted flit rate average = 4.26256e-05 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.000107545 (1 samples)
Injected packet size average = 1.92742 (1 samples)
Accepted packet size average = 1.92742 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 14 sec (374 sec)
gpgpu_simulation_rate = 13931 (inst/sec)
gpgpu_simulation_rate = 3331 (cycle/sec)
256 96

GPGPU-Sim PTX: cudaLaunch for 0x0x403b20 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' to stream 0, gridDim= (256,1,1) blockDim = (96,1,1) 
kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1245992)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1245992)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1245992)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1245992)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1245992)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1245992)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1245992)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1245992)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1245992)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1245992)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1245992)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1245992)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1245992)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1245992)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1245992)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1245992)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1245992)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1245992)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1245992)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,1245992)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,1245992)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,1245992)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,1245992)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,1245992)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,1245992)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,1245992)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1245992)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1245992)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1245992)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1245992)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,1245992)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,1245992)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,1245992)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,1245992)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,1245992)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,1245992)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,1245992)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,1245992)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,1245992)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,1245992)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,1245992)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,1245992)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,1245992)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,1245992)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,1245992)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(36,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(33,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 1246492  inst.: 5405493 (ipc=390.1) sim_rate=14414 (inst/sec) elapsed = 0:0:06:15 / Wed May 13 10:24:17 2015
GPGPU-Sim uArch: Shader 13 finished CTA #1 (594,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(595,1245992)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (599,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(600,1245992)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (602,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(603,1245992)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (609,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(610,1245992)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (649,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(650,1245992)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (652,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(653,1245992)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (655,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(656,1245992)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (658,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(659,1245992)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (661,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(662,1245992)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (664,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(665,1245992)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (667,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(668,1245992)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (670,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(671,1245992)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(52,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (673,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(674,1245992)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (676,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(677,1245992)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (679,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(680,1245992)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (682,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(683,1245992)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (685,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(686,1245992)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (688,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(689,1245992)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (691,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(692,1245992)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (694,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(695,1245992)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (697,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(698,1245992)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (700,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(701,1245992)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (703,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(704,1245992)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (706,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(707,1245992)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (709,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(710,1245992)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (712,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(713,1245992)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (715,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(716,1245992)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (718,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(719,1245992)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (721,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(722,1245992)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (724,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(725,1245992)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (728,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(729,1245992)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (731,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(732,1245992)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (733,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(734,1245992)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (737,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(738,1245992)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (739,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(740,1245992)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (742,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(743,1245992)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (745,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(746,1245992)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (749,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(750,1245992)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (752,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(753,1245992)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (755,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(756,1245992)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (757,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(758,1245992)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (765,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(766,1245992)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (767,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(768,1245992)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (769,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(770,1245992)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(65,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 1246992  inst.: 5554002 (ipc=343.5) sim_rate=14732 (inst/sec) elapsed = 0:0:06:17 / Wed May 13 10:24:19 2015
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1145,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1146,1245992)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1149,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1150,1245992)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1180,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1181,1245992)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1188,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1189,1245992)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(57,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1305,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1306,1245992)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1308,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1309,1245992)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1311,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1312,1245992)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1314,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1315,1245992)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1317,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1318,1245992)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1318,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1319,1245992)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1320,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1321,1245992)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1322,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1323,1245992)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1323,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1324,1245992)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1325,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1326,1245992)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1326,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1327,1245992)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1327,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1328,1245992)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1329,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1330,1245992)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1330,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1331,1245992)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1332,1245992), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1332,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1333,1245992)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1333,1245992)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1335,1245992), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1335,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1336,1245992)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1336,1245992)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1338,1245992), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1338,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1339,1245992)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1339,1245992)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1341,1245992), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1341,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1342,1245992)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1342,1245992)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1344,1245992), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1344,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1345,1245992)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1345,1245992)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1347,1245992), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1347,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1348,1245992)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1348,1245992)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1350,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1351,1245992)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1353,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1354,1245992)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1356,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1357,1245992)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1359,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1360,1245992)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1363,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1364,1245992)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1366,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1367,1245992)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1369,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1370,1245992)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1372,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1373,1245992)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1375,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1376,1245992)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1378,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1379,1245992)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1381,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1382,1245992)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1384,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1385,1245992)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1387,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1388,1245992)
GPGPU-Sim uArch: cycles simulated: 1247492  inst.: 5698740 (ipc=325.5) sim_rate=15076 (inst/sec) elapsed = 0:0:06:18 / Wed May 13 10:24:20 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1502,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1503,1245992)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(119,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1701,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1702,1245992)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1706,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1707,1245992)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1777,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1778,1245992)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1781,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1782,1245992)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(98,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1956,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1957,1245992)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1959,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1960,1245992)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1962,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1963,1245992)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1965,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1966,1245992)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1968,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1969,1245992)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1971,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1972,1245992)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1974,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1975,1245992)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1977,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1978,1245992)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1980,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1981,1245992)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1983,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1984,1245992)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1986,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1987,1245992)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1989,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1990,1245992)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1992,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1993,1245992)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1995,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1996,1245992)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1998,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1999,1245992)
GPGPU-Sim uArch: cycles simulated: 1247992  inst.: 5836768 (ipc=313.2) sim_rate=15359 (inst/sec) elapsed = 0:0:06:20 / Wed May 13 10:24:22 2015
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2001,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2002,1245992)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2004,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2005,1245992)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2007,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2008,1245992)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2010,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2011,1245992)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2013,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2014,1245992)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2016,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2017,1245992)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2019,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2020,1245992)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2022,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2023,1245992)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2025,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2026,1245992)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2028,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2029,1245992)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2031,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2032,1245992)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2034,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2035,1245992)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2036,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2037,1245992)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2037,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2038,1245992)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2039,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2040,1245992)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2040,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2041,1245992)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2042,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2043,1245992)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2043,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2044,1245992)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2046,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2047,1245992)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2047,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2048,1245992)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2050,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2051,1245992)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2052,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2053,1245992)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2056,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2057,1245992)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2059,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2060,1245992)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(175,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2259,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2260,1245992)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2274,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2275,1245992)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2278,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2279,1245992)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2351,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2352,1245992)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2363,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2364,1245992)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(179,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 1248492  inst.: 6026143 (ipc=326.3) sim_rate=15816 (inst/sec) elapsed = 0:0:06:21 / Wed May 13 10:24:23 2015
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2606,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2607,1245992)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2610,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2611,1245992)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2613,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2614,1245992)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2616,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2617,1245992)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2619,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2620,1245992)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2622,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2623,1245992)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2625,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(2626,1245992)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2628,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2629,1245992)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2631,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2632,1245992)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2634,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2635,1245992)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2638,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2639,1245992)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2640,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2641,1245992)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2643,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2644,1245992)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2646,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2647,1245992)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2649,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2650,1245992)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2652,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2653,1245992)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2655,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2656,1245992)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2658,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2659,1245992)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2661,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2662,1245992)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2664,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2665,1245992)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2667,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2668,1245992)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2671,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2672,1245992)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2674,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2675,1245992)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2677,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2678,1245992)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2680,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2681,1245992)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2683,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2684,1245992)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2686,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2687,1245992)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2689,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2690,1245992)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2692,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2693,1245992)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2695,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2696,1245992)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2698,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2699,1245992)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2701,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2702,1245992)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2704,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2705,1245992)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2707,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2708,1245992)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2710,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2711,1245992)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2713,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2714,1245992)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2716,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2717,1245992)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2719,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2720,1245992)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2722,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2723,1245992)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(190,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2848,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2849,1245992)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2853,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2854,1245992)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2942,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2943,1245992)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2949,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2950,1245992)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2954,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(2955,1245992)
GPGPU-Sim uArch: cycles simulated: 1248992  inst.: 6177174 (ipc=322.2) sim_rate=16128 (inst/sec) elapsed = 0:0:06:23 / Wed May 13 10:24:25 2015
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(184,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3258,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3259,1245992)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3261,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3262,1245992)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3264,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3265,1245992)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3267,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3268,1245992)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3270,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3271,1245992)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3273,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3274,1245992)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3276,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3277,1245992)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3279,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3280,1245992)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3282,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3283,1245992)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3285,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3286,1245992)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3292,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3293,1245992)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3295,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3296,1245992)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3299,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3300,1245992)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3303,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3304,1245992)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3306,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3307,1245992)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3309,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3310,1245992)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3312,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3313,1245992)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3315,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3316,1245992)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3319,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3320,1245992)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3322,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3323,1245992)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3325,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3326,1245992)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3327,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3328,1245992)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3330,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3331,1245992)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3333,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3334,1245992)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3336,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3337,1245992)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3339,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3340,1245992)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3342,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3343,1245992)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3345,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3346,1245992)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3348,1245992), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3349,1245992)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3351,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3352,1245992)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3354,1245992), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3355,1245992)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3357,1245992), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (3360,1245992), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3363,1245992), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3366,1245992), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3369,1245992), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3373,1245992), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3376,1245992), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3379,1245992), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3437,1245992), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3442,1245992), 1 CTAs running
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(232,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 1249492  inst.: 6313235 (ipc=315.1) sim_rate=16440 (inst/sec) elapsed = 0:0:06:24 / Wed May 13 10:24:26 2015
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3544,1245992), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3552,1245992), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3703,1245992), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3845,1245992), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3848,1245992), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3851,1245992), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3864,1245992), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3869,1245992), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3876,1245992), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3881,1245992), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3911,1245992), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3914,1245992), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3917,1245992), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3920,1245992), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3923,1245992), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3926,1245992), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3929,1245992), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3932,1245992), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3935,1245992), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3938,1245992), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3941,1245992), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3945,1245992), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3948,1245992), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3953,1245992), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3956,1245992), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3959,1245992), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3962,1245992), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3965,1245992), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3968,1245992), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3971,1245992), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3974,1245992), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3977,1245992), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3980,1245992), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3983,1245992), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: cycles simulated: 1249992  inst.: 6390481 (ipc=295.0) sim_rate=16598 (inst/sec) elapsed = 0:0:06:25 / Wed May 13 10:24:27 2015
GPGPU-Sim uArch: cycles simulated: 1250992  inst.: 6391261 (ipc=236.2) sim_rate=16557 (inst/sec) elapsed = 0:0:06:26 / Wed May 13 10:24:28 2015
GPGPU-Sim uArch: cycles simulated: 1254992  inst.: 6394396 (ipc=131.5) sim_rate=16522 (inst/sec) elapsed = 0:0:06:27 / Wed May 13 10:24:29 2015
GPGPU-Sim uArch: cycles simulated: 1257992  inst.: 6396538 (ipc=98.8) sim_rate=16485 (inst/sec) elapsed = 0:0:06:28 / Wed May 13 10:24:30 2015
GPGPU-Sim uArch: cycles simulated: 1261492  inst.: 6399415 (ipc=76.7) sim_rate=16450 (inst/sec) elapsed = 0:0:06:29 / Wed May 13 10:24:31 2015
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1264992  inst.: 6402207 (ipc=62.7) sim_rate=16415 (inst/sec) elapsed = 0:0:06:30 / Wed May 13 10:24:32 2015
GPGPU-Sim uArch: cycles simulated: 1268992  inst.: 6405299 (ipc=51.9) sim_rate=16381 (inst/sec) elapsed = 0:0:06:31 / Wed May 13 10:24:33 2015
GPGPU-Sim uArch: cycles simulated: 1272492  inst.: 6408135 (ipc=45.2) sim_rate=16347 (inst/sec) elapsed = 0:0:06:32 / Wed May 13 10:24:34 2015
GPGPU-Sim uArch: cycles simulated: 1276492  inst.: 6411160 (ipc=39.4) sim_rate=16313 (inst/sec) elapsed = 0:0:06:33 / Wed May 13 10:24:35 2015
GPGPU-Sim uArch: cycles simulated: 1280492  inst.: 6414429 (ipc=34.9) sim_rate=16280 (inst/sec) elapsed = 0:0:06:34 / Wed May 13 10:24:36 2015
GPGPU-Sim uArch: cycles simulated: 1283992  inst.: 6417112 (ipc=31.8) sim_rate=16245 (inst/sec) elapsed = 0:0:06:35 / Wed May 13 10:24:37 2015
GPGPU-Sim uArch: cycles simulated: 1287992  inst.: 6420102 (ipc=28.8) sim_rate=16212 (inst/sec) elapsed = 0:0:06:36 / Wed May 13 10:24:38 2015
GPGPU-Sim uArch: cycles simulated: 1291492  inst.: 6422934 (ipc=26.6) sim_rate=16178 (inst/sec) elapsed = 0:0:06:37 / Wed May 13 10:24:39 2015
GPGPU-Sim uArch: cycles simulated: 1295492  inst.: 6425900 (ipc=24.6) sim_rate=16145 (inst/sec) elapsed = 0:0:06:38 / Wed May 13 10:24:40 2015
GPGPU-Sim uArch: cycles simulated: 1298992  inst.: 6428776 (ipc=23.0) sim_rate=16112 (inst/sec) elapsed = 0:0:06:39 / Wed May 13 10:24:41 2015
GPGPU-Sim uArch: cycles simulated: 1302992  inst.: 6431922 (ipc=21.4) sim_rate=16079 (inst/sec) elapsed = 0:0:06:40 / Wed May 13 10:24:42 2015
GPGPU-Sim uArch: cycles simulated: 1306992  inst.: 6434986 (ipc=20.1) sim_rate=16047 (inst/sec) elapsed = 0:0:06:41 / Wed May 13 10:24:43 2015
GPGPU-Sim uArch: cycles simulated: 1310492  inst.: 6437780 (ipc=19.0) sim_rate=16014 (inst/sec) elapsed = 0:0:06:42 / Wed May 13 10:24:44 2015
GPGPU-Sim uArch: cycles simulated: 1314492  inst.: 6440920 (ipc=18.0) sim_rate=15982 (inst/sec) elapsed = 0:0:06:43 / Wed May 13 10:24:45 2015
GPGPU-Sim uArch: cycles simulated: 1317992  inst.: 6443611 (ipc=17.1) sim_rate=15949 (inst/sec) elapsed = 0:0:06:44 / Wed May 13 10:24:46 2015
GPGPU-Sim uArch: cycles simulated: 1321992  inst.: 6446752 (ipc=16.3) sim_rate=15917 (inst/sec) elapsed = 0:0:06:45 / Wed May 13 10:24:47 2015
GPGPU-Sim uArch: cycles simulated: 1325992  inst.: 6449827 (ipc=15.5) sim_rate=15886 (inst/sec) elapsed = 0:0:06:46 / Wed May 13 10:24:48 2015
GPGPU-Sim uArch: cycles simulated: 1329492  inst.: 6452641 (ipc=14.9) sim_rate=15854 (inst/sec) elapsed = 0:0:06:47 / Wed May 13 10:24:49 2015
GPGPU-Sim uArch: cycles simulated: 1333492  inst.: 6455718 (ipc=14.2) sim_rate=15822 (inst/sec) elapsed = 0:0:06:48 / Wed May 13 10:24:50 2015
GPGPU-Sim uArch: cycles simulated: 1336992  inst.: 6458500 (ipc=13.7) sim_rate=15790 (inst/sec) elapsed = 0:0:06:49 / Wed May 13 10:24:51 2015
GPGPU-Sim uArch: cycles simulated: 1340992  inst.: 6461658 (ipc=13.2) sim_rate=15760 (inst/sec) elapsed = 0:0:06:50 / Wed May 13 10:24:52 2015
GPGPU-Sim uArch: cycles simulated: 1344492  inst.: 6464388 (ipc=12.7) sim_rate=15728 (inst/sec) elapsed = 0:0:06:51 / Wed May 13 10:24:53 2015
GPGPU-Sim uArch: cycles simulated: 1348492  inst.: 6467548 (ipc=12.3) sim_rate=15697 (inst/sec) elapsed = 0:0:06:52 / Wed May 13 10:24:54 2015
GPGPU-Sim uArch: cycles simulated: 1352492  inst.: 6470629 (ipc=11.8) sim_rate=15667 (inst/sec) elapsed = 0:0:06:53 / Wed May 13 10:24:55 2015
GPGPU-Sim uArch: cycles simulated: 1355992  inst.: 6473517 (ipc=11.5) sim_rate=15636 (inst/sec) elapsed = 0:0:06:54 / Wed May 13 10:24:56 2015
GPGPU-Sim uArch: cycles simulated: 1359992  inst.: 6476596 (ipc=11.1) sim_rate=15606 (inst/sec) elapsed = 0:0:06:55 / Wed May 13 10:24:57 2015
GPGPU-Sim uArch: cycles simulated: 1363992  inst.: 6479632 (ipc=10.8) sim_rate=15576 (inst/sec) elapsed = 0:0:06:56 / Wed May 13 10:24:58 2015
GPGPU-Sim uArch: cycles simulated: 1367492  inst.: 6482331 (ipc=10.5) sim_rate=15545 (inst/sec) elapsed = 0:0:06:57 / Wed May 13 10:24:59 2015
GPGPU-Sim uArch: cycles simulated: 1371492  inst.: 6485436 (ipc=10.2) sim_rate=15515 (inst/sec) elapsed = 0:0:06:58 / Wed May 13 10:25:00 2015
GPGPU-Sim uArch: cycles simulated: 1374992  inst.: 6488255 (ipc= 9.9) sim_rate=15485 (inst/sec) elapsed = 0:0:06:59 / Wed May 13 10:25:01 2015
GPGPU-Sim uArch: cycles simulated: 1378992  inst.: 6491439 (ipc= 9.6) sim_rate=15455 (inst/sec) elapsed = 0:0:07:00 / Wed May 13 10:25:02 2015
GPGPU-Sim uArch: cycles simulated: 1382992  inst.: 6494546 (ipc= 9.4) sim_rate=15426 (inst/sec) elapsed = 0:0:07:01 / Wed May 13 10:25:03 2015
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1386492  inst.: 6497278 (ipc= 9.2) sim_rate=15396 (inst/sec) elapsed = 0:0:07:02 / Wed May 13 10:25:04 2015
GPGPU-Sim uArch: cycles simulated: 1390492  inst.: 6500336 (ipc= 8.9) sim_rate=15367 (inst/sec) elapsed = 0:0:07:03 / Wed May 13 10:25:05 2015
GPGPU-Sim uArch: cycles simulated: 1393992  inst.: 6503079 (ipc= 8.7) sim_rate=15337 (inst/sec) elapsed = 0:0:07:04 / Wed May 13 10:25:06 2015
GPGPU-Sim uArch: cycles simulated: 1397992  inst.: 6506211 (ipc= 8.5) sim_rate=15308 (inst/sec) elapsed = 0:0:07:05 / Wed May 13 10:25:07 2015
GPGPU-Sim uArch: cycles simulated: 1401492  inst.: 6508997 (ipc= 8.4) sim_rate=15279 (inst/sec) elapsed = 0:0:07:06 / Wed May 13 10:25:08 2015
GPGPU-Sim uArch: cycles simulated: 1405492  inst.: 6512053 (ipc= 8.2) sim_rate=15250 (inst/sec) elapsed = 0:0:07:07 / Wed May 13 10:25:09 2015
GPGPU-Sim uArch: cycles simulated: 1409492  inst.: 6515250 (ipc= 8.0) sim_rate=15222 (inst/sec) elapsed = 0:0:07:08 / Wed May 13 10:25:10 2015
GPGPU-Sim uArch: cycles simulated: 1412992  inst.: 6517825 (ipc= 7.8) sim_rate=15193 (inst/sec) elapsed = 0:0:07:09 / Wed May 13 10:25:11 2015
GPGPU-Sim uArch: cycles simulated: 1416992  inst.: 6520950 (ipc= 7.7) sim_rate=15165 (inst/sec) elapsed = 0:0:07:10 / Wed May 13 10:25:12 2015
GPGPU-Sim uArch: cycles simulated: 1420492  inst.: 6523877 (ipc= 7.5) sim_rate=15136 (inst/sec) elapsed = 0:0:07:11 / Wed May 13 10:25:13 2015
GPGPU-Sim uArch: cycles simulated: 1423492  inst.: 6526060 (ipc= 7.4) sim_rate=15106 (inst/sec) elapsed = 0:0:07:12 / Wed May 13 10:25:14 2015
GPGPU-Sim uArch: cycles simulated: 1426992  inst.: 6528817 (ipc= 7.3) sim_rate=15078 (inst/sec) elapsed = 0:0:07:13 / Wed May 13 10:25:15 2015
GPGPU-Sim uArch: cycles simulated: 1430992  inst.: 6532011 (ipc= 7.1) sim_rate=15050 (inst/sec) elapsed = 0:0:07:14 / Wed May 13 10:25:16 2015
GPGPU-Sim uArch: cycles simulated: 1434492  inst.: 6534764 (ipc= 7.0) sim_rate=15022 (inst/sec) elapsed = 0:0:07:15 / Wed May 13 10:25:17 2015
GPGPU-Sim uArch: cycles simulated: 1438492  inst.: 6537866 (ipc= 6.9) sim_rate=14995 (inst/sec) elapsed = 0:0:07:16 / Wed May 13 10:25:18 2015
GPGPU-Sim uArch: cycles simulated: 1441992  inst.: 6540551 (ipc= 6.8) sim_rate=14966 (inst/sec) elapsed = 0:0:07:17 / Wed May 13 10:25:19 2015
GPGPU-Sim uArch: cycles simulated: 1445992  inst.: 6543759 (ipc= 6.7) sim_rate=14940 (inst/sec) elapsed = 0:0:07:18 / Wed May 13 10:25:20 2015
GPGPU-Sim uArch: cycles simulated: 1448992  inst.: 6546145 (ipc= 6.6) sim_rate=14911 (inst/sec) elapsed = 0:0:07:19 / Wed May 13 10:25:21 2015
GPGPU-Sim uArch: cycles simulated: 1452492  inst.: 6548805 (ipc= 6.5) sim_rate=14883 (inst/sec) elapsed = 0:0:07:20 / Wed May 13 10:25:22 2015
GPGPU-Sim uArch: cycles simulated: 1456492  inst.: 6551987 (ipc= 6.4) sim_rate=14857 (inst/sec) elapsed = 0:0:07:21 / Wed May 13 10:25:23 2015
GPGPU-Sim uArch: cycles simulated: 1459992  inst.: 6554609 (ipc= 6.3) sim_rate=14829 (inst/sec) elapsed = 0:0:07:22 / Wed May 13 10:25:24 2015
GPGPU-Sim uArch: cycles simulated: 1463992  inst.: 6557801 (ipc= 6.2) sim_rate=14803 (inst/sec) elapsed = 0:0:07:23 / Wed May 13 10:25:25 2015
GPGPU-Sim uArch: cycles simulated: 1467492  inst.: 6560521 (ipc= 6.1) sim_rate=14775 (inst/sec) elapsed = 0:0:07:24 / Wed May 13 10:25:26 2015
GPGPU-Sim uArch: cycles simulated: 1471492  inst.: 6563588 (ipc= 6.0) sim_rate=14749 (inst/sec) elapsed = 0:0:07:25 / Wed May 13 10:25:27 2015
GPGPU-Sim uArch: cycles simulated: 1474992  inst.: 6566471 (ipc= 5.9) sim_rate=14723 (inst/sec) elapsed = 0:0:07:26 / Wed May 13 10:25:28 2015
GPGPU-Sim uArch: cycles simulated: 1478992  inst.: 6569542 (ipc= 5.8) sim_rate=14696 (inst/sec) elapsed = 0:0:07:27 / Wed May 13 10:25:29 2015
GPGPU-Sim uArch: cycles simulated: 1482492  inst.: 6572298 (ipc= 5.8) sim_rate=14670 (inst/sec) elapsed = 0:0:07:28 / Wed May 13 10:25:30 2015
GPGPU-Sim uArch: cycles simulated: 1486492  inst.: 6575424 (ipc= 5.7) sim_rate=14644 (inst/sec) elapsed = 0:0:07:29 / Wed May 13 10:25:31 2015
GPGPU-Sim uArch: cycles simulated: 1489992  inst.: 6578192 (ipc= 5.6) sim_rate=14618 (inst/sec) elapsed = 0:0:07:30 / Wed May 13 10:25:32 2015
GPGPU-Sim uArch: cycles simulated: 1493992  inst.: 6581143 (ipc= 5.5) sim_rate=14592 (inst/sec) elapsed = 0:0:07:31 / Wed May 13 10:25:33 2015
GPGPU-Sim uArch: cycles simulated: 1497492  inst.: 6584021 (ipc= 5.5) sim_rate=14566 (inst/sec) elapsed = 0:0:07:32 / Wed May 13 10:25:34 2015
GPGPU-Sim uArch: cycles simulated: 1501492  inst.: 6587025 (ipc= 5.4) sim_rate=14540 (inst/sec) elapsed = 0:0:07:33 / Wed May 13 10:25:35 2015
GPGPU-Sim uArch: cycles simulated: 1504992  inst.: 6589900 (ipc= 5.3) sim_rate=14515 (inst/sec) elapsed = 0:0:07:34 / Wed May 13 10:25:36 2015
GPGPU-Sim uArch: cycles simulated: 1508992  inst.: 6592924 (ipc= 5.3) sim_rate=14489 (inst/sec) elapsed = 0:0:07:35 / Wed May 13 10:25:37 2015
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1512492  inst.: 6595757 (ipc= 5.2) sim_rate=14464 (inst/sec) elapsed = 0:0:07:36 / Wed May 13 10:25:38 2015
GPGPU-Sim uArch: cycles simulated: 1516492  inst.: 6598871 (ipc= 5.1) sim_rate=14439 (inst/sec) elapsed = 0:0:07:37 / Wed May 13 10:25:39 2015
GPGPU-Sim uArch: cycles simulated: 1520492  inst.: 6602119 (ipc= 5.1) sim_rate=14415 (inst/sec) elapsed = 0:0:07:38 / Wed May 13 10:25:40 2015
GPGPU-Sim uArch: cycles simulated: 1523992  inst.: 6604687 (ipc= 5.0) sim_rate=14389 (inst/sec) elapsed = 0:0:07:39 / Wed May 13 10:25:41 2015
GPGPU-Sim uArch: cycles simulated: 1527992  inst.: 6607831 (ipc= 5.0) sim_rate=14364 (inst/sec) elapsed = 0:0:07:40 / Wed May 13 10:25:42 2015
GPGPU-Sim uArch: cycles simulated: 1531492  inst.: 6610643 (ipc= 4.9) sim_rate=14339 (inst/sec) elapsed = 0:0:07:41 / Wed May 13 10:25:43 2015
GPGPU-Sim uArch: cycles simulated: 1535492  inst.: 6613667 (ipc= 4.8) sim_rate=14315 (inst/sec) elapsed = 0:0:07:42 / Wed May 13 10:25:44 2015
GPGPU-Sim uArch: cycles simulated: 1538992  inst.: 6616537 (ipc= 4.8) sim_rate=14290 (inst/sec) elapsed = 0:0:07:43 / Wed May 13 10:25:45 2015
GPGPU-Sim uArch: cycles simulated: 1542992  inst.: 6619671 (ipc= 4.7) sim_rate=14266 (inst/sec) elapsed = 0:0:07:44 / Wed May 13 10:25:46 2015
GPGPU-Sim uArch: cycles simulated: 1546492  inst.: 6622429 (ipc= 4.7) sim_rate=14241 (inst/sec) elapsed = 0:0:07:45 / Wed May 13 10:25:47 2015
GPGPU-Sim uArch: cycles simulated: 1550492  inst.: 6625496 (ipc= 4.6) sim_rate=14217 (inst/sec) elapsed = 0:0:07:46 / Wed May 13 10:25:48 2015
GPGPU-Sim uArch: cycles simulated: 1553992  inst.: 6628242 (ipc= 4.6) sim_rate=14193 (inst/sec) elapsed = 0:0:07:47 / Wed May 13 10:25:49 2015
GPGPU-Sim uArch: cycles simulated: 1557992  inst.: 6631369 (ipc= 4.6) sim_rate=14169 (inst/sec) elapsed = 0:0:07:48 / Wed May 13 10:25:50 2015
GPGPU-Sim uArch: cycles simulated: 1561992  inst.: 6634485 (ipc= 4.5) sim_rate=14146 (inst/sec) elapsed = 0:0:07:49 / Wed May 13 10:25:51 2015
GPGPU-Sim uArch: cycles simulated: 1565492  inst.: 6637231 (ipc= 4.5) sim_rate=14121 (inst/sec) elapsed = 0:0:07:50 / Wed May 13 10:25:52 2015
GPGPU-Sim uArch: cycles simulated: 1569492  inst.: 6640348 (ipc= 4.4) sim_rate=14098 (inst/sec) elapsed = 0:0:07:51 / Wed May 13 10:25:53 2015
GPGPU-Sim uArch: cycles simulated: 1572992  inst.: 6643214 (ipc= 4.4) sim_rate=14074 (inst/sec) elapsed = 0:0:07:52 / Wed May 13 10:25:54 2015
GPGPU-Sim uArch: cycles simulated: 1576992  inst.: 6646279 (ipc= 4.3) sim_rate=14051 (inst/sec) elapsed = 0:0:07:53 / Wed May 13 10:25:55 2015
GPGPU-Sim uArch: cycles simulated: 1580492  inst.: 6649034 (ipc= 4.3) sim_rate=14027 (inst/sec) elapsed = 0:0:07:54 / Wed May 13 10:25:56 2015
GPGPU-Sim uArch: cycles simulated: 1584492  inst.: 6652086 (ipc= 4.3) sim_rate=14004 (inst/sec) elapsed = 0:0:07:55 / Wed May 13 10:25:57 2015
GPGPU-Sim uArch: cycles simulated: 1587992  inst.: 6654830 (ipc= 4.2) sim_rate=13980 (inst/sec) elapsed = 0:0:07:56 / Wed May 13 10:25:58 2015
GPGPU-Sim uArch: cycles simulated: 1591992  inst.: 6657969 (ipc= 4.2) sim_rate=13958 (inst/sec) elapsed = 0:0:07:57 / Wed May 13 10:25:59 2015
GPGPU-Sim uArch: cycles simulated: 1595992  inst.: 6661086 (ipc= 4.1) sim_rate=13935 (inst/sec) elapsed = 0:0:07:58 / Wed May 13 10:26:00 2015
GPGPU-Sim uArch: cycles simulated: 1599492  inst.: 6663787 (ipc= 4.1) sim_rate=13911 (inst/sec) elapsed = 0:0:07:59 / Wed May 13 10:26:01 2015
GPGPU-Sim uArch: cycles simulated: 1603492  inst.: 6666854 (ipc= 4.1) sim_rate=13889 (inst/sec) elapsed = 0:0:08:00 / Wed May 13 10:26:02 2015
GPGPU-Sim uArch: cycles simulated: 1606992  inst.: 6669736 (ipc= 4.0) sim_rate=13866 (inst/sec) elapsed = 0:0:08:01 / Wed May 13 10:26:03 2015
GPGPU-Sim uArch: cycles simulated: 1610992  inst.: 6672919 (ipc= 4.0) sim_rate=13844 (inst/sec) elapsed = 0:0:08:02 / Wed May 13 10:26:04 2015
GPGPU-Sim uArch: cycles simulated: 1614492  inst.: 6675749 (ipc= 4.0) sim_rate=13821 (inst/sec) elapsed = 0:0:08:03 / Wed May 13 10:26:05 2015
GPGPU-Sim uArch: cycles simulated: 1618492  inst.: 6678901 (ipc= 3.9) sim_rate=13799 (inst/sec) elapsed = 0:0:08:04 / Wed May 13 10:26:06 2015
GPGPU-Sim uArch: cycles simulated: 1621992  inst.: 6681577 (ipc= 3.9) sim_rate=13776 (inst/sec) elapsed = 0:0:08:05 / Wed May 13 10:26:07 2015
GPGPU-Sim uArch: cycles simulated: 1625992  inst.: 6684806 (ipc= 3.9) sim_rate=13754 (inst/sec) elapsed = 0:0:08:06 / Wed May 13 10:26:08 2015
GPGPU-Sim uArch: cycles simulated: 1629492  inst.: 6687509 (ipc= 3.9) sim_rate=13732 (inst/sec) elapsed = 0:0:08:07 / Wed May 13 10:26:09 2015
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 1633492  inst.: 6690629 (ipc= 3.8) sim_rate=13710 (inst/sec) elapsed = 0:0:08:08 / Wed May 13 10:26:10 2015
GPGPU-Sim uArch: cycles simulated: 1636992  inst.: 6693280 (ipc= 3.8) sim_rate=13687 (inst/sec) elapsed = 0:0:08:09 / Wed May 13 10:26:11 2015
GPGPU-Sim uArch: cycles simulated: 1640992  inst.: 6696527 (ipc= 3.8) sim_rate=13666 (inst/sec) elapsed = 0:0:08:10 / Wed May 13 10:26:12 2015
GPGPU-Sim uArch: cycles simulated: 1644992  inst.: 6699618 (ipc= 3.7) sim_rate=13644 (inst/sec) elapsed = 0:0:08:11 / Wed May 13 10:26:13 2015
GPGPU-Sim uArch: cycles simulated: 1648492  inst.: 6702316 (ipc= 3.7) sim_rate=13622 (inst/sec) elapsed = 0:0:08:12 / Wed May 13 10:26:14 2015
GPGPU-Sim uArch: cycles simulated: 1652492  inst.: 6705449 (ipc= 3.7) sim_rate=13601 (inst/sec) elapsed = 0:0:08:13 / Wed May 13 10:26:15 2015
GPGPU-Sim uArch: cycles simulated: 1655992  inst.: 6708081 (ipc= 3.7) sim_rate=13579 (inst/sec) elapsed = 0:0:08:14 / Wed May 13 10:26:16 2015
GPGPU-Sim uArch: cycles simulated: 1659992  inst.: 6711314 (ipc= 3.6) sim_rate=13558 (inst/sec) elapsed = 0:0:08:15 / Wed May 13 10:26:17 2015
GPGPU-Sim uArch: cycles simulated: 1663492  inst.: 6714162 (ipc= 3.6) sim_rate=13536 (inst/sec) elapsed = 0:0:08:16 / Wed May 13 10:26:18 2015
GPGPU-Sim uArch: cycles simulated: 1667492  inst.: 6717280 (ipc= 3.6) sim_rate=13515 (inst/sec) elapsed = 0:0:08:17 / Wed May 13 10:26:19 2015
GPGPU-Sim uArch: cycles simulated: 1670992  inst.: 6719920 (ipc= 3.6) sim_rate=13493 (inst/sec) elapsed = 0:0:08:18 / Wed May 13 10:26:20 2015
GPGPU-Sim uArch: cycles simulated: 1674992  inst.: 6723091 (ipc= 3.5) sim_rate=13473 (inst/sec) elapsed = 0:0:08:19 / Wed May 13 10:26:21 2015
GPGPU-Sim uArch: cycles simulated: 1678492  inst.: 6725917 (ipc= 3.5) sim_rate=13451 (inst/sec) elapsed = 0:0:08:20 / Wed May 13 10:26:22 2015
GPGPU-Sim uArch: cycles simulated: 1682492  inst.: 6728891 (ipc= 3.5) sim_rate=13430 (inst/sec) elapsed = 0:0:08:21 / Wed May 13 10:26:23 2015
GPGPU-Sim uArch: cycles simulated: 1686492  inst.: 6732190 (ipc= 3.5) sim_rate=13410 (inst/sec) elapsed = 0:0:08:22 / Wed May 13 10:26:24 2015
GPGPU-Sim uArch: cycles simulated: 1689992  inst.: 6734863 (ipc= 3.4) sim_rate=13389 (inst/sec) elapsed = 0:0:08:23 / Wed May 13 10:26:25 2015
GPGPU-Sim uArch: cycles simulated: 1693992  inst.: 6738126 (ipc= 3.4) sim_rate=13369 (inst/sec) elapsed = 0:0:08:24 / Wed May 13 10:26:26 2015
GPGPU-Sim uArch: cycles simulated: 1697492  inst.: 6740703 (ipc= 3.4) sim_rate=13347 (inst/sec) elapsed = 0:0:08:25 / Wed May 13 10:26:27 2015
GPGPU-Sim uArch: cycles simulated: 1701492  inst.: 6743887 (ipc= 3.4) sim_rate=13327 (inst/sec) elapsed = 0:0:08:26 / Wed May 13 10:26:28 2015
GPGPU-Sim uArch: cycles simulated: 1704992  inst.: 6746647 (ipc= 3.3) sim_rate=13306 (inst/sec) elapsed = 0:0:08:27 / Wed May 13 10:26:29 2015
GPGPU-Sim uArch: cycles simulated: 1708992  inst.: 6749780 (ipc= 3.3) sim_rate=13286 (inst/sec) elapsed = 0:0:08:28 / Wed May 13 10:26:30 2015
GPGPU-Sim uArch: cycles simulated: 1712492  inst.: 6752565 (ipc= 3.3) sim_rate=13266 (inst/sec) elapsed = 0:0:08:29 / Wed May 13 10:26:31 2015
GPGPU-Sim uArch: cycles simulated: 1716492  inst.: 6755843 (ipc= 3.3) sim_rate=13246 (inst/sec) elapsed = 0:0:08:30 / Wed May 13 10:26:32 2015
GPGPU-Sim uArch: cycles simulated: 1719992  inst.: 6758543 (ipc= 3.3) sim_rate=13226 (inst/sec) elapsed = 0:0:08:31 / Wed May 13 10:26:33 2015
GPGPU-Sim uArch: cycles simulated: 1723992  inst.: 6761719 (ipc= 3.2) sim_rate=13206 (inst/sec) elapsed = 0:0:08:32 / Wed May 13 10:26:34 2015
GPGPU-Sim uArch: cycles simulated: 1727492  inst.: 6764377 (ipc= 3.2) sim_rate=13185 (inst/sec) elapsed = 0:0:08:33 / Wed May 13 10:26:35 2015
GPGPU-Sim uArch: cycles simulated: 1731492  inst.: 6767507 (ipc= 3.2) sim_rate=13166 (inst/sec) elapsed = 0:0:08:34 / Wed May 13 10:26:36 2015
GPGPU-Sim uArch: cycles simulated: 1734992  inst.: 6770297 (ipc= 3.2) sim_rate=13146 (inst/sec) elapsed = 0:0:08:35 / Wed May 13 10:26:37 2015
GPGPU-Sim uArch: cycles simulated: 1738992  inst.: 6773419 (ipc= 3.2) sim_rate=13126 (inst/sec) elapsed = 0:0:08:36 / Wed May 13 10:26:38 2015
GPGPU-Sim uArch: cycles simulated: 1742992  inst.: 6776609 (ipc= 3.2) sim_rate=13107 (inst/sec) elapsed = 0:0:08:37 / Wed May 13 10:26:39 2015
GPGPU-Sim uArch: cycles simulated: 1746492  inst.: 6779340 (ipc= 3.1) sim_rate=13087 (inst/sec) elapsed = 0:0:08:38 / Wed May 13 10:26:40 2015
GPGPU-Sim uArch: cycles simulated: 1749992  inst.: 6782185 (ipc= 3.1) sim_rate=13067 (inst/sec) elapsed = 0:0:08:39 / Wed May 13 10:26:41 2015
GPGPU-Sim uArch: cycles simulated: 1753992  inst.: 6785121 (ipc= 3.1) sim_rate=13048 (inst/sec) elapsed = 0:0:08:40 / Wed May 13 10:26:42 2015
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1757492  inst.: 6787983 (ipc= 3.1) sim_rate=13028 (inst/sec) elapsed = 0:0:08:41 / Wed May 13 10:26:43 2015
GPGPU-Sim uArch: cycles simulated: 1761492  inst.: 6791032 (ipc= 3.1) sim_rate=13009 (inst/sec) elapsed = 0:0:08:42 / Wed May 13 10:26:44 2015
GPGPU-Sim uArch: cycles simulated: 1764992  inst.: 6793853 (ipc= 3.1) sim_rate=12990 (inst/sec) elapsed = 0:0:08:43 / Wed May 13 10:26:45 2015
GPGPU-Sim uArch: cycles simulated: 1768992  inst.: 6796936 (ipc= 3.0) sim_rate=12971 (inst/sec) elapsed = 0:0:08:44 / Wed May 13 10:26:46 2015
GPGPU-Sim uArch: cycles simulated: 1772492  inst.: 6799621 (ipc= 3.0) sim_rate=12951 (inst/sec) elapsed = 0:0:08:45 / Wed May 13 10:26:47 2015
GPGPU-Sim uArch: cycles simulated: 1776492  inst.: 6802767 (ipc= 3.0) sim_rate=12933 (inst/sec) elapsed = 0:0:08:46 / Wed May 13 10:26:48 2015
GPGPU-Sim uArch: cycles simulated: 1779992  inst.: 6805557 (ipc= 3.0) sim_rate=12913 (inst/sec) elapsed = 0:0:08:47 / Wed May 13 10:26:49 2015
GPGPU-Sim uArch: cycles simulated: 1783992  inst.: 6808689 (ipc= 3.0) sim_rate=12895 (inst/sec) elapsed = 0:0:08:48 / Wed May 13 10:26:50 2015
GPGPU-Sim uArch: cycles simulated: 1787992  inst.: 6811825 (ipc= 3.0) sim_rate=12876 (inst/sec) elapsed = 0:0:08:49 / Wed May 13 10:26:51 2015
GPGPU-Sim uArch: cycles simulated: 1791492  inst.: 6814629 (ipc= 2.9) sim_rate=12857 (inst/sec) elapsed = 0:0:08:50 / Wed May 13 10:26:52 2015
GPGPU-Sim uArch: cycles simulated: 1795492  inst.: 6817762 (ipc= 2.9) sim_rate=12839 (inst/sec) elapsed = 0:0:08:51 / Wed May 13 10:26:53 2015
GPGPU-Sim uArch: cycles simulated: 1798992  inst.: 6820452 (ipc= 2.9) sim_rate=12820 (inst/sec) elapsed = 0:0:08:52 / Wed May 13 10:26:54 2015
GPGPU-Sim uArch: cycles simulated: 1802992  inst.: 6823591 (ipc= 2.9) sim_rate=12802 (inst/sec) elapsed = 0:0:08:53 / Wed May 13 10:26:55 2015
GPGPU-Sim uArch: cycles simulated: 1806492  inst.: 6826268 (ipc= 2.9) sim_rate=12783 (inst/sec) elapsed = 0:0:08:54 / Wed May 13 10:26:56 2015
GPGPU-Sim uArch: cycles simulated: 1810492  inst.: 6829454 (ipc= 2.9) sim_rate=12765 (inst/sec) elapsed = 0:0:08:55 / Wed May 13 10:26:57 2015
GPGPU-Sim uArch: cycles simulated: 1813992  inst.: 6832132 (ipc= 2.9) sim_rate=12746 (inst/sec) elapsed = 0:0:08:56 / Wed May 13 10:26:58 2015
GPGPU-Sim uArch: cycles simulated: 1817992  inst.: 6835410 (ipc= 2.8) sim_rate=12728 (inst/sec) elapsed = 0:0:08:57 / Wed May 13 10:26:59 2015
GPGPU-Sim uArch: cycles simulated: 1821992  inst.: 6838396 (ipc= 2.8) sim_rate=12710 (inst/sec) elapsed = 0:0:08:58 / Wed May 13 10:27:00 2015
GPGPU-Sim uArch: cycles simulated: 1825492  inst.: 6841096 (ipc= 2.8) sim_rate=12692 (inst/sec) elapsed = 0:0:08:59 / Wed May 13 10:27:01 2015
GPGPU-Sim uArch: cycles simulated: 1829492  inst.: 6844376 (ipc= 2.8) sim_rate=12674 (inst/sec) elapsed = 0:0:09:00 / Wed May 13 10:27:02 2015
GPGPU-Sim uArch: cycles simulated: 1832992  inst.: 6847097 (ipc= 2.8) sim_rate=12656 (inst/sec) elapsed = 0:0:09:01 / Wed May 13 10:27:03 2015
GPGPU-Sim uArch: cycles simulated: 1836992  inst.: 6850297 (ipc= 2.8) sim_rate=12638 (inst/sec) elapsed = 0:0:09:02 / Wed May 13 10:27:04 2015
GPGPU-Sim uArch: cycles simulated: 1840492  inst.: 6852814 (ipc= 2.8) sim_rate=12620 (inst/sec) elapsed = 0:0:09:03 / Wed May 13 10:27:05 2015
GPGPU-Sim uArch: cycles simulated: 1844492  inst.: 6856161 (ipc= 2.7) sim_rate=12603 (inst/sec) elapsed = 0:0:09:04 / Wed May 13 10:27:06 2015
GPGPU-Sim uArch: cycles simulated: 1847992  inst.: 6858874 (ipc= 2.7) sim_rate=12585 (inst/sec) elapsed = 0:0:09:05 / Wed May 13 10:27:07 2015
GPGPU-Sim uArch: cycles simulated: 1851992  inst.: 6862114 (ipc= 2.7) sim_rate=12567 (inst/sec) elapsed = 0:0:09:06 / Wed May 13 10:27:08 2015
GPGPU-Sim uArch: cycles simulated: 1855992  inst.: 6865051 (ipc= 2.7) sim_rate=12550 (inst/sec) elapsed = 0:0:09:07 / Wed May 13 10:27:09 2015
GPGPU-Sim uArch: cycles simulated: 1859492  inst.: 6867855 (ipc= 2.7) sim_rate=12532 (inst/sec) elapsed = 0:0:09:08 / Wed May 13 10:27:10 2015
GPGPU-Sim uArch: cycles simulated: 1863492  inst.: 6871042 (ipc= 2.7) sim_rate=12515 (inst/sec) elapsed = 0:0:09:09 / Wed May 13 10:27:11 2015
GPGPU-Sim uArch: cycles simulated: 1866992  inst.: 6873688 (ipc= 2.7) sim_rate=12497 (inst/sec) elapsed = 0:0:09:10 / Wed May 13 10:27:12 2015
GPGPU-Sim uArch: cycles simulated: 1870992  inst.: 6876913 (ipc= 2.7) sim_rate=12480 (inst/sec) elapsed = 0:0:09:11 / Wed May 13 10:27:13 2015
GPGPU-Sim uArch: cycles simulated: 1874492  inst.: 6879651 (ipc= 2.7) sim_rate=12463 (inst/sec) elapsed = 0:0:09:12 / Wed May 13 10:27:14 2015
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 1878492  inst.: 6882744 (ipc= 2.6) sim_rate=12446 (inst/sec) elapsed = 0:0:09:13 / Wed May 13 10:27:15 2015
GPGPU-Sim uArch: cycles simulated: 1882492  inst.: 6885948 (ipc= 2.6) sim_rate=12429 (inst/sec) elapsed = 0:0:09:14 / Wed May 13 10:27:16 2015
GPGPU-Sim uArch: cycles simulated: 1885992  inst.: 6888720 (ipc= 2.6) sim_rate=12412 (inst/sec) elapsed = 0:0:09:15 / Wed May 13 10:27:17 2015
GPGPU-Sim uArch: cycles simulated: 1889992  inst.: 6891806 (ipc= 2.6) sim_rate=12395 (inst/sec) elapsed = 0:0:09:16 / Wed May 13 10:27:18 2015
GPGPU-Sim uArch: cycles simulated: 1893492  inst.: 6894625 (ipc= 2.6) sim_rate=12378 (inst/sec) elapsed = 0:0:09:17 / Wed May 13 10:27:19 2015
GPGPU-Sim uArch: cycles simulated: 1897492  inst.: 6897670 (ipc= 2.6) sim_rate=12361 (inst/sec) elapsed = 0:0:09:18 / Wed May 13 10:27:20 2015
GPGPU-Sim uArch: cycles simulated: 1900992  inst.: 6900366 (ipc= 2.6) sim_rate=12344 (inst/sec) elapsed = 0:0:09:19 / Wed May 13 10:27:21 2015
GPGPU-Sim uArch: cycles simulated: 1904992  inst.: 6903497 (ipc= 2.6) sim_rate=12327 (inst/sec) elapsed = 0:0:09:20 / Wed May 13 10:27:22 2015
GPGPU-Sim uArch: cycles simulated: 1908992  inst.: 6906695 (ipc= 2.6) sim_rate=12311 (inst/sec) elapsed = 0:0:09:21 / Wed May 13 10:27:23 2015
GPGPU-Sim uArch: cycles simulated: 1912492  inst.: 6909405 (ipc= 2.5) sim_rate=12294 (inst/sec) elapsed = 0:0:09:22 / Wed May 13 10:27:24 2015
GPGPU-Sim uArch: cycles simulated: 1916492  inst.: 6912504 (ipc= 2.5) sim_rate=12277 (inst/sec) elapsed = 0:0:09:23 / Wed May 13 10:27:25 2015
GPGPU-Sim uArch: cycles simulated: 1919992  inst.: 6915183 (ipc= 2.5) sim_rate=12260 (inst/sec) elapsed = 0:0:09:24 / Wed May 13 10:27:26 2015
GPGPU-Sim uArch: cycles simulated: 1923992  inst.: 6918277 (ipc= 2.5) sim_rate=12244 (inst/sec) elapsed = 0:0:09:25 / Wed May 13 10:27:27 2015
GPGPU-Sim uArch: cycles simulated: 1927492  inst.: 6921282 (ipc= 2.5) sim_rate=12228 (inst/sec) elapsed = 0:0:09:26 / Wed May 13 10:27:28 2015
GPGPU-Sim uArch: cycles simulated: 1931492  inst.: 6924424 (ipc= 2.5) sim_rate=12212 (inst/sec) elapsed = 0:0:09:27 / Wed May 13 10:27:29 2015
GPGPU-Sim uArch: cycles simulated: 1934992  inst.: 6927380 (ipc= 2.5) sim_rate=12196 (inst/sec) elapsed = 0:0:09:28 / Wed May 13 10:27:30 2015
GPGPU-Sim uArch: cycles simulated: 1938992  inst.: 6930502 (ipc= 2.5) sim_rate=12180 (inst/sec) elapsed = 0:0:09:29 / Wed May 13 10:27:31 2015
GPGPU-Sim uArch: cycles simulated: 1942992  inst.: 6933558 (ipc= 2.5) sim_rate=12164 (inst/sec) elapsed = 0:0:09:30 / Wed May 13 10:27:32 2015
GPGPU-Sim uArch: cycles simulated: 1946492  inst.: 6936267 (ipc= 2.5) sim_rate=12147 (inst/sec) elapsed = 0:0:09:31 / Wed May 13 10:27:33 2015
GPGPU-Sim uArch: cycles simulated: 1950492  inst.: 6939416 (ipc= 2.5) sim_rate=12131 (inst/sec) elapsed = 0:0:09:32 / Wed May 13 10:27:34 2015
GPGPU-Sim uArch: cycles simulated: 1953992  inst.: 6942137 (ipc= 2.4) sim_rate=12115 (inst/sec) elapsed = 0:0:09:33 / Wed May 13 10:27:35 2015
GPGPU-Sim uArch: cycles simulated: 1957992  inst.: 6945402 (ipc= 2.4) sim_rate=12100 (inst/sec) elapsed = 0:0:09:34 / Wed May 13 10:27:36 2015
GPGPU-Sim uArch: cycles simulated: 1961492  inst.: 6948088 (ipc= 2.4) sim_rate=12083 (inst/sec) elapsed = 0:0:09:35 / Wed May 13 10:27:37 2015
GPGPU-Sim uArch: cycles simulated: 1965492  inst.: 6951328 (ipc= 2.4) sim_rate=12068 (inst/sec) elapsed = 0:0:09:36 / Wed May 13 10:27:38 2015
GPGPU-Sim uArch: cycles simulated: 1969492  inst.: 6954286 (ipc= 2.4) sim_rate=12052 (inst/sec) elapsed = 0:0:09:37 / Wed May 13 10:27:39 2015
GPGPU-Sim uArch: cycles simulated: 1972992  inst.: 6957103 (ipc= 2.4) sim_rate=12036 (inst/sec) elapsed = 0:0:09:38 / Wed May 13 10:27:40 2015
GPGPU-Sim uArch: cycles simulated: 1976992  inst.: 6960102 (ipc= 2.4) sim_rate=12020 (inst/sec) elapsed = 0:0:09:39 / Wed May 13 10:27:41 2015
GPGPU-Sim uArch: cycles simulated: 1980492  inst.: 6963057 (ipc= 2.4) sim_rate=12005 (inst/sec) elapsed = 0:0:09:40 / Wed May 13 10:27:42 2015
GPGPU-Sim uArch: cycles simulated: 1984492  inst.: 6966240 (ipc= 2.4) sim_rate=11990 (inst/sec) elapsed = 0:0:09:41 / Wed May 13 10:27:43 2015
GPGPU-Sim uArch: cycles simulated: 1987992  inst.: 6968943 (ipc= 2.4) sim_rate=11974 (inst/sec) elapsed = 0:0:09:42 / Wed May 13 10:27:44 2015
GPGPU-Sim uArch: cycles simulated: 1991992  inst.: 6972085 (ipc= 2.4) sim_rate=11958 (inst/sec) elapsed = 0:0:09:43 / Wed May 13 10:27:45 2015
GPGPU-Sim uArch: cycles simulated: 1995492  inst.: 6974892 (ipc= 2.4) sim_rate=11943 (inst/sec) elapsed = 0:0:09:44 / Wed May 13 10:27:46 2015
GPGPU-Sim uArch: cycles simulated: 1999492  inst.: 6978011 (ipc= 2.3) sim_rate=11928 (inst/sec) elapsed = 0:0:09:45 / Wed May 13 10:27:47 2015
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 2002992  inst.: 6980691 (ipc= 2.3) sim_rate=11912 (inst/sec) elapsed = 0:0:09:46 / Wed May 13 10:27:48 2015
GPGPU-Sim uArch: cycles simulated: 2006992  inst.: 6983797 (ipc= 2.3) sim_rate=11897 (inst/sec) elapsed = 0:0:09:47 / Wed May 13 10:27:49 2015
GPGPU-Sim uArch: cycles simulated: 2010492  inst.: 6986604 (ipc= 2.3) sim_rate=11881 (inst/sec) elapsed = 0:0:09:48 / Wed May 13 10:27:50 2015
GPGPU-Sim uArch: cycles simulated: 2014492  inst.: 6989819 (ipc= 2.3) sim_rate=11867 (inst/sec) elapsed = 0:0:09:49 / Wed May 13 10:27:51 2015
GPGPU-Sim uArch: cycles simulated: 2017992  inst.: 6992529 (ipc= 2.3) sim_rate=11851 (inst/sec) elapsed = 0:0:09:50 / Wed May 13 10:27:52 2015
GPGPU-Sim uArch: cycles simulated: 2021492  inst.: 6995302 (ipc= 2.3) sim_rate=11836 (inst/sec) elapsed = 0:0:09:51 / Wed May 13 10:27:53 2015
GPGPU-Sim uArch: cycles simulated: 2025492  inst.: 6998597 (ipc= 2.3) sim_rate=11821 (inst/sec) elapsed = 0:0:09:52 / Wed May 13 10:27:54 2015
GPGPU-Sim uArch: cycles simulated: 2029492  inst.: 7001761 (ipc= 2.3) sim_rate=11807 (inst/sec) elapsed = 0:0:09:53 / Wed May 13 10:27:55 2015
GPGPU-Sim uArch: cycles simulated: 2032992  inst.: 7004601 (ipc= 2.3) sim_rate=11792 (inst/sec) elapsed = 0:0:09:54 / Wed May 13 10:27:56 2015
GPGPU-Sim uArch: cycles simulated: 2036992  inst.: 7007722 (ipc= 2.3) sim_rate=11777 (inst/sec) elapsed = 0:0:09:55 / Wed May 13 10:27:57 2015
GPGPU-Sim uArch: cycles simulated: 2040492  inst.: 7010534 (ipc= 2.3) sim_rate=11762 (inst/sec) elapsed = 0:0:09:56 / Wed May 13 10:27:58 2015
GPGPU-Sim uArch: cycles simulated: 2044492  inst.: 7013596 (ipc= 2.3) sim_rate=11748 (inst/sec) elapsed = 0:0:09:57 / Wed May 13 10:27:59 2015
GPGPU-Sim uArch: cycles simulated: 2047992  inst.: 7016404 (ipc= 2.3) sim_rate=11733 (inst/sec) elapsed = 0:0:09:58 / Wed May 13 10:28:00 2015
GPGPU-Sim uArch: cycles simulated: 2051992  inst.: 7019516 (ipc= 2.2) sim_rate=11718 (inst/sec) elapsed = 0:0:09:59 / Wed May 13 10:28:01 2015
GPGPU-Sim uArch: cycles simulated: 2055492  inst.: 7022227 (ipc= 2.2) sim_rate=11703 (inst/sec) elapsed = 0:0:10:00 / Wed May 13 10:28:02 2015
GPGPU-Sim uArch: cycles simulated: 2059492  inst.: 7025328 (ipc= 2.2) sim_rate=11689 (inst/sec) elapsed = 0:0:10:01 / Wed May 13 10:28:03 2015
GPGPU-Sim uArch: cycles simulated: 2062992  inst.: 7028055 (ipc= 2.2) sim_rate=11674 (inst/sec) elapsed = 0:0:10:02 / Wed May 13 10:28:04 2015
GPGPU-Sim uArch: cycles simulated: 2066992  inst.: 7031213 (ipc= 2.2) sim_rate=11660 (inst/sec) elapsed = 0:0:10:03 / Wed May 13 10:28:05 2015
GPGPU-Sim uArch: cycles simulated: 2070992  inst.: 7034519 (ipc= 2.2) sim_rate=11646 (inst/sec) elapsed = 0:0:10:04 / Wed May 13 10:28:06 2015
GPGPU-Sim uArch: cycles simulated: 2074492  inst.: 7037304 (ipc= 2.2) sim_rate=11631 (inst/sec) elapsed = 0:0:10:05 / Wed May 13 10:28:07 2015
GPGPU-Sim uArch: cycles simulated: 2078492  inst.: 7040462 (ipc= 2.2) sim_rate=11617 (inst/sec) elapsed = 0:0:10:06 / Wed May 13 10:28:08 2015
GPGPU-Sim uArch: cycles simulated: 2081992  inst.: 7043279 (ipc= 2.2) sim_rate=11603 (inst/sec) elapsed = 0:0:10:07 / Wed May 13 10:28:09 2015
GPGPU-Sim uArch: cycles simulated: 2085992  inst.: 7046484 (ipc= 2.2) sim_rate=11589 (inst/sec) elapsed = 0:0:10:08 / Wed May 13 10:28:10 2015
GPGPU-Sim uArch: cycles simulated: 2089492  inst.: 7049208 (ipc= 2.2) sim_rate=11575 (inst/sec) elapsed = 0:0:10:09 / Wed May 13 10:28:11 2015
GPGPU-Sim uArch: cycles simulated: 2093992  inst.: 7052666 (ipc= 2.2) sim_rate=11561 (inst/sec) elapsed = 0:0:10:10 / Wed May 13 10:28:12 2015
GPGPU-Sim uArch: cycles simulated: 2097992  inst.: 7055819 (ipc= 2.2) sim_rate=11547 (inst/sec) elapsed = 0:0:10:11 / Wed May 13 10:28:13 2015
GPGPU-Sim uArch: cycles simulated: 2102492  inst.: 7059432 (ipc= 2.2) sim_rate=11535 (inst/sec) elapsed = 0:0:10:12 / Wed May 13 10:28:14 2015
GPGPU-Sim uArch: cycles simulated: 2106492  inst.: 7062474 (ipc= 2.2) sim_rate=11521 (inst/sec) elapsed = 0:0:10:13 / Wed May 13 10:28:15 2015
GPGPU-Sim uArch: cycles simulated: 2110992  inst.: 7066094 (ipc= 2.1) sim_rate=11508 (inst/sec) elapsed = 0:0:10:14 / Wed May 13 10:28:16 2015
GPGPU-Sim uArch: cycles simulated: 2115492  inst.: 7069562 (ipc= 2.1) sim_rate=11495 (inst/sec) elapsed = 0:0:10:15 / Wed May 13 10:28:17 2015
GPGPU-Sim uArch: cycles simulated: 2119492  inst.: 7072910 (ipc= 2.1) sim_rate=11481 (inst/sec) elapsed = 0:0:10:16 / Wed May 13 10:28:18 2015
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2123992  inst.: 7076396 (ipc= 2.1) sim_rate=11469 (inst/sec) elapsed = 0:0:10:17 / Wed May 13 10:28:19 2015
GPGPU-Sim uArch: cycles simulated: 2127992  inst.: 7079490 (ipc= 2.1) sim_rate=11455 (inst/sec) elapsed = 0:0:10:18 / Wed May 13 10:28:20 2015
GPGPU-Sim uArch: cycles simulated: 2132492  inst.: 7082898 (ipc= 2.1) sim_rate=11442 (inst/sec) elapsed = 0:0:10:19 / Wed May 13 10:28:21 2015
GPGPU-Sim uArch: cycles simulated: 2136492  inst.: 7086082 (ipc= 2.1) sim_rate=11429 (inst/sec) elapsed = 0:0:10:20 / Wed May 13 10:28:22 2015
GPGPU-Sim uArch: cycles simulated: 2140992  inst.: 7089592 (ipc= 2.1) sim_rate=11416 (inst/sec) elapsed = 0:0:10:21 / Wed May 13 10:28:23 2015
GPGPU-Sim uArch: cycles simulated: 2145492  inst.: 7093111 (ipc= 2.1) sim_rate=11403 (inst/sec) elapsed = 0:0:10:22 / Wed May 13 10:28:24 2015
GPGPU-Sim uArch: cycles simulated: 2148992  inst.: 7095840 (ipc= 2.1) sim_rate=11389 (inst/sec) elapsed = 0:0:10:23 / Wed May 13 10:28:25 2015
GPGPU-Sim uArch: cycles simulated: 2152492  inst.: 7098658 (ipc= 2.1) sim_rate=11376 (inst/sec) elapsed = 0:0:10:24 / Wed May 13 10:28:26 2015
GPGPU-Sim uArch: cycles simulated: 2156992  inst.: 7101964 (ipc= 2.1) sim_rate=11363 (inst/sec) elapsed = 0:0:10:25 / Wed May 13 10:28:27 2015
GPGPU-Sim uArch: cycles simulated: 2160992  inst.: 7105297 (ipc= 2.1) sim_rate=11350 (inst/sec) elapsed = 0:0:10:26 / Wed May 13 10:28:28 2015
GPGPU-Sim uArch: cycles simulated: 2165492  inst.: 7108911 (ipc= 2.1) sim_rate=11337 (inst/sec) elapsed = 0:0:10:27 / Wed May 13 10:28:29 2015
GPGPU-Sim uArch: cycles simulated: 2169492  inst.: 7112050 (ipc= 2.1) sim_rate=11324 (inst/sec) elapsed = 0:0:10:28 / Wed May 13 10:28:30 2015
GPGPU-Sim uArch: cycles simulated: 2173992  inst.: 7115504 (ipc= 2.1) sim_rate=11312 (inst/sec) elapsed = 0:0:10:29 / Wed May 13 10:28:31 2015
GPGPU-Sim uArch: cycles simulated: 2177992  inst.: 7118692 (ipc= 2.0) sim_rate=11299 (inst/sec) elapsed = 0:0:10:30 / Wed May 13 10:28:32 2015
GPGPU-Sim uArch: cycles simulated: 2182492  inst.: 7122290 (ipc= 2.0) sim_rate=11287 (inst/sec) elapsed = 0:0:10:31 / Wed May 13 10:28:33 2015
GPGPU-Sim uArch: cycles simulated: 2186992  inst.: 7125883 (ipc= 2.0) sim_rate=11275 (inst/sec) elapsed = 0:0:10:32 / Wed May 13 10:28:34 2015
GPGPU-Sim uArch: cycles simulated: 2190992  inst.: 7128910 (ipc= 2.0) sim_rate=11262 (inst/sec) elapsed = 0:0:10:33 / Wed May 13 10:28:35 2015
GPGPU-Sim uArch: cycles simulated: 2195492  inst.: 7132348 (ipc= 2.0) sim_rate=11249 (inst/sec) elapsed = 0:0:10:34 / Wed May 13 10:28:36 2015
GPGPU-Sim uArch: cycles simulated: 2199492  inst.: 7135574 (ipc= 2.0) sim_rate=11237 (inst/sec) elapsed = 0:0:10:35 / Wed May 13 10:28:37 2015
GPGPU-Sim uArch: cycles simulated: 2203992  inst.: 7138996 (ipc= 2.0) sim_rate=11224 (inst/sec) elapsed = 0:0:10:36 / Wed May 13 10:28:38 2015
GPGPU-Sim uArch: cycles simulated: 2207992  inst.: 7142193 (ipc= 2.0) sim_rate=11212 (inst/sec) elapsed = 0:0:10:37 / Wed May 13 10:28:39 2015
GPGPU-Sim uArch: cycles simulated: 2212492  inst.: 7145665 (ipc= 2.0) sim_rate=11200 (inst/sec) elapsed = 0:0:10:38 / Wed May 13 10:28:40 2015
GPGPU-Sim uArch: cycles simulated: 2216492  inst.: 7148925 (ipc= 2.0) sim_rate=11187 (inst/sec) elapsed = 0:0:10:39 / Wed May 13 10:28:41 2015
GPGPU-Sim uArch: cycles simulated: 2220992  inst.: 7152355 (ipc= 2.0) sim_rate=11175 (inst/sec) elapsed = 0:0:10:40 / Wed May 13 10:28:42 2015
GPGPU-Sim uArch: cycles simulated: 2224992  inst.: 7155562 (ipc= 2.0) sim_rate=11163 (inst/sec) elapsed = 0:0:10:41 / Wed May 13 10:28:43 2015
GPGPU-Sim uArch: cycles simulated: 2229492  inst.: 7159068 (ipc= 2.0) sim_rate=11151 (inst/sec) elapsed = 0:0:10:42 / Wed May 13 10:28:44 2015
GPGPU-Sim uArch: cycles simulated: 2233492  inst.: 7162240 (ipc= 2.0) sim_rate=11138 (inst/sec) elapsed = 0:0:10:43 / Wed May 13 10:28:45 2015
GPGPU-Sim uArch: cycles simulated: 2237992  inst.: 7165722 (ipc= 2.0) sim_rate=11126 (inst/sec) elapsed = 0:0:10:44 / Wed May 13 10:28:46 2015
GPGPU-Sim uArch: cycles simulated: 2241992  inst.: 7168976 (ipc= 2.0) sim_rate=11114 (inst/sec) elapsed = 0:0:10:45 / Wed May 13 10:28:47 2015
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(0,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 2246492  inst.: 7172447 (ipc= 2.0) sim_rate=11102 (inst/sec) elapsed = 0:0:10:46 / Wed May 13 10:28:48 2015
GPGPU-Sim uArch: cycles simulated: 2250992  inst.: 7175622 (ipc= 2.0) sim_rate=11090 (inst/sec) elapsed = 0:0:10:47 / Wed May 13 10:28:49 2015
GPGPU-Sim uArch: cycles simulated: 2254992  inst.: 7177950 (ipc= 1.9) sim_rate=11077 (inst/sec) elapsed = 0:0:10:48 / Wed May 13 10:28:50 2015
GPGPU-Sim uArch: cycles simulated: 2259492  inst.: 7180534 (ipc= 1.9) sim_rate=11063 (inst/sec) elapsed = 0:0:10:49 / Wed May 13 10:28:51 2015
GPGPU-Sim uArch: cycles simulated: 2263492  inst.: 7182039 (ipc= 1.9) sim_rate=11049 (inst/sec) elapsed = 0:0:10:50 / Wed May 13 10:28:52 2015
GPGPU-Sim uArch: cycles simulated: 2267992  inst.: 7183210 (ipc= 1.9) sim_rate=11034 (inst/sec) elapsed = 0:0:10:51 / Wed May 13 10:28:53 2015
GPGPU-Sim uArch: cycles simulated: 2272492  inst.: 7184192 (ipc= 1.9) sim_rate=11018 (inst/sec) elapsed = 0:0:10:52 / Wed May 13 10:28:54 2015
GPGPU-Sim uArch: cycles simulated: 2276492  inst.: 7185156 (ipc= 1.9) sim_rate=11003 (inst/sec) elapsed = 0:0:10:53 / Wed May 13 10:28:55 2015
GPGPU-Sim uArch: cycles simulated: 2280992  inst.: 7186306 (ipc= 1.9) sim_rate=10988 (inst/sec) elapsed = 0:0:10:54 / Wed May 13 10:28:56 2015
GPGPU-Sim uArch: cycles simulated: 2285492  inst.: 7187294 (ipc= 1.9) sim_rate=10972 (inst/sec) elapsed = 0:0:10:55 / Wed May 13 10:28:57 2015
GPGPU-Sim uArch: cycles simulated: 2289492  inst.: 7188252 (ipc= 1.9) sim_rate=10957 (inst/sec) elapsed = 0:0:10:56 / Wed May 13 10:28:58 2015
GPGPU-Sim uArch: cycles simulated: 2293992  inst.: 7189334 (ipc= 1.9) sim_rate=10942 (inst/sec) elapsed = 0:0:10:57 / Wed May 13 10:28:59 2015
GPGPU-Sim uArch: cycles simulated: 2298492  inst.: 7190390 (ipc= 1.9) sim_rate=10927 (inst/sec) elapsed = 0:0:10:58 / Wed May 13 10:29:00 2015
GPGPU-Sim uArch: cycles simulated: 2302492  inst.: 7191359 (ipc= 1.9) sim_rate=10912 (inst/sec) elapsed = 0:0:10:59 / Wed May 13 10:29:01 2015
GPGPU-Sim uArch: cycles simulated: 2306992  inst.: 7192312 (ipc= 1.9) sim_rate=10897 (inst/sec) elapsed = 0:0:11:00 / Wed May 13 10:29:02 2015
GPGPU-Sim uArch: cycles simulated: 2310992  inst.: 7193306 (ipc= 1.9) sim_rate=10882 (inst/sec) elapsed = 0:0:11:01 / Wed May 13 10:29:03 2015
GPGPU-Sim uArch: cycles simulated: 2315492  inst.: 7194356 (ipc= 1.9) sim_rate=10867 (inst/sec) elapsed = 0:0:11:02 / Wed May 13 10:29:04 2015
GPGPU-Sim uArch: cycles simulated: 2319992  inst.: 7195426 (ipc= 1.8) sim_rate=10852 (inst/sec) elapsed = 0:0:11:03 / Wed May 13 10:29:05 2015
GPGPU-Sim uArch: cycles simulated: 2323992  inst.: 7196456 (ipc= 1.8) sim_rate=10838 (inst/sec) elapsed = 0:0:11:04 / Wed May 13 10:29:06 2015
GPGPU-Sim uArch: cycles simulated: 2328492  inst.: 7197490 (ipc= 1.8) sim_rate=10823 (inst/sec) elapsed = 0:0:11:05 / Wed May 13 10:29:07 2015
GPGPU-Sim uArch: cycles simulated: 2332992  inst.: 7198509 (ipc= 1.8) sim_rate=10808 (inst/sec) elapsed = 0:0:11:06 / Wed May 13 10:29:08 2015
GPGPU-Sim uArch: cycles simulated: 2336992  inst.: 7199477 (ipc= 1.8) sim_rate=10793 (inst/sec) elapsed = 0:0:11:07 / Wed May 13 10:29:09 2015
GPGPU-Sim uArch: cycles simulated: 2341492  inst.: 7200499 (ipc= 1.8) sim_rate=10779 (inst/sec) elapsed = 0:0:11:08 / Wed May 13 10:29:10 2015
GPGPU-Sim uArch: cycles simulated: 2345992  inst.: 7201545 (ipc= 1.8) sim_rate=10764 (inst/sec) elapsed = 0:0:11:09 / Wed May 13 10:29:11 2015
GPGPU-Sim uArch: cycles simulated: 2349992  inst.: 7202550 (ipc= 1.8) sim_rate=10750 (inst/sec) elapsed = 0:0:11:10 / Wed May 13 10:29:12 2015
GPGPU-Sim uArch: cycles simulated: 2354492  inst.: 7203749 (ipc= 1.8) sim_rate=10735 (inst/sec) elapsed = 0:0:11:11 / Wed May 13 10:29:13 2015
GPGPU-Sim uArch: cycles simulated: 2358492  inst.: 7204688 (ipc= 1.8) sim_rate=10721 (inst/sec) elapsed = 0:0:11:12 / Wed May 13 10:29:14 2015
GPGPU-Sim uArch: cycles simulated: 2362992  inst.: 7205738 (ipc= 1.8) sim_rate=10706 (inst/sec) elapsed = 0:0:11:13 / Wed May 13 10:29:15 2015
GPGPU-Sim uArch: cycles simulated: 2367492  inst.: 7206832 (ipc= 1.8) sim_rate=10692 (inst/sec) elapsed = 0:0:11:14 / Wed May 13 10:29:16 2015
GPGPU-Sim uArch: cycles simulated: 2371492  inst.: 7207845 (ipc= 1.8) sim_rate=10678 (inst/sec) elapsed = 0:0:11:15 / Wed May 13 10:29:17 2015
GPGPU-Sim uArch: cycles simulated: 2375992  inst.: 7208972 (ipc= 1.8) sim_rate=10664 (inst/sec) elapsed = 0:0:11:16 / Wed May 13 10:29:18 2015
GPGPU-Sim uArch: cycles simulated: 2380492  inst.: 7210018 (ipc= 1.8) sim_rate=10649 (inst/sec) elapsed = 0:0:11:17 / Wed May 13 10:29:19 2015
GPGPU-Sim uArch: cycles simulated: 2384492  inst.: 7210917 (ipc= 1.8) sim_rate=10635 (inst/sec) elapsed = 0:0:11:18 / Wed May 13 10:29:20 2015
GPGPU-Sim uArch: cycles simulated: 2388992  inst.: 7211912 (ipc= 1.8) sim_rate=10621 (inst/sec) elapsed = 0:0:11:19 / Wed May 13 10:29:21 2015
GPGPU-Sim uArch: cycles simulated: 2393492  inst.: 7212896 (ipc= 1.7) sim_rate=10607 (inst/sec) elapsed = 0:0:11:20 / Wed May 13 10:29:22 2015
GPGPU-Sim uArch: cycles simulated: 2397492  inst.: 7213978 (ipc= 1.7) sim_rate=10593 (inst/sec) elapsed = 0:0:11:21 / Wed May 13 10:29:23 2015
GPGPU-Sim uArch: cycles simulated: 2401992  inst.: 7215023 (ipc= 1.7) sim_rate=10579 (inst/sec) elapsed = 0:0:11:22 / Wed May 13 10:29:24 2015
GPGPU-Sim uArch: cycles simulated: 2405992  inst.: 7215982 (ipc= 1.7) sim_rate=10565 (inst/sec) elapsed = 0:0:11:23 / Wed May 13 10:29:25 2015
GPGPU-Sim uArch: cycles simulated: 2410492  inst.: 7217019 (ipc= 1.7) sim_rate=10551 (inst/sec) elapsed = 0:0:11:24 / Wed May 13 10:29:26 2015
GPGPU-Sim uArch: cycles simulated: 2414992  inst.: 7218164 (ipc= 1.7) sim_rate=10537 (inst/sec) elapsed = 0:0:11:25 / Wed May 13 10:29:27 2015
GPGPU-Sim uArch: cycles simulated: 2418992  inst.: 7219160 (ipc= 1.7) sim_rate=10523 (inst/sec) elapsed = 0:0:11:26 / Wed May 13 10:29:28 2015
GPGPU-Sim uArch: cycles simulated: 2423492  inst.: 7220266 (ipc= 1.7) sim_rate=10509 (inst/sec) elapsed = 0:0:11:27 / Wed May 13 10:29:29 2015
GPGPU-Sim uArch: cycles simulated: 2426992  inst.: 7221146 (ipc= 1.7) sim_rate=10495 (inst/sec) elapsed = 0:0:11:28 / Wed May 13 10:29:30 2015
GPGPU-Sim uArch: cycles simulated: 2431492  inst.: 7222228 (ipc= 1.7) sim_rate=10482 (inst/sec) elapsed = 0:0:11:29 / Wed May 13 10:29:31 2015
GPGPU-Sim uArch: cycles simulated: 2435992  inst.: 7223272 (ipc= 1.7) sim_rate=10468 (inst/sec) elapsed = 0:0:11:30 / Wed May 13 10:29:32 2015
GPGPU-Sim uArch: cycles simulated: 2439992  inst.: 7224152 (ipc= 1.7) sim_rate=10454 (inst/sec) elapsed = 0:0:11:31 / Wed May 13 10:29:33 2015
GPGPU-Sim uArch: cycles simulated: 2444492  inst.: 7225234 (ipc= 1.7) sim_rate=10441 (inst/sec) elapsed = 0:0:11:32 / Wed May 13 10:29:34 2015
GPGPU-Sim uArch: cycles simulated: 2448492  inst.: 7226249 (ipc= 1.7) sim_rate=10427 (inst/sec) elapsed = 0:0:11:33 / Wed May 13 10:29:35 2015
GPGPU-Sim uArch: cycles simulated: 2452992  inst.: 7227350 (ipc= 1.7) sim_rate=10414 (inst/sec) elapsed = 0:0:11:34 / Wed May 13 10:29:36 2015
GPGPU-Sim uArch: cycles simulated: 2457492  inst.: 7228408 (ipc= 1.7) sim_rate=10400 (inst/sec) elapsed = 0:0:11:35 / Wed May 13 10:29:37 2015
GPGPU-Sim uArch: cycles simulated: 2461492  inst.: 7231698 (ipc= 1.7) sim_rate=10390 (inst/sec) elapsed = 0:0:11:36 / Wed May 13 10:29:38 2015
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1215732,1245992), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i').
GPGPU-Sim uArch: GPU detected kernel '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' finished on shader 13.
kernel_name = _Z24solve_nqueen_cuda_kerneliiPjS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1215733
gpu_sim_insn = 2022054
gpu_ipc =       1.6632
gpu_tot_sim_cycle = 2461725
gpu_tot_sim_insn = 7232510
gpu_tot_ipc =       2.9380
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 899
gpu_stall_icnt2sh    = 388
gpu_total_sim_rate=10391

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 396147
	L1I_total_cache_misses = 812
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 35, Miss = 35, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 36, Miss = 36, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 33, Miss = 33, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 34, Miss = 34, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 31, Miss = 31, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 521
	L1D_total_cache_misses = 521
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14912
	L1C_total_cache_misses = 135
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14777
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 395335
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 812
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 
distro:
869, 495, 495, 948, 540, 540, 869, 495, 495, 
gpgpu_n_tot_thrd_icount = 22041504
gpgpu_n_tot_w_icount = 688797
gpgpu_n_stall_shd_mem = 87058
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9
gpgpu_n_mem_write_global = 512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 147
gpgpu_n_store_insn = 512
gpgpu_n_shmem_insn = 1095564
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 141197
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 87058
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1	W0_Idle:189899	W0_Scoreboard:1718223	W1:58343	W2:49239	W3:57113	W4:73868	W5:66801	W6:41149	W7:18141	W8:47111	W9:40299	W10:6147	W11:7205	W12:10051	W13:11265	W14:14310	W15:15910	W16:17569	W17:13601	W18:11656	W19:10144	W20:5919	W21:3097	W22:2843	W23:1751	W24:1090	W25:352	W26:883	W27:60	W28:420	W29:320	W30:260	W31:4540	W32:97340
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 72 {8:9,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20480 {40:512,}
traffic_breakdown_coretomem[INST_ACC_R] = 800 {8:100,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1224 {136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4096 {8:512,}
traffic_breakdown_memtocore[INST_ACC_R] = 13600 {136:100,}
maxmrqlatency = 21 
maxdqlatency = 0 
maxmflatency = 381 
averagemflatency = 178 
max_icnt2mem_latency = 113 
max_icnt2sh_latency = 2461724 
mrq_lat_table:39 	0 	10 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	480 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	407 	105 	100 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	11 	13 	0 	0 	0 	0 	0 	0 	132 	123 	0 	0 	0 	0 	0 	0 	0 	256 	1 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       314         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1744         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2432      2465         0         0         0      1168         0         0         0      1460         0         0         0      1749         0         0 
dram[3]:       829      3241         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      1491      4021         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2166      5115         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000 10.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan 
dram[3]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 58/15 = 3.866667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         2         0         0         0         2         0         0         0         2         0         0 
dram[3]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 26
min_bank_accesses = 0!
chip skew: 10/2 = 5.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 32
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1300    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0      2694    none      none      none         342    none      none      none         340    none      none      none         359    none      none  
dram[3]:          0      2237    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:          0      2063    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:          0      1956    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0       381         0         0         0       273         0         0         0       269         0         0         0       269         0         0
dram[3]:          0       267         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0       262         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0       264         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3249476 n_nop=3249465 n_act=3 n_pre=2 n_req=3 n_rd=6 n_write=0 bw_util=3.693e-06
n_activity=144 dram_eff=0.08333
bk0: 6a 3249404i bk1: 0a 3249474i bk2: 0a 3249476i bk3: 0a 3249476i bk4: 0a 3249476i bk5: 0a 3249476i bk6: 0a 3249476i bk7: 0a 3249476i bk8: 0a 3249476i bk9: 0a 3249476i bk10: 0a 3249476i bk11: 0a 3249476i bk12: 0a 3249476i bk13: 0a 3249476i bk14: 0a 3249476i bk15: 0a 3249476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3249476 n_nop=3249471 n_act=1 n_pre=0 n_req=2 n_rd=4 n_write=0 bw_util=2.462e-06
n_activity=55 dram_eff=0.1455
bk0: 4a 3249456i bk1: 0a 3249476i bk2: 0a 3249476i bk3: 0a 3249476i bk4: 0a 3249476i bk5: 0a 3249476i bk6: 0a 3249476i bk7: 0a 3249476i bk8: 0a 3249476i bk9: 0a 3249476i bk10: 0a 3249476i bk11: 0a 3249476i bk12: 0a 3249476i bk13: 0a 3249476i bk14: 0a 3249476i bk15: 0a 3249476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3249476 n_nop=3249443 n_act=5 n_pre=0 n_req=18 n_rd=20 n_write=8 bw_util=1.723e-05
n_activity=268 dram_eff=0.209
bk0: 4a 3249456i bk1: 4a 3249404i bk2: 0a 3249477i bk3: 0a 3249477i bk4: 0a 3249477i bk5: 4a 3249454i bk6: 0a 3249475i bk7: 0a 3249475i bk8: 0a 3249476i bk9: 4a 3249453i bk10: 0a 3249474i bk11: 0a 3249475i bk12: 0a 3249477i bk13: 4a 3249454i bk14: 0a 3249475i bk15: 0a 3249475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=4.46226e-05
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3249476 n_nop=3249458 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=9.848e-06
n_activity=156 dram_eff=0.2051
bk0: 4a 3249456i bk1: 4a 3249407i bk2: 0a 3249475i bk3: 0a 3249476i bk4: 0a 3249476i bk5: 0a 3249476i bk6: 0a 3249476i bk7: 0a 3249476i bk8: 0a 3249476i bk9: 0a 3249476i bk10: 0a 3249476i bk11: 0a 3249476i bk12: 0a 3249476i bk13: 0a 3249476i bk14: 0a 3249476i bk15: 0a 3249476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=1.10787e-05
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3249476 n_nop=3249458 n_act=2 n_pre=0 n_req=12 n_rd=8 n_write=8 bw_util=9.848e-06
n_activity=176 dram_eff=0.1818
bk0: 4a 3249456i bk1: 4a 3249422i bk2: 0a 3249475i bk3: 0a 3249476i bk4: 0a 3249476i bk5: 0a 3249476i bk6: 0a 3249476i bk7: 0a 3249476i bk8: 0a 3249476i bk9: 0a 3249476i bk10: 0a 3249476i bk11: 0a 3249476i bk12: 0a 3249476i bk13: 0a 3249476i bk14: 0a 3249476i bk15: 0a 3249476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.00064e-06
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3249476 n_nop=3249460 n_act=2 n_pre=0 n_req=11 n_rd=6 n_write=8 bw_util=8.617e-06
n_activity=166 dram_eff=0.1687
bk0: 2a 3249460i bk1: 4a 3249422i bk2: 0a 3249476i bk3: 0a 3249476i bk4: 0a 3249476i bk5: 0a 3249476i bk6: 0a 3249476i bk7: 0a 3249476i bk8: 0a 3249476i bk9: 0a 3249476i bk10: 0a 3249476i bk11: 0a 3249476i bk12: 0a 3249476i bk13: 0a 3249476i bk14: 0a 3249476i bk15: 0a 3249476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.53935e-06

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32, Miss = 3, Miss_rate = 0.094, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 137, Miss = 8, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 217
L2_cache_bank[6]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 205
L2_cache_bank[7]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 6, Reservation_fails = 164
L2_cache_bank[8]: Access = 30, Miss = 2, Miss_rate = 0.067, Pending_hits = 6, Reservation_fails = 190
L2_cache_bank[9]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 6, Reservation_fails = 163
L2_cache_bank[10]: Access = 15, Miss = 1, Miss_rate = 0.067, Pending_hits = 3, Reservation_fails = 103
L2_cache_bank[11]: Access = 128, Miss = 2, Miss_rate = 0.016, Pending_hits = 6, Reservation_fails = 12
L2_total_cache_accesses = 636
L2_total_cache_misses = 26
L2_total_cache_miss_rate = 0.0409
L2_total_cache_pending_hits = 45
L2_total_cache_reservation_fails = 1279
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 480
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 556
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 71
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 614
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1102
icnt_total_pkts_simt_to_mem=1148
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.1723
	minimum = 6
	maximum = 110
Network latency average = 16.1705
	minimum = 6
	maximum = 110
Slowest packet = 787
Flit latency average = 18.4056
	minimum = 6
	maximum = 109
Slowest flit = 1523
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 1.60854e-05
	minimum = 0 (at node 16)
	maximum = 5.51108e-05 (at node 20)
Accepted packet rate average = 1.60854e-05
	minimum = 0 (at node 16)
	maximum = 5.51108e-05 (at node 20)
Injected flit rate average = 2.48593e-05
	minimum = 0 (at node 16)
	maximum = 6.49814e-05 (at node 20)
Accepted flit rate average= 2.48593e-05
	minimum = 0 (at node 16)
	maximum = 0.000107754 (at node 20)
Injected packet length average = 1.54545
Accepted packet length average = 1.54545
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.7555 (2 samples)
	minimum = 6 (2 samples)
	maximum = 84 (2 samples)
Network latency average = 13.3332 (2 samples)
	minimum = 6 (2 samples)
	maximum = 84 (2 samples)
Flit latency average = 14.0508 (2 samples)
	minimum = 6 (2 samples)
	maximum = 83 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 1.91004e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 5.56455e-05 (2 samples)
Accepted packet rate average = 1.91004e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 5.56455e-05 (2 samples)
Injected flit rate average = 3.37424e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 9.26837e-05 (2 samples)
Accepted flit rate average = 3.37424e-05 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0.000107649 (2 samples)
Injected packet size average = 1.76658 (2 samples)
Accepted packet size average = 1.76658 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 36 sec (696 sec)
gpgpu_simulation_rate = 10391 (inst/sec)
gpgpu_simulation_rate = 3536 (cycle/sec)
GPU: 11 queen = 2680  time = 694976.250000 msec
