INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Tutorial example/Tutorial example.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-311] analyzing module HalfAdder_testBench
