Analysis & Synthesis report for milestone2
Mon Nov 25 02:18:01 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-----------------------------+------------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon Nov 25 02:18:01 2024              ;
; Quartus Prime Version       ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name               ; milestone2                                     ;
; Top-level Entity Name       ; main                                           ;
; Family                      ; Cyclone V                                      ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                      ;
; Total registers             ; N/A until Partition Merge                      ;
; Total pins                  ; N/A until Partition Merge                      ;
; Total virtual pins          ; N/A until Partition Merge                      ;
; Total block memory bits     ; N/A until Partition Merge                      ;
; Total PLLs                  ; N/A until Partition Merge                      ;
; Total DLLs                  ; N/A until Partition Merge                      ;
+-----------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; main               ; milestone2         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Mon Nov 25 02:17:56 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off milestone2 -c milestone2
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file greeting_win_over.v
    Info (12023): Found entity 1: m_greeting File: C:/Users/IWMAI/Desktop/ECE241-Project/greeting_win_over.v Line: 1
    Info (12023): Found entity 2: m_game_over File: C:/Users/IWMAI/Desktop/ECE241-Project/greeting_win_over.v Line: 60
Info (12021): Found 2 design units, including 2 entities, in source file _modules.v
    Info (12023): Found entity 1: m_game_logic File: C:/Users/IWMAI/Desktop/ECE241-Project/_modules.v Line: 2
    Info (12023): Found entity 2: m_ghost_collision File: C:/Users/IWMAI/Desktop/ECE241-Project/_modules.v Line: 260
Info (12021): Found 1 design units, including 1 entities, in source file renderer.v
    Info (12023): Found entity 1: m_renderer File: C:/Users/IWMAI/Desktop/ECE241-Project/renderer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main.v
    Info (12023): Found entity 1: main File: C:/Users/IWMAI/Desktop/ECE241-Project/main.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file ghosts_movement.v
    Info (12023): Found entity 1: ghost1_path File: C:/Users/IWMAI/Desktop/ECE241-Project/ghosts_movement.v Line: 3
    Info (12023): Found entity 2: ghost2_path File: C:/Users/IWMAI/Desktop/ECE241-Project/ghosts_movement.v Line: 34
    Info (12023): Found entity 3: ghost3_path File: C:/Users/IWMAI/Desktop/ECE241-Project/ghosts_movement.v Line: 65
Info (12021): Found 2 design units, including 2 entities, in source file player_movement.v
    Info (12023): Found entity 1: get_direction File: C:/Users/IWMAI/Desktop/ECE241-Project/player_movement.v Line: 2
    Info (12023): Found entity 2: movement_FSM File: C:/Users/IWMAI/Desktop/ECE241-Project/player_movement.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/IWMAI/Desktop/ECE241-Project/PS2_Controller/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/IWMAI/Desktop/ECE241-Project/PS2_Controller/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/IWMAI/Desktop/ECE241-Project/PS2_Controller/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/IWMAI/Desktop/ECE241-Project/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/IWMAI/Desktop/ECE241-Project/vga_adapter/vga_controller.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/IWMAI/Desktop/ECE241-Project/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/IWMAI/Desktop/ECE241-Project/vga_adapter/vga_adapter.v Line: 51
Info (12021): Found 10 design units, including 10 entities, in source file utils.v
    Info (12023): Found entity 1: regn File: C:/Users/IWMAI/Desktop/ECE241-Project/utils.v Line: 1
    Info (12023): Found entity 2: count File: C:/Users/IWMAI/Desktop/ECE241-Project/utils.v Line: 14
    Info (12023): Found entity 3: hex7seg File: C:/Users/IWMAI/Desktop/ECE241-Project/utils.v Line: 26
    Info (12023): Found entity 4: object_mem File: C:/Users/IWMAI/Desktop/ECE241-Project/utils.v Line: 53
    Info (12023): Found entity 5: delay_n_cycle File: C:/Users/IWMAI/Desktop/ECE241-Project/utils.v Line: 64
    Info (12023): Found entity 6: delay_one_cycle File: C:/Users/IWMAI/Desktop/ECE241-Project/utils.v Line: 95
    Info (12023): Found entity 7: game_coord_2_canvas_coord File: C:/Users/IWMAI/Desktop/ECE241-Project/utils.v Line: 112
    Info (12023): Found entity 8: canvas_coord_2_mem_addr File: C:/Users/IWMAI/Desktop/ECE241-Project/utils.v Line: 125
    Info (12023): Found entity 9: half_sec_counter File: C:/Users/IWMAI/Desktop/ECE241-Project/utils.v Line: 136
    Info (12023): Found entity 10: debounce_filter File: C:/Users/IWMAI/Desktop/ECE241-Project/utils.v Line: 164
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: C:/Users/IWMAI/Desktop/ECE241-Project/top.v Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file ps2.v
Info (12021): Found 1 design units, including 1 entities, in source file fsm.v
    Info (12023): Found entity 1: fsm_game_state File: C:/Users/IWMAI/Desktop/ECE241-Project/fsm.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file blocks.v
    Info (12023): Found entity 1: blocks File: C:/Users/IWMAI/Desktop/ECE241-Project/blocks.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file canvas.v
    Info (12023): Found entity 1: canvas File: C:/Users/IWMAI/Desktop/ECE241-Project/canvas.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file player.v
    Info (12023): Found entity 1: player File: C:/Users/IWMAI/Desktop/ECE241-Project/player.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file food.v
    Info (12023): Found entity 1: food File: C:/Users/IWMAI/Desktop/ECE241-Project/food.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ghost1.v
    Info (12023): Found entity 1: ghost1 File: C:/Users/IWMAI/Desktop/ECE241-Project/ghost1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ghost2.v
    Info (12023): Found entity 1: ghost2 File: C:/Users/IWMAI/Desktop/ECE241-Project/ghost2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file greeting_screen.v
    Info (12023): Found entity 1: greeting_screen File: C:/Users/IWMAI/Desktop/ECE241-Project/greeting_screen.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ghost3.v
    Info (12023): Found entity 1: ghost3 File: C:/Users/IWMAI/Desktop/ECE241-Project/ghost3.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file background.v
    Info (12023): Found entity 1: background File: C:/Users/IWMAI/Desktop/ECE241-Project/background.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file game_over_screen.v
    Info (12023): Found entity 1: game_over_screen File: C:/Users/IWMAI/Desktop/ECE241-Project/game_over_screen.v Line: 40
Error (10161): Verilog HDL error at renderer.v(170): object "pl_game_x" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/IWMAI/Desktop/ECE241-Project/renderer.v Line: 170
Error (10161): Verilog HDL error at renderer.v(171): object "pl_game_y" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/IWMAI/Desktop/ECE241-Project/renderer.v Line: 171
Error (10161): Verilog HDL error at renderer.v(225): object "pl_game_x" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/IWMAI/Desktop/ECE241-Project/renderer.v Line: 225
Error (10161): Verilog HDL error at renderer.v(226): object "pl_game_y" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/IWMAI/Desktop/ECE241-Project/renderer.v Line: 226
Error (10161): Verilog HDL error at renderer.v(239): object "pl_color1" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: C:/Users/IWMAI/Desktop/ECE241-Project/renderer.v Line: 239
Info (144001): Generated suppressed messages file C:/Users/IWMAI/Desktop/ECE241-Project/output_files/milestone2.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings
    Error: Peak virtual memory: 4792 megabytes
    Error: Processing ended: Mon Nov 25 02:18:01 2024
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/IWMAI/Desktop/ECE241-Project/output_files/milestone2.map.smsg.


