Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 17:39:26 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 196 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 156 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.095     -358.905                    167                 1283        0.143        0.000                      0                 1283        3.000        0.000                       0                   660  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -5.095     -358.905                    167                 1283        0.143        0.000                      0                 1283        3.000        0.000                       0                   660  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          167  Failing Endpoints,  Worst Slack       -5.095ns,  Total Violation     -358.905ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.095ns  (required time - arrival time)
  Source:                 fsm1/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.073ns  (logic 7.549ns (62.529%)  route 4.524ns (37.471%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.973     0.973    fsm1/clk
    SLICE_X37Y40         FDRE                                         r  fsm1/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[12]/Q
                         net (fo=3, routed)           0.798     2.227    fsm1/fsm1_out[12]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.351 r  fsm1/E_write_en_INST_0_i_20/O
                         net (fo=1, routed)           0.294     2.645    fsm1/E_write_en_INST_0_i_20_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.769 r  fsm1/E_write_en_INST_0_i_11/O
                         net (fo=4, routed)           0.437     3.206    fsm1/E_write_en_INST_0_i_11_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.330 f  fsm1/B_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.825     4.155    fsm1/out_reg[1]_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.279 f  fsm1/B_addr0[3]_INST_0_i_1/O
                         net (fo=116, routed)         0.857     5.135    fsm0/out_reg[31]_2
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.124     5.259 r  fsm0/out_i_4__0/O
                         net (fo=2, routed)           0.580     5.839    mult0/mult0_right[13]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.690 r  mult0/out/PCOUT[47]
                         net (fo=1, routed)           0.002     9.692    mult0/out_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.210 r  mult0/out__0/P[3]
                         net (fo=1, routed)           0.731    11.942    mult0/out__0_n_102
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.124    12.066 r  mult0/out[23]_i_9__1/O
                         net (fo=1, routed)           0.000    12.066    fsm0/out_reg[23]_0[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.598 r  fsm0/out_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.598    fsm0/out_reg[23]_i_1__1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.712 r  fsm0/out_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.712    fsm0/out_reg[27]_i_1__1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.046 r  fsm0/out_reg[31]_i_2__1/O[1]
                         net (fo=1, routed)           0.000    13.046    v0/D[13]
    SLICE_X35Y44         FDRE                                         r  v0/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=659, unset)          0.924     7.924    v0/clk
    SLICE_X35Y44         FDRE                                         r  v0/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.046    
  -------------------------------------------------------------------
                         slack                                 -5.095    

Slack (VIOLATED) :        -5.074ns  (required time - arrival time)
  Source:                 fsm1/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.052ns  (logic 7.528ns (62.463%)  route 4.524ns (37.537%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.973     0.973    fsm1/clk
    SLICE_X37Y40         FDRE                                         r  fsm1/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[12]/Q
                         net (fo=3, routed)           0.798     2.227    fsm1/fsm1_out[12]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.351 r  fsm1/E_write_en_INST_0_i_20/O
                         net (fo=1, routed)           0.294     2.645    fsm1/E_write_en_INST_0_i_20_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.769 r  fsm1/E_write_en_INST_0_i_11/O
                         net (fo=4, routed)           0.437     3.206    fsm1/E_write_en_INST_0_i_11_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.330 f  fsm1/B_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.825     4.155    fsm1/out_reg[1]_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.279 f  fsm1/B_addr0[3]_INST_0_i_1/O
                         net (fo=116, routed)         0.857     5.135    fsm0/out_reg[31]_2
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.124     5.259 r  fsm0/out_i_4__0/O
                         net (fo=2, routed)           0.580     5.839    mult0/mult0_right[13]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.690 r  mult0/out/PCOUT[47]
                         net (fo=1, routed)           0.002     9.692    mult0/out_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.210 r  mult0/out__0/P[3]
                         net (fo=1, routed)           0.731    11.942    mult0/out__0_n_102
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.124    12.066 r  mult0/out[23]_i_9__1/O
                         net (fo=1, routed)           0.000    12.066    fsm0/out_reg[23]_0[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.598 r  fsm0/out_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.598    fsm0/out_reg[23]_i_1__1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.712 r  fsm0/out_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.712    fsm0/out_reg[27]_i_1__1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.025 r  fsm0/out_reg[31]_i_2__1/O[3]
                         net (fo=1, routed)           0.000    13.025    v0/D[15]
    SLICE_X35Y44         FDRE                                         r  v0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=659, unset)          0.924     7.924    v0/clk
    SLICE_X35Y44         FDRE                                         r  v0/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                 -5.074    

Slack (VIOLATED) :        -5.025ns  (required time - arrival time)
  Source:                 fsm5/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v2/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        12.003ns  (logic 7.672ns (63.916%)  route 4.331ns (36.084%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.973     0.973    fsm5/clk
    SLICE_X32Y50         FDRE                                         r  fsm5/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[29]/Q
                         net (fo=3, routed)           0.646     2.137    fsm5/fsm5_out[29]
    SLICE_X33Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.261 r  fsm5/G_addr0[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.799     3.061    fsm5/G_addr0[3]_INST_0_i_18_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I3_O)        0.124     3.185 r  fsm5/G_addr0[3]_INST_0_i_8/O
                         net (fo=7, routed)           0.689     3.874    fsm5/G_addr0[3]_INST_0_i_8_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.998 f  fsm5/out_i_36/O
                         net (fo=95, routed)          0.957     4.954    fsm4/out__1
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.124     5.078 r  fsm4/out_i_30/O
                         net (fo=1, routed)           0.412     5.490    mult2/mult2_left[4]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     9.526 r  mult2/out/PCOUT[47]
                         net (fo=1, routed)           0.002     9.528    mult2/out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.046 r  mult2/out__0/P[3]
                         net (fo=1, routed)           0.826    11.871    mult2/out__0_n_102
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124    11.995 r  mult2/out[23]_i_9/O
                         net (fo=1, routed)           0.000    11.995    fsm4/out_reg[23]_0[0]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.527 r  fsm4/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.528    fsm4/out_reg[23]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.642 r  fsm4/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.642    fsm4/out_reg[27]_i_1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.976 r  fsm4/out_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    12.976    v2/D[13]
    SLICE_X35Y51         FDRE                                         r  v2/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=659, unset)          0.924     7.924    v2/clk
    SLICE_X35Y51         FDRE                                         r  v2/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y51         FDRE (Setup_fdre_C_D)        0.062     7.951    v2/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -12.976    
  -------------------------------------------------------------------
                         slack                                 -5.025    

Slack (VIOLATED) :        -5.004ns  (required time - arrival time)
  Source:                 fsm5/out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v2/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.982ns  (logic 7.651ns (63.853%)  route 4.331ns (36.147%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.973     0.973    fsm5/clk
    SLICE_X32Y50         FDRE                                         r  fsm5/out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  fsm5/out_reg[29]/Q
                         net (fo=3, routed)           0.646     2.137    fsm5/fsm5_out[29]
    SLICE_X33Y50         LUT4 (Prop_lut4_I0_O)        0.124     2.261 r  fsm5/G_addr0[3]_INST_0_i_18/O
                         net (fo=1, routed)           0.799     3.061    fsm5/G_addr0[3]_INST_0_i_18_n_0
    SLICE_X35Y47         LUT4 (Prop_lut4_I3_O)        0.124     3.185 r  fsm5/G_addr0[3]_INST_0_i_8/O
                         net (fo=7, routed)           0.689     3.874    fsm5/G_addr0[3]_INST_0_i_8_n_0
    SLICE_X35Y47         LUT5 (Prop_lut5_I2_O)        0.124     3.998 f  fsm5/out_i_36/O
                         net (fo=95, routed)          0.957     4.954    fsm4/out__1
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.124     5.078 r  fsm4/out_i_30/O
                         net (fo=1, routed)           0.412     5.490    mult2/mult2_left[4]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.036     9.526 r  mult2/out/PCOUT[47]
                         net (fo=1, routed)           0.002     9.528    mult2/out_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.046 r  mult2/out__0/P[3]
                         net (fo=1, routed)           0.826    11.871    mult2/out__0_n_102
    SLICE_X35Y49         LUT6 (Prop_lut6_I5_O)        0.124    11.995 r  mult2/out[23]_i_9/O
                         net (fo=1, routed)           0.000    11.995    fsm4/out_reg[23]_0[0]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.527 r  fsm4/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001    12.528    fsm4/out_reg[23]_i_1_n_0
    SLICE_X35Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.642 r  fsm4/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.642    fsm4/out_reg[27]_i_1_n_0
    SLICE_X35Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.955 r  fsm4/out_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    12.955    v2/D[15]
    SLICE_X35Y51         FDRE                                         r  v2/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=659, unset)          0.924     7.924    v2/clk
    SLICE_X35Y51         FDRE                                         r  v2/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y51         FDRE (Setup_fdre_C_D)        0.062     7.951    v2/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                 -5.004    

Slack (VIOLATED) :        -5.000ns  (required time - arrival time)
  Source:                 fsm1/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.978ns  (logic 7.454ns (62.231%)  route 4.524ns (37.769%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.973     0.973    fsm1/clk
    SLICE_X37Y40         FDRE                                         r  fsm1/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[12]/Q
                         net (fo=3, routed)           0.798     2.227    fsm1/fsm1_out[12]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.351 r  fsm1/E_write_en_INST_0_i_20/O
                         net (fo=1, routed)           0.294     2.645    fsm1/E_write_en_INST_0_i_20_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.769 r  fsm1/E_write_en_INST_0_i_11/O
                         net (fo=4, routed)           0.437     3.206    fsm1/E_write_en_INST_0_i_11_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.330 f  fsm1/B_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.825     4.155    fsm1/out_reg[1]_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.279 f  fsm1/B_addr0[3]_INST_0_i_1/O
                         net (fo=116, routed)         0.857     5.135    fsm0/out_reg[31]_2
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.124     5.259 r  fsm0/out_i_4__0/O
                         net (fo=2, routed)           0.580     5.839    mult0/mult0_right[13]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.690 r  mult0/out/PCOUT[47]
                         net (fo=1, routed)           0.002     9.692    mult0/out_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.210 r  mult0/out__0/P[3]
                         net (fo=1, routed)           0.731    11.942    mult0/out__0_n_102
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.124    12.066 r  mult0/out[23]_i_9__1/O
                         net (fo=1, routed)           0.000    12.066    fsm0/out_reg[23]_0[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.598 r  fsm0/out_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.598    fsm0/out_reg[23]_i_1__1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.712 r  fsm0/out_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.712    fsm0/out_reg[27]_i_1__1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.951 r  fsm0/out_reg[31]_i_2__1/O[2]
                         net (fo=1, routed)           0.000    12.951    v0/D[14]
    SLICE_X35Y44         FDRE                                         r  v0/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=659, unset)          0.924     7.924    v0/clk
    SLICE_X35Y44         FDRE                                         r  v0/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -12.951    
  -------------------------------------------------------------------
                         slack                                 -5.000    

Slack (VIOLATED) :        -4.984ns  (required time - arrival time)
  Source:                 fsm1/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.962ns  (logic 7.438ns (62.181%)  route 4.524ns (37.819%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.973     0.973    fsm1/clk
    SLICE_X37Y40         FDRE                                         r  fsm1/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[12]/Q
                         net (fo=3, routed)           0.798     2.227    fsm1/fsm1_out[12]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.351 r  fsm1/E_write_en_INST_0_i_20/O
                         net (fo=1, routed)           0.294     2.645    fsm1/E_write_en_INST_0_i_20_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.769 r  fsm1/E_write_en_INST_0_i_11/O
                         net (fo=4, routed)           0.437     3.206    fsm1/E_write_en_INST_0_i_11_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.330 f  fsm1/B_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.825     4.155    fsm1/out_reg[1]_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.279 f  fsm1/B_addr0[3]_INST_0_i_1/O
                         net (fo=116, routed)         0.857     5.135    fsm0/out_reg[31]_2
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.124     5.259 r  fsm0/out_i_4__0/O
                         net (fo=2, routed)           0.580     5.839    mult0/mult0_right[13]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.690 r  mult0/out/PCOUT[47]
                         net (fo=1, routed)           0.002     9.692    mult0/out_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.210 r  mult0/out__0/P[3]
                         net (fo=1, routed)           0.731    11.942    mult0/out__0_n_102
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.124    12.066 r  mult0/out[23]_i_9__1/O
                         net (fo=1, routed)           0.000    12.066    fsm0/out_reg[23]_0[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.598 r  fsm0/out_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.598    fsm0/out_reg[23]_i_1__1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.712 r  fsm0/out_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.712    fsm0/out_reg[27]_i_1__1_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.935 r  fsm0/out_reg[31]_i_2__1/O[0]
                         net (fo=1, routed)           0.000    12.935    v0/D[12]
    SLICE_X35Y44         FDRE                                         r  v0/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=659, unset)          0.924     7.924    v0/clk
    SLICE_X35Y44         FDRE                                         r  v0/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y44         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -12.935    
  -------------------------------------------------------------------
                         slack                                 -4.984    

Slack (VIOLATED) :        -4.981ns  (required time - arrival time)
  Source:                 fsm1/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.959ns  (logic 7.435ns (62.171%)  route 4.524ns (37.829%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.973     0.973    fsm1/clk
    SLICE_X37Y40         FDRE                                         r  fsm1/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[12]/Q
                         net (fo=3, routed)           0.798     2.227    fsm1/fsm1_out[12]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.351 r  fsm1/E_write_en_INST_0_i_20/O
                         net (fo=1, routed)           0.294     2.645    fsm1/E_write_en_INST_0_i_20_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.769 r  fsm1/E_write_en_INST_0_i_11/O
                         net (fo=4, routed)           0.437     3.206    fsm1/E_write_en_INST_0_i_11_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.330 f  fsm1/B_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.825     4.155    fsm1/out_reg[1]_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.279 f  fsm1/B_addr0[3]_INST_0_i_1/O
                         net (fo=116, routed)         0.857     5.135    fsm0/out_reg[31]_2
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.124     5.259 r  fsm0/out_i_4__0/O
                         net (fo=2, routed)           0.580     5.839    mult0/mult0_right[13]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.690 r  mult0/out/PCOUT[47]
                         net (fo=1, routed)           0.002     9.692    mult0/out_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.210 r  mult0/out__0/P[3]
                         net (fo=1, routed)           0.731    11.942    mult0/out__0_n_102
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.124    12.066 r  mult0/out[23]_i_9__1/O
                         net (fo=1, routed)           0.000    12.066    fsm0/out_reg[23]_0[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.598 r  fsm0/out_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.598    fsm0/out_reg[23]_i_1__1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.932 r  fsm0/out_reg[27]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    12.932    v0/D[9]
    SLICE_X35Y43         FDRE                                         r  v0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=659, unset)          0.924     7.924    v0/clk
    SLICE_X35Y43         FDRE                                         r  v0/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -12.932    
  -------------------------------------------------------------------
                         slack                                 -4.981    

Slack (VIOLATED) :        -4.964ns  (required time - arrival time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v1/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.989ns  (logic 7.584ns (63.259%)  route 4.405ns (36.741%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.973     0.973    cond_stored2/clk
    SLICE_X16Y44         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  cond_stored2/out_reg[0]/Q
                         net (fo=6, routed)           0.616     2.107    cond_stored2/cond_stored2_out
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.231 f  cond_stored2/out[31]_i_7__6/O
                         net (fo=3, routed)           0.648     2.878    fsm8/out_reg[31]
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  fsm8/C_addr0[3]_INST_0_i_3/O
                         net (fo=3, routed)           0.539     3.542    fsm3/out_reg[31]_0
    SLICE_X18Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.666 r  fsm3/C_addr0[3]_INST_0_i_2/O
                         net (fo=78, routed)          0.456     4.122    fsm2/out_reg[31]_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I0_O)        0.124     4.246 r  fsm2/out[31]_i_1__6/O
                         net (fo=126, routed)         0.690     4.936    DRead00/v1_write_en
    SLICE_X18Y47         LUT2 (Prop_lut2_I1_O)        0.124     5.060 r  DRead00/out_i_7__1/O
                         net (fo=2, routed)           0.698     5.758    mult1/mult1_right[10]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851     9.609 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.611    mult1/out__0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.129 r  mult1/out__0__0/P[3]
                         net (fo=1, routed)           0.755    11.885    mult1/out__0__0_n_102
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.124    12.009 r  mult1/out[23]_i_9__0/O
                         net (fo=1, routed)           0.000    12.009    mult1/out[23]_i_9__0_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.522 r  mult1/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.522    mult1/out_reg[23]_i_1__0_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.639 r  mult1/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.639    mult1/out_reg[27]_i_1__0_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.962 r  mult1/out_reg[31]_i_2__0/O[1]
                         net (fo=1, routed)           0.000    12.962    v1/D[13]
    SLICE_X20Y49         FDRE                                         r  v1/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=659, unset)          0.924     7.924    v1/clk
    SLICE_X20Y49         FDRE                                         r  v1/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y49         FDRE (Setup_fdre_C_D)        0.109     7.998    v1/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                 -4.964    

Slack (VIOLATED) :        -4.960ns  (required time - arrival time)
  Source:                 fsm1/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v0/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.938ns  (logic 7.414ns (62.105%)  route 4.524ns (37.895%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.973     0.973    fsm1/clk
    SLICE_X37Y40         FDRE                                         r  fsm1/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[12]/Q
                         net (fo=3, routed)           0.798     2.227    fsm1/fsm1_out[12]
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.351 r  fsm1/E_write_en_INST_0_i_20/O
                         net (fo=1, routed)           0.294     2.645    fsm1/E_write_en_INST_0_i_20_n_0
    SLICE_X36Y38         LUT6 (Prop_lut6_I5_O)        0.124     2.769 r  fsm1/E_write_en_INST_0_i_11/O
                         net (fo=4, routed)           0.437     3.206    fsm1/E_write_en_INST_0_i_11_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.330 f  fsm1/B_addr0[3]_INST_0_i_5/O
                         net (fo=6, routed)           0.825     4.155    fsm1/out_reg[1]_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.124     4.279 f  fsm1/B_addr0[3]_INST_0_i_1/O
                         net (fo=116, routed)         0.857     5.135    fsm0/out_reg[31]_2
    SLICE_X38Y41         LUT6 (Prop_lut6_I1_O)        0.124     5.259 r  fsm0/out_i_4__0/O
                         net (fo=2, routed)           0.580     5.839    mult0/mult0_right[13]
    DSP48_X2Y16          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     9.690 r  mult0/out/PCOUT[47]
                         net (fo=1, routed)           0.002     9.692    mult0/out_n_106
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.210 r  mult0/out__0/P[3]
                         net (fo=1, routed)           0.731    11.942    mult0/out__0_n_102
    SLICE_X35Y42         LUT5 (Prop_lut5_I1_O)        0.124    12.066 r  mult0/out[23]_i_9__1/O
                         net (fo=1, routed)           0.000    12.066    fsm0/out_reg[23]_0[0]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.598 r  fsm0/out_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    12.598    fsm0/out_reg[23]_i_1__1_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.911 r  fsm0/out_reg[27]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    12.911    v0/D[11]
    SLICE_X35Y43         FDRE                                         r  v0/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=659, unset)          0.924     7.924    v0/clk
    SLICE_X35Y43         FDRE                                         r  v0/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)        0.062     7.951    v0/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                         -12.911    
  -------------------------------------------------------------------
                         slack                                 -4.960    

Slack (VIOLATED) :        -4.956ns  (required time - arrival time)
  Source:                 cond_stored2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v1/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        11.981ns  (logic 7.576ns (63.234%)  route 4.405ns (36.766%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.973     0.973    cond_stored2/clk
    SLICE_X16Y44         FDRE                                         r  cond_stored2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  cond_stored2/out_reg[0]/Q
                         net (fo=6, routed)           0.616     2.107    cond_stored2/cond_stored2_out
    SLICE_X19Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.231 f  cond_stored2/out[31]_i_7__6/O
                         net (fo=3, routed)           0.648     2.878    fsm8/out_reg[31]
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.002 r  fsm8/C_addr0[3]_INST_0_i_3/O
                         net (fo=3, routed)           0.539     3.542    fsm3/out_reg[31]_0
    SLICE_X18Y45         LUT6 (Prop_lut6_I0_O)        0.124     3.666 r  fsm3/C_addr0[3]_INST_0_i_2/O
                         net (fo=78, routed)          0.456     4.122    fsm2/out_reg[31]_0
    SLICE_X16Y46         LUT6 (Prop_lut6_I0_O)        0.124     4.246 r  fsm2/out[31]_i_1__6/O
                         net (fo=126, routed)         0.690     4.936    DRead00/v1_write_en
    SLICE_X18Y47         LUT2 (Prop_lut2_I1_O)        0.124     5.060 r  DRead00/out_i_7__1/O
                         net (fo=2, routed)           0.698     5.758    mult1/mult1_right[10]
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851     9.609 r  mult1/out__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.611    mult1/out__0_n_106
    DSP48_X1Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.129 r  mult1/out__0__0/P[3]
                         net (fo=1, routed)           0.755    11.885    mult1/out__0__0_n_102
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.124    12.009 r  mult1/out[23]_i_9__0/O
                         net (fo=1, routed)           0.000    12.009    mult1/out[23]_i_9__0_n_0
    SLICE_X20Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.522 r  mult1/out_reg[23]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.522    mult1/out_reg[23]_i_1__0_n_0
    SLICE_X20Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.639 r  mult1/out_reg[27]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.639    mult1/out_reg[27]_i_1__0_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.954 r  mult1/out_reg[31]_i_2__0/O[3]
                         net (fo=1, routed)           0.000    12.954    v1/D[15]
    SLICE_X20Y49         FDRE                                         r  v1/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=659, unset)          0.924     7.924    v1/clk
    SLICE_X20Y49         FDRE                                         r  v1/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X20Y49         FDRE (Setup_fdre_C_D)        0.109     7.998    v1/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.998    
                         arrival time                         -12.954    
  -------------------------------------------------------------------
                         slack                                 -4.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 fsm10/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.085%)  route 0.100ns (34.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.410     0.410    fsm10/clk
    SLICE_X31Y47         FDRE                                         r  fsm10/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm10/out_reg[1]/Q
                         net (fo=16, routed)          0.100     0.651    fsm10/fsm10_out[1]
    SLICE_X30Y47         LUT6 (Prop_lut6_I3_O)        0.045     0.696 r  fsm10/out[0]_i_1__17/O
                         net (fo=1, routed)           0.000     0.696    cond_computed4/out_reg[0]_0
    SLICE_X30Y47         FDRE                                         r  cond_computed4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.432     0.432    cond_computed4/clk
    SLICE_X30Y47         FDRE                                         r  cond_computed4/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.121     0.553    cond_computed4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 v0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            EWrite10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.410     0.410    v0/clk
    SLICE_X41Y40         FDRE                                         r  v0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v0/out_reg[0]/Q
                         net (fo=1, routed)           0.099     0.650    EWrite10/out_reg[0]_1
    SLICE_X43Y39         FDRE                                         r  EWrite10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.432     0.432    EWrite10/clk
    SLICE_X43Y39         FDRE                                         r  EWrite10/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.070     0.502    EWrite10/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 v1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FWrite10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.410     0.410    v1/clk
    SLICE_X24Y43         FDRE                                         r  v1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v1/out_reg[0]/Q
                         net (fo=1, routed)           0.114     0.665    FWrite10/out_reg[0]_2
    SLICE_X25Y42         FDRE                                         r  FWrite10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.432     0.432    FWrite10/clk
    SLICE_X25Y42         FDRE                                         r  FWrite10/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y42         FDRE (Hold_fdre_C_D)         0.070     0.502    FWrite10/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 v1/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            FWrite10/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.410     0.410    v1/clk
    SLICE_X24Y43         FDRE                                         r  v1/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  v1/out_reg[11]/Q
                         net (fo=1, routed)           0.118     0.669    FWrite10/out_reg[11]_1
    SLICE_X25Y43         FDRE                                         r  FWrite10/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.432     0.432    FWrite10/clk
    SLICE_X25Y43         FDRE                                         r  FWrite10/out_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X25Y43         FDRE (Hold_fdre_C_D)         0.070     0.502    FWrite10/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 fsm9/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.410     0.410    fsm9/clk
    SLICE_X20Y45         FDRE                                         r  fsm9/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.148     0.558 f  fsm9/out_reg[1]/Q
                         net (fo=10, routed)          0.073     0.631    fsm9/fsm9_out[1]
    SLICE_X20Y45         LUT6 (Prop_lut6_I0_O)        0.098     0.729 r  fsm9/out[0]_i_1__6/O
                         net (fo=1, routed)           0.000     0.729    done_reg2/out_reg[0]_0
    SLICE_X20Y45         FDRE                                         r  done_reg2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.432     0.432    done_reg2/clk
    SLICE_X20Y45         FDRE                                         r  done_reg2/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y45         FDRE (Hold_fdre_C_D)         0.121     0.553    done_reg2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cond_stored4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg4/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.501%)  route 0.083ns (28.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.410     0.410    cond_stored4/clk
    SLICE_X30Y47         FDRE                                         r  cond_stored4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         FDRE (Prop_fdre_C_Q)         0.164     0.574 f  cond_stored4/out_reg[0]/Q
                         net (fo=9, routed)           0.083     0.657    fsm11/cond_stored4_out
    SLICE_X31Y47         LUT3 (Prop_lut3_I2_O)        0.045     0.702 r  fsm11/out[0]_i_1__22/O
                         net (fo=1, routed)           0.000     0.702    done_reg4/out_reg[0]_0
    SLICE_X31Y47         FDRE                                         r  done_reg4/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.432     0.432    done_reg4/clk
    SLICE_X31Y47         FDRE                                         r  done_reg4/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y47         FDRE (Hold_fdre_C_D)         0.092     0.524    done_reg4/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.702    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.470%)  route 0.138ns (42.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.410     0.410    fsm11/clk
    SLICE_X31Y46         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm11/out_reg[0]/Q
                         net (fo=15, routed)          0.138     0.689    fsm11/fsm11_out[0]
    SLICE_X30Y46         LUT6 (Prop_lut6_I4_O)        0.045     0.734 r  fsm11/out[0]_i_1__19/O
                         net (fo=1, routed)           0.000     0.734    cond_computed5/out_reg[0]_0
    SLICE_X30Y46         FDRE                                         r  cond_computed5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.432     0.432    cond_computed5/clk
    SLICE_X30Y46         FDRE                                         r  cond_computed5/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.121     0.553    cond_computed5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 i2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i2/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.191%)  route 0.139ns (42.809%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.410     0.410    i2/clk
    SLICE_X41Y46         FDRE                                         r  i2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i2/out_reg[0]/Q
                         net (fo=6, routed)           0.139     0.690    i2/out_reg[0]_0[0]
    SLICE_X42Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.735 r  i2/out[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.735    i2/out[1]_i_1__2_n_0
    SLICE_X42Y46         FDRE                                         r  i2/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.432     0.432    i2/clk
    SLICE_X42Y46         FDRE                                         r  i2/out_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.121     0.553    i2/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 v0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            EWrite10/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.993%)  route 0.105ns (45.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.410     0.410    v0/clk
    SLICE_X41Y40         FDRE                                         r  v0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.128     0.538 r  v0/out_reg[5]/Q
                         net (fo=1, routed)           0.105     0.643    EWrite10/out_reg[5]_1
    SLICE_X43Y40         FDRE                                         r  EWrite10/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.432     0.432    EWrite10/clk
    SLICE_X43Y40         FDRE                                         r  EWrite10/out_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X43Y40         FDRE (Hold_fdre_C_D)         0.017     0.449    EWrite10/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.449    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 fsm10/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm10/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.552%)  route 0.155ns (45.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.410     0.410    fsm10/clk
    SLICE_X31Y47         FDRE                                         r  fsm10/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  fsm10/out_reg[0]/Q
                         net (fo=17, routed)          0.155     0.706    fsm10/out_reg[0]_1[0]
    SLICE_X30Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.751 r  fsm10/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.751    fsm10/out[2]_i_1_n_0
    SLICE_X30Y46         FDRE                                         r  fsm10/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=659, unset)          0.432     0.432    fsm10/clk
    SLICE_X30Y46         FDRE                                         r  fsm10/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y46         FDRE (Hold_fdre_C_D)         0.121     0.553    fsm10/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X35Y39  ARead00/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X39Y41  ARead00/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X39Y42  ARead00/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y42  ARead00/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y42  ARead00/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X39Y42  ARead00/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y42  ARead00/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X38Y42  ARead00/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X36Y36  ARead00/out_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X37Y36  ARead00/out_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y39  ARead00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y41  ARead00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y42  ARead00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y42  ARead00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y42  ARead00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y42  ARead00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y42  ARead00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y42  ARead00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y36  ARead00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y36  ARead00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X35Y39  ARead00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y41  ARead00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y42  ARead00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y42  ARead00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y42  ARead00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X39Y42  ARead00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y42  ARead00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X38Y42  ARead00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X36Y36  ARead00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X37Y36  ARead00/out_reg[18]/C



