test compile precise-output
set unwind_info=false
target riscv64 has_zbb

;; This is a regression test for a bug in the RISC-V backend where
;; When enabling `Zbb` the backend would try to use one of the
;; integer instructions (`orn`) to implement a float operation
;; causing a regalloc panic.

function %or_not_optimization_float() -> i32 system_v {
block0:
    v0 = iconst.i32 0
    v1 = f32const 0.0
    v2 = bnot v1
    v3 = bor v2, v2
    br_table v0, block1(v3), [block1(v1)]

block1(v4: f32):
    return v0
}

; VCode:
; block0:
;   zero zero
;   mv a4,zero
;   zero zero
;   fmv.w.x fa3,zero
;   fmv.x.w a0,fa3
;   not a2,a0
;   fmv.w.x fa4,a2
;   fmv.x.w a5,fa4
;   fmv.x.w a1,fa4
;   or a3,a5,a1
;   fmv.w.x fa4,a3
;   mv zero,a4
;   br_table zero,[MachLabel(1),MachLabel(2)]##tmp1=a1,tmp2=a2
; block1:
;   mv a4,zero
;   mv a0,a4
;   j label3
; block2:
;   mv a4,zero
;   fmv.d fa4,fa3
;   mv a0,a4
;   j label3
; block3:
;   ret
;
; Disassembled:
; block0: ; offset 0x0
;   mv a4, zero
;   fmv.w.x fa3, zero
;   fmv.x.w a0, fa3
;   not a2, a0
;   fmv.w.x fa4, a2
;   fmv.x.w a5, fa4
;   fmv.x.w a1, fa4
;   or a3, a5, a1
;   fmv.w.x fa4, a3
;   mv zero, a4
;   slli t6, zero, 0x20
;   srli t6, t6, 0x20
;   addi a2, zero, 1
;   bltu t6, a2, 0xc
;   auipc a2, 0
;   jalr zero, a2, 0x20
;   auipc a1, 0
;   slli a2, t6, 3
;   add a1, a1, a2
;   jalr zero, a1, 0x10
;   auipc a2, 0
;   jalr zero, a2, 0x14
; block1: ; offset 0x58
;   mv a4, zero
;   mv a0, a4
;   j 0x10
; block2: ; offset 0x64
;   mv a4, zero
;   fmv.d fa4, fa3
;   mv a0, a4
; block3: ; offset 0x70
;   ret

