verilog xil_defaultlib --include "C:/Xilinx_2/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../AES_Encryption.gen/sources_1/bd/test_deign/ipshared/ec67/hdl" --include "../../../../AES_Encryption.gen/sources_1/bd/test_deign/ipshared/6b2b/hdl" \
"../../../bd/test_deign/ipshared/8d2b/hdl/AES_AXI_NEW_v1_0_S00_AXI.v" \
"../../../bd/test_deign/ipshared/8d2b/hdl/AES_AXI_NEW_v1_0.v" \
"../../../bd/test_deign/ip/test_deign_AES_AXI_NEW_0_0/sim/test_deign_AES_AXI_NEW_0_0.v" \
"../../../bd/test_deign/ip/test_deign_xbar_0/test_deign_xbar_0_sim_netlist.v" \
"../../../bd/test_deign/ip/test_deign_proc_sys_reset_0_0/test_deign_proc_sys_reset_0_0_sim_netlist.v" \
"../../../bd/test_deign/ip/test_deign_auto_pc_1/test_deign_auto_pc_1_sim_netlist.v" \
"../../../bd/test_deign/ip/test_deign_auto_pc_0/test_deign_auto_pc_0_sim_netlist.v" \
"../../../bd/test_deign/sim/test_deign.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
