{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 07 08:56:20 2010 " "Info: Processing started: Wed Jul 07 08:56:20 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MIPS_RAM -c MIPS_RAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MIPS_RAM -c MIPS_RAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 2 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register memory\[3\]\[17\] register DataOut\[17\]~reg0 147.56 MHz 6.777 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 147.56 MHz between source register \"memory\[3\]\[17\]\" and destination register \"DataOut\[17\]~reg0\" (period= 6.777 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.505 ns + Longest register register " "Info: + Longest register to register delay is 6.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory\[3\]\[17\] 1 REG LCFF_X42_Y22_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y22_N17; Fanout = 1; REG Node = 'memory\[3\]\[17\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory[3][17] } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.206 ns) 0.940 ns DataOut~4348 2 COMB LCCOMB_X42_Y22_N22 1 " "Info: 2: + IC(0.734 ns) + CELL(0.206 ns) = 0.940 ns; Loc. = LCCOMB_X42_Y22_N22; Fanout = 1; COMB Node = 'DataOut~4348'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.940 ns" { memory[3][17] DataOut~4348 } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.206 ns) 2.205 ns DataOut~4349 3 COMB LCCOMB_X42_Y23_N6 1 " "Info: 3: + IC(1.059 ns) + CELL(0.206 ns) = 2.205 ns; Loc. = LCCOMB_X42_Y23_N6; Fanout = 1; COMB Node = 'DataOut~4349'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { DataOut~4348 DataOut~4349 } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.920 ns) + CELL(0.624 ns) 4.749 ns DataOut~4357 4 COMB LCCOMB_X34_Y20_N16 1 " "Info: 4: + IC(1.920 ns) + CELL(0.624 ns) = 4.749 ns; Loc. = LCCOMB_X34_Y20_N16; Fanout = 1; COMB Node = 'DataOut~4357'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.544 ns" { DataOut~4349 DataOut~4357 } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.206 ns) 6.397 ns DataOut~4368 5 COMB LCCOMB_X38_Y23_N12 1 " "Info: 5: + IC(1.442 ns) + CELL(0.206 ns) = 6.397 ns; Loc. = LCCOMB_X38_Y23_N12; Fanout = 1; COMB Node = 'DataOut~4368'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { DataOut~4357 DataOut~4368 } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.505 ns DataOut\[17\]~reg0 6 REG LCFF_X38_Y23_N13 1 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 6.505 ns; Loc. = LCFF_X38_Y23_N13; Fanout = 1; REG Node = 'DataOut\[17\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { DataOut~4368 DataOut[17]~reg0 } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.350 ns ( 20.75 % ) " "Info: Total cell delay = 1.350 ns ( 20.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.155 ns ( 79.25 % ) " "Info: Total interconnect delay = 5.155 ns ( 79.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.505 ns" { memory[3][17] DataOut~4348 DataOut~4349 DataOut~4357 DataOut~4368 DataOut[17]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.505 ns" { memory[3][17] {} DataOut~4348 {} DataOut~4349 {} DataOut~4357 {} DataOut~4368 {} DataOut[17]~reg0 {} } { 0.000ns 0.734ns 1.059ns 1.920ns 1.442ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.624ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.008 ns - Smallest " "Info: - Smallest clock skew is -0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.175 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 3.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns Clk~clkctrl 2 COMB CLKCTRL_G3 1056 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 1056; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.666 ns) 3.175 ns DataOut\[17\]~reg0 3 REG LCFF_X38_Y23_N13 1 " "Info: 3: + IC(1.180 ns) + CELL(0.666 ns) = 3.175 ns; Loc. = LCFF_X38_Y23_N13; Fanout = 1; REG Node = 'DataOut\[17\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { Clk~clkctrl DataOut[17]~reg0 } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.31 % ) " "Info: Total cell delay = 1.756 ns ( 55.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.419 ns ( 44.69 % ) " "Info: Total interconnect delay = 1.419 ns ( 44.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { Clk Clk~clkctrl DataOut[17]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { Clk {} Clk~combout {} Clk~clkctrl {} DataOut[17]~reg0 {} } { 0.000ns 0.000ns 0.239ns 1.180ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.183 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 3.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns Clk~clkctrl 2 COMB CLKCTRL_G3 1056 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 1056; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.666 ns) 3.183 ns memory\[3\]\[17\] 3 REG LCFF_X42_Y22_N17 1 " "Info: 3: + IC(1.188 ns) + CELL(0.666 ns) = 3.183 ns; Loc. = LCFF_X42_Y22_N17; Fanout = 1; REG Node = 'memory\[3\]\[17\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { Clk~clkctrl memory[3][17] } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.17 % ) " "Info: Total cell delay = 1.756 ns ( 55.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.427 ns ( 44.83 % ) " "Info: Total interconnect delay = 1.427 ns ( 44.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.183 ns" { Clk Clk~clkctrl memory[3][17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.183 ns" { Clk {} Clk~combout {} Clk~clkctrl {} memory[3][17] {} } { 0.000ns 0.000ns 0.239ns 1.188ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { Clk Clk~clkctrl DataOut[17]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { Clk {} Clk~combout {} Clk~clkctrl {} DataOut[17]~reg0 {} } { 0.000ns 0.000ns 0.239ns 1.180ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.183 ns" { Clk Clk~clkctrl memory[3][17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.183 ns" { Clk {} Clk~combout {} Clk~clkctrl {} memory[3][17] {} } { 0.000ns 0.000ns 0.239ns 1.188ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 18 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.505 ns" { memory[3][17] DataOut~4348 DataOut~4349 DataOut~4357 DataOut~4368 DataOut[17]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.505 ns" { memory[3][17] {} DataOut~4348 {} DataOut~4349 {} DataOut~4357 {} DataOut~4368 {} DataOut[17]~reg0 {} } { 0.000ns 0.734ns 1.059ns 1.920ns 1.442ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.624ns 0.206ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.175 ns" { Clk Clk~clkctrl DataOut[17]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.175 ns" { Clk {} Clk~combout {} Clk~clkctrl {} DataOut[17]~reg0 {} } { 0.000ns 0.000ns 0.239ns 1.180ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.183 ns" { Clk Clk~clkctrl memory[3][17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.183 ns" { Clk {} Clk~combout {} Clk~clkctrl {} memory[3][17] {} } { 0.000ns 0.000ns 0.239ns 1.188ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "DataOut\[21\]~reg0 Addr\[3\] Clk 12.178 ns register " "Info: tsu for register \"DataOut\[21\]~reg0\" (data pin = \"Addr\[3\]\", clock pin = \"Clk\") is 12.178 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.395 ns + Longest pin register " "Info: + Longest pin to register delay is 15.395 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Addr\[3\] 1 PIN PIN_E14 260 " "Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_E14; Fanout = 260; PIN Node = 'Addr\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[3] } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.483 ns) + CELL(0.650 ns) 10.037 ns DataOut~4446 2 COMB LCCOMB_X37_Y22_N24 1 " "Info: 2: + IC(8.483 ns) + CELL(0.650 ns) = 10.037 ns; Loc. = LCCOMB_X37_Y22_N24; Fanout = 1; COMB Node = 'DataOut~4446'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.133 ns" { Addr[3] DataOut~4446 } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.206 ns) 10.907 ns DataOut~4447 3 COMB LCCOMB_X38_Y22_N16 1 " "Info: 3: + IC(0.664 ns) + CELL(0.206 ns) = 10.907 ns; Loc. = LCCOMB_X38_Y22_N16; Fanout = 1; COMB Node = 'DataOut~4447'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { DataOut~4446 DataOut~4447 } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.872 ns) + CELL(0.206 ns) 12.985 ns DataOut~4448 4 COMB LCCOMB_X35_Y15_N28 1 " "Info: 4: + IC(1.872 ns) + CELL(0.206 ns) = 12.985 ns; Loc. = LCCOMB_X35_Y15_N28; Fanout = 1; COMB Node = 'DataOut~4448'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.078 ns" { DataOut~4447 DataOut~4448 } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 13.545 ns DataOut~4451 5 COMB LCCOMB_X35_Y15_N4 1 " "Info: 5: + IC(0.354 ns) + CELL(0.206 ns) = 13.545 ns; Loc. = LCCOMB_X35_Y15_N4; Fanout = 1; COMB Node = 'DataOut~4451'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { DataOut~4448 DataOut~4451 } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(0.206 ns) 15.287 ns DataOut~4452 6 COMB LCCOMB_X36_Y22_N18 1 " "Info: 6: + IC(1.536 ns) + CELL(0.206 ns) = 15.287 ns; Loc. = LCCOMB_X36_Y22_N18; Fanout = 1; COMB Node = 'DataOut~4452'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.742 ns" { DataOut~4451 DataOut~4452 } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 15.395 ns DataOut\[21\]~reg0 7 REG LCFF_X36_Y22_N19 1 " "Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 15.395 ns; Loc. = LCFF_X36_Y22_N19; Fanout = 1; REG Node = 'DataOut\[21\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { DataOut~4452 DataOut[21]~reg0 } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.486 ns ( 16.15 % ) " "Info: Total cell delay = 2.486 ns ( 16.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.909 ns ( 83.85 % ) " "Info: Total interconnect delay = 12.909 ns ( 83.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.395 ns" { Addr[3] DataOut~4446 DataOut~4447 DataOut~4448 DataOut~4451 DataOut~4452 DataOut[21]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.395 ns" { Addr[3] {} Addr[3]~combout {} DataOut~4446 {} DataOut~4447 {} DataOut~4448 {} DataOut~4451 {} DataOut~4452 {} DataOut[21]~reg0 {} } { 0.000ns 0.000ns 8.483ns 0.664ns 1.872ns 0.354ns 1.536ns 0.000ns } { 0.000ns 0.904ns 0.650ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 18 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.177 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 3.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns Clk~clkctrl 2 COMB CLKCTRL_G3 1056 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 1056; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.666 ns) 3.177 ns DataOut\[21\]~reg0 3 REG LCFF_X36_Y22_N19 1 " "Info: 3: + IC(1.182 ns) + CELL(0.666 ns) = 3.177 ns; Loc. = LCFF_X36_Y22_N19; Fanout = 1; REG Node = 'DataOut\[21\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { Clk~clkctrl DataOut[21]~reg0 } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.27 % ) " "Info: Total cell delay = 1.756 ns ( 55.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 44.73 % ) " "Info: Total interconnect delay = 1.421 ns ( 44.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { Clk Clk~clkctrl DataOut[21]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.177 ns" { Clk {} Clk~combout {} Clk~clkctrl {} DataOut[21]~reg0 {} } { 0.000ns 0.000ns 0.239ns 1.182ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "15.395 ns" { Addr[3] DataOut~4446 DataOut~4447 DataOut~4448 DataOut~4451 DataOut~4452 DataOut[21]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "15.395 ns" { Addr[3] {} Addr[3]~combout {} DataOut~4446 {} DataOut~4447 {} DataOut~4448 {} DataOut~4451 {} DataOut~4452 {} DataOut[21]~reg0 {} } { 0.000ns 0.000ns 8.483ns 0.664ns 1.872ns 0.354ns 1.536ns 0.000ns } { 0.000ns 0.904ns 0.650ns 0.206ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { Clk Clk~clkctrl DataOut[21]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.177 ns" { Clk {} Clk~combout {} Clk~clkctrl {} DataOut[21]~reg0 {} } { 0.000ns 0.000ns 0.239ns 1.182ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk DataOut\[23\] DataOut\[23\]~reg0 11.093 ns register " "Info: tco from clock \"Clk\" to destination pin \"DataOut\[23\]\" through register \"DataOut\[23\]~reg0\" is 11.093 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.177 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 3.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns Clk~clkctrl 2 COMB CLKCTRL_G3 1056 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 1056; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.182 ns) + CELL(0.666 ns) 3.177 ns DataOut\[23\]~reg0 3 REG LCFF_X36_Y22_N17 1 " "Info: 3: + IC(1.182 ns) + CELL(0.666 ns) = 3.177 ns; Loc. = LCFF_X36_Y22_N17; Fanout = 1; REG Node = 'DataOut\[23\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.848 ns" { Clk~clkctrl DataOut[23]~reg0 } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 55.27 % ) " "Info: Total cell delay = 1.756 ns ( 55.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.421 ns ( 44.73 % ) " "Info: Total interconnect delay = 1.421 ns ( 44.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { Clk Clk~clkctrl DataOut[23]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.177 ns" { Clk {} Clk~combout {} Clk~clkctrl {} DataOut[23]~reg0 {} } { 0.000ns 0.000ns 0.239ns 1.182ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 18 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.612 ns + Longest register pin " "Info: + Longest register to pin delay is 7.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DataOut\[23\]~reg0 1 REG LCFF_X36_Y22_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y22_N17; Fanout = 1; REG Node = 'DataOut\[23\]~reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataOut[23]~reg0 } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 18 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.396 ns) + CELL(3.216 ns) 7.612 ns DataOut\[23\] 2 PIN PIN_AA11 0 " "Info: 2: + IC(4.396 ns) + CELL(3.216 ns) = 7.612 ns; Loc. = PIN_AA11; Fanout = 0; PIN Node = 'DataOut\[23\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.612 ns" { DataOut[23]~reg0 DataOut[23] } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.216 ns ( 42.25 % ) " "Info: Total cell delay = 3.216 ns ( 42.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.396 ns ( 57.75 % ) " "Info: Total interconnect delay = 4.396 ns ( 57.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.612 ns" { DataOut[23]~reg0 DataOut[23] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.612 ns" { DataOut[23]~reg0 {} DataOut[23] {} } { 0.000ns 4.396ns } { 0.000ns 3.216ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.177 ns" { Clk Clk~clkctrl DataOut[23]~reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.177 ns" { Clk {} Clk~combout {} Clk~clkctrl {} DataOut[23]~reg0 {} } { 0.000ns 0.000ns 0.239ns 1.182ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.612 ns" { DataOut[23]~reg0 DataOut[23] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.612 ns" { DataOut[23]~reg0 {} DataOut[23] {} } { 0.000ns 4.396ns } { 0.000ns 3.216ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "memory\[29\]\[3\] DataIn\[3\] Clk -0.173 ns register " "Info: th for register \"memory\[29\]\[3\]\" (data pin = \"DataIn\[3\]\", clock pin = \"Clk\") is -0.173 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.208 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 3.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns Clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.000 ns) 1.329 ns Clk~clkctrl 2 COMB CLKCTRL_G3 1056 " "Info: 2: + IC(0.239 ns) + CELL(0.000 ns) = 1.329 ns; Loc. = CLKCTRL_G3; Fanout = 1056; COMB Node = 'Clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.239 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.666 ns) 3.208 ns memory\[29\]\[3\] 3 REG LCFF_X32_Y19_N21 1 " "Info: 3: + IC(1.213 ns) + CELL(0.666 ns) = 3.208 ns; Loc. = LCFF_X32_Y19_N21; Fanout = 1; REG Node = 'memory\[29\]\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { Clk~clkctrl memory[29][3] } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 54.74 % ) " "Info: Total cell delay = 1.756 ns ( 54.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.452 ns ( 45.26 % ) " "Info: Total interconnect delay = 1.452 ns ( 45.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.208 ns" { Clk Clk~clkctrl memory[29][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.208 ns" { Clk {} Clk~combout {} Clk~clkctrl {} memory[29][3] {} } { 0.000ns 0.000ns 0.239ns 1.213ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.687 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.080 ns) 1.080 ns DataIn\[3\] 1 PIN PIN_W12 32 " "Info: 1: + IC(0.000 ns) + CELL(1.080 ns) = 1.080 ns; Loc. = PIN_W12; Fanout = 32; PIN Node = 'DataIn\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { DataIn[3] } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.293 ns) + CELL(0.206 ns) 3.579 ns memory\[29\]\[3\]~feeder 2 COMB LCCOMB_X32_Y19_N20 1 " "Info: 2: + IC(2.293 ns) + CELL(0.206 ns) = 3.579 ns; Loc. = LCCOMB_X32_Y19_N20; Fanout = 1; COMB Node = 'memory\[29\]\[3\]~feeder'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.499 ns" { DataIn[3] memory[29][3]~feeder } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.687 ns memory\[29\]\[3\] 3 REG LCFF_X32_Y19_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.687 ns; Loc. = LCFF_X32_Y19_N21; Fanout = 1; REG Node = 'memory\[29\]\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { memory[29][3]~feeder memory[29][3] } "NODE_NAME" } } { "MIPS_RAM.v" "" { Text "c:/altera/72/quartus/MIPS_RAM/MIPS_RAM.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.394 ns ( 37.81 % ) " "Info: Total cell delay = 1.394 ns ( 37.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.293 ns ( 62.19 % ) " "Info: Total interconnect delay = 2.293 ns ( 62.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.687 ns" { DataIn[3] memory[29][3]~feeder memory[29][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.687 ns" { DataIn[3] {} DataIn[3]~combout {} memory[29][3]~feeder {} memory[29][3] {} } { 0.000ns 0.000ns 2.293ns 0.000ns } { 0.000ns 1.080ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.208 ns" { Clk Clk~clkctrl memory[29][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.208 ns" { Clk {} Clk~combout {} Clk~clkctrl {} memory[29][3] {} } { 0.000ns 0.000ns 0.239ns 1.213ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "3.687 ns" { DataIn[3] memory[29][3]~feeder memory[29][3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "3.687 ns" { DataIn[3] {} DataIn[3]~combout {} memory[29][3]~feeder {} memory[29][3] {} } { 0.000ns 0.000ns 2.293ns 0.000ns } { 0.000ns 1.080ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "127 " "Info: Allocated 127 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 07 08:56:22 2010 " "Info: Processing ended: Wed Jul 07 08:56:22 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
