Running: C:\xilinix\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Fernando/Desktop/SimulacionesX/velocimetro/TestRam1x30000_isim_beh.exe -prj C:/Users/Fernando/Desktop/SimulacionesX/velocimetro/TestRam1x30000_beh.prj work.TestRam1x30000 work.glbl 
ISim O.87xd (signature 0x2f00eba5)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Fernando/Desktop/SimulacionesX/velocimetro/ipcore_dir/ram1x30000.v" into library work
Analyzing Verilog file "C:/Users/Fernando/Desktop/SimulacionesX/velocimetro/TestRam1x30000.v" into library work
Analyzing Verilog file "C:/xilinix/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 117540 KB
Fuse CPU Usage: 420 ms
Compiling module BLK_MEM_GEN_V6_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V6_3_softecc_output_...
WARNING:HDLCompiler:1007 - "N:/O.87xd/rtf/verilog/src/XilinxCoreLib/BLK_MEM_GEN_V6_3.v" Line 2418: Element index 1 into current_contents is out of bounds
Compiling module BLK_MEM_GEN_V6_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V6_3(C_FAMILY="spart...
Compiling module ram1x30000
Compiling module TestRam1x30000
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable C:/Users/Fernando/Desktop/SimulacionesX/velocimetro/TestRam1x30000_isim_beh.exe
Fuse Memory Usage: 123732 KB
Fuse CPU Usage: 514 ms
