/home/zhengf/program/cs140e/1-shell/ttywrite/target/debug/deps/libstrsim-78cc85576f62ae43.rlib: /home/zhengf/.cargo/registry/src/github.com-1ecc6299db9ec823/strsim-0.8.0/src/lib.rs

/home/zhengf/program/cs140e/1-shell/ttywrite/target/debug/deps/strsim-78cc85576f62ae43.d: /home/zhengf/.cargo/registry/src/github.com-1ecc6299db9ec823/strsim-0.8.0/src/lib.rs

/home/zhengf/.cargo/registry/src/github.com-1ecc6299db9ec823/strsim-0.8.0/src/lib.rs:
