#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Apr 13 21:57:22 2018
# Process ID: 15200
# Current directory: C:/Users/Niek/Documents/GitHub/VHDL-SPI-BEUN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8644 C:\Users\Niek\Documents\GitHub\VHDL-SPI-BEUN\week2segments.xpr
# Log file: C:/Users/Niek/Documents/GitHub/VHDL-SPI-BEUN/vivado.log
# Journal file: C:/Users/Niek/Documents/GitHub/VHDL-SPI-BEUN\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Niek/Documents/GitHub/VHDL-SPI-BEUN/week2segments.xpr
INFO: [Project 1-313] Project file moved from 'D:/Owncloud/Avans/PROGH/week2segments - Copy' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Niek/Documents/GitHub/digilent-xdc-master/Basys-3-Master.xdc', nor could it be found using path 'D:/Owncloud/Avans/PROGH/digilent-xdc-master/Basys-3-Master.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 753.910 ; gain = 38.988
update_compile_order -fileset sources_1
close [ open C:/Users/Niek/Documents/GitHub/VHDL-SPI-BEUN/week2segments.srcs/sources_1/new/dLatch.vhd w ]
add_files C:/Users/Niek/Documents/GitHub/VHDL-SPI-BEUN/week2segments.srcs/sources_1/new/dLatch.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Niek/Documents/GitHub/VHDL-SPI-BEUN/week2segments.srcs/sources_1/new/dLatch.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/Niek/Documents/GitHub/VHDL-SPI-BEUN/week2segments.srcs/sources_1/new/dLatch.vhd
file delete -force C:/Users/Niek/Documents/GitHub/VHDL-SPI-BEUN/week2segments.srcs/sources_1/new/dLatch.vhd
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Apr 13 23:26:03 2018] Launched synth_1...
Run output will be captured here: C:/Users/Niek/Documents/GitHub/VHDL-SPI-BEUN/week2segments.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Apr 13 23:28:23 2018] Launched synth_1...
Run output will be captured here: C:/Users/Niek/Documents/GitHub/VHDL-SPI-BEUN/week2segments.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Apr 13 23:36:44 2018] Launched synth_1...
Run output will be captured here: C:/Users/Niek/Documents/GitHub/VHDL-SPI-BEUN/week2segments.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 13 23:39:02 2018...
