

================================================================
== Vitis HLS Report for 'RNI_Pipeline_VITIS_LOOP_54_1'
================================================================
* Date:           Tue Nov 26 16:00:49 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.238 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_1  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_pkts_keep_0 = alloca i32 1"   --->   Operation 5 'alloca' 'in_pkts_keep_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_pkts_keep_0_1 = alloca i32 1"   --->   Operation 6 'alloca' 'in_pkts_keep_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_pkts_strb_0 = alloca i32 1"   --->   Operation 7 'alloca' 'in_pkts_strb_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_pkts_strb_0_1 = alloca i32 1"   --->   Operation 8 'alloca' 'in_pkts_strb_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_pkts_user_0 = alloca i32 1"   --->   Operation 9 'alloca' 'in_pkts_user_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_pkts_user_0_1 = alloca i32 1"   --->   Operation 10 'alloca' 'in_pkts_user_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_pkts_last_0 = alloca i32 1"   --->   Operation 11 'alloca' 'in_pkts_last_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_pkts_last_0_1 = alloca i32 1"   --->   Operation 12 'alloca' 'in_pkts_last_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_pkts_id_0 = alloca i32 1"   --->   Operation 13 'alloca' 'in_pkts_id_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_pkts_id_0_1 = alloca i32 1"   --->   Operation 14 'alloca' 'in_pkts_id_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_pkts_dest_0 = alloca i32 1"   --->   Operation 15 'alloca' 'in_pkts_dest_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_pkts_dest_0_1 = alloca i32 1"   --->   Operation 16 'alloca' 'in_pkts_dest_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_pkts_data_1 = alloca i32 1"   --->   Operation 17 'alloca' 'in_pkts_data_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_pkts_data_1_1 = alloca i32 1"   --->   Operation 18 'alloca' 'in_pkts_data_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_pkts_data_1_2 = alloca i32 1"   --->   Operation 19 'alloca' 'in_pkts_data_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_pkts_data_1_3 = alloca i32 1"   --->   Operation 20 'alloca' 'in_pkts_data_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, void @empty_11"   --->   Operation 21 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %in_stream_V_dest_V, i5 %in_stream_V_id_V, i1 %in_stream_V_last_V, i2 %in_stream_V_user_V, i4 %in_stream_V_strb_V, i4 %in_stream_V_keep_V, i32 %in_stream_V_data_V, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_pkts_keep_0_0107_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_keep_0_0107"   --->   Operation 23 'read' 'in_pkts_keep_0_0107_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_pkts_keep_3_0108_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_keep_3_0108"   --->   Operation 24 'read' 'in_pkts_keep_3_0108_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_pkts_strb_0_0109_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_strb_0_0109"   --->   Operation 25 'read' 'in_pkts_strb_0_0109_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_pkts_strb_3_0110_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_strb_3_0110"   --->   Operation 26 'read' 'in_pkts_strb_3_0110_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%in_pkts_user_0_0111_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pkts_user_0_0111"   --->   Operation 27 'read' 'in_pkts_user_0_0111_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_pkts_user_3_0112_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pkts_user_3_0112"   --->   Operation 28 'read' 'in_pkts_user_3_0112_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_pkts_last_0_0113_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_pkts_last_0_0113"   --->   Operation 29 'read' 'in_pkts_last_0_0113_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in_pkts_id_0_0115_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %in_pkts_id_0_0115"   --->   Operation 30 'read' 'in_pkts_id_0_0115_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%in_pkts_id_3_0116_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %in_pkts_id_3_0116"   --->   Operation 31 'read' 'in_pkts_id_3_0116_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%in_pkts_dest_0_0117_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_pkts_dest_0_0117"   --->   Operation 32 'read' 'in_pkts_dest_0_0117_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%in_pkts_dest_3_0118_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_pkts_dest_3_0118"   --->   Operation 33 'read' 'in_pkts_dest_3_0118_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%in_pkts_data_0_05_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_pkts_data_0_05"   --->   Operation 34 'read' 'in_pkts_data_0_05_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%in_pkts_data_1_06_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_pkts_data_1_06"   --->   Operation 35 'read' 'in_pkts_data_1_06_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%in_pkts_data_2_07_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_pkts_data_2_07"   --->   Operation 36 'read' 'in_pkts_data_2_07_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%in_pkts_data_3_08_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_pkts_data_3_08"   --->   Operation 37 'read' 'in_pkts_data_3_08_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %in_pkts_data_3_08_read, i32 %in_pkts_data_1_3"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %in_pkts_data_2_07_read, i32 %in_pkts_data_1_2"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %in_pkts_data_1_06_read, i32 %in_pkts_data_1_1"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %in_pkts_data_0_05_read, i32 %in_pkts_data_1"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 %in_pkts_dest_3_0118_read, i6 %in_pkts_dest_0_1"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 %in_pkts_dest_0_0117_read, i6 %in_pkts_dest_0"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 %in_pkts_id_3_0116_read, i5 %in_pkts_id_0_1"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 %in_pkts_id_0_0115_read, i5 %in_pkts_id_0"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %in_pkts_last_0_1"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 %in_pkts_last_0_0113_read, i1 %in_pkts_last_0"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 %in_pkts_user_3_0112_read, i2 %in_pkts_user_0_1"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 %in_pkts_user_0_0111_read, i2 %in_pkts_user_0"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 %in_pkts_strb_3_0110_read, i4 %in_pkts_strb_0_1"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 %in_pkts_strb_0_0109_read, i4 %in_pkts_strb_0"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 %in_pkts_keep_3_0108_read, i4 %in_pkts_keep_0_1"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 %in_pkts_keep_0_0107_read, i4 %in_pkts_keep_0"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 55 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 56 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.65ns)   --->   "%icmp_ln54 = icmp_eq  i3 %i_1, i3 4" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 58 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.65ns)   --->   "%add_ln54 = add i3 %i_1, i3 1" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 59 'add' 'add_ln54' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc.i.split, void %_Z22input_stream_receptionRN3hls6streamINS_4axisI6ap_intILi32EELm2ELm5ELm6EEELi0EEEPS4_.exit.exitStub" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 60 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 62 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i3 %i_1" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 63 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 64 'read' 'empty' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%in_pkts_data_1_5 = extractvalue i54 %empty" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 65 'extractvalue' 'in_pkts_data_1_5' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%in_pkts_keep_0_3 = extractvalue i54 %empty" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 66 'extractvalue' 'in_pkts_keep_0_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%in_pkts_strb_0_3 = extractvalue i54 %empty" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 67 'extractvalue' 'in_pkts_strb_0_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%in_pkts_user_0_3 = extractvalue i54 %empty" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 68 'extractvalue' 'in_pkts_user_0_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%in_pkts_last_0_3 = extractvalue i54 %empty" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 69 'extractvalue' 'in_pkts_last_0_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%in_pkts_id_0_3 = extractvalue i54 %empty" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 70 'extractvalue' 'in_pkts_id_0_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%in_pkts_dest_0_3 = extractvalue i54 %empty" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 71 'extractvalue' 'in_pkts_dest_0_3' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (1.86ns)   --->   "%switch_ln56 = switch i2 %trunc_ln56, void %branch3, i2 0, void %for.inc.i.split.for.inc.i.split4_crit_edge, i2 1, void %for.inc.i.split.for.inc.i.split4_crit_edge22, i2 2, void %branch2" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 72 'switch' 'switch_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.86>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln56 = store i32 %in_pkts_data_1_5, i32 %in_pkts_data_1_2" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 73 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 2)> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split4" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 74 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 2)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln56 = store i32 %in_pkts_data_1_5, i32 %in_pkts_data_1_1" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 75 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 1)> <Delay = 1.58>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split4" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 76 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 1)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln56 = store i32 %in_pkts_data_1_5, i32 %in_pkts_data_1" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 77 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 1.58>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split4" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 78 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln56 = store i32 %in_pkts_data_1_5, i32 %in_pkts_data_1_3" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 79 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 1.58>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split4" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 80 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.86ns)   --->   "%switch_ln56 = switch i2 %trunc_ln56, void %branch7, i2 0, void %for.inc.i.split4.for.inc.i.split411_crit_edge28, i2 1, void %for.inc.i.split411, i2 2, void %for.inc.i.split411" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 81 'switch' 'switch_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.86>
ST_1 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 %in_pkts_keep_0_3, i4 %in_pkts_keep_0" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 82 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 1.58>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split411" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 83 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 %in_pkts_keep_0_3, i4 %in_pkts_keep_0_1" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 84 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 1.58>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split411" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 85 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.86ns)   --->   "%switch_ln56 = switch i2 %trunc_ln56, void %branch11, i2 0, void %for.inc.i.split411.for.inc.i.split41128_crit_edge27, i2 1, void %for.inc.i.split41128, i2 2, void %for.inc.i.split41128" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 86 'switch' 'switch_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.86>
ST_1 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 %in_pkts_strb_0_3, i4 %in_pkts_strb_0" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 87 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 1.58>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split41128" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 88 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln56 = store i4 %in_pkts_strb_0_3, i4 %in_pkts_strb_0_1" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 89 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 1.58>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split41128" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 90 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.86ns)   --->   "%switch_ln56 = switch i2 %trunc_ln56, void %branch15, i2 0, void %for.inc.i.split41128.for.inc.i.split4112845_crit_edge26, i2 1, void %for.inc.i.split4112845, i2 2, void %for.inc.i.split4112845" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 91 'switch' 'switch_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.86>
ST_1 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln56 = store i2 %in_pkts_user_0_3, i2 %in_pkts_user_0" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 92 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 1.58>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split4112845" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 93 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln56 = store i2 %in_pkts_user_0_3, i2 %in_pkts_user_0_1" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 94 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 1.58>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split4112845" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 95 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (1.86ns)   --->   "%switch_ln56 = switch i2 %trunc_ln56, void %branch19, i2 0, void %for.inc.i.split4112845.for.inc.i.split411284562_crit_edge25, i2 1, void %for.inc.i.split411284562, i2 2, void %for.inc.i.split411284562" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 96 'switch' 'switch_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.86>
ST_1 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln56 = store i1 %in_pkts_last_0_3, i1 %in_pkts_last_0" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 97 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 1.58>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split411284562" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 98 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln56 = store i1 %in_pkts_last_0_3, i1 %in_pkts_last_0_1" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 99 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 1.58>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split411284562" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 100 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.86ns)   --->   "%switch_ln56 = switch i2 %trunc_ln56, void %branch23, i2 0, void %for.inc.i.split411284562.for.inc.i.split41128456279_crit_edge24, i2 1, void %for.inc.i.split41128456279, i2 2, void %for.inc.i.split41128456279" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 101 'switch' 'switch_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.86>
ST_1 : Operation 102 [1/1] (1.58ns)   --->   "%store_ln56 = store i5 %in_pkts_id_0_3, i5 %in_pkts_id_0" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 102 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 1.58>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split41128456279" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 103 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.58ns)   --->   "%store_ln56 = store i5 %in_pkts_id_0_3, i5 %in_pkts_id_0_1" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 104 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 1.58>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split41128456279" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 105 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.86ns)   --->   "%switch_ln56 = switch i2 %trunc_ln56, void %branch27, i2 0, void %for.inc.i.split41128456279.for.inc.i.split4112845627996_crit_edge23, i2 1, void %for.inc.i.split4112845627996, i2 2, void %for.inc.i.split4112845627996" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 106 'switch' 'switch_ln56' <Predicate = (!icmp_ln54)> <Delay = 1.86>
ST_1 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln56 = store i6 %in_pkts_dest_0_3, i6 %in_pkts_dest_0" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 107 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 1.58>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split4112845627996" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 108 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 0)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln56 = store i6 %in_pkts_dest_0_3, i6 %in_pkts_dest_0_1" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 109 'store' 'store_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 1.58>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc.i.split4112845627996" [src/RNI.cpp:56->src/RNI.cpp:32]   --->   Operation 110 'br' 'br_ln56' <Predicate = (!icmp_ln54 & trunc_ln56 == 3)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln54 = store i3 %add_ln54, i3 %i" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 111 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.58>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc.i" [src/RNI.cpp:54->src/RNI.cpp:32]   --->   Operation 112 'br' 'br_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%in_pkts_keep_0_load = load i4 %in_pkts_keep_0"   --->   Operation 113 'load' 'in_pkts_keep_0_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%in_pkts_keep_0_1_load = load i4 %in_pkts_keep_0_1"   --->   Operation 114 'load' 'in_pkts_keep_0_1_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%in_pkts_strb_0_load = load i4 %in_pkts_strb_0"   --->   Operation 115 'load' 'in_pkts_strb_0_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%in_pkts_strb_0_1_load = load i4 %in_pkts_strb_0_1"   --->   Operation 116 'load' 'in_pkts_strb_0_1_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%in_pkts_user_0_load = load i2 %in_pkts_user_0"   --->   Operation 117 'load' 'in_pkts_user_0_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%in_pkts_user_0_1_load = load i2 %in_pkts_user_0_1"   --->   Operation 118 'load' 'in_pkts_user_0_1_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%in_pkts_last_0_load = load i1 %in_pkts_last_0"   --->   Operation 119 'load' 'in_pkts_last_0_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%in_pkts_last_0_1_load = load i1 %in_pkts_last_0_1"   --->   Operation 120 'load' 'in_pkts_last_0_1_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%in_pkts_id_0_load = load i5 %in_pkts_id_0"   --->   Operation 121 'load' 'in_pkts_id_0_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%in_pkts_id_0_1_load = load i5 %in_pkts_id_0_1"   --->   Operation 122 'load' 'in_pkts_id_0_1_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%in_pkts_dest_0_load = load i6 %in_pkts_dest_0"   --->   Operation 123 'load' 'in_pkts_dest_0_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%in_pkts_dest_0_1_load = load i6 %in_pkts_dest_0_1"   --->   Operation 124 'load' 'in_pkts_dest_0_1_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%in_pkts_data_1_load = load i32 %in_pkts_data_1"   --->   Operation 125 'load' 'in_pkts_data_1_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%in_pkts_data_1_1_load = load i32 %in_pkts_data_1_1"   --->   Operation 126 'load' 'in_pkts_data_1_1_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%in_pkts_data_1_2_load = load i32 %in_pkts_data_1_2"   --->   Operation 127 'load' 'in_pkts_data_1_2_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%in_pkts_data_1_3_load = load i32 %in_pkts_data_1_3"   --->   Operation 128 'load' 'in_pkts_data_1_3_load' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %in_pkts_data_3_1_out, i32 %in_pkts_data_1_3_load"   --->   Operation 129 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %in_pkts_data_2_1_out, i32 %in_pkts_data_1_2_load"   --->   Operation 130 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %in_pkts_data_1_1_out, i32 %in_pkts_data_1_1_load"   --->   Operation 131 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %in_pkts_data_0_1_out, i32 %in_pkts_data_1_load"   --->   Operation 132 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %in_pkts_dest_3_1_out, i6 %in_pkts_dest_0_1_load"   --->   Operation 133 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %in_pkts_dest_0_1_out, i6 %in_pkts_dest_0_load"   --->   Operation 134 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %in_pkts_id_3_1_out, i5 %in_pkts_id_0_1_load"   --->   Operation 135 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %in_pkts_id_0_1_out, i5 %in_pkts_id_0_load"   --->   Operation 136 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %in_pkts_last_3_1_out, i1 %in_pkts_last_0_1_load"   --->   Operation 137 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %in_pkts_last_0_1_out, i1 %in_pkts_last_0_load"   --->   Operation 138 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %in_pkts_user_3_1_out, i2 %in_pkts_user_0_1_load"   --->   Operation 139 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %in_pkts_user_0_1_out, i2 %in_pkts_user_0_load"   --->   Operation 140 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %in_pkts_strb_3_1_out, i4 %in_pkts_strb_0_1_load"   --->   Operation 141 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %in_pkts_strb_0_1_out, i4 %in_pkts_strb_0_load"   --->   Operation 142 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %in_pkts_keep_3_1_out, i4 %in_pkts_keep_0_1_load"   --->   Operation 143 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %in_pkts_keep_0_1_out, i4 %in_pkts_keep_0_load"   --->   Operation 144 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 145 'ret' 'ret_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.238ns
The critical path consists of the following:
	'alloca' operation ('i') [39]  (0.000 ns)
	'load' operation ('i', src/RNI.cpp:56->src/RNI.cpp:32) on local variable 'i' [92]  (0.000 ns)
	'add' operation ('add_ln54', src/RNI.cpp:54->src/RNI.cpp:32) [95]  (1.650 ns)
	'store' operation ('store_ln54', src/RNI.cpp:54->src/RNI.cpp:32) of variable 'add_ln54', src/RNI.cpp:54->src/RNI.cpp:32 on local variable 'i' [171]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
