--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml ISERDES_8bit.twx ISERDES_8bit.ncd -o ISERDES_8bit.twr
ISERDES_8bit.pcf -ucf Pre.ucf

Design file:              ISERDES_8bit.ncd
Physical constraint file: ISERDES_8bit.pcf
Device,package,speed:     xc4vlx60,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 168 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.671ns.
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_15 (SLICE_X51Y209.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_0 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.483ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_0 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y202.XQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_0
    SLICE_X51Y202.F1     net (fanout=2)        0.575   PhaseSwitch/TimingCnt/count<0>
    SLICE_X51Y202.COUT   Topcyf                0.573   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y205.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y206.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y206.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y207.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y207.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y208.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y208.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y209.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y209.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.483ns (1.908ns logic, 0.575ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_2 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.397ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_2 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y203.XQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count_2
    SLICE_X51Y203.F1     net (fanout=2)        0.575   PhaseSwitch/TimingCnt/count<2>
    SLICE_X51Y203.COUT   Topcyf                0.573   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count<2>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y205.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y206.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y206.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y207.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y207.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y208.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y208.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y209.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y209.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.397ns (1.822ns logic, 0.575ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.314ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y202.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X51Y202.G3     net (fanout=2)        0.420   PhaseSwitch/TimingCnt/count<1>
    SLICE_X51Y202.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y205.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y206.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y206.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y207.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y207.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y208.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y208.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y209.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y209.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.314ns (1.894ns logic, 0.420ns route)
                                                       (81.8% logic, 18.2% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_14 (SLICE_X51Y209.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_0 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.431ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_0 to PhaseSwitch/TimingCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y202.XQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_0
    SLICE_X51Y202.F1     net (fanout=2)        0.575   PhaseSwitch/TimingCnt/count<0>
    SLICE_X51Y202.COUT   Topcyf                0.573   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y205.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y206.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y206.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y207.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y207.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y208.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y208.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y209.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y209.CLK    Tcinck                0.427   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/TimingCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.431ns (1.856ns logic, 0.575ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_2 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.345ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_2 to PhaseSwitch/TimingCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y203.XQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count_2
    SLICE_X51Y203.F1     net (fanout=2)        0.575   PhaseSwitch/TimingCnt/count<2>
    SLICE_X51Y203.COUT   Topcyf                0.573   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count<2>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y205.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y206.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y206.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y207.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y207.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y208.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y208.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y209.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y209.CLK    Tcinck                0.427   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/TimingCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.345ns (1.770ns logic, 0.575ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.262ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y202.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X51Y202.G3     net (fanout=2)        0.420   PhaseSwitch/TimingCnt/count<1>
    SLICE_X51Y202.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y205.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y206.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y206.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y207.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y207.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y208.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y208.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y209.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X51Y209.CLK    Tcinck                0.427   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/TimingCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.262ns (1.842ns logic, 0.420ns route)
                                                       (81.4% logic, 18.6% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_13 (SLICE_X51Y208.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_0 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.397ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_0 to PhaseSwitch/TimingCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y202.XQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_0
    SLICE_X51Y202.F1     net (fanout=2)        0.575   PhaseSwitch/TimingCnt/count<0>
    SLICE_X51Y202.COUT   Topcyf                0.573   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y205.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y206.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y206.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y207.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y207.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y208.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y208.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/TimingCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.397ns (1.822ns logic, 0.575ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_2 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.311ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_2 to PhaseSwitch/TimingCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y203.XQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count_2
    SLICE_X51Y203.F1     net (fanout=2)        0.575   PhaseSwitch/TimingCnt/count<2>
    SLICE_X51Y203.COUT   Topcyf                0.573   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/count<2>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y205.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y206.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y206.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y207.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y207.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y208.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y208.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/TimingCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.311ns (1.736ns logic, 0.575ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.228ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y202.YQ     Tcko                  0.340   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X51Y202.G3     net (fanout=2)        0.420   PhaseSwitch/TimingCnt/count<1>
    SLICE_X51Y202.COUT   Topcyg                0.559   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y203.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X51Y203.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y204.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X51Y204.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y205.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X51Y205.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y206.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X51Y206.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y207.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X51Y207.COUT   Tbyp                  0.086   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y208.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X51Y208.CLK    Tcinck                0.479   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/TimingCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.228ns (1.808ns logic, 0.420ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_4 (SLICE_X51Y204.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_4 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.796ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_4 to PhaseSwitch/TimingCnt/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y204.XQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_4
    SLICE_X51Y204.F4     net (fanout=2)        0.319   PhaseSwitch/TimingCnt/count<4>
    SLICE_X51Y204.CLK    Tckf        (-Th)    -0.164   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count<4>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<4>
                                                       PhaseSwitch/TimingCnt/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.796ns (0.477ns logic, 0.319ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_12 (SLICE_X51Y208.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.813ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_12 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.813ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_12 to PhaseSwitch/TimingCnt/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y208.XQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/count_12
    SLICE_X51Y208.F4     net (fanout=2)        0.336   PhaseSwitch/TimingCnt/count<12>
    SLICE_X51Y208.CLK    Tckf        (-Th)    -0.164   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/count<12>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<12>
                                                       PhaseSwitch/TimingCnt/count_12
    -------------------------------------------------  ---------------------------
    Total                                      0.813ns (0.477ns logic, 0.336ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_1 (SLICE_X51Y202.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.852ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.852ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y202.YQ     Tcko                  0.313   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X51Y202.G3     net (fanout=2)        0.386   PhaseSwitch/TimingCnt/count<1>
    SLICE_X51Y202.CLK    Tckg        (-Th)    -0.153   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<1>
                                                       PhaseSwitch/TimingCnt/count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.852ns (0.466ns logic, 0.386ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<0>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_0/CK
  Location pin: SLICE_X51Y202.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<0>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_1/CK
  Location pin: SLICE_X51Y202.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<2>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_2/CK
  Location pin: SLICE_X51Y203.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% 
INPUT_JITTER         0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% INPUT_JITTER
        0.375 ns;
--------------------------------------------------------------------------------
Slack: 3.126ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 15.626ns (63.996MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK2X
  Logical resource: DLL/DCM_ADV_INST/CLK2X
  Location pin: DCM_ADV_X0Y7.CLK2X
  Clock network: DLL/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: DLL/DCM_ADV_INST/CLKIN
  Logical resource: DLL/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: DLL/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK0
  Logical resource: DLL/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y7.CLK0
  Clock network: DLL/CLK0_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" 
TS_MuxClock_in HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 35 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.358ns.
--------------------------------------------------------------------------------

Paths for end point TriggerData_3 (SLICE_X96Y157.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.271ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (5.904 - 5.924)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y172.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X96Y157.SR     net (fanout=10)       1.820   FastTrigDes_o
    SLICE_X96Y157.CLK    Tsrck                 1.091   TriggerData_3
                                                       TriggerData_3
    -------------------------------------------------  ---------------------------
    Total                                      3.271ns (1.451ns logic, 1.820ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_2 (SLICE_X96Y157.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.271ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (5.904 - 5.924)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y172.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X96Y157.SR     net (fanout=10)       1.820   FastTrigDes_o
    SLICE_X96Y157.CLK    Tsrck                 1.091   TriggerData_3
                                                       TriggerData_2
    -------------------------------------------------  ---------------------------
    Total                                      3.271ns (1.451ns logic, 1.820ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_5 (SLICE_X96Y155.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_5 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.094ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (5.902 - 5.924)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y172.YQ     Tcko                  0.360   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X96Y155.SR     net (fanout=10)       1.643   FastTrigDes_o
    SLICE_X96Y155.CLK    Tsrck                 1.091   TriggerData_5
                                                       TriggerData_5
    -------------------------------------------------  ---------------------------
    Total                                      3.094ns (1.451ns logic, 1.643ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PowerUp2/Trig (SLICE_X77Y169.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_2 (FF)
  Destination:          PowerUp2/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.586ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (5.813 - 5.854)
  Source Clock:         ADC_CLK_OBUF rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: CntTest/count_2 to PowerUp2/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y171.XQ     Tcko                  0.313   CntTest/count<2>
                                                       CntTest/count_2
    SLICE_X77Y169.G4     net (fanout=4)        0.398   CntTest/count<2>
    SLICE_X77Y169.CLK    Tckg        (-Th)     0.125   PowerUp2/Trig
                                                       PowerUp2/Trig_mux00001
                                                       PowerUp2/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.586ns (0.188ns logic, 0.398ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_3 (SLICE_X96Y157.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupAmp_3 (FF)
  Destination:          TriggerData_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.753ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (5.904 - 5.880)
  Source Clock:         ADC_CLK_OBUF rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: GroupAmp_3 to TriggerData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y159.XQ     Tcko                  0.331   GroupAmp<3>
                                                       GroupAmp_3
    SLICE_X96Y157.BX     net (fanout=1)        0.504   GroupAmp<3>
    SLICE_X96Y157.CLK    Tckdi       (-Th)     0.082   TriggerData_3
                                                       TriggerData_3
    -------------------------------------------------  ---------------------------
    Total                                      0.753ns (0.249ns logic, 0.504ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_2 (SLICE_X96Y157.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupAmp_2 (FF)
  Destination:          TriggerData_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.771ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (5.904 - 5.880)
  Source Clock:         ADC_CLK_OBUF rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: GroupAmp_2 to TriggerData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y159.YQ     Tcko                  0.331   GroupAmp<3>
                                                       GroupAmp_2
    SLICE_X96Y157.BY     net (fanout=1)        0.521   GroupAmp<2>
    SLICE_X96Y157.CLK    Tckdi       (-Th)     0.081   TriggerData_3
                                                       TriggerData_2
    -------------------------------------------------  ---------------------------
    Total                                      0.771ns (0.250ns logic, 0.521ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PowerUp1/Trig/CLK
  Logical resource: PowerUp1/Trig/CK
  Location pin: SLICE_X79Y161.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PowerUp2/Trig/CLK
  Logical resource: PowerUp2/Trig/CK
  Location pin: SLICE_X77Y169.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PowerUp0/CLK
  Logical resource: PowerUp0/CK
  Location pin: SLICE_X76Y168.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" 
TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 640 paths analyzed, 217 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.855ns.
--------------------------------------------------------------------------------

Paths for end point Sub_Ped_3 (SLICE_X84Y173.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mrom__varindex0000 (RAM)
  Destination:          Sub_Ped_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.607ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Mrom__varindex0000 to Sub_Ped_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y21.DOA3    Trcko_DOWA            2.100   Mrom__varindex0000
                                                       Mrom__varindex0000
    SLICE_X84Y173.BX     net (fanout=2)        1.228   Test_3_OBUF
    SLICE_X84Y173.CLK    Tdick                 0.279   Sub_Ped<3>
                                                       Sub_Ped_3
    -------------------------------------------------  ---------------------------
    Total                                      3.607ns (2.379ns logic, 1.228ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

Paths for end point Sub_Ped_2 (SLICE_X84Y173.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mrom__varindex0000 (RAM)
  Destination:          Sub_Ped_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.354ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Mrom__varindex0000 to Sub_Ped_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X2Y21.DOA2    Trcko_DOWA            2.100   Mrom__varindex0000
                                                       Mrom__varindex0000
    SLICE_X84Y173.BY     net (fanout=2)        0.974   Test_2_OBUF
    SLICE_X84Y173.CLK    Tdick                 0.280   Sub_Ped<3>
                                                       Sub_Ped_2
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (2.380ns logic, 0.974ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------

Paths for end point TrigDes_o (SLICE_X99Y203.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Amp_Trig/Trig (FF)
  Destination:          TrigDes_o (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.317ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.248ns

  Clock Uncertainty:          0.248ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: Amp_Trig/Trig to TrigDes_o
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y168.YQ     Tcko                  0.340   Amp_Trig/Trig
                                                       Amp_Trig/Trig
    SLICE_X99Y203.SR     net (fanout=5)        2.006   Amp_Trig/Trig
    SLICE_X99Y203.CLK    Tsrck                 0.971   TrigDes_o
                                                       TrigDes_o
    -------------------------------------------------  ---------------------------
    Total                                      3.317ns (1.311ns logic, 2.006ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point Mrom__varindex0000 (RAMB16_X2Y21.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_3 (FF)
  Destination:          Mrom__varindex0000 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (0.784 - 0.812)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_3 to Mrom__varindex0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y171.YQ     Tcko                  0.313   CntTest/count<2>
                                                       CntTest/count_3
    RAMB16_X2Y21.ADDRA7  net (fanout=2)        0.325   CntTest/count<3>
    RAMB16_X2Y21.CLKA    Trckc_ADDRA (-Th)     0.322   Mrom__varindex0000
                                                       Mrom__varindex0000
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (-0.009ns logic, 0.325ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point Mrom__varindex0000 (RAMB16_X2Y21.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_6 (FF)
  Destination:          Mrom__varindex0000 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.784 - 0.809)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_6 to Mrom__varindex0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y173.XQ     Tcko                  0.313   CntTest/count<6>
                                                       CntTest/count_6
    RAMB16_X2Y21.ADDRA10 net (fanout=2)        0.356   CntTest/count<6>
    RAMB16_X2Y21.CLKA    Trckc_ADDRA (-Th)     0.322   Mrom__varindex0000
                                                       Mrom__varindex0000
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (-0.009ns logic, 0.356ns route)
                                                       (-2.6% logic, 102.6% route)

--------------------------------------------------------------------------------

Paths for end point Mrom__varindex0000 (RAMB16_X2Y21.ADDRA8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CntTest/count_4 (FF)
  Destination:          Mrom__varindex0000 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.347ns (Levels of Logic = 0)
  Clock Path Skew:      -0.025ns (0.784 - 0.809)
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: CntTest/count_4 to Mrom__varindex0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y172.XQ     Tcko                  0.313   CntTest/count<4>
                                                       CntTest/count_4
    RAMB16_X2Y21.ADDRA8  net (fanout=2)        0.356   CntTest/count<4>
    RAMB16_X2Y21.CLKA    Trckc_ADDRA (-Th)     0.322   Mrom__varindex0000
                                                       Mrom__varindex0000
    -------------------------------------------------  ---------------------------
    Total                                      0.347ns (-0.009ns logic, 0.356ns route)
                                                       (-2.6% logic, 102.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 10.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: Mrom__varindex0000/CLKA
  Logical resource: Mrom__varindex0000/CLKA
  Location pin: RAMB16_X2Y21.CLKA
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 11.100ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: AllReset/CLK
  Logical resource: Mshreg_AllReset/SRL16E/WS
  Location pin: SLICE_X90Y168.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 11.100ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: GroupSum<3>/CLK
  Logical resource: Mshreg_GroupSum_2/SRL16E/WS
  Location pin: SLICE_X86Y163.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP "DLL_CLKDV_BUF" 
TS_MuxClock_in * 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 118 paths analyzed, 81 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.650ns.
--------------------------------------------------------------------------------

Paths for end point ADCTest/count_4 (SLICE_X57Y162.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          ADCTest/count_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.824ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (5.713 - 5.826)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp1/Trig to ADCTest/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y161.XQ     Tcko                  0.340   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X72Y168.G2     net (fanout=4)        1.164   PowerUp1/Trig
    SLICE_X72Y168.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X57Y162.SR     net (fanout=4)        1.088   PwrUpReset
    SLICE_X57Y162.CLK    Tsrck                 1.037   ADCTest/count<4>
                                                       ADCTest/count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.824ns (1.572ns logic, 2.252ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp2/Trig (FF)
  Destination:          ADCTest/count_4 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.271ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (5.713 - 5.813)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp2/Trig to ADCTest/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y169.YQ     Tcko                  0.340   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X72Y168.G4     net (fanout=2)        0.611   PowerUp2/Trig
    SLICE_X72Y168.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X57Y162.SR     net (fanout=4)        1.088   PwrUpReset
    SLICE_X57Y162.CLK    Tsrck                 1.037   ADCTest/count<4>
                                                       ADCTest/count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.271ns (1.572ns logic, 1.699ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point ADCTest/count_5 (SLICE_X56Y160.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          ADCTest/count_5 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.779ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (5.714 - 5.826)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp1/Trig to ADCTest/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y161.XQ     Tcko                  0.340   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X72Y168.G2     net (fanout=4)        1.164   PowerUp1/Trig
    SLICE_X72Y168.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X56Y160.SR     net (fanout=4)        0.923   PwrUpReset
    SLICE_X56Y160.CLK    Tsrck                 1.157   ADCTest/count<5>
                                                       ADCTest/count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.779ns (1.692ns logic, 2.087ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp2/Trig (FF)
  Destination:          ADCTest/count_5 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.226ns (Levels of Logic = 1)
  Clock Path Skew:      -0.099ns (5.714 - 5.813)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp2/Trig to ADCTest/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y169.YQ     Tcko                  0.340   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X72Y168.G4     net (fanout=2)        0.611   PowerUp2/Trig
    SLICE_X72Y168.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X56Y160.SR     net (fanout=4)        0.923   PwrUpReset
    SLICE_X56Y160.CLK    Tsrck                 1.157   ADCTest/count<5>
                                                       ADCTest/count_5
    -------------------------------------------------  ---------------------------
    Total                                      3.226ns (1.692ns logic, 1.534ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point ADCTest/count_3 (SLICE_X56Y162.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp1/Trig (FF)
  Destination:          ADCTest/count_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.776ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (5.713 - 5.826)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp1/Trig to ADCTest/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y161.XQ     Tcko                  0.340   PowerUp1/Trig
                                                       PowerUp1/Trig
    SLICE_X72Y168.G2     net (fanout=4)        1.164   PowerUp1/Trig
    SLICE_X72Y168.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X56Y162.SR     net (fanout=4)        0.920   PwrUpReset
    SLICE_X56Y162.CLK    Tsrck                 1.157   ADCTest/count<3>
                                                       ADCTest/count_3
    -------------------------------------------------  ---------------------------
    Total                                      3.776ns (1.692ns logic, 2.084ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PowerUp2/Trig (FF)
  Destination:          ADCTest/count_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      3.223ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (5.713 - 5.813)
  Source Clock:         Clk40 rising at 25.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.388ns

  Clock Uncertainty:          0.388ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: PowerUp2/Trig to ADCTest/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y169.YQ     Tcko                  0.340   PowerUp2/Trig
                                                       PowerUp2/Trig
    SLICE_X72Y168.G4     net (fanout=2)        0.611   PowerUp2/Trig
    SLICE_X72Y168.Y      Tilo                  0.195   PwrUpReset
                                                       PwrUpReset1
    SLICE_X56Y162.SR     net (fanout=4)        0.920   PwrUpReset
    SLICE_X56Y162.CLK    Tsrck                 1.157   ADCTest/count<3>
                                                       ADCTest/count_3
    -------------------------------------------------  ---------------------------
    Total                                      3.223ns (1.692ns logic, 1.531ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP "DLL_CLKDV_BUF" TS_MuxClock_in * 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point ShiftReg_test/tmp_16 (SLICE_X48Y129.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ShiftReg_test/tmp_15 (FF)
  Destination:          ShiftReg_test/tmp_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.527ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.758 - 0.744)
  Source Clock:         ADC_SCLK_OBUF rising at 50.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ShiftReg_test/tmp_15 to ShiftReg_test/tmp_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y129.XQ     Tcko                  0.313   ShiftReg_test/tmp<15>
                                                       ShiftReg_test/tmp_15
    SLICE_X48Y129.BY     net (fanout=1)        0.295   ShiftReg_test/tmp<15>
    SLICE_X48Y129.CLK    Tckdi       (-Th)     0.081   ShiftReg_test/tmp<17>
                                                       ShiftReg_test/tmp_16
    -------------------------------------------------  ---------------------------
    Total                                      0.527ns (0.232ns logic, 0.295ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point ShiftReg_test/tmp_21 (SLICE_X49Y129.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ShiftReg_test/tmp_20 (FF)
  Destination:          ShiftReg_test/tmp_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 50.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ShiftReg_test/tmp_20 to ShiftReg_test/tmp_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y129.YQ     Tcko                  0.313   ShiftReg_test/tmp<21>
                                                       ShiftReg_test/tmp_20
    SLICE_X49Y129.BX     net (fanout=1)        0.289   ShiftReg_test/tmp<20>
    SLICE_X49Y129.CLK    Tckdi       (-Th)     0.079   ShiftReg_test/tmp<21>
                                                       ShiftReg_test/tmp_21
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.234ns logic, 0.289ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point ShiftReg_test/tmp_15 (SLICE_X51Y129.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ShiftReg_test/tmp_14 (FF)
  Destination:          ShiftReg_test/tmp_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_SCLK_OBUF rising at 50.000ns
  Destination Clock:    ADC_SCLK_OBUF rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ShiftReg_test/tmp_14 to ShiftReg_test/tmp_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y129.YQ     Tcko                  0.313   ShiftReg_test/tmp<15>
                                                       ShiftReg_test/tmp_14
    SLICE_X51Y129.BX     net (fanout=1)        0.289   ShiftReg_test/tmp<14>
    SLICE_X51Y129.CLK    Tckdi       (-Th)     0.079   ShiftReg_test/tmp<15>
                                                       ShiftReg_test/tmp_15
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.234ns logic, 0.289ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLKDV_BUF = PERIOD TIMEGRP "DLL_CLKDV_BUF" TS_MuxClock_in * 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 48.638ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.681ns (Trpw)
  Physical resource: ShiftReg_test/tmp<21>/SR
  Logical resource: ShiftReg_test/tmp_21/SR
  Location pin: SLICE_X49Y129.SR
  Clock network: ADCtest_reg_sset
--------------------------------------------------------------------------------
Slack: 48.638ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.681ns (Trpw)
  Physical resource: ShiftReg_test/tmp<21>/SR
  Logical resource: ShiftReg_test/tmp_21/SR
  Location pin: SLICE_X49Y129.SR
  Clock network: ADCtest_reg_sset
--------------------------------------------------------------------------------
Slack: 48.638ns (period - (min low pulse limit / (low pulse / period)))
  Period: 50.000ns
  Low pulse: 25.000ns
  Low pulse limit: 0.681ns (Trpw)
  Physical resource: ShiftReg_test/tmp<21>/SR
  Logical resource: ShiftReg_test/tmp_20/SR
  Location pin: SLICE_X49Y129.SR
  Clock network: ADCtest_reg_sset
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_MuxClock_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MuxClock_in                 |     25.000ns|     10.000ns|      7.710ns|            0|            0|            0|          793|
| TS_DLL_CLK0_BUF               |     25.000ns|      7.358ns|          N/A|            0|            0|           35|            0|
| TS_DLL_CLK2X_BUF              |     12.500ns|      3.855ns|          N/A|            0|            0|          640|            0|
| TS_DLL_CLKDV_BUF              |     50.000ns|      8.650ns|          N/A|            0|            0|          118|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock MuxClock_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MuxClock_in    |    4.325|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Qclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Qclock         |    2.671|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 961 paths, 0 nets, and 515 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jan 09 18:05:42 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 374 MB



