

* https://www.veripool.org/verilator/

Verilator, the fastest Verilog/SystemVerilog simulator.

1. Accepts Verilog or SystemVerilog
2. Performs lint code-quality checks
3. Compiles into multithreaded C++, or SystemC
4. Creates XML to front-end your own tools

Icarus Verilog 適合學生寫作業用

Verilator 適合更進階的模擬，特別是軟硬體聯合模擬測試 (Verilog + C++)。

## 範例

* https://itsembedded.com/dhd/verilator_1/
    * 簡易案例， verilog 模組 + C++ testbench
* https://projectf.io/posts/verilog-sim-verilator-sdl/
    * Verilator 和 SDL 繪圖聯合案例
