\doxysection{RCC Peripheral Base and Register Offsets }
\hypertarget{group___r_c_c___b_a_s_e}{}\label{group___r_c_c___b_a_s_e}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_ga74944438a086975793d26ae48d5882d4}{RCC}}~0x40023800\+UL
\begin{DoxyCompactList}\small\item\em RCC base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_ga6df8d81c05c07cb0c26bbf27ea7fe55c}{RCC\+\_\+\+CR\+\_\+\+OFFSET}}~0x00
\begin{DoxyCompactList}\small\item\em Clock control register offset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_ga4189481857f7425df84455219b54371d}{RCC\+\_\+\+PLLCFGR\+\_\+\+OFFSET}}~0x04
\begin{DoxyCompactList}\small\item\em PLL configuration register offset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_gafb1e90a88869585b970749de3c16ce4a}{RCC\+\_\+\+CFGR\+\_\+\+OFFSET}}~0x08
\begin{DoxyCompactList}\small\item\em Clock configuration register offset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_ga8ea16f4ec52cd4facc9298f13b93ecb3}{RCC\+\_\+\+CR\+\_\+\+HSE\+\_\+\+ON\+\_\+\+BIT}}~16
\begin{DoxyCompactList}\small\item\em HSE clock enable bit. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_gadf4d93865fe92e5c898894eaac4d877e}{RCC\+\_\+\+CR\+\_\+\+HSE\+\_\+\+READY\+\_\+\+BIT}}~17
\begin{DoxyCompactList}\small\item\em HSE clock ready flag bit. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_ga16a5aecf5b75ad7fa25fc70bcfec8033}{RCC\+\_\+\+CR\+\_\+\+HSI\+\_\+\+ON\+\_\+\+BIT}}~0
\begin{DoxyCompactList}\small\item\em HSI clock enable bit. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_gac9a51737f0602336f92aaba23a6c50d9}{RCC\+\_\+\+CR\+\_\+\+HSI\+\_\+\+READY\+\_\+\+BIT}}~1
\begin{DoxyCompactList}\small\item\em HSI clock ready flag bit. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_gafabd8648ccb5ffc8635a5c0c2fa1e79d}{RCC\+\_\+\+CR\+\_\+\+PLL\+\_\+\+ON\+\_\+\+BIT}}~24
\begin{DoxyCompactList}\small\item\em PLL enable bit. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_gae7323fb614360e394836159af75fa186}{RCC\+\_\+\+CR\+\_\+\+PLL\+\_\+\+READY\+\_\+\+BIT}}~25
\begin{DoxyCompactList}\small\item\em PLL ready flag bit. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_ga2d369ff60a8373f1419c1f1821336dc6}{RCC\+\_\+\+PLLCFGR\+\_\+\+SRC\+\_\+\+BIT}}~22
\begin{DoxyCompactList}\small\item\em PLL source selection bit. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_ga9de55c5934db725ac111f5da7cf51127}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+BIT}}~0
\begin{DoxyCompactList}\small\item\em PLLM bits (6 bits) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_ga54c5b68aa65e2586877090bdb45a79ab}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+BIT}}~6
\begin{DoxyCompactList}\small\item\em PLLN bits (9 bits) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_ga4afe0a18460ce183f3d775d5b67b808b}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+BIT}}~16
\begin{DoxyCompactList}\small\item\em PLLP bits (2 bits) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_ga1061770c6f680b08b445774a9741acbb}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+BIT}}~24
\begin{DoxyCompactList}\small\item\em PLLQ bits (4 bits) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_ga4c292f9dbb00877a04481fc6838d0356}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+BIT}}~4
\begin{DoxyCompactList}\small\item\em AHB prescaler bits (4 bits) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_ga8db4c40c95df72a7303256eab04dbe11}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+BIT}}~10
\begin{DoxyCompactList}\small\item\em APB1 prescaler bits (3 bits) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_ga9dec67e76675eb509510cc920261991c}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+BIT}}~13
\begin{DoxyCompactList}\small\item\em APB2 prescaler bits (3 bits) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_ga0db399aa7cfbe2c1202953de9bd3e90f}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+BIT}}~0
\begin{DoxyCompactList}\small\item\em System clock switch bits (2 bits) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_gaabb2d6d1cbfe98214bb2c767203f1352}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+BIT}}~2
\begin{DoxyCompactList}\small\item\em System clock switch status bits (2 bits) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_ga2b7d7f29b09a49c31404fc0d44645c84}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}}~0x0
\begin{DoxyCompactList}\small\item\em AHB clock\+: SYSCLK not divided. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_ga0e340725f46e9462d9b02a079b9fa8ae}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}}~0x5
\begin{DoxyCompactList}\small\item\em APB1 clock\+: AHB divided by 4. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_ga99d9c91eaad122460d324a71cc939d1b}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2}}~0x4
\begin{DoxyCompactList}\small\item\em APB2 clock\+: AHB divided by 2. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_ga9de1f4d1c7782cc9033f593e6729737f}{FLASH\+\_\+\+INTERFACE\+\_\+\+REGISTER}}~0x40023\+C00
\begin{DoxyCompactList}\small\item\em Flash Interface base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c___b_a_s_e_ga1d4c68cf6964431b0df5b0a02dbfeac3}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+BIT}}~0
\begin{DoxyCompactList}\small\item\em Flash ACR Latency bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___r_c_c___b_a_s_e_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{group___r_c_c___b_a_s_e_ga1d4c68cf6964431b0df5b0a02dbfeac3}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!FLASH\_ACR\_LATENCY\_BIT@{FLASH\_ACR\_LATENCY\_BIT}}
\index{FLASH\_ACR\_LATENCY\_BIT@{FLASH\_ACR\_LATENCY\_BIT}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{FLASH\_ACR\_LATENCY\_BIT}{FLASH\_ACR\_LATENCY\_BIT}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_ga1d4c68cf6964431b0df5b0a02dbfeac3} 
\#define FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+BIT~0}



Flash ACR Latency bits. 

\Hypertarget{group___r_c_c___b_a_s_e_ga9de1f4d1c7782cc9033f593e6729737f}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!FLASH\_INTERFACE\_REGISTER@{FLASH\_INTERFACE\_REGISTER}}
\index{FLASH\_INTERFACE\_REGISTER@{FLASH\_INTERFACE\_REGISTER}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{FLASH\_INTERFACE\_REGISTER}{FLASH\_INTERFACE\_REGISTER}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_ga9de1f4d1c7782cc9033f593e6729737f} 
\#define FLASH\+\_\+\+INTERFACE\+\_\+\+REGISTER~0x40023\+C00}



Flash Interface base address. 

\Hypertarget{group___r_c_c___b_a_s_e_ga74944438a086975793d26ae48d5882d4}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC@{RCC}}
\index{RCC@{RCC}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC}{RCC}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_ga74944438a086975793d26ae48d5882d4} 
\#define RCC~0x40023800\+UL}



RCC base address. 

\Hypertarget{group___r_c_c___b_a_s_e_ga4c292f9dbb00877a04481fc6838d0356}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC\_CFGR\_HPRE\_BIT@{RCC\_CFGR\_HPRE\_BIT}}
\index{RCC\_CFGR\_HPRE\_BIT@{RCC\_CFGR\_HPRE\_BIT}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_BIT}{RCC\_CFGR\_HPRE\_BIT}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_ga4c292f9dbb00877a04481fc6838d0356} 
\#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+BIT~4}



AHB prescaler bits (4 bits) 

\Hypertarget{group___r_c_c___b_a_s_e_ga2b7d7f29b09a49c31404fc0d44645c84}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC\_CFGR\_HPRE\_DIV1@{RCC\_CFGR\_HPRE\_DIV1}}
\index{RCC\_CFGR\_HPRE\_DIV1@{RCC\_CFGR\_HPRE\_DIV1}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE\_DIV1}{RCC\_CFGR\_HPRE\_DIV1}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_ga2b7d7f29b09a49c31404fc0d44645c84} 
\#define RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1~0x0}



AHB clock\+: SYSCLK not divided. 

\Hypertarget{group___r_c_c___b_a_s_e_gafb1e90a88869585b970749de3c16ce4a}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC\_CFGR\_OFFSET@{RCC\_CFGR\_OFFSET}}
\index{RCC\_CFGR\_OFFSET@{RCC\_CFGR\_OFFSET}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_OFFSET}{RCC\_CFGR\_OFFSET}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_gafb1e90a88869585b970749de3c16ce4a} 
\#define RCC\+\_\+\+CFGR\+\_\+\+OFFSET~0x08}



Clock configuration register offset. 

\Hypertarget{group___r_c_c___b_a_s_e_ga8db4c40c95df72a7303256eab04dbe11}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC\_CFGR\_PPRE1\_BIT@{RCC\_CFGR\_PPRE1\_BIT}}
\index{RCC\_CFGR\_PPRE1\_BIT@{RCC\_CFGR\_PPRE1\_BIT}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_BIT}{RCC\_CFGR\_PPRE1\_BIT}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_ga8db4c40c95df72a7303256eab04dbe11} 
\#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+BIT~10}



APB1 prescaler bits (3 bits) 

\Hypertarget{group___r_c_c___b_a_s_e_ga0e340725f46e9462d9b02a079b9fa8ae}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC\_CFGR\_PPRE1\_DIV4@{RCC\_CFGR\_PPRE1\_DIV4}}
\index{RCC\_CFGR\_PPRE1\_DIV4@{RCC\_CFGR\_PPRE1\_DIV4}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1\_DIV4}{RCC\_CFGR\_PPRE1\_DIV4}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_ga0e340725f46e9462d9b02a079b9fa8ae} 
\#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4~0x5}



APB1 clock\+: AHB divided by 4. 

\Hypertarget{group___r_c_c___b_a_s_e_ga9dec67e76675eb509510cc920261991c}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC\_CFGR\_PPRE2\_BIT@{RCC\_CFGR\_PPRE2\_BIT}}
\index{RCC\_CFGR\_PPRE2\_BIT@{RCC\_CFGR\_PPRE2\_BIT}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_BIT}{RCC\_CFGR\_PPRE2\_BIT}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_ga9dec67e76675eb509510cc920261991c} 
\#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+BIT~13}



APB2 prescaler bits (3 bits) 

\Hypertarget{group___r_c_c___b_a_s_e_ga99d9c91eaad122460d324a71cc939d1b}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC\_CFGR\_PPRE2\_DIV2@{RCC\_CFGR\_PPRE2\_DIV2}}
\index{RCC\_CFGR\_PPRE2\_DIV2@{RCC\_CFGR\_PPRE2\_DIV2}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2\_DIV2}{RCC\_CFGR\_PPRE2\_DIV2}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_ga99d9c91eaad122460d324a71cc939d1b} 
\#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2~0x4}



APB2 clock\+: AHB divided by 2. 

\Hypertarget{group___r_c_c___b_a_s_e_ga0db399aa7cfbe2c1202953de9bd3e90f}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC\_CFGR\_SW\_BIT@{RCC\_CFGR\_SW\_BIT}}
\index{RCC\_CFGR\_SW\_BIT@{RCC\_CFGR\_SW\_BIT}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_SW\_BIT}{RCC\_CFGR\_SW\_BIT}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_ga0db399aa7cfbe2c1202953de9bd3e90f} 
\#define RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+BIT~0}



System clock switch bits (2 bits) 

\Hypertarget{group___r_c_c___b_a_s_e_gaabb2d6d1cbfe98214bb2c767203f1352}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC\_CFGR\_SWS\_BIT@{RCC\_CFGR\_SWS\_BIT}}
\index{RCC\_CFGR\_SWS\_BIT@{RCC\_CFGR\_SWS\_BIT}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_SWS\_BIT}{RCC\_CFGR\_SWS\_BIT}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_gaabb2d6d1cbfe98214bb2c767203f1352} 
\#define RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+BIT~2}



System clock switch status bits (2 bits) 

\Hypertarget{group___r_c_c___b_a_s_e_ga8ea16f4ec52cd4facc9298f13b93ecb3}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC\_CR\_HSE\_ON\_BIT@{RCC\_CR\_HSE\_ON\_BIT}}
\index{RCC\_CR\_HSE\_ON\_BIT@{RCC\_CR\_HSE\_ON\_BIT}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSE\_ON\_BIT}{RCC\_CR\_HSE\_ON\_BIT}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_ga8ea16f4ec52cd4facc9298f13b93ecb3} 
\#define RCC\+\_\+\+CR\+\_\+\+HSE\+\_\+\+ON\+\_\+\+BIT~16}



HSE clock enable bit. 

\Hypertarget{group___r_c_c___b_a_s_e_gadf4d93865fe92e5c898894eaac4d877e}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC\_CR\_HSE\_READY\_BIT@{RCC\_CR\_HSE\_READY\_BIT}}
\index{RCC\_CR\_HSE\_READY\_BIT@{RCC\_CR\_HSE\_READY\_BIT}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSE\_READY\_BIT}{RCC\_CR\_HSE\_READY\_BIT}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_gadf4d93865fe92e5c898894eaac4d877e} 
\#define RCC\+\_\+\+CR\+\_\+\+HSE\+\_\+\+READY\+\_\+\+BIT~17}



HSE clock ready flag bit. 

\Hypertarget{group___r_c_c___b_a_s_e_ga16a5aecf5b75ad7fa25fc70bcfec8033}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC\_CR\_HSI\_ON\_BIT@{RCC\_CR\_HSI\_ON\_BIT}}
\index{RCC\_CR\_HSI\_ON\_BIT@{RCC\_CR\_HSI\_ON\_BIT}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSI\_ON\_BIT}{RCC\_CR\_HSI\_ON\_BIT}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_ga16a5aecf5b75ad7fa25fc70bcfec8033} 
\#define RCC\+\_\+\+CR\+\_\+\+HSI\+\_\+\+ON\+\_\+\+BIT~0}



HSI clock enable bit. 

\Hypertarget{group___r_c_c___b_a_s_e_gac9a51737f0602336f92aaba23a6c50d9}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC\_CR\_HSI\_READY\_BIT@{RCC\_CR\_HSI\_READY\_BIT}}
\index{RCC\_CR\_HSI\_READY\_BIT@{RCC\_CR\_HSI\_READY\_BIT}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_HSI\_READY\_BIT}{RCC\_CR\_HSI\_READY\_BIT}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_gac9a51737f0602336f92aaba23a6c50d9} 
\#define RCC\+\_\+\+CR\+\_\+\+HSI\+\_\+\+READY\+\_\+\+BIT~1}



HSI clock ready flag bit. 

\Hypertarget{group___r_c_c___b_a_s_e_ga6df8d81c05c07cb0c26bbf27ea7fe55c}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC\_CR\_OFFSET@{RCC\_CR\_OFFSET}}
\index{RCC\_CR\_OFFSET@{RCC\_CR\_OFFSET}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_OFFSET}{RCC\_CR\_OFFSET}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_ga6df8d81c05c07cb0c26bbf27ea7fe55c} 
\#define RCC\+\_\+\+CR\+\_\+\+OFFSET~0x00}



Clock control register offset. 

\Hypertarget{group___r_c_c___b_a_s_e_gafabd8648ccb5ffc8635a5c0c2fa1e79d}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC\_CR\_PLL\_ON\_BIT@{RCC\_CR\_PLL\_ON\_BIT}}
\index{RCC\_CR\_PLL\_ON\_BIT@{RCC\_CR\_PLL\_ON\_BIT}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_PLL\_ON\_BIT}{RCC\_CR\_PLL\_ON\_BIT}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_gafabd8648ccb5ffc8635a5c0c2fa1e79d} 
\#define RCC\+\_\+\+CR\+\_\+\+PLL\+\_\+\+ON\+\_\+\+BIT~24}



PLL enable bit. 

\Hypertarget{group___r_c_c___b_a_s_e_gae7323fb614360e394836159af75fa186}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC\_CR\_PLL\_READY\_BIT@{RCC\_CR\_PLL\_READY\_BIT}}
\index{RCC\_CR\_PLL\_READY\_BIT@{RCC\_CR\_PLL\_READY\_BIT}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_CR\_PLL\_READY\_BIT}{RCC\_CR\_PLL\_READY\_BIT}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_gae7323fb614360e394836159af75fa186} 
\#define RCC\+\_\+\+CR\+\_\+\+PLL\+\_\+\+READY\+\_\+\+BIT~25}



PLL ready flag bit. 

\Hypertarget{group___r_c_c___b_a_s_e_ga4189481857f7425df84455219b54371d}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC\_PLLCFGR\_OFFSET@{RCC\_PLLCFGR\_OFFSET}}
\index{RCC\_PLLCFGR\_OFFSET@{RCC\_PLLCFGR\_OFFSET}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_OFFSET}{RCC\_PLLCFGR\_OFFSET}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_ga4189481857f7425df84455219b54371d} 
\#define RCC\+\_\+\+PLLCFGR\+\_\+\+OFFSET~0x04}



PLL configuration register offset. 

\Hypertarget{group___r_c_c___b_a_s_e_ga9de55c5934db725ac111f5da7cf51127}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC\_PLLCFGR\_PLLM\_BIT@{RCC\_PLLCFGR\_PLLM\_BIT}}
\index{RCC\_PLLCFGR\_PLLM\_BIT@{RCC\_PLLCFGR\_PLLM\_BIT}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLM\_BIT}{RCC\_PLLCFGR\_PLLM\_BIT}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_ga9de55c5934db725ac111f5da7cf51127} 
\#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+BIT~0}



PLLM bits (6 bits) 

\Hypertarget{group___r_c_c___b_a_s_e_ga54c5b68aa65e2586877090bdb45a79ab}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC\_PLLCFGR\_PLLN\_BIT@{RCC\_PLLCFGR\_PLLN\_BIT}}
\index{RCC\_PLLCFGR\_PLLN\_BIT@{RCC\_PLLCFGR\_PLLN\_BIT}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLN\_BIT}{RCC\_PLLCFGR\_PLLN\_BIT}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_ga54c5b68aa65e2586877090bdb45a79ab} 
\#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+BIT~6}



PLLN bits (9 bits) 

\Hypertarget{group___r_c_c___b_a_s_e_ga4afe0a18460ce183f3d775d5b67b808b}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC\_PLLCFGR\_PLLP\_BIT@{RCC\_PLLCFGR\_PLLP\_BIT}}
\index{RCC\_PLLCFGR\_PLLP\_BIT@{RCC\_PLLCFGR\_PLLP\_BIT}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLP\_BIT}{RCC\_PLLCFGR\_PLLP\_BIT}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_ga4afe0a18460ce183f3d775d5b67b808b} 
\#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+BIT~16}



PLLP bits (2 bits) 

\Hypertarget{group___r_c_c___b_a_s_e_ga1061770c6f680b08b445774a9741acbb}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC\_PLLCFGR\_PLLQ\_BIT@{RCC\_PLLCFGR\_PLLQ\_BIT}}
\index{RCC\_PLLCFGR\_PLLQ\_BIT@{RCC\_PLLCFGR\_PLLQ\_BIT}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_PLLQ\_BIT}{RCC\_PLLCFGR\_PLLQ\_BIT}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_ga1061770c6f680b08b445774a9741acbb} 
\#define RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+BIT~24}



PLLQ bits (4 bits) 

\Hypertarget{group___r_c_c___b_a_s_e_ga2d369ff60a8373f1419c1f1821336dc6}\index{RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}!RCC\_PLLCFGR\_SRC\_BIT@{RCC\_PLLCFGR\_SRC\_BIT}}
\index{RCC\_PLLCFGR\_SRC\_BIT@{RCC\_PLLCFGR\_SRC\_BIT}!RCC Peripheral Base and Register Offsets@{RCC Peripheral Base and Register Offsets}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLCFGR\_SRC\_BIT}{RCC\_PLLCFGR\_SRC\_BIT}}
{\footnotesize\ttfamily \label{group___r_c_c___b_a_s_e_ga2d369ff60a8373f1419c1f1821336dc6} 
\#define RCC\+\_\+\+PLLCFGR\+\_\+\+SRC\+\_\+\+BIT~22}



PLL source selection bit. 

