$date
	Tue Apr  9 23:23:54 2013
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test $end
$scope module DUT $end
$var wire 4 ! d [3:0] $end
$var wire 2 " nselect [1:0] $end
$var wire 1 # q $end
$var wire 1 $ q1 $end
$var wire 1 % q2 $end
$var wire 1 & q3 $end
$var wire 1 ' q4 $end
$var wire 2 ( select [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
0'
0&
0%
1$
1#
b11 "
b1 !
$end
#100
b10 "
0$
1%
b1 (
b10 !
#200
1&
1#
b1 "
0%
b10 (
b101 !
#300
0#
0&
b0 "
b11 (
b111 !
#400
1#
1'
b1000 !
#500
