{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1710580616189 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1710580616228 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mcu_top EP4CE55F23I7 " "Selected device EP4CE55F23I7 for design \"mcu_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1710580616323 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710580616350 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1710580616350 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\|wire_pll1_clk\[0\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_50m_altpll.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v" 50 -1 0 } } { "" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1710580616391 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_50m_altpll.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v" 50 -1 0 } } { "" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1710580616391 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\|wire_pll1_clk\[2\] 8 5 0 0 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_50m_altpll.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v" 50 -1 0 } } { "" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1710580616391 ""}  } { { "db/pll_50m_altpll.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v" 50 -1 0 } } { "" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1710580616391 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1710580616739 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710580616991 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710580616991 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710580616991 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710580616991 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710580616991 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710580616991 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710580616991 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710580616991 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710580616991 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710580616991 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710580616991 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710580616991 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710580616991 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710580616991 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1710580616991 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1710580616991 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 53131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710580617044 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 53133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710580617044 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 53135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710580617044 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 53137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710580617044 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 53139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1710580617044 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1710580617044 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1710580617050 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1710580619131 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 13 " "No exact pin location assignment(s) for 2 pins of 13 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1710580619791 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1710580622404 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1710580622404 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1710580622404 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1710580622404 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_ep4_mcu_full_timing_constrain.sdc " "Reading SDC File: 'fpga_ep4_mcu_full_timing_constrain.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1710580622493 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710580622504 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710580622504 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1710580622504 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1710580622504 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580622700 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580622700 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "hse (Rise) hse (Rise) setup and hold " "From hse (Rise) to hse (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580622700 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Rise) setup and hold " "From jtag_tck (Rise) to jtag_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580622700 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "jtag_tck (Rise) jtag_tck (Fall) setup and hold " "From jtag_tck (Rise) to jtag_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580622700 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "lsi (Rise) lsi (Rise) setup and hold " "From lsi (Rise) to lsi (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580622700 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "lsi (Fall) lsi (Rise) setup and hold " "From lsi (Fall) to lsi (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580622700 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "lsi (Rise) lsi (Fall) setup and hold " "From lsi (Rise) to lsi (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580622700 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "lsi (Fall) lsi (Fall) setup and hold " "From lsi (Fall) to lsi (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580622700 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580622700 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580622700 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580622700 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580622700 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) setup and hold " "From u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) to u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1710580622700 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1710580622700 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1710580622701 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710580622701 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710580622701 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710580622701 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          hse " "  20.000          hse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710580622701 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000     jtag_tck " " 200.000     jtag_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710580622701 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000          lsi " " 100.000          lsi" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710580622701 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  25.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710580622701 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  20.000 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710580622701 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  12.500 u_fpga_platform\|u_pll0\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1710580622701 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1710580622701 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710580626111 ""}  } { { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 53109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710580626111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710580626111 ""}  } { { "db/pll_50m_altpll.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710580626111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710580626111 ""}  } { { "db/pll_50m_altpll.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710580626111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node fpga_platform:u_fpga_platform\|pll_50m:u_pll0\|altpll:altpll_component\|pll_50m_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710580626111 ""}  } { { "db/pll_50m_altpll.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/db/pll_50m_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710580626111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_platform:u_fpga_platform\|clk_even_division:u_lsi\|outclk1  " "Automatically promoted node fpga_platform:u_fpga_platform\|clk_even_division:u_lsi\|outclk1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710580626111 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fpga_platform:u_fpga_platform\|clk_even_division:u_lsi\|outclk1~0 " "Destination node fpga_platform:u_fpga_platform\|clk_even_division:u_lsi\|outclk1~0" {  } { { "../../../library/rtl_logic/clock_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 39368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710580626111 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1710580626111 ""}  } { { "../../../library/rtl_logic/clock_gen.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/clock_gen.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710580626111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710580626111 ""}  } { { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 52567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710580626111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|H8bdt6~0  " "Automatically promoted node fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|H8bdt6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710580626111 ""}  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 22719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710580626111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_root_rstn  " "Automatically promoted node sys_root_rstn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710580626111 ""}  } { { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 18035 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710580626111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Ik2nz6  " "Automatically promoted node fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Ik2nz6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710580626111 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|H8bdt6~0 " "Destination node fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|H8bdt6~0" {  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 174 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 22719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710580626111 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1710580626111 ""}  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6524 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 12193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710580626111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Ym2nz6  " "Automatically promoted node fp_domain:u_fp_domain\|CORTEXM3INTEGRATIONDS:u_CORTEXM3INTEGRATION\|cortexm3ds_logic:u_cortexm3ds_logic\|Ym2nz6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710580626111 ""}  } { { "../../../library/cm3/cortexm3ds_logic.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/cm3/cortexm3ds_logic.v" 6524 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 12197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710580626111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_regs_wrap:u_uart_regs_wrap\|sync_ff:u_sync_ff_inst0\|Y\[0\]  " "Automatically promoted node fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_regs_wrap:u_uart_regs_wrap\|sync_ff:u_sync_ff_inst0\|Y\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710580626111 ""}  } { { "../../../library/rtl_logic/sync_ff.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 1295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710580626111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_regs_wrap:u_uart_regs_wrap\|sync_ff:u_sync_ff_inst1\|Y\[0\]  " "Automatically promoted node fp_domain:u_fp_domain\|apb0_top:u_apb0_sync_top\|uart_top:u_uart0\|uart_regs_wrap:u_uart_regs_wrap\|sync_ff:u_sync_ff_inst1\|Y\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710580626111 ""}  } { { "../../../library/rtl_logic/sync_ff.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/library/rtl_logic/sync_ff.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 18408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710580626111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_platform:u_fpga_platform\|pll_locked_cnt~2  " "Automatically promoted node fpga_platform:u_fpga_platform\|pll_locked_cnt~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710580626111 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fpga_platform:u_fpga_platform\|pll_locked_cnt\[3\]~3 " "Destination node fpga_platform:u_fpga_platform\|pll_locked_cnt\[3\]~3" {  } { { "../../../user/fpga_verilog/fpga_platform.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 22507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710580626111 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fpga_platform:u_fpga_platform\|pll_locked_cnt\[1\]~4 " "Destination node fpga_platform:u_fpga_platform\|pll_locked_cnt\[1\]~4" {  } { { "../../../user/fpga_verilog/fpga_platform.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 22508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710580626111 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fpga_platform:u_fpga_platform\|pll_locked_cnt~5 " "Destination node fpga_platform:u_fpga_platform\|pll_locked_cnt~5" {  } { { "../../../user/fpga_verilog/fpga_platform.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 22509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1710580626111 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1710580626111 ""}  } { { "../../../user/fpga_verilog/fpga_platform.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 22505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710580626111 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fpga_platform:u_fpga_platform\|pll_rstn  " "Automatically promoted node fpga_platform:u_fpga_platform\|pll_rstn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1710580626111 ""}  } { { "../../../user/fpga_verilog/fpga_platform.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/fpga_verilog/fpga_platform.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1710580626111 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1710580628159 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710580628179 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1710580628181 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710580628210 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1710580628243 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1710580628282 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1710580629420 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1710580629441 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1710580629441 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 1 1 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 1 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1710580629461 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1710580629461 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1710580629461 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 29 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710580629462 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 40 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710580629462 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 42 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710580629462 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 43 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710580629462 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710580629462 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 37 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710580629462 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 7 36 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710580629462 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1710580629462 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1710580629462 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1710580629462 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1710580631680 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1710580635807 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOA\[2\] " "Node \"GPIOA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" "" { Assignment "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIOA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1710580636063 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIOA\[3\] " "Node \"GPIOA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" "" { Assignment "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIOA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1710580636063 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1710580636063 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710580636063 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1710580636092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1710580638361 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710580643001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1710580643174 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1710580714777 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:12 " "Fitter placement operations ending: elapsed time is 00:01:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710580714778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1710580717982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "61 X55_Y21 X65_Y31 " "Router estimated peak interconnect usage is 61% of the available device resources in the region that extends from location X55_Y21 to location X65_Y31" {  } { { "loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 61% of the available device resources in the region that extends from location X55_Y21 to location X65_Y31"} { { 12 { 0 ""} 55 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1710580736585 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1710580736585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:15 " "Fitter routing operations ending: elapsed time is 00:02:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710580854334 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 31.70 " "Total time spent on timing analysis during the Fitter is 31.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1710580855033 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710580855229 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710580857444 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1710580857457 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1710580860488 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1710580864624 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1710580867231 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "9 Cyclone IV E " "9 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RXD1 3.3-V LVTTL B13 " "Pin RXD1 uses I/O standard 3.3-V LVTTL at B13" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { RXD1 } } } { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" "" { Assignment "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RXD1" } } } } { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710580867274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TDO 3.3-V LVTTL E14 " "Pin TDO uses I/O standard 3.3-V LVTTL at E14" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { TDO } } } { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" "" { Assignment "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TDO" } } } } { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710580867274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TMS 3.3-V LVTTL E11 " "Pin TMS uses I/O standard 3.3-V LVTTL at E11" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { TMS } } } { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" "" { Assignment "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TMS" } } } } { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710580867274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RSTN 3.3-V LVTTL K17 " "Pin RSTN uses I/O standard 3.3-V LVTTL at K17" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { RSTN } } } { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" "" { Assignment "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RSTN" } } } } { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710580867274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL T2 " "Pin CLK uses I/O standard 3.3-V LVTTL at T2" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { CLK } } } { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" "" { Assignment "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710580867274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TCK 3.3-V LVTTL C10 " "Pin TCK uses I/O standard 3.3-V LVTTL at C10" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { TCK } } } { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" "" { Assignment "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TCK" } } } } { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710580867274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TRST 3.3-V LVTTL E13 " "Pin TRST uses I/O standard 3.3-V LVTTL at E13" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { TRST } } } { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" "" { Assignment "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TRST" } } } } { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710580867274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TDI 3.3-V LVTTL D8 " "Pin TDI uses I/O standard 3.3-V LVTTL at D8" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { TDI } } } { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" "" { Assignment "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TDI" } } } } { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710580867274 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RXD 3.3-V LVTTL B16 " "Pin RXD uses I/O standard 3.3-V LVTTL at B16" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { RXD } } } { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" "" { Assignment "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RXD" } } } } { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1710580867274 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1710580867274 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MDIO a permanently enabled " "Pin MDIO has a permanently enabled output enable" {  } { { "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/export/SoftWare/Altera/QuartusPrimeStd_2018/quartus/linux64/pin_planner.ppl" { MDIO } } } { "../../../user/verilog/mcu_top.v" "" { Text "/home/master/project/cm3_ahbmtx_mcu/user/verilog/mcu_top.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1710580867274 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1710580867274 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.fit.smsg " "Generated suppressed messages file /home/master/project/cm3_ahbmtx_mcu/project/fpga_syn/fpga_ep4_mcu_full_quartus/output_files/mcu_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1710580868497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2498 " "Peak virtual memory: 2498 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710580871926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 16 17:21:11 2024 " "Processing ended: Sat Mar 16 17:21:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710580871926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:16 " "Elapsed time: 00:04:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710580871926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:53 " "Total CPU time (on all processors): 00:09:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710580871926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1710580871926 ""}
