
---------- Begin Simulation Statistics ----------
final_tick                                33465461500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174284                       # Simulator instruction rate (inst/s)
host_mem_usage                                4481056                       # Number of bytes of host memory used
host_op_rate                                   353893                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    76.71                       # Real time elapsed on the host
host_tick_rate                              436239192                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13369913                       # Number of instructions simulated
sim_ops                                      27148402                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033465                       # Number of seconds simulated
sim_ticks                                 33465461500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               92                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              289                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             56                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              56                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    289                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           38                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     20977542                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              6.693092                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5693342                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    2461218                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                        35066                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    1493540                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                          534                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       26424957                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.149408                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    5358996                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          613                       # TLB misses on write requests
system.cpu0.numCycles                        66930923                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             692868      3.30%      3.30% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               16308207     77.74%     81.04% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2368      0.01%     81.06% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 162889      0.78%     81.83% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                25090      0.12%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     81.95% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2096      0.01%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     81.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 24906      0.12%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     82.08% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                 86613      0.41%     82.49% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  6936      0.03%     82.53% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                 95642      0.46%     82.98% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                89955      0.43%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     83.41% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6163      0.03%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     83.44% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd             1714      0.01%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     83.45% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt             8287      0.04%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult              82      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     83.49% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1890985      9.01%     92.50% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1365189      6.51%     99.01% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           156640      0.75%     99.76% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           50912      0.24%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                20977542                       # Class of committed instruction
system.cpu0.tickCycles                       40505966                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   92                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               65                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             31                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              31                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     65                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           18                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    3369913                       # Number of instructions committed
system.cpu1.committedOps                      6170860                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             19.861266                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1954355                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     556234                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2037                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    2911836                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        10944                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       56801015                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.050349                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1263616                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          205                       # TLB misses on write requests
system.cpu1.numCycles                        66930737                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.03%      0.03% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                3051680     49.45%     49.49% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.01%     49.50% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.02%     49.52% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  189      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     49.52% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.01%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     49.54% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.02%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     49.55% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.02%     49.57% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  843      0.01%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.01%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     49.59% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199681      3.24%     52.83% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133412      2.16%     54.99% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.03%     55.02% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         2775816     44.98%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 6170860                       # Class of committed instruction
system.cpu1.tickCycles                       10129722                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       398334                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        797710                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1909278                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1588                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3818622                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1588                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              33712                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       367431                       # Transaction distribution
system.membus.trans_dist::CleanEvict            30903                       # Transaction distribution
system.membus.trans_dist::ReadExReq            365664                       # Transaction distribution
system.membus.trans_dist::ReadExResp           365663                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         33712                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1197085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1197085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1197085                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     49075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     49075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                49075584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            399376                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  399376    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              399376                       # Request fanout histogram
system.membus.reqLayer4.occupancy          2442024500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               7.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2113678500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4215823                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4215823                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4215823                       # number of overall hits
system.cpu0.icache.overall_hits::total        4215823                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      1143014                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1143014                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      1143014                       # number of overall misses
system.cpu0.icache.overall_misses::total      1143014                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  15754764000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  15754764000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  15754764000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  15754764000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      5358837                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5358837                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      5358837                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5358837                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.213295                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.213295                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.213295                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.213295                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13783.526711                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13783.526711                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13783.526711                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13783.526711                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      1142997                       # number of writebacks
system.cpu0.icache.writebacks::total          1142997                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      1143014                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      1143014                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      1143014                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      1143014                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  14611751000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  14611751000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  14611751000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  14611751000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.213295                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.213295                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.213295                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.213295                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12783.527586                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12783.527586                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12783.527586                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12783.527586                       # average overall mshr miss latency
system.cpu0.icache.replacements               1142997                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4215823                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4215823                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      1143014                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1143014                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  15754764000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  15754764000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      5358837                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5358837                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.213295                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.213295                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13783.526711                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13783.526711                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      1143014                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      1143014                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  14611751000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  14611751000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.213295                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.213295                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12783.527586                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12783.527586                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999587                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5358836                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          1143013                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.688342                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999587                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         44013709                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        44013709                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3327669                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3327669                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3328583                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3328583                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       461988                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        461988                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       463128                       # number of overall misses
system.cpu0.dcache.overall_misses::total       463128                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   9898600000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9898600000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   9898600000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9898600000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3789657                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3789657                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3791711                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3791711                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.121908                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.121908                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.122142                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.122142                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 21426.097648                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21426.097648                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 21373.356826                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 21373.356826                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          544                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs           68                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       201659                       # number of writebacks
system.cpu0.dcache.writebacks::total           201659                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        76212                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        76212                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        76212                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        76212                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       385776                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       385776                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       386814                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       386814                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   7418972500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7418972500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   7451276500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7451276500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.101797                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.101797                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.102016                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.102016                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19231.296141                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19231.296141                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19263.202728                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19263.202728                       # average overall mshr miss latency
system.cpu0.dcache.replacements                386798                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      2074955                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2074955                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       297601                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       297601                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   5515056000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5515056000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      2372556                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2372556                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.125435                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.125435                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 18531.711923                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 18531.711923                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        12915                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12915                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       284686                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       284686                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   4959940500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4959940500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.119991                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.119991                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17422.495311                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17422.495311                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1252714                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1252714                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       164387                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       164387                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   4383544000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4383544000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1417101                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.116002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.116002                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26666.001569                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26666.001569                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        63297                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        63297                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       101090                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       101090                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   2459032000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2459032000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.071336                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.071336                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 24325.175586                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24325.175586                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data          914                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          914                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         1140                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1140                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         2054                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.555015                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.555015                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1038                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data     32304000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     32304000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.505355                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 31121.387283                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 31121.387283                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999613                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3715397                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           386814                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.605125                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999613                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30720502                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30720502                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1254733                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1254733                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1254733                       # number of overall hits
system.cpu1.icache.overall_hits::total        1254733                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8840                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8840                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8840                       # number of overall misses
system.cpu1.icache.overall_misses::total         8840                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    291252500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    291252500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    291252500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    291252500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1263573                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1263573                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1263573                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1263573                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006996                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006996                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006996                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006996                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32947.115385                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32947.115385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32947.115385                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32947.115385                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8824                       # number of writebacks
system.cpu1.icache.writebacks::total             8824                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8840                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8840                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8840                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8840                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    282412500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    282412500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    282412500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    282412500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006996                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006996                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006996                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006996                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 31947.115385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 31947.115385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 31947.115385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 31947.115385                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8824                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1254733                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1254733                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8840                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8840                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    291252500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    291252500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1263573                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1263573                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006996                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006996                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32947.115385                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32947.115385                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8840                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8840                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    282412500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    282412500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006996                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006996                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 31947.115385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 31947.115385                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999567                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1263573                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8840                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           142.938122                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999567                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10117424                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10117424                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      2734565                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2734565                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      2734565                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2734565                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       722938                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        722938                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       722938                       # number of overall misses
system.cpu1.dcache.overall_misses::total       722938                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  58861872500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  58861872500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  58861872500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  58861872500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      3457503                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      3457503                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      3457503                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      3457503                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.209093                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.209093                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.209093                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.209093                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 81420.360391                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81420.360391                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 81420.360391                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81420.360391                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       356918                       # number of writebacks
system.cpu1.dcache.writebacks::total           356918                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       352262                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       352262                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       352262                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       352262                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       370676                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       370676                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       370676                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       370676                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  29361085000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  29361085000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  29361085000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  29361085000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.107209                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.107209                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.107209                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.107209                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 79209.565766                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79209.565766                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 79209.565766                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79209.565766                       # average overall mshr miss latency
system.cpu1.dcache.replacements                370659                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       537299                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         537299                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16402                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16402                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    524218000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    524218000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       553701                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       553701                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.029622                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029622                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 31960.614559                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31960.614559                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16098                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16098                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    492893500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    492893500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.029073                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.029073                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 30618.306622                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 30618.306622                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2197266                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2197266                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       706536                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       706536                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  58337654500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  58337654500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2903802                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2903802                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.243314                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.243314                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82568.552062                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82568.552062                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       351958                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       351958                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       354578                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       354578                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  28868191500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28868191500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.122108                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.122108                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 81415.630693                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81415.630693                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999597                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            3105240                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           370675                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.377258                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999597                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         28030699                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        28030699                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1134462                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              352160                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6377                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               16969                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1509968                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1134462                       # number of overall hits
system.l2.overall_hits::.cpu0.data             352160                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6377                       # number of overall hits
system.l2.overall_hits::.cpu1.data              16969                       # number of overall hits
system.l2.overall_hits::total                 1509968                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              8552                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             34654                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2463                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            353707                       # number of demand (read+write) misses
system.l2.demand_misses::total                 399376                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             8552                       # number of overall misses
system.l2.overall_misses::.cpu0.data            34654                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2463                       # number of overall misses
system.l2.overall_misses::.cpu1.data           353707                       # number of overall misses
system.l2.overall_misses::total                399376                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    753870500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   3102934000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    196303500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  28541043500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32594151500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    753870500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   3102934000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    196303500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  28541043500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32594151500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         1143014                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          386814                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8840                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          370676                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1909344                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        1143014                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         386814                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8840                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         370676                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1909344                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.007482                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.089588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.278620                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.954221                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.209169                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.007482                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.089588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.278620                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.954221                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.209169                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88151.368101                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 89540.428233                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 79700.974421                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 80691.203454                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81612.694554                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88151.368101                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 89540.428233                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 79700.974421                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 80691.203454                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81612.694554                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              367431                       # number of writebacks
system.l2.writebacks::total                    367431                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         8552                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        34654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2463                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       353707                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            399376                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         8552                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        34654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2463                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       353707                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           399376                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    668350500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   2756394000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    171673500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  25003983500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28600401500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    668350500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   2756394000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    171673500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  25003983500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28600401500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.007482                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.089588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.278620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.954221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.209169                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.007482                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.089588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.278620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.954221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.209169                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78151.368101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79540.428233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 69700.974421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 70691.231726                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71612.719593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78151.368101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79540.428233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 69700.974421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 70691.231726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71612.719593                       # average overall mshr miss latency
system.l2.replacements                         399151                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       558577                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           558577                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       558577                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       558577                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1151821                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1151821                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1151821                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1151821                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          771                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           771                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            85037                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             4998                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 90035                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          16084                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         349580                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              365664                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1385173500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  28199335500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   29584509000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       101121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       354578                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            455699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.159057                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.985904                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.802424                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86121.207411                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 80666.329596                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80906.266409                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        16084                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       349580                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         365664                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1224333500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  24703545500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25927879000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.159057                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.985904                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.802424                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76121.207411                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 70666.358201                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70906.293756                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1134462                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6377                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1140839                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         8552                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2463                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11015                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    753870500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    196303500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    950174000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      1143014                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1151854                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.007482                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.278620                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009563                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88151.368101                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 79700.974421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86261.824784                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         8552                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2463                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11015                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    668350500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    171673500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    840024000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.007482                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.278620                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009563                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78151.368101                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 69700.974421                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76261.824784                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       267123                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        11971                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            279094                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        18570                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         4127                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           22697                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1717760500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    341708000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2059468500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       285693                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16098                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        301791                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.065000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.256367                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.075208                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92501.911686                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82798.158469                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90737.476318                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        18570                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         4127                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        22697                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1532060500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    300438000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1832498500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.065000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.256367                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.075208                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82501.911686                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72798.158469                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80737.476318                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.880543                       # Cycle average of tags in use
system.l2.tags.total_refs                     3817850                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    400175                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.540451                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.166378                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      330.162779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      559.587394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.073230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      126.890761                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.005045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.322425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.546472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.123917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998907                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          385                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          354                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  30949151                       # Number of tag accesses
system.l2.tags.data_accesses                 30949151                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        547328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       2217856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        157632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      22637184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25560000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       547328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       157632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        704960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23515584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23515584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           8552                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          34654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         353706                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              399375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       367431                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             367431                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         16355011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data         66272984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          4710289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        676434240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             763772524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     16355011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      4710289                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21065300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      702682197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            702682197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      702682197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        16355011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data        66272984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         4710289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       676434240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1466454721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    367363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      8552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     34577.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    353535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000293949750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22906                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22906                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1144614                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             345007                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      399376                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     367431                       # Number of write requests accepted
system.mem_ctrls.readBursts                    399376                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   367431                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    249                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    68                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             24911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             25602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             24672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            24136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            24222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             23250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            22595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            22742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23413                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4640873000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1995630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12124485500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11627.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.99                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30377.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   348619                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  337190                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                399376                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               367431                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  371238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        80655                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    608.191631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   358.474825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   438.668884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        22392     27.76%     27.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7125      8.83%     36.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3401      4.22%     40.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2111      2.62%     43.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1732      2.15%     45.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1672      2.07%     47.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1755      2.18%     49.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2053      2.55%     52.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        38414     47.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        80655                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.424168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.006495                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.388626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          22657     98.91%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           193      0.84%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            15      0.07%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           14      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           11      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            5      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22906                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.036759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.034107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.307446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22554     98.46%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               27      0.12%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              180      0.79%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              127      0.55%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22906                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25544064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23509632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25560064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23515584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       763.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       702.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    763.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    702.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   33465364500                       # Total gap between requests
system.mem_ctrls.avgGap                      43642.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       547328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      2212928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       157632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     22626176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23509632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16355011.270351074636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 66125727.864233992994                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 4710289.143928285688                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 676105303.373748421669                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 702504341.677762269974                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         8552                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        34654                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2463                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       353707                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       367431                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    316082500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   1323310250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     70625500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  10414467250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 829172953500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36960.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38186.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     28674.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     29443.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2256676.64                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            270777360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            143921580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1404994920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          957337560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2641722720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12051307650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2702306880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        20172368670                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        602.781727                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6876861250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1117364750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  25471235500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            305099340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            162164145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1444764720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          960166800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2641722720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12141162450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2626639200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        20281719375                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        606.049296                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6678976750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1117365250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  25669119500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp           1453644                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       926008                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1151821                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          230600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           455699                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          455698                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1151854                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       301791                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      3429024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1160426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1112010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5727964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    146304640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     37662272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1130496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     46565952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              231663360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          399151                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23515584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2308495                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000688                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026219                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2306907     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1588      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2308495                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3619709000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         560213581                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13324867                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         580277885                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1714564410                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33465461500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
