PPA Report for clk_gate_dff.v (Module: clk_gate_dff)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 1
FF Count: 2
IO Count: 4
Cell Count: 21

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 445.20 MHz
Reg-to-Reg Critical Path Delay: 1.732 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
